
---------- Begin Simulation Statistics ----------
final_tick                               135737379500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 527573                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714588                       # Number of bytes of host memory used
host_op_rate                                   807050                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   120.24                       # Real time elapsed on the host
host_tick_rate                             1128856741                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436880                       # Number of instructions simulated
sim_ops                                      97042214                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.135737                       # Number of seconds simulated
sim_ticks                                135737379500                       # Number of ticks simulated
system.cpu.Branches                           7714394                       # Number of branches fetched
system.cpu.committedInsts                    63436880                       # Number of instructions committed
system.cpu.committedOps                      97042214                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        271474759                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               271474758.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29902191                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168375                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234784                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924148                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088671                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088671                       # number of integer instructions
system.cpu.num_int_register_reads           214307215                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409630                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073751                       # Number of load instructions
system.cpu.num_mem_refs                      36099173                       # number of memory refs
system.cpu.num_store_insts                   10025422                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976243      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59879196     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056914     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011984     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97043154                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       160276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        333895                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       165110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       172332                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       341517                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         172332                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     35959041                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35959041                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35959041                       # number of overall hits
system.cpu.dcache.overall_hits::total        35959041                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       172433                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         172433                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       172433                       # number of overall misses
system.cpu.dcache.overall_misses::total        172433                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  13915673000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13915673000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13915673000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13915673000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36131474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36131474                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36131474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36131474                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004772                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004772                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004772                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004772                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80701.913207                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80701.913207                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80701.913207                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80701.913207                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       132739                       # number of writebacks
system.cpu.dcache.writebacks::total            132739                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       172433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       172433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       172433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       172433                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13743240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13743240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13743240000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13743240000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004772                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004772                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004772                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004772                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79701.913207                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79701.913207                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79701.913207                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79701.913207                       # average overall mshr miss latency
system.cpu.dcache.replacements                 164241                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     26012285                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26012285                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        61586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         61586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5289230000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5289230000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002362                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002362                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85883.642386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85883.642386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        61586                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        61586                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5227644000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5227644000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84883.642386                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84883.642386                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9946756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9946756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       110847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       110847                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8626443000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8626443000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10057603                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10057603                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77822.972205                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77822.972205                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110847                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110847                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8515596000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8515596000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011021                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011021                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76822.972205                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76822.972205                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          8117.872177                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36131474                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            172433                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            209.539207                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  8117.872177                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990951                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          415                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         5129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2613                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72435381                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72435381                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26074093                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10058351                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85584522                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85584522                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85584522                       # number of overall hits
system.cpu.icache.overall_hits::total        85584522                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3974                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3974                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3974                       # number of overall misses
system.cpu.icache.overall_misses::total          3974                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    312877000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    312877000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    312877000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    312877000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588496                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588496                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588496                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588496                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78731.001510                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78731.001510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78731.001510                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78731.001510                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          869                       # number of writebacks
system.cpu.icache.writebacks::total               869                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3974                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3974                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3974                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3974                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    308903000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    308903000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    308903000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    308903000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77731.001510                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77731.001510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77731.001510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77731.001510                       # average overall mshr miss latency
system.cpu.icache.replacements                    869                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85584522                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85584522                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3974                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3974                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    312877000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    312877000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78731.001510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78731.001510                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    308903000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    308903000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77731.001510                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77731.001510                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2681.493806                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588496                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3974                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21537.115249                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2681.493806                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654662                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654662                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.758057                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171180966                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171180966                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588625                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 135737379500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2768                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2788                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data                2768                       # number of overall hits
system.l2.overall_hits::total                    2788                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3954                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             169665                       # number of demand (read+write) misses
system.l2.demand_misses::total                 173619                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3954                       # number of overall misses
system.l2.overall_misses::.cpu.data            169665                       # number of overall misses
system.l2.overall_misses::total                173619                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    302732000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13455491500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13758223500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    302732000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13455491500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13758223500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3974                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           172433                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               176407                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3974                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          172433                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              176407                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.994967                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.983947                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.984196                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.994967                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.983947                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.984196                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76563.480020                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79306.229924                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79243.766523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76563.480020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79306.229924                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79243.766523                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              128171                       # number of writebacks
system.l2.writebacks::total                    128171                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        169665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            173619                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       169665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           173619                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    263192000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11758841500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12022033500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    263192000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11758841500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12022033500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.994967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.983947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.984196                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.994967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.983947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.984196                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66563.480020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69306.229924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69243.766523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66563.480020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69306.229924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69243.766523                       # average overall mshr miss latency
system.l2.replacements                         301557                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       132739                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           132739                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       132739                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       132739                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          869                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              869                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          869                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          869                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        31051                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         31051                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               350                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   350                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          110497                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              110497                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8345649500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8345649500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        110847                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110847                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.996842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75528.290361                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75528.290361                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       110497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         110497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7240679500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7240679500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996842                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996842                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65528.290361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65528.290361                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3954                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3954                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    302732000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    302732000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.994967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994967                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76563.480020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76563.480020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3954                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3954                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    263192000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    263192000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.994967                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994967                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66563.480020                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66563.480020                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2418                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2418                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        59168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           59168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5109842000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5109842000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        61586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         61586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.960738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.960738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86361.580584                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86361.580584                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        59168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        59168                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4518162000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4518162000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.960738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.960738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76361.580584                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76361.580584                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4085.792807                       # Cycle average of tags in use
system.l2.tags.total_refs                      310466                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    305653                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.015747                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1888.495231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        32.704244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2164.593333                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.461058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.528465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997508                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2829                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    988687                       # Number of tag accesses
system.l2.tags.data_accesses                   988687                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     67826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    168623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.070844426500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3824                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3824                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              507300                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64043                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      173619                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     128171                       # Number of write requests accepted
system.mem_ctrls.readBursts                    173619                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   128171                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1042                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 60345                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.23                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                173619                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               128171                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  172556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.120816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.012458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    136.493596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3804     99.48%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.24%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            6      0.16%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3824                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.729341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.715242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.687482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              517     13.52%     13.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.26%     13.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3288     85.98%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3824                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   66688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5555808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4101472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     40.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     30.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  135737305500                       # Total gap between requests
system.mem_ctrls.avgGap                     449774.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       126528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5395936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2169504                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 932152.959384338115                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 39752763.902444422245                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 15983099.187501257285                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3954                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       169665                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       128171                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    101722500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4836740750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2836601486000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25726.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28507.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22131382.96                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       126528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5429280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5555808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       126528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4101472                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4101472                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3954                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       169665                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         173619                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       128171                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        128171                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       932153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     39998415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         40930568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       932153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       932153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     30216231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        30216231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     30216231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       932153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     39998415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        71146799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               172577                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               67797                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11614                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        10463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        10057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        10987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        10017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        10203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        10328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        10576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        10658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10724                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4585                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3918                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3967                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3922                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4449                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4506                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1702644500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             862885000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4938463250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9866.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28616.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              121039                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              58798                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.73                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        60524                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   254.123059                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   147.469941                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   293.504203                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        31237     51.61%     51.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7053     11.65%     63.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10385     17.16%     80.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1378      2.28%     82.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1722      2.85%     85.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2281      3.77%     89.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          900      1.49%     90.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1104      1.82%     92.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4464      7.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        60524                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11044928                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4339008                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               81.369834                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               31.966198                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       200277000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       106423185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      601509300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     168955740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10714404480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  22001986890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  33595164960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   67388721555                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   496.463994                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  87025420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4532320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  44179639500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       231957180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       123265395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      630690480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     184944600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10714404480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22955932050                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  32791842720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   67633036905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   498.263906                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  84870864000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4532320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  46334195500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              63122                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       128171                       # Transaction distribution
system.membus.trans_dist::CleanEvict            32105                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110497                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110497                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         63122                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       507514                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       507514                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 507514                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9657280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9657280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9657280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            173619                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  173619    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              173619                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           590277000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          583089750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             65560                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       260910                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          869                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          204888                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           110847                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          110847                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3974                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        61586                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8817                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       509107                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                517924                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       154976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9765504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                9920480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          301557                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4101472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           477964                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.360554                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480162                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 305632     63.94%     63.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 172332     36.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             477964                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 135737379500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          237562500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3974000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         172433000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
