0.7
2020.2
Oct 14 2022
05:07:14
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/AESL_autofifo_out_eos.v,1728422404,systemVerilog,,,,AESL_autofifo_out_eos,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/AESL_autofifo_out_stream.v,1728422404,systemVerilog,,,,AESL_autofifo_out_stream,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/csv_file_dump.svh,1728422404,verilog,,,,,,,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/dataflow_monitor.sv,1728422404,systemVerilog,/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/nodf_module_interface.svh;/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/seq_loop_interface.svh;/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/upc_loop_interface.svh,,/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/dump_file_agent.svh;/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/csv_file_dump.svh;/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/sample_agent.svh;/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/loop_sample_agent.svh;/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/sample_manager.svh;/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/nodf_module_interface.svh;/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/nodf_module_monitor.svh;/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/seq_loop_interface.svh;/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/seq_loop_monitor.svh;/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/upc_loop_interface.svh;/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel.autotb.v,1728422404,systemVerilog,,,/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/fifo_para.vh,apatb_decompressor_kernel_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel.v,1728422372,systemVerilog,,,,decompressor_kernel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_byteGen.v,1728422372,systemVerilog,,,,decompressor_kernel_byteGen,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_byteGen_Pipeline_bytegen.v,1728422371,systemVerilog,,,,decompressor_kernel_byteGen_Pipeline_bytegen,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_code_generator_array_dyn_new.v,1728422371,systemVerilog,,,,decompressor_kernel_code_generator_array_dyn_new,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_code_generator_array_dyn_new_Pipeline_CodeGen.v,1728422371,systemVerilog,,,,decompressor_kernel_code_generator_array_dyn_new_Pipeline_CodeGen,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_code_generator_array_dyn_new_Pipeline_cnt_lens.v,1728422371,systemVerilog,,,,decompressor_kernel_code_generator_array_dyn_new_Pipeline_cnt_lens,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_code_generator_array_dyn_new_Pipeline_firstCode.v,1728422371,systemVerilog,,,,decompressor_kernel_code_generator_array_dyn_new_Pipeline_firstCode,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_39_3.v,1728422370,systemVerilog,,,,decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_39_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_64_4.v,1728422372,systemVerilog,,,,decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_64_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_87_6.v,1728422372,systemVerilog,,,,decompressor_kernel_decompressor_kernel_Pipeline_VITIS_LOOP_87_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_discardBitStreamLL.v,1728422370,systemVerilog,,,,decompressor_kernel_discardBitStreamLL,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_fifo_w16_d2_S.v,1728422372,systemVerilog,,,,decompressor_kernel_fifo_w16_d2_S;decompressor_kernel_fifo_w16_d2_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_fifo_w1_d2_S.v,1728422372,systemVerilog,,,,decompressor_kernel_fifo_w1_d2_S;decompressor_kernel_fifo_w1_d2_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_flow_control_loop_pipe_sequential_init.v,1728422373,systemVerilog,,,,decompressor_kernel_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanBytegenLL.v,1728422371,systemVerilog,,,,decompressor_kernel_huffmanBytegenLL,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen.v,1728422370,systemVerilog,,,,decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_dext_ROM_AUTO_1R.v,1728422370,systemVerilog,,,,decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_dext_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_lext_ROM_AUTO_1R.v,1728422370,systemVerilog,,,,decompressor_kernel_huffmanBytegenLL_Pipeline_ByteGen_lext_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2.v,1728422371,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1081_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3.v,1728422370,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_VITIS_LOOP_1130_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData.v,1728422372,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_consumeLeftOverData,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits.v,1728422371,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_dyn_len_bits,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_read_fname.v,1728422370,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_read_fname,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy.v,1728422372,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_Pipeline_strd_blk_cpy,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_s.v,1728422372,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_s_bl1Code_RAM_1P_LUTRAM_1R1W.v,1728422372,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_s_bl1Code_RAM_1P_LUTRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_s_bl2Code_RAM_1P_LUTRAM_1R1W.v,1728422372,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_s_bl2Code_RAM_1P_LUTRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_s_bl3Code_RAM_1P_LUTRAM_1R1W.v,1728422372,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_s_bl3Code_RAM_1P_LUTRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_s_bl4Code_RAM_1P_LUTRAM_1R1W.v,1728422372,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_s_bl4Code_RAM_1P_LUTRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_s_bl5Code_RAM_1P_LUTRAM_1R1W.v,1728422372,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_s_bl5Code_RAM_1P_LUTRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_s_bl6Code_RAM_1P_LUTRAM_1R1W.v,1728422372,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_s_bl6Code_RAM_1P_LUTRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_s_bl7Code_RAM_1P_LUTRAM_1R1W.v,1728422372,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_s_bl7Code_RAM_1P_LUTRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W.v,1728422372,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_s_bl8Code_RAM_1P_LUTRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_s_codeOffsets_RAM_AUTO_1R1W.v,1728422372,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_s_codeOffsets_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_s_dynamic_lens_RAM_1P_LUTRAM_1R1W.v,1728422372,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_s_dynamic_lens_RAM_1P_LUTRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_huffmanDecoderLL_2_0_s_order_ROM_AUTO_1R.v,1728422372,systemVerilog,,,,decompressor_kernel_huffmanDecoderLL_2_0_s_order_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_loadBitStreamLL.v,1728422370,systemVerilog,,,,decompressor_kernel_loadBitStreamLL,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_sparsemux_15_3_5_1_1.v,1728422371,systemVerilog,,,,decompressor_kernel_sparsemux_15_3_5_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_sparsemux_31_4_15_1_1.v,1728422371,systemVerilog,,,,decompressor_kernel_sparsemux_31_4_15_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_sparsemux_31_4_5_1_1.v,1728422370,systemVerilog,,,,decompressor_kernel_sparsemux_31_4_5_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_sparsemux_31_4_9_1_1.v,1728422370,systemVerilog,,,,decompressor_kernel_sparsemux_31_4_9_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/decompressor_kernel_sparsemux_33_4_9_1_1.v,1728422371,systemVerilog,,,,decompressor_kernel_sparsemux_33_4_9_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/dump_file_agent.svh,1728422404,verilog,,,,,,,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/fifo_para.vh,1728422404,verilog,,,,,,,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/loop_sample_agent.svh,1728422404,verilog,,,,,,,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/nodf_module_interface.svh,1728422404,verilog,,,,nodf_module_intf,,,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/nodf_module_monitor.svh,1728422404,verilog,,,,,,,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/sample_agent.svh,1728422404,verilog,,,,,,,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/sample_manager.svh,1728422404,verilog,,,,,,,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/seq_loop_interface.svh,1728422404,verilog,,,,seq_loop_intf,,,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/seq_loop_monitor.svh,1728422404,verilog,,,,,,,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/upc_loop_interface.svh,1728422404,verilog,,,,upc_loop_intf,,,,,,,,
/home/giovannic/NN2FPGA-open/nn2fpga/DecompressorProject/solution1/sim/verilog/upc_loop_monitor.svh,1728422404,verilog,,,,,,,,,,,,
