<def f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='344' type='bool llvm::SUnit::isBoundaryNode() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='337'>/// Boundary nodes are placeholders for the boundary of the
    /// scheduling region.
    ///
    /// BoundaryNodes can have DAG edges, including Data edges, but they do not
    /// correspond to schedulable entities (e.g. instructions) and do not have a
    /// valid ID. Consequently, always check for boundary nodes before accessing
    /// an associative data structure keyed on node ID.</doc>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1122' u='c' c='_ZN4llvm17SwingSchedulerDAG8Circuits24createAdjacencyStructureEPS0_'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1472' u='c' c='_ZL11computePathPN4llvm5SUnitERNS_9SetVectorIS1_St6vectorIS1_SaIS1_EENS_8DenseSetIS1_NS_12DenseMapInfoIS1_EEEEEESB_SB_RNS_11SmallPtrSetIS1_Lj8EEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='827' u='c' c='_ZN4llvm13ScheduleDAGMI21findRootsAndBiasEdgesERNS_15SmallVectorImplIPNS_5SUnitEEES5_'/>
<use f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='161' u='c' c='_ZN12_GLOBAL__N_111MacroFusion20scheduleAdjacentImplERN4llvm17ScheduleDAGInstrsERNS1_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='626' u='c' c='_ZN4llvm26ScheduleDAGTopologicalSort11GetSubGraphERKNS_5SUnitES3_Rb'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='660' u='c' c='_ZN4llvm26ScheduleDAGTopologicalSort11GetSubGraphERKNS_5SUnitES3_Rb'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1407' u='c' c='_ZL11hasDataSuccPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1434' u='c' c='_ZN4llvm14SchedDFSResult7computeENS_8ArrayRefINS_5SUnitEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNILPSched.cpp' l='280' u='c' c='_ZN12_GLOBAL__N_115GCNILPScheduler19releasePredecessorsEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNILPSched.cpp' l='284' u='c' c='_ZN12_GLOBAL__N_115GCNILPScheduler19releasePredecessorsEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp' l='45' u='c' c='_ZNK12_GLOBAL__N_118GCNMinRegScheduler11isScheduledEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp' l='50' u='c' c='_ZN12_GLOBAL__N_118GCNMinRegScheduler14setIsScheduledEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp' l='55' u='c' c='_ZNK12_GLOBAL__N_118GCNMinRegScheduler11getNumPredsEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp' l='61' u='c' c='_ZN12_GLOBAL__N_118GCNMinRegScheduler11decNumPredsEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp' l='98' u='c' c='_ZNK12_GLOBAL__N_118GCNMinRegScheduler18getReadySuccessorsEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp' l='186' u='c' c='_ZN12_GLOBAL__N_118GCNMinRegScheduler17bumpPredsPriorityEPKN4llvm5SUnitEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp' l='191' u='c' c='_ZN12_GLOBAL__N_118GCNMinRegScheduler17bumpPredsPriorityEPKN4llvm5SUnitEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp' l='200' u='c' c='_ZN12_GLOBAL__N_118GCNMinRegScheduler17bumpPredsPriorityEPKN4llvm5SUnitEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp' l='202' u='c' c='_ZN12_GLOBAL__N_118GCNMinRegScheduler17bumpPredsPriorityEPKN4llvm5SUnitEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp' l='225' u='c' c='_ZN12_GLOBAL__N_118GCNMinRegScheduler17releaseSuccessorsEPKN4llvm5SUnitEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNMinRegStrategy.cpp' l='226' u='c' c='_ZN12_GLOBAL__N_118GCNMinRegScheduler17releaseSuccessorsEPKN4llvm5SUnitEi'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.cpp' l='494' u='c' c='_ZNK4llvm16HexagonSubtarget17isBestZeroLatencyEPNS_5SUnitES2_PKNS_16HexagonInstrInfoERNS_8SmallSetIS2_Lj4ESt4lessIS2_EEESA_'/>
