-- VHDL test case input
shared variable X : std_ulogic;
