{
  "norma": "ISO-12207",
  "clausula": "223.110",
  "texto": "requirements, architecture, design, analysis, and verification and validation activities throughout the life cycle. NOTE A verification and validation model defines representations of test information, which can support the verification of the architecture. Verification and validation models can generate test analyzes, data, cases, and other information. 122 © ISO/IEC 2017 – All rights reserved © IEEE 2017 – All rights reserved Authorized licensed use limited to: Burapha University provided by UniNet. Downloaded on January 08,2018 at 04:42:14 UTC from IEEE Xplore. Restrictions apply. ISO/IEC/IEEE 12207:2017(E) Annex G (informative) Application of software life cycle processes to a system of"
}