// Seed: 1030531469
module module_0 (
    input  tri0  id_0,
    input  wor   id_1,
    input  tri1  id_2,
    output uwire id_3,
    input  uwire id_4,
    output wire  id_5,
    input  wand  id_6
);
  assign id_3 = 1;
  wire id_8;
  integer id_9;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    output supply1 id_2,
    input tri id_3,
    output wor id_4,
    inout tri id_5,
    output uwire id_6,
    input supply1 id_7,
    input supply1 id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri id_11,
    input tri1 id_12,
    output tri1 id_13,
    input tri id_14,
    output tri id_15,
    input tri1 id_16,
    output uwire id_17,
    input tri0 id_18,
    output wand id_19,
    input uwire id_20,
    input supply1 id_21,
    input wire id_22,
    input tri0 id_23,
    input tri1 id_24,
    input wire id_25,
    output supply0 id_26,
    input tri id_27,
    output tri0 id_28
);
  wand id_30 = id_21 == 1;
  module_0 modCall_1 (
      id_8,
      id_27,
      id_22,
      id_5,
      id_22,
      id_28,
      id_16
  );
  assign id_26 = 1;
endmodule
