

================================================================
== Vitis HLS Report for 'v_hcresampler_core'
================================================================
* Date:           Mon Aug 29 12:25:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.907 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min    |    max    | min |     max    |   Type  |
    +---------+------------+-----------+-----------+-----+------------+---------+
    |        3|  1073971195|  16.875 ns|  6.041 sec|    3|  1073971195|       no|
    +---------+------------+-----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152  |v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2  |        6|    32772|  33.750 ns|  0.184 ms|    6|  32772|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                     |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_1634_1  |        0|  1073971192|  2 ~ 32776|          -|          -|  0 ~ 32767|        no|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     77|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     360|    579|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     78|    -|
|Register         |        -|    -|     233|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     593|    734|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152  |v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2  |        0|   0|  360|  579|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                     |                                               |        0|   0|  360|  579|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |loopWidth_fu_197_p2        |         +|   0|  0|  23|          16|          16|
    |y_4_fu_231_p2              |         +|   0|  0|  20|          15|           1|
    |cmp361000_fu_214_p2        |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1634_fu_226_p2      |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |select_ln1632_2_fu_190_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln1632_fu_207_p3    |    select|   0|  0|   3|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  77|          66|          37|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  42|          8|    1|          8|
    |ap_done                 |   9|          2|    1|          2|
    |stream_in_read          |   9|          2|    1|          2|
    |stream_upsampled_write  |   9|          2|    1|          2|
    |y_fu_58                 |   9|          2|   15|         30|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  78|         16|   19|         44|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |   7|   0|    7|          0|
    |ap_done_reg                                                            |   1|   0|    1|          0|
    |cmp361000_reg_406                                                      |   1|   0|    1|          0|
    |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |loopWidth_reg_386                                                      |  16|   0|   16|          0|
    |p_0_0_0_0_0511_21058_lcssa1084_fu_102                                  |   8|   0|    8|          0|
    |p_0_0_0_0_05191009_lcssa1031_fu_62                                     |   8|   0|    8|          0|
    |p_0_0_0_0_05191015_lcssa1040_fu_74                                     |   8|   0|    8|          0|
    |p_0_0_0_0_0_21061_lcssa1087_fu_106                                     |   8|   0|    8|          0|
    |p_0_1_0_0_01011_lcssa1034_fu_66                                        |   8|   0|    8|          0|
    |p_0_1_0_0_01017_lcssa1043_fu_78                                        |   8|   0|    8|          0|
    |p_0_1_0_0_01021_lcssa1046_fu_82                                        |   8|   0|    8|          0|
    |p_0_2_0_0_01013_lcssa1037_fu_70                                        |   8|   0|    8|          0|
    |p_lcssa10541072_fu_90                                                  |   8|   0|    8|          0|
    |p_lcssa10561078_fu_94                                                  |   8|   0|    8|          0|
    |p_lcssa10571081_fu_98                                                  |   8|   0|    8|          0|
    |p_lcssa1066_fu_86                                                      |   8|   0|    8|          0|
    |pixbuf_y_val_V_15_fu_114                                               |   8|   0|    8|          0|
    |pixbuf_y_val_V_16_fu_118                                               |   8|   0|    8|          0|
    |pixbuf_y_val_V_16_load_reg_418                                         |   8|   0|    8|          0|
    |pixbuf_y_val_V_17_fu_122                                               |   8|   0|    8|          0|
    |pixbuf_y_val_V_17_load_reg_423                                         |   8|   0|    8|          0|
    |pixbuf_y_val_V_18_fu_126                                               |   8|   0|    8|          0|
    |pixbuf_y_val_V_18_load_reg_428                                         |   8|   0|    8|          0|
    |pixbuf_y_val_V_fu_110                                                  |   8|   0|    8|          0|
    |select_ln1632_reg_401                                                  |   2|   0|    3|          1|
    |trunc_ln1597_reg_391                                                   |  15|   0|   15|          0|
    |y_4_reg_413                                                            |  15|   0|   15|          0|
    |y_fu_58                                                                |  15|   0|   15|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 233|   0|  234|          1|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  v_hcresampler_core|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  v_hcresampler_core|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  v_hcresampler_core|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  v_hcresampler_core|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  v_hcresampler_core|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  v_hcresampler_core|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  v_hcresampler_core|  return value|
|stream_in_dout                   |   in|   24|     ap_fifo|           stream_in|       pointer|
|stream_in_num_data_valid         |   in|    5|     ap_fifo|           stream_in|       pointer|
|stream_in_fifo_cap               |   in|    5|     ap_fifo|           stream_in|       pointer|
|stream_in_empty_n                |   in|    1|     ap_fifo|           stream_in|       pointer|
|stream_in_read                   |  out|    1|     ap_fifo|           stream_in|       pointer|
|Height                           |   in|   16|     ap_none|              Height|       pointer|
|WidthIn                          |   in|   16|     ap_none|             WidthIn|       pointer|
|p_read                           |   in|    1|     ap_none|              p_read|        scalar|
|stream_upsampled_din             |  out|   24|     ap_fifo|    stream_upsampled|       pointer|
|stream_upsampled_num_data_valid  |   in|    5|     ap_fifo|    stream_upsampled|       pointer|
|stream_upsampled_fifo_cap        |   in|    5|     ap_fifo|    stream_upsampled|       pointer|
|stream_upsampled_full_n          |   in|    1|     ap_fifo|    stream_upsampled|       pointer|
|stream_upsampled_write           |  out|    1|     ap_fifo|    stream_upsampled|       pointer|
+---------------------------------+-----+-----+------------+--------------------+--------------+

