{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 20:01:10 2007 " "Info: Processing started: Wed May 02 20:01:10 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-Behavior " "Info: Found design unit 1: part3-Behavior" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regne-Behavior " "Info: Found design unit 2: regne-Behavior" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 122 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 bcd7seg-Behavior " "Info: Found design unit 3: bcd7seg-Behavior" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 144 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Info: Found entity 1: part3" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 regne " "Info: Found entity 2: regne" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 117 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 bcd7seg " "Info: Found entity 3: bcd7seg" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 139 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Info: Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regne regne:reg_start " "Info: Elaborating entity \"regne\" for hierarchy \"regne:reg_start\"" {  } { { "part3.vhd" "reg_start" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:digit7 " "Info: Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:digit7\"" {  } { { "part3.vhd" "digit7" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[0\] slow_count\[0\] " "Info: Duplicate register \"second\[0\]\" merged to single register \"slow_count\[0\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[1\] slow_count\[1\] " "Info: Duplicate register \"second\[1\]\" merged to single register \"slow_count\[1\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[2\] slow_count\[2\] " "Info: Duplicate register \"second\[2\]\" merged to single register \"slow_count\[2\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[3\] slow_count\[3\] " "Info: Duplicate register \"second\[3\]\" merged to single register \"slow_count\[3\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[4\] slow_count\[4\] " "Info: Duplicate register \"second\[4\]\" merged to single register \"slow_count\[4\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[5\] slow_count\[5\] " "Info: Duplicate register \"second\[5\]\" merged to single register \"slow_count\[5\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[6\] slow_count\[6\] " "Info: Duplicate register \"second\[6\]\" merged to single register \"slow_count\[6\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[7\] slow_count\[7\] " "Info: Duplicate register \"second\[7\]\" merged to single register \"slow_count\[7\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[8\] slow_count\[8\] " "Info: Duplicate register \"second\[8\]\" merged to single register \"slow_count\[8\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[9\] slow_count\[9\] " "Info: Duplicate register \"second\[9\]\" merged to single register \"slow_count\[9\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[10\] slow_count\[10\] " "Info: Duplicate register \"second\[10\]\" merged to single register \"slow_count\[10\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[11\] slow_count\[11\] " "Info: Duplicate register \"second\[11\]\" merged to single register \"slow_count\[11\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[12\] slow_count\[12\] " "Info: Duplicate register \"second\[12\]\" merged to single register \"slow_count\[12\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[13\] slow_count\[13\] " "Info: Duplicate register \"second\[13\]\" merged to single register \"slow_count\[13\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[14\] slow_count\[14\] " "Info: Duplicate register \"second\[14\]\" merged to single register \"slow_count\[14\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "second\[15\] slow_count\[15\] " "Info: Duplicate register \"second\[15\]\" merged to single register \"slow_count\[15\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 40 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning: Pin \"HEX7\[6\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Warning: Pin \"HEX7\[5\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Warning: Pin \"HEX7\[4\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Warning: Pin \"HEX7\[3\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Warning: Pin \"HEX7\[2\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Warning: Pin \"HEX7\[1\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Warning: Pin \"HEX7\[0\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Warning: Pin \"HEX6\[6\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Warning: Pin \"HEX6\[5\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Warning: Pin \"HEX6\[4\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Warning: Pin \"HEX6\[3\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Warning: Pin \"HEX6\[2\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Warning: Pin \"HEX6\[1\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Warning: Pin \"HEX6\[0\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning: Pin \"HEX5\[6\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Warning: Pin \"HEX5\[5\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Warning: Pin \"HEX5\[4\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Warning: Pin \"HEX5\[3\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Warning: Pin \"HEX5\[2\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Warning: Pin \"HEX5\[1\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Warning: Pin \"HEX5\[0\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Warning: Pin \"HEX4\[6\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Warning: Pin \"HEX4\[5\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Warning: Pin \"HEX4\[4\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Warning: Pin \"HEX4\[3\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Warning: Pin \"HEX4\[2\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Warning: Pin \"HEX4\[1\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Warning: Pin \"HEX4\[0\]\" stuck at VCC" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning: No output dependent on input pin \"KEY\[1\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 11 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning: No output dependent on input pin \"KEY\[2\]\"" {  } { { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part3.VHDL/part3.vhd" 11 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "192 " "Info: Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "57 " "Info: Implemented 57 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "122 " "Info: Implemented 122 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "149 " "Info: Allocated 149 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 20:01:12 2007 " "Info: Processing ended: Wed May 02 20:01:12 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
