// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.436600,HLS_SYN_LAT=32903,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=3418,HLS_SYN_LUT=2528}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        a_2_Addr_A,
        a_2_EN_A,
        a_2_WEN_A,
        a_2_Din_A,
        a_2_Dout_A,
        a_2_Clk_A,
        a_2_Rst_A,
        a_3_Addr_A,
        a_3_EN_A,
        a_3_WEN_A,
        a_3_Din_A,
        a_3_Dout_A,
        a_3_Clk_A,
        a_3_Rst_A,
        b_0_Addr_A,
        b_0_EN_A,
        b_0_WEN_A,
        b_0_Din_A,
        b_0_Dout_A,
        b_0_Clk_A,
        b_0_Rst_A,
        b_1_Addr_A,
        b_1_EN_A,
        b_1_WEN_A,
        b_1_Din_A,
        b_1_Dout_A,
        b_1_Clk_A,
        b_1_Rst_A,
        b_2_Addr_A,
        b_2_EN_A,
        b_2_WEN_A,
        b_2_Din_A,
        b_2_Dout_A,
        b_2_Clk_A,
        b_2_Rst_A,
        b_3_Addr_A,
        b_3_EN_A,
        b_3_WEN_A,
        b_3_Din_A,
        b_3_Dout_A,
        b_3_Clk_A,
        b_3_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 34'b1;
parameter    ap_ST_fsm_pp0_stage0 = 34'b10;
parameter    ap_ST_fsm_pp0_stage1 = 34'b100;
parameter    ap_ST_fsm_pp0_stage2 = 34'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 34'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 34'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 34'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 34'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 34'b100000000;
parameter    ap_ST_fsm_pp0_stage8 = 34'b1000000000;
parameter    ap_ST_fsm_pp0_stage9 = 34'b10000000000;
parameter    ap_ST_fsm_pp0_stage10 = 34'b100000000000;
parameter    ap_ST_fsm_pp0_stage11 = 34'b1000000000000;
parameter    ap_ST_fsm_pp0_stage12 = 34'b10000000000000;
parameter    ap_ST_fsm_pp0_stage13 = 34'b100000000000000;
parameter    ap_ST_fsm_pp0_stage14 = 34'b1000000000000000;
parameter    ap_ST_fsm_pp0_stage15 = 34'b10000000000000000;
parameter    ap_ST_fsm_pp0_stage16 = 34'b100000000000000000;
parameter    ap_ST_fsm_pp0_stage17 = 34'b1000000000000000000;
parameter    ap_ST_fsm_pp0_stage18 = 34'b10000000000000000000;
parameter    ap_ST_fsm_pp0_stage19 = 34'b100000000000000000000;
parameter    ap_ST_fsm_pp0_stage20 = 34'b1000000000000000000000;
parameter    ap_ST_fsm_pp0_stage21 = 34'b10000000000000000000000;
parameter    ap_ST_fsm_pp0_stage22 = 34'b100000000000000000000000;
parameter    ap_ST_fsm_pp0_stage23 = 34'b1000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage24 = 34'b10000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage25 = 34'b100000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage26 = 34'b1000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage27 = 34'b10000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage28 = 34'b100000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage29 = 34'b1000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage30 = 34'b10000000000000000000000000000000;
parameter    ap_ST_fsm_pp0_stage31 = 34'b100000000000000000000000000000000;
parameter    ap_ST_fsm_state168 = 34'b1000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv8_60 = 8'b1100000;
parameter    ap_const_lv8_A0 = 8'b10100000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv9_E0 = 9'b11100000;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv55_0 = 55'b0000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv58_1 = 58'b1;
parameter    ap_const_lv9_3 = 9'b11;
parameter    ap_const_lv9_4 = 9'b100;
parameter    ap_const_lv58_2 = 58'b10;
parameter    ap_const_lv9_5 = 9'b101;
parameter    ap_const_lv9_6 = 9'b110;
parameter    ap_const_lv58_3 = 58'b11;
parameter    ap_const_lv9_7 = 9'b111;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_21 = 32'b100001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] a_2_Addr_A;
output   a_2_EN_A;
output  [3:0] a_2_WEN_A;
output  [31:0] a_2_Din_A;
input  [31:0] a_2_Dout_A;
output   a_2_Clk_A;
output   a_2_Rst_A;
output  [31:0] a_3_Addr_A;
output   a_3_EN_A;
output  [3:0] a_3_WEN_A;
output  [31:0] a_3_Din_A;
input  [31:0] a_3_Dout_A;
output   a_3_Clk_A;
output   a_3_Rst_A;
output  [31:0] b_0_Addr_A;
output   b_0_EN_A;
output  [3:0] b_0_WEN_A;
output  [31:0] b_0_Din_A;
input  [31:0] b_0_Dout_A;
output   b_0_Clk_A;
output   b_0_Rst_A;
output  [31:0] b_1_Addr_A;
output   b_1_EN_A;
output  [3:0] b_1_WEN_A;
output  [31:0] b_1_Din_A;
input  [31:0] b_1_Dout_A;
output   b_1_Clk_A;
output   b_1_Rst_A;
output  [31:0] b_2_Addr_A;
output   b_2_EN_A;
output  [3:0] b_2_WEN_A;
output  [31:0] b_2_Din_A;
input  [31:0] b_2_Dout_A;
output   b_2_Clk_A;
output   b_2_Rst_A;
output  [31:0] b_3_Addr_A;
output   b_3_EN_A;
output  [3:0] b_3_WEN_A;
output  [31:0] b_3_Din_A;
input  [31:0] b_3_Dout_A;
output   b_3_Clk_A;
output   b_3_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg a_2_EN_A;
reg a_3_EN_A;
reg b_0_EN_A;
reg b_1_EN_A;
reg b_2_EN_A;
reg b_3_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [10:0] indvar_flatten_reg_682;
reg   [5:0] i_reg_694;
reg   [5:0] j_reg_705;
wire   [11:0] grp_fu_716_p2;
reg   [8:0] reg_727;
wire   [0:0] ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_1306;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage6;
reg   [10:0] indvar_flatten_next_reg_732;
wire   [0:0] ap_CS_fsm_pp0_stage4;
reg   [5:0] j_1_reg_751;
wire   [0:0] ap_CS_fsm_pp0_stage5;
reg   [11:0] tmp_27_reg_758;
wire   [0:0] ap_CS_fsm_pp0_stage7;
reg   [11:0] ap_pipeline_reg_pp0_iter1_tmp_27_reg_758;
reg   [11:0] ap_pipeline_reg_pp0_iter2_tmp_27_reg_758;
reg   [11:0] ap_pipeline_reg_pp0_iter3_tmp_27_reg_758;
reg   [11:0] ap_pipeline_reg_pp0_iter4_tmp_27_reg_758;
wire   [0:0] ap_CS_fsm_pp0_stage1;
wire   [0:0] ap_CS_fsm_pp0_stage8;
wire   [31:0] grp_fu_867_p2;
reg   [31:0] reg_1005;
wire   [0:0] ap_CS_fsm_pp0_stage9;
wire   [31:0] grp_fu_762_p2;
reg   [31:0] reg_1011;
wire   [0:0] ap_CS_fsm_pp0_stage14;
wire   [0:0] ap_CS_fsm_pp0_stage19;
wire   [0:0] ap_CS_fsm_pp0_stage24;
wire   [0:0] ap_CS_fsm_pp0_stage29;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306;
reg   [31:0] reg_1016;
wire   [0:0] ap_CS_fsm_pp0_stage12;
wire   [0:0] ap_CS_fsm_pp0_stage17;
wire   [0:0] ap_CS_fsm_pp0_stage22;
wire   [0:0] ap_CS_fsm_pp0_stage27;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] reg_1021;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306;
wire   [0:0] ap_CS_fsm_pp0_stage10;
wire   [0:0] ap_CS_fsm_pp0_stage15;
wire   [0:0] ap_CS_fsm_pp0_stage20;
wire   [0:0] ap_CS_fsm_pp0_stage25;
wire   [0:0] ap_CS_fsm_pp0_stage30;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1306;
reg   [31:0] reg_1027;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306;
wire   [0:0] ap_CS_fsm_pp0_stage13;
wire   [0:0] ap_CS_fsm_pp0_stage18;
wire   [0:0] ap_CS_fsm_pp0_stage23;
wire   [0:0] ap_CS_fsm_pp0_stage28;
reg   [31:0] reg_1032;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306;
wire   [0:0] ap_CS_fsm_pp0_stage11;
wire   [0:0] ap_CS_fsm_pp0_stage16;
wire   [0:0] ap_CS_fsm_pp0_stage21;
wire   [0:0] ap_CS_fsm_pp0_stage26;
wire   [0:0] exitcond_flatten_fu_1037_p2;
wire   [5:0] j_mid2_fu_1049_p3;
reg   [5:0] j_mid2_reg_1310;
wire   [5:0] tmp_mid2_v_fu_1057_p3;
reg   [5:0] tmp_mid2_v_reg_1322;
wire   [8:0] tmp_fu_1065_p3;
reg   [8:0] tmp_reg_1328;
reg   [31:0] a_1_load_reg_1419;
reg   [31:0] b_1_load_reg_1424;
reg   [31:0] a_2_load_reg_1429;
reg   [31:0] b_2_load_reg_1434;
reg   [31:0] a_3_load_reg_1439;
reg   [31:0] b_3_load_reg_1444;
wire   [7:0] tmp_2_cast3_fu_1135_p1;
reg   [7:0] tmp_2_cast3_reg_1469;
reg   [31:0] a_1_load_1_reg_1494;
reg   [31:0] b_1_load_1_reg_1499;
reg   [31:0] a_2_load_1_reg_1504;
reg   [31:0] b_2_load_1_reg_1509;
reg   [31:0] a_3_load_1_reg_1514;
reg   [31:0] b_3_load_1_reg_1519;
reg   [31:0] a_1_load_2_reg_1564;
reg   [31:0] b_1_load_2_reg_1569;
reg   [31:0] a_2_load_2_reg_1574;
reg   [31:0] b_2_load_2_reg_1579;
reg   [31:0] a_3_load_2_reg_1584;
reg   [31:0] b_3_load_2_reg_1589;
reg   [31:0] a_1_load_3_reg_1634;
reg   [31:0] b_1_load_3_reg_1639;
reg   [31:0] a_2_load_3_reg_1644;
reg   [31:0] b_2_load_3_reg_1649;
reg   [31:0] a_3_load_3_reg_1654;
reg   [31:0] b_3_load_3_reg_1659;
reg   [31:0] tmp_6_1_reg_1704;
reg   [31:0] a_1_load_4_reg_1709;
reg   [31:0] b_1_load_4_reg_1714;
reg   [31:0] a_2_load_4_reg_1719;
reg   [31:0] b_2_load_4_reg_1724;
reg   [31:0] a_3_load_4_reg_1729;
reg   [31:0] b_3_load_4_reg_1734;
reg   [31:0] tmp_6_2_reg_1779;
reg   [31:0] a_1_load_5_reg_1784;
reg   [31:0] b_1_load_5_reg_1789;
reg   [31:0] a_2_load_5_reg_1794;
reg   [31:0] b_2_load_5_reg_1799;
reg   [31:0] a_3_load_5_reg_1804;
reg   [31:0] b_3_load_5_reg_1809;
reg   [31:0] tmp_6_3_reg_1854;
reg   [31:0] a_1_load_6_reg_1859;
reg   [31:0] b_1_load_6_reg_1864;
reg   [31:0] a_2_load_6_reg_1869;
reg   [31:0] b_2_load_6_reg_1874;
reg   [31:0] a_3_load_6_reg_1879;
reg   [31:0] b_3_load_6_reg_1884;
reg   [31:0] tmp_6_4_reg_1889;
reg   [31:0] a_1_load_7_reg_1894;
reg   [31:0] b_1_load_7_reg_1899;
reg   [31:0] a_2_load_7_reg_1904;
reg   [31:0] b_2_load_7_reg_1909;
reg   [31:0] a_3_load_7_reg_1914;
reg   [31:0] b_3_load_7_reg_1919;
reg   [31:0] tmp_6_6_reg_1924;
reg   [31:0] tmp_6_7_reg_1929;
reg   [31:0] tmp_6_8_reg_1934;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1934;
reg   [31:0] tmp_6_9_reg_1939;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1939;
reg   [31:0] tmp_6_s_reg_1944;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1944;
reg   [31:0] tmp_6_10_reg_1949;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1949;
reg   [31:0] tmp_6_11_reg_1954;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_1954;
reg   [31:0] tmp_6_12_reg_1959;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_1959;
reg   [31:0] tmp_6_13_reg_1964;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_1964;
reg   [31:0] tmp_6_14_reg_1969;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_14_reg_1969;
reg   [31:0] tmp_6_15_reg_1974;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_1974;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_1974;
reg   [31:0] tmp_6_16_reg_1979;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_1979;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_1979;
reg   [31:0] tmp_6_17_reg_1984;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_1984;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_1984;
reg   [31:0] tmp_6_18_reg_1989;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_1989;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_1989;
reg   [31:0] tmp_6_19_reg_1994;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_1994;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_1994;
reg   [31:0] tmp_6_20_reg_1999;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_1999;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_1999;
reg   [31:0] tmp_6_21_reg_2004;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_2004;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_2004;
reg   [31:0] tmp_6_22_reg_2009;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_2009;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_2009;
reg   [31:0] tmp_6_23_reg_2014;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_2014;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_2014;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_2014;
reg   [31:0] tmp_6_24_reg_2019;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_2019;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_2019;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_2019;
reg   [31:0] tmp_6_25_reg_2024;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_2024;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_2024;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_2024;
reg   [31:0] tmp_6_26_reg_2029;
wire   [0:0] ap_CS_fsm_pp0_stage31;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_2029;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_2029;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_2029;
reg   [31:0] tmp_6_27_reg_2034;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_2034;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_2034;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_2034;
reg   [31:0] tmp_6_28_reg_2039;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_2039;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_2039;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_2039;
reg   [31:0] tmp_6_29_reg_2044;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_2044;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_2044;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_2044;
reg   [31:0] tmp_6_30_reg_2049;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_2049;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_2049;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_2049;
reg   [31:0] tmp_1_29_reg_2054;
reg   [10:0] indvar_flatten_phi_fu_686_p4;
reg   [5:0] i_phi_fu_698_p4;
reg   [5:0] j_phi_fu_709_p4;
wire   [63:0] tmp_3_fu_1073_p1;
wire   [63:0] tmp_2_fu_1081_p1;
wire   [63:0] tmp_5_fu_1094_p3;
wire   [63:0] tmp_21_cast_fu_1110_p1;
wire   [63:0] tmp_8_fu_1123_p3;
wire   [63:0] tmp_21_fu_1139_p3;
wire   [63:0] tmp_10_fu_1155_p3;
wire   [63:0] tmp_23_cast_fu_1167_p1;
wire   [63:0] tmp_12_fu_1180_p3;
wire   [63:0] tmp_23_fu_1192_p3;
wire   [63:0] tmp_14_fu_1208_p3;
wire   [63:0] tmp_25_cast_fu_1220_p1;
wire   [63:0] tmp_16_fu_1233_p3;
wire   [63:0] tmp_25_fu_1249_p3;
wire   [63:0] tmp_18_fu_1265_p3;
wire   [63:0] tmp_27_cast_fu_1293_p1;
wire   [63:0] tmp_28_cast_fu_1301_p1;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] b_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] b_1_Addr_A_orig;
reg   [31:0] a_2_Addr_A_orig;
reg   [31:0] b_2_Addr_A_orig;
reg   [31:0] a_3_Addr_A_orig;
reg   [31:0] b_3_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [11:0] grp_fu_716_p0;
wire   [6:0] tmp_2_cast_fu_1106_p1;
wire   [8:0] tmp_2_cast4_fu_1245_p1;
wire   [11:0] tmp_2_cast5_fu_1289_p1;
reg   [11:0] grp_fu_716_p1;
wire   [11:0] tmp_20_cast_fu_1284_p1;
reg   [31:0] grp_fu_762_p0;
reg   [31:0] grp_fu_762_p1;
reg   [31:0] grp_fu_867_p0;
reg   [31:0] grp_fu_867_p1;
wire   [0:0] exitcond_fu_1043_p2;
wire   [5:0] tmp_mid2_v_fu_1057_p1;
wire   [8:0] tmp_4_fu_1089_p2;
wire   [6:0] tmp_21_cast_fu_1110_p0;
wire   [8:0] tmp_7_fu_1118_p2;
wire   [8:0] tmp_9_fu_1150_p2;
wire   [7:0] tmp_23_cast_fu_1167_p0;
wire   [8:0] tmp_11_fu_1175_p2;
wire   [8:0] tmp_13_fu_1203_p2;
wire   [7:0] tmp_25_cast_fu_1220_p0;
wire   [8:0] tmp_15_fu_1228_p2;
wire   [8:0] tmp_17_fu_1260_p2;
wire   [10:0] tmp_19_fu_1277_p3;
wire   [0:0] ap_CS_fsm_state168;
reg   [33:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

matmul_hw_fadd_32fYi #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32fYi_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_762_p0),
    .din1(grp_fu_762_p1),
    .ce(1'b1),
    .dout(grp_fu_762_p2)
);

matmul_hw_fmul_32g8j #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32g8j_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_867_p0),
    .din1(grp_fu_867_p1),
    .ce(1'b1),
    .dout(grp_fu_867_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage4) & ~(exitcond_flatten_reg_1306 == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & ~(exitcond_flatten_reg_1306 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_694 <= tmp_mid2_v_reg_1322;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_694 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_682 <= indvar_flatten_next_reg_732;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_682 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_705 <= j_1_reg_751;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_705 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0))) begin
        a_1_load_1_reg_1494 <= a_1_Dout_A;
        a_2_load_1_reg_1504 <= a_2_Dout_A;
        a_3_load_1_reg_1514 <= a_3_Dout_A;
        b_1_load_1_reg_1499 <= b_1_Dout_A;
        b_2_load_1_reg_1509 <= b_2_Dout_A;
        b_3_load_1_reg_1519 <= b_3_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_1_load_2_reg_1564 <= a_1_Dout_A;
        a_2_load_2_reg_1574 <= a_2_Dout_A;
        a_3_load_2_reg_1584 <= a_3_Dout_A;
        b_1_load_2_reg_1569 <= b_1_Dout_A;
        b_2_load_2_reg_1579 <= b_2_Dout_A;
        b_3_load_2_reg_1589 <= b_3_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_1_load_3_reg_1634 <= a_1_Dout_A;
        a_2_load_3_reg_1644 <= a_2_Dout_A;
        a_3_load_3_reg_1654 <= a_3_Dout_A;
        b_1_load_3_reg_1639 <= b_1_Dout_A;
        b_2_load_3_reg_1649 <= b_2_Dout_A;
        b_3_load_3_reg_1659 <= b_3_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_1_load_4_reg_1709 <= a_1_Dout_A;
        a_2_load_4_reg_1719 <= a_2_Dout_A;
        a_3_load_4_reg_1729 <= a_3_Dout_A;
        b_1_load_4_reg_1714 <= b_1_Dout_A;
        b_2_load_4_reg_1724 <= b_2_Dout_A;
        b_3_load_4_reg_1734 <= b_3_Dout_A;
        j_1_reg_751 <= grp_fu_716_p2;
        tmp_6_1_reg_1704 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_1_load_5_reg_1784 <= a_1_Dout_A;
        a_2_load_5_reg_1794 <= a_2_Dout_A;
        a_3_load_5_reg_1804 <= a_3_Dout_A;
        b_1_load_5_reg_1789 <= b_1_Dout_A;
        b_2_load_5_reg_1799 <= b_2_Dout_A;
        b_3_load_5_reg_1809 <= b_3_Dout_A;
        tmp_6_2_reg_1779 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        a_1_load_6_reg_1859 <= a_1_Dout_A;
        a_2_load_6_reg_1869 <= a_2_Dout_A;
        a_3_load_6_reg_1879 <= a_3_Dout_A;
        b_1_load_6_reg_1864 <= b_1_Dout_A;
        b_2_load_6_reg_1874 <= b_2_Dout_A;
        b_3_load_6_reg_1884 <= b_3_Dout_A;
        tmp_27_reg_758 <= grp_fu_716_p2;
        tmp_6_3_reg_1854 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        a_1_load_7_reg_1894 <= a_1_Dout_A;
        a_2_load_7_reg_1904 <= a_2_Dout_A;
        a_3_load_7_reg_1914 <= a_3_Dout_A;
        b_1_load_7_reg_1899 <= b_1_Dout_A;
        b_2_load_7_reg_1909 <= b_2_Dout_A;
        b_3_load_7_reg_1919 <= b_3_Dout_A;
        tmp_6_4_reg_1889 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        a_1_load_reg_1419 <= a_1_Dout_A;
        a_2_load_reg_1429 <= a_2_Dout_A;
        a_3_load_reg_1439 <= a_3_Dout_A;
        b_1_load_reg_1424 <= b_1_Dout_A;
        b_2_load_reg_1434 <= b_2_Dout_A;
        b_3_load_reg_1444 <= b_3_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306 <= exitcond_flatten_reg_1306;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306;
        ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_2034 <= tmp_6_27_reg_2034;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306;
        ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_2034 <= ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_2034;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306;
        ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_2034 <= ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_2034;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1306 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306;
        exitcond_flatten_reg_1306 <= exitcond_flatten_fu_1037_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
        ap_pipeline_reg_pp0_iter1_tmp_27_reg_758 <= tmp_27_reg_758;
        ap_pipeline_reg_pp0_iter2_tmp_27_reg_758 <= ap_pipeline_reg_pp0_iter1_tmp_27_reg_758;
        ap_pipeline_reg_pp0_iter3_tmp_27_reg_758 <= ap_pipeline_reg_pp0_iter2_tmp_27_reg_758;
        ap_pipeline_reg_pp0_iter4_tmp_27_reg_758 <= ap_pipeline_reg_pp0_iter3_tmp_27_reg_758;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1949 <= tmp_6_10_reg_1949;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage16)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_1954 <= tmp_6_11_reg_1954;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage17)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_1959 <= tmp_6_12_reg_1959;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage18)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_1964 <= tmp_6_13_reg_1964;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage19)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_14_reg_1969 <= tmp_6_14_reg_1969;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage20)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_1974 <= tmp_6_15_reg_1974;
        ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_1974 <= ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_1974;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage21)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_1979 <= tmp_6_16_reg_1979;
        ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_1979 <= ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_1979;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage22)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_1984 <= tmp_6_17_reg_1984;
        ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_1984 <= ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_1984;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage23)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_1989 <= tmp_6_18_reg_1989;
        ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_1989 <= ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_1989;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage24)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_1994 <= tmp_6_19_reg_1994;
        ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_1994 <= ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_1994;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage25)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_1999 <= tmp_6_20_reg_1999;
        ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_1999 <= ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_1999;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage26)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_2004 <= tmp_6_21_reg_2004;
        ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_2004 <= ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_2004;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage27)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_2009 <= tmp_6_22_reg_2009;
        ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_2009 <= ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_2009;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage28)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_2014 <= tmp_6_23_reg_2014;
        ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_2014 <= ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_2014;
        ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_2014 <= ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_2014;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage29)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_2019 <= tmp_6_24_reg_2019;
        ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_2019 <= ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_2019;
        ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_2019 <= ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_2019;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage30)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_2024 <= tmp_6_25_reg_2024;
        ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_2024 <= ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_2024;
        ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_2024 <= ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_2024;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage31)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_2029 <= tmp_6_26_reg_2029;
        ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_2029 <= ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_2029;
        ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_2029 <= ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_2029;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1934 <= tmp_6_8_reg_1934;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1939 <= tmp_6_9_reg_1939;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
        ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1944 <= tmp_6_s_reg_1944;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_2039 <= tmp_6_28_reg_2039;
        ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_2039 <= ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_2039;
        ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_2039 <= ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_2039;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_2044 <= tmp_6_29_reg_2044;
        ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_2044 <= ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_2044;
        ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_2044 <= ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_2044;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_2049 <= tmp_6_30_reg_2049;
        ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_2049 <= ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_2049;
        ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_2049 <= ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_2049;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        indvar_flatten_next_reg_732 <= grp_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1037_p2))) begin
        j_mid2_reg_1310 <= j_mid2_fu_1049_p3;
        tmp_reg_1328[8 : 3] <= tmp_fu_1065_p3[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1005 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306)))) begin
        reg_1011 <= grp_fu_762_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter2)))) begin
        reg_1016 <= grp_fu_762_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1306)))) begin
        reg_1021 <= grp_fu_762_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        reg_1027 <= grp_fu_762_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage26)))) begin
        reg_1032 <= grp_fu_762_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_727 <= grp_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        tmp_1_29_reg_2054 <= grp_fu_762_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (exitcond_flatten_reg_1306 == 1'b0))) begin
        tmp_2_cast3_reg_1469[5 : 0] <= tmp_2_cast3_fu_1135_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_6_10_reg_1949 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_6_11_reg_1954 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_6_12_reg_1959 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        tmp_6_13_reg_1964 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        tmp_6_14_reg_1969 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        tmp_6_15_reg_1974 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        tmp_6_16_reg_1979 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        tmp_6_17_reg_1984 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        tmp_6_18_reg_1989 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        tmp_6_19_reg_1994 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        tmp_6_20_reg_1999 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        tmp_6_21_reg_2004 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        tmp_6_22_reg_2009 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        tmp_6_23_reg_2014 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        tmp_6_24_reg_2019 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        tmp_6_25_reg_2024 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        tmp_6_26_reg_2029 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_6_27_reg_2034 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306))) begin
        tmp_6_28_reg_2039 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306))) begin
        tmp_6_29_reg_2044 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306))) begin
        tmp_6_30_reg_2049 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_6_6_reg_1924 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_6_7_reg_1929 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_6_8_reg_1934 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_6_9_reg_1939 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_6_s_reg_1944 <= grp_fu_867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_1037_p2))) begin
        tmp_mid2_v_reg_1322 <= tmp_mid2_v_fu_1057_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_0_Addr_A_orig = tmp_18_fu_1265_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_0_Addr_A_orig = tmp_16_fu_1233_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_0_Addr_A_orig = tmp_14_fu_1208_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_0_Addr_A_orig = tmp_12_fu_1180_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_10_fu_1155_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_8_fu_1123_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_5_fu_1094_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_3_fu_1073_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_1_Addr_A_orig = tmp_18_fu_1265_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_1_Addr_A_orig = tmp_16_fu_1233_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_1_Addr_A_orig = tmp_14_fu_1208_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_1_Addr_A_orig = tmp_12_fu_1180_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_10_fu_1155_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_8_fu_1123_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_5_fu_1094_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_3_fu_1073_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_2_Addr_A_orig = tmp_18_fu_1265_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_2_Addr_A_orig = tmp_16_fu_1233_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_2_Addr_A_orig = tmp_14_fu_1208_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_2_Addr_A_orig = tmp_12_fu_1180_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_2_Addr_A_orig = tmp_10_fu_1155_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_2_Addr_A_orig = tmp_8_fu_1123_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_2_Addr_A_orig = tmp_5_fu_1094_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_2_Addr_A_orig = tmp_3_fu_1073_p1;
        end else begin
            a_2_Addr_A_orig = 'bx;
        end
    end else begin
        a_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_2_EN_A = 1'b1;
    end else begin
        a_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_3_Addr_A_orig = tmp_18_fu_1265_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_3_Addr_A_orig = tmp_16_fu_1233_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_3_Addr_A_orig = tmp_14_fu_1208_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_3_Addr_A_orig = tmp_12_fu_1180_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_3_Addr_A_orig = tmp_10_fu_1155_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_3_Addr_A_orig = tmp_8_fu_1123_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_3_Addr_A_orig = tmp_5_fu_1094_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_3_Addr_A_orig = tmp_3_fu_1073_p1;
        end else begin
            a_3_Addr_A_orig = 'bx;
        end
    end else begin
        a_3_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_3_EN_A = 1'b1;
    end else begin
        a_3_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state168)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state168)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_0_Addr_A_orig = tmp_27_cast_fu_1293_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_0_Addr_A_orig = tmp_25_fu_1249_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_0_Addr_A_orig = tmp_25_cast_fu_1220_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_0_Addr_A_orig = tmp_23_fu_1192_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_0_Addr_A_orig = tmp_23_cast_fu_1167_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_0_Addr_A_orig = tmp_21_fu_1139_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_0_Addr_A_orig = tmp_21_cast_fu_1110_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_0_Addr_A_orig = tmp_2_fu_1081_p1;
        end else begin
            b_0_Addr_A_orig = 'bx;
        end
    end else begin
        b_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_0_EN_A = 1'b1;
    end else begin
        b_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_1_Addr_A_orig = tmp_27_cast_fu_1293_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_1_Addr_A_orig = tmp_25_fu_1249_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_1_Addr_A_orig = tmp_25_cast_fu_1220_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_1_Addr_A_orig = tmp_23_fu_1192_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_1_Addr_A_orig = tmp_23_cast_fu_1167_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_1_Addr_A_orig = tmp_21_fu_1139_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_1_Addr_A_orig = tmp_21_cast_fu_1110_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_1_Addr_A_orig = tmp_2_fu_1081_p1;
        end else begin
            b_1_Addr_A_orig = 'bx;
        end
    end else begin
        b_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_1_EN_A = 1'b1;
    end else begin
        b_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_2_Addr_A_orig = tmp_27_cast_fu_1293_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_2_Addr_A_orig = tmp_25_fu_1249_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_2_Addr_A_orig = tmp_25_cast_fu_1220_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_2_Addr_A_orig = tmp_23_fu_1192_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_2_Addr_A_orig = tmp_23_cast_fu_1167_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_2_Addr_A_orig = tmp_21_fu_1139_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_2_Addr_A_orig = tmp_21_cast_fu_1110_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_2_Addr_A_orig = tmp_2_fu_1081_p1;
        end else begin
            b_2_Addr_A_orig = 'bx;
        end
    end else begin
        b_2_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_2_EN_A = 1'b1;
    end else begin
        b_2_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_3_Addr_A_orig = tmp_27_cast_fu_1293_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_3_Addr_A_orig = tmp_25_fu_1249_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_3_Addr_A_orig = tmp_25_cast_fu_1220_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_3_Addr_A_orig = tmp_23_fu_1192_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_3_Addr_A_orig = tmp_23_cast_fu_1167_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_3_Addr_A_orig = tmp_21_fu_1139_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_3_Addr_A_orig = tmp_21_cast_fu_1110_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_3_Addr_A_orig = tmp_2_fu_1081_p1;
        end else begin
            b_3_Addr_A_orig = 'bx;
        end
    end else begin
        b_3_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_3_EN_A = 1'b1;
    end else begin
        b_3_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1306))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            grp_fu_716_p0 = tmp_2_cast5_fu_1289_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            grp_fu_716_p0 = tmp_2_cast4_fu_1245_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            grp_fu_716_p0 = j_mid2_reg_1310;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            grp_fu_716_p0 = indvar_flatten_reg_682;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            grp_fu_716_p0 = tmp_2_cast3_reg_1469;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            grp_fu_716_p0 = tmp_2_cast3_fu_1135_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            grp_fu_716_p0 = tmp_2_cast_fu_1106_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            grp_fu_716_p0 = i_phi_fu_698_p4;
        end else begin
            grp_fu_716_p0 = 'bx;
        end
    end else begin
        grp_fu_716_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_716_p1 = tmp_20_cast_fu_1284_p1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_716_p1 = ap_const_lv9_E0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_716_p1 = ap_const_lv11_1;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_716_p1 = ap_const_lv8_A0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        grp_fu_716_p1 = ap_const_lv8_60;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_716_p1 = ap_const_lv7_20;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_716_p1 = ap_const_lv6_1;
    end else begin
        grp_fu_716_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_762_p0 = tmp_1_29_reg_2054;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_enable_reg_pp0_iter4)))) begin
        grp_fu_762_p0 = reg_1032;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        grp_fu_762_p0 = reg_1027;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage31)))) begin
        grp_fu_762_p0 = reg_1021;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2)))) begin
        grp_fu_762_p0 = reg_1016;
    end else if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        grp_fu_762_p0 = reg_1011;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_762_p0 = reg_1005;
    end else begin
        grp_fu_762_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_2049;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_2044;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_2039;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_2034;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_2029;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_2024;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_2019;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_2014;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_2009;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_2004;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_1999;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_1994;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_1989;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_1984;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_1979;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_1974;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_14_reg_1969;
    end else if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_1964;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_1959;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_1954;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1949;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1944;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1939;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_762_p1 = ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1934;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_762_p1 = tmp_6_7_reg_1929;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_762_p1 = tmp_6_6_reg_1924;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_fu_762_p1 = reg_1005;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_762_p1 = tmp_6_4_reg_1889;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_762_p1 = tmp_6_3_reg_1854;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_762_p1 = tmp_6_2_reg_1779;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_762_p1 = tmp_6_1_reg_1704;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_762_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_762_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_867_p0 = a_3_load_7_reg_1914;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_fu_867_p0 = a_3_load_6_reg_1879;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_fu_867_p0 = a_3_load_5_reg_1804;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_fu_867_p0 = a_3_load_4_reg_1729;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_867_p0 = a_3_load_3_reg_1654;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_fu_867_p0 = a_3_load_2_reg_1584;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_fu_867_p0 = a_3_load_1_reg_1514;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_867_p0 = a_3_load_reg_1439;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_867_p0 = a_2_load_7_reg_1904;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_867_p0 = a_2_load_6_reg_1869;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_867_p0 = a_2_load_5_reg_1794;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_867_p0 = a_2_load_4_reg_1719;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_867_p0 = a_2_load_3_reg_1644;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_867_p0 = a_2_load_2_reg_1574;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_867_p0 = a_2_load_1_reg_1504;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_867_p0 = a_2_load_reg_1429;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_867_p0 = a_1_load_7_reg_1894;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_867_p0 = a_1_load_6_reg_1859;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_867_p0 = a_1_load_5_reg_1784;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_867_p0 = a_1_load_4_reg_1709;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_867_p0 = a_1_load_3_reg_1634;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_867_p0 = a_1_load_2_reg_1564;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_867_p0 = a_1_load_1_reg_1494;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_867_p0 = a_1_load_reg_1419;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_867_p0 = a_0_Dout_A;
    end else begin
        grp_fu_867_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_867_p1 = b_3_load_7_reg_1919;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_fu_867_p1 = b_3_load_6_reg_1884;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_fu_867_p1 = b_3_load_5_reg_1809;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_fu_867_p1 = b_3_load_4_reg_1734;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_867_p1 = b_3_load_3_reg_1659;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_fu_867_p1 = b_3_load_2_reg_1589;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_fu_867_p1 = b_3_load_1_reg_1519;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_867_p1 = b_3_load_reg_1444;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_867_p1 = b_2_load_7_reg_1909;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_867_p1 = b_2_load_6_reg_1874;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_867_p1 = b_2_load_5_reg_1799;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_867_p1 = b_2_load_4_reg_1724;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_867_p1 = b_2_load_3_reg_1649;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_867_p1 = b_2_load_2_reg_1579;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_867_p1 = b_2_load_1_reg_1509;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_867_p1 = b_2_load_reg_1434;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_867_p1 = b_1_load_7_reg_1899;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_867_p1 = b_1_load_6_reg_1864;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_867_p1 = b_1_load_5_reg_1789;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_867_p1 = b_1_load_4_reg_1714;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_867_p1 = b_1_load_3_reg_1639;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_867_p1 = b_1_load_2_reg_1569;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_867_p1 = b_1_load_1_reg_1499;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_867_p1 = b_1_load_reg_1424;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_867_p1 = b_0_Dout_A;
    end else begin
        grp_fu_867_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_phi_fu_698_p4 = tmp_mid2_v_reg_1322;
    end else begin
        i_phi_fu_698_p4 = i_reg_694;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_phi_fu_686_p4 = indvar_flatten_next_reg_732;
    end else begin
        indvar_flatten_phi_fu_686_p4 = indvar_flatten_reg_682;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1306 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_phi_fu_709_p4 = j_1_reg_751;
    end else begin
        j_phi_fu_709_p4 = j_reg_705;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage1;
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(exitcond_flatten_reg_1306 == 1'b0) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state168;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter5) & ~(1'b1 == ap_enable_reg_pp0_iter4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state168;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage8;
        end
        ap_ST_fsm_pp0_stage8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage9;
        end
        ap_ST_fsm_pp0_stage9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage10;
        end
        ap_ST_fsm_pp0_stage10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage11;
        end
        ap_ST_fsm_pp0_stage11 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage12;
        end
        ap_ST_fsm_pp0_stage12 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage13;
        end
        ap_ST_fsm_pp0_stage13 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage14;
        end
        ap_ST_fsm_pp0_stage14 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage15;
        end
        ap_ST_fsm_pp0_stage15 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage16;
        end
        ap_ST_fsm_pp0_stage16 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage17;
        end
        ap_ST_fsm_pp0_stage17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage18;
        end
        ap_ST_fsm_pp0_stage18 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage19;
        end
        ap_ST_fsm_pp0_stage19 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage20;
        end
        ap_ST_fsm_pp0_stage20 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage21;
        end
        ap_ST_fsm_pp0_stage21 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage22;
        end
        ap_ST_fsm_pp0_stage22 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage23;
        end
        ap_ST_fsm_pp0_stage23 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage24;
        end
        ap_ST_fsm_pp0_stage24 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage25;
        end
        ap_ST_fsm_pp0_stage25 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage26;
        end
        ap_ST_fsm_pp0_stage26 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage27;
        end
        ap_ST_fsm_pp0_stage27 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage28;
        end
        ap_ST_fsm_pp0_stage28 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage29;
        end
        ap_ST_fsm_pp0_stage29 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage30;
        end
        ap_ST_fsm_pp0_stage30 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage31;
        end
        ap_ST_fsm_pp0_stage31 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign a_2_Addr_A = a_2_Addr_A_orig << ap_const_lv32_2;

assign a_2_Clk_A = ap_clk;

assign a_2_Din_A = ap_const_lv32_0;

assign a_2_Rst_A = ap_rst;

assign a_2_WEN_A = ap_const_lv4_0;

assign a_3_Addr_A = a_3_Addr_A_orig << ap_const_lv32_2;

assign a_3_Clk_A = ap_clk;

assign a_3_Din_A = ap_const_lv32_0;

assign a_3_Rst_A = ap_rst;

assign a_3_WEN_A = ap_const_lv4_0;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[ap_const_lv32_E];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[ap_const_lv32_F];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[ap_const_lv32_10];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[ap_const_lv32_11];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[ap_const_lv32_12];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[ap_const_lv32_13];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[ap_const_lv32_14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[ap_const_lv32_15];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[ap_const_lv32_16];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[ap_const_lv32_17];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[ap_const_lv32_18];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[ap_const_lv32_19];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[ap_const_lv32_1A];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[ap_const_lv32_1B];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[ap_const_lv32_1C];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[ap_const_lv32_1D];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[ap_const_lv32_1E];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[ap_const_lv32_1F];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[ap_const_lv32_20];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state168 = ap_CS_fsm[ap_const_lv32_21];

assign b_0_Addr_A = b_0_Addr_A_orig << ap_const_lv32_2;

assign b_0_Clk_A = ap_clk;

assign b_0_Din_A = ap_const_lv32_0;

assign b_0_Rst_A = ap_rst;

assign b_0_WEN_A = ap_const_lv4_0;

assign b_1_Addr_A = b_1_Addr_A_orig << ap_const_lv32_2;

assign b_1_Clk_A = ap_clk;

assign b_1_Din_A = ap_const_lv32_0;

assign b_1_Rst_A = ap_rst;

assign b_1_WEN_A = ap_const_lv4_0;

assign b_2_Addr_A = b_2_Addr_A_orig << ap_const_lv32_2;

assign b_2_Clk_A = ap_clk;

assign b_2_Din_A = ap_const_lv32_0;

assign b_2_Rst_A = ap_rst;

assign b_2_WEN_A = ap_const_lv4_0;

assign b_3_Addr_A = b_3_Addr_A_orig << ap_const_lv32_2;

assign b_3_Clk_A = ap_clk;

assign b_3_Din_A = ap_const_lv32_0;

assign b_3_Rst_A = ap_rst;

assign b_3_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_28_cast_fu_1301_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = reg_1021;

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_1037_p2 = ((indvar_flatten_phi_fu_686_p4 == ap_const_lv11_400) ? 1'b1 : 1'b0);

assign exitcond_fu_1043_p2 = ((j_phi_fu_709_p4 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign grp_fu_716_p2 = (grp_fu_716_p0 + grp_fu_716_p1);

assign j_mid2_fu_1049_p3 = ((exitcond_fu_1043_p2[0:0] === 1'b1) ? ap_const_lv6_0 : j_phi_fu_709_p4);

assign tmp_10_fu_1155_p3 = {{ap_const_lv55_0}, {tmp_9_fu_1150_p2}};

assign tmp_11_fu_1175_p2 = (tmp_reg_1328 | ap_const_lv9_4);

assign tmp_12_fu_1180_p3 = {{ap_const_lv55_0}, {tmp_11_fu_1175_p2}};

assign tmp_13_fu_1203_p2 = (tmp_reg_1328 | ap_const_lv9_5);

assign tmp_14_fu_1208_p3 = {{ap_const_lv55_0}, {tmp_13_fu_1203_p2}};

assign tmp_15_fu_1228_p2 = (tmp_reg_1328 | ap_const_lv9_6);

assign tmp_16_fu_1233_p3 = {{ap_const_lv55_0}, {tmp_15_fu_1228_p2}};

assign tmp_17_fu_1260_p2 = (tmp_reg_1328 | ap_const_lv9_7);

assign tmp_18_fu_1265_p3 = {{ap_const_lv55_0}, {tmp_17_fu_1260_p2}};

assign tmp_19_fu_1277_p3 = {{tmp_mid2_v_reg_1322}, {ap_const_lv5_0}};

assign tmp_20_cast_fu_1284_p1 = tmp_19_fu_1277_p3;

assign tmp_21_cast_fu_1110_p0 = grp_fu_716_p2;

assign tmp_21_cast_fu_1110_p1 = tmp_21_cast_fu_1110_p0;

assign tmp_21_fu_1139_p3 = {{ap_const_lv58_1}, {j_mid2_reg_1310}};

assign tmp_23_cast_fu_1167_p0 = reg_727;

assign tmp_23_cast_fu_1167_p1 = tmp_23_cast_fu_1167_p0;

assign tmp_23_fu_1192_p3 = {{ap_const_lv58_2}, {j_mid2_reg_1310}};

assign tmp_25_cast_fu_1220_p0 = reg_727;

assign tmp_25_cast_fu_1220_p1 = tmp_25_cast_fu_1220_p0;

assign tmp_25_fu_1249_p3 = {{ap_const_lv58_3}, {j_mid2_reg_1310}};

assign tmp_27_cast_fu_1293_p1 = reg_727;

assign tmp_28_cast_fu_1301_p1 = ap_pipeline_reg_pp0_iter4_tmp_27_reg_758;

assign tmp_2_cast3_fu_1135_p1 = j_mid2_reg_1310;

assign tmp_2_cast4_fu_1245_p1 = j_mid2_reg_1310;

assign tmp_2_cast5_fu_1289_p1 = j_mid2_reg_1310;

assign tmp_2_cast_fu_1106_p1 = j_mid2_reg_1310;

assign tmp_2_fu_1081_p1 = j_mid2_fu_1049_p3;

assign tmp_3_fu_1073_p1 = tmp_fu_1065_p3;

assign tmp_4_fu_1089_p2 = (tmp_reg_1328 | ap_const_lv9_1);

assign tmp_5_fu_1094_p3 = {{ap_const_lv55_0}, {tmp_4_fu_1089_p2}};

assign tmp_7_fu_1118_p2 = (tmp_reg_1328 | ap_const_lv9_2);

assign tmp_8_fu_1123_p3 = {{ap_const_lv55_0}, {tmp_7_fu_1118_p2}};

assign tmp_9_fu_1150_p2 = (tmp_reg_1328 | ap_const_lv9_3);

assign tmp_fu_1065_p3 = {{tmp_mid2_v_fu_1057_p3}, {ap_const_lv3_0}};

assign tmp_mid2_v_fu_1057_p1 = grp_fu_716_p2;

assign tmp_mid2_v_fu_1057_p3 = ((exitcond_fu_1043_p2[0:0] === 1'b1) ? tmp_mid2_v_fu_1057_p1 : i_phi_fu_698_p4);

always @ (posedge ap_clk) begin
    tmp_reg_1328[2:0] <= 3'b000;
    tmp_2_cast3_reg_1469[7:6] <= 2'b00;
end

endmodule //matmul_hw
