<stg><name>gemm_stage_0.1</name>


<trans_list>

<trans id="31" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v441, void @empty_6, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
:2 %c_row = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_row"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %store_ln24 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln24 = br void

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %icmp_ln24 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln24 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln24 = br i1 %icmp_ln24, void %.split8, void

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="7">
<![CDATA[
.split8:0 %trunc_ln30 = trunc i7 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split8:3 %call_ln0 = call void @gemm_stage_0.1_Pipeline_VITIS_LOOP_26_1, i32 %c_row

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split8:7 %store_ln24 = store i7 %add_ln24, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
:0 %ret_ln48 = ret

]]></Node>
<StgValue><ssdm name="ret_ln48"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.split8:3 %call_ln0 = call void @gemm_stage_0.1_Pipeline_VITIS_LOOP_26_1, i32 %c_row

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:1 %tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln30, i6 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split8:4 %call_ln25 = call void @gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j, i12 %tmp_cast, i32 %v0, i32 %v1, i32 %c_row

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="25" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
.split8:4 %call_ln25 = call void @gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j, i12 %tmp_cast, i32 %v0, i32 %v1, i32 %c_row

]]></Node>
<StgValue><ssdm name="call_ln25"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="26" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split8:5 %empty_41 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split8:6 %call_ln0 = call void @gemm_stage_0.1_Pipeline_VITIS_LOOP_43_2, i32 %c_row, i32 %v441

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="28" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:2 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="29" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split8:6 %call_ln0 = call void @gemm_stage_0.1_Pipeline_VITIS_LOOP_43_2, i32 %c_row, i32 %v441

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="30" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.split8:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="v0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="v1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="v441" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="v441"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="StgValue_42" to="i" fromId="42" toId="8">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="46" from="v441" to="specinterface_ln0" fromId="41" toId="9">
</dataflow>
<dataflow id="48" from="empty_6" to="specinterface_ln0" fromId="47" toId="9">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="51" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="53" from="empty_22" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="54" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="55" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="56" from="empty_22" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="57" from="empty_22" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="58" from="empty_22" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="59" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="61" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="62" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="63" from="empty_22" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="64" from="empty_22" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="66" from="StgValue_65" to="c_row" fromId="65" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="store_ln24" fromId="67" toId="11">
</dataflow>
<dataflow id="69" from="i" to="store_ln24" fromId="8" toId="11">
</dataflow>
<dataflow id="70" from="i" to="i_1" fromId="8" toId="13">
</dataflow>
<dataflow id="71" from="i_1" to="icmp_ln24" fromId="13" toId="14">
</dataflow>
<dataflow id="73" from="StgValue_72" to="icmp_ln24" fromId="72" toId="14">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="74" toId="15">
</dataflow>
<dataflow id="77" from="StgValue_76" to="empty" fromId="76" toId="15">
</dataflow>
<dataflow id="78" from="StgValue_76" to="empty" fromId="76" toId="15">
</dataflow>
<dataflow id="79" from="StgValue_76" to="empty" fromId="76" toId="15">
</dataflow>
<dataflow id="80" from="i_1" to="add_ln24" fromId="13" toId="16">
</dataflow>
<dataflow id="82" from="StgValue_81" to="add_ln24" fromId="81" toId="16">
</dataflow>
<dataflow id="83" from="icmp_ln24" to="br_ln24" fromId="14" toId="17">
</dataflow>
<dataflow id="84" from="i_1" to="trunc_ln30" fromId="13" toId="18">
</dataflow>
<dataflow id="86" from="gemm_stage_0.1_Pipeline_VITIS_LOOP_26_1" to="call_ln0" fromId="85" toId="19">
</dataflow>
<dataflow id="87" from="c_row" to="call_ln0" fromId="10" toId="19">
</dataflow>
<dataflow id="88" from="add_ln24" to="store_ln24" fromId="16" toId="20">
</dataflow>
<dataflow id="89" from="i" to="store_ln24" fromId="8" toId="20">
</dataflow>
<dataflow id="90" from="gemm_stage_0.1_Pipeline_VITIS_LOOP_26_1" to="call_ln0" fromId="85" toId="22">
</dataflow>
<dataflow id="91" from="c_row" to="call_ln0" fromId="10" toId="22">
</dataflow>
<dataflow id="93" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_cast" fromId="92" toId="23">
</dataflow>
<dataflow id="94" from="trunc_ln30" to="tmp_cast" fromId="18" toId="23">
</dataflow>
<dataflow id="96" from="StgValue_95" to="tmp_cast" fromId="95" toId="23">
</dataflow>
<dataflow id="98" from="gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j" to="call_ln25" fromId="97" toId="24">
</dataflow>
<dataflow id="99" from="tmp_cast" to="call_ln25" fromId="23" toId="24">
</dataflow>
<dataflow id="100" from="v0" to="call_ln25" fromId="39" toId="24">
</dataflow>
<dataflow id="101" from="v1" to="call_ln25" fromId="40" toId="24">
</dataflow>
<dataflow id="102" from="c_row" to="call_ln25" fromId="10" toId="24">
</dataflow>
<dataflow id="103" from="gemm_stage_0.1_Pipeline_l_S_k_0_k_l_S_j_0_j" to="call_ln25" fromId="97" toId="25">
</dataflow>
<dataflow id="104" from="tmp_cast" to="call_ln25" fromId="23" toId="25">
</dataflow>
<dataflow id="105" from="v0" to="call_ln25" fromId="39" toId="25">
</dataflow>
<dataflow id="106" from="v1" to="call_ln25" fromId="40" toId="25">
</dataflow>
<dataflow id="107" from="c_row" to="call_ln25" fromId="10" toId="25">
</dataflow>
<dataflow id="109" from="_ssdm_op_Wait" to="empty_41" fromId="108" toId="26">
</dataflow>
<dataflow id="111" from="gemm_stage_0.1_Pipeline_VITIS_LOOP_43_2" to="call_ln0" fromId="110" toId="27">
</dataflow>
<dataflow id="112" from="c_row" to="call_ln0" fromId="10" toId="27">
</dataflow>
<dataflow id="113" from="v441" to="call_ln0" fromId="41" toId="27">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopName" to="specloopname_ln25" fromId="114" toId="28">
</dataflow>
<dataflow id="117" from="empty_18" to="specloopname_ln25" fromId="116" toId="28">
</dataflow>
<dataflow id="118" from="gemm_stage_0.1_Pipeline_VITIS_LOOP_43_2" to="call_ln0" fromId="110" toId="29">
</dataflow>
<dataflow id="119" from="c_row" to="call_ln0" fromId="10" toId="29">
</dataflow>
<dataflow id="120" from="v441" to="call_ln0" fromId="41" toId="29">
</dataflow>
<dataflow id="121" from="icmp_ln24" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
