
*** Running vivado
    with args -log top_MAC_Array_Test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_MAC_Array_Test.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_MAC_Array_Test.tcl -notrace
Command: link_design -top top_MAC_Array_Test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2055.488 ; gain = 0.000 ; free physical = 21992 ; free virtual = 34129
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC_Array/550MHz/temp_550MHz.xdc]
WARNING: [Vivado 12-2489] -period contains time 1.818182 which will be rounded to 1.818 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC_Array/550MHz/temp_550MHz.xdc:3]
WARNING: [Vivado 12-2489] -waveform contains time 0.909091 which will be rounded to 0.909 to ensure it is an integer multiple of 1 picosecond [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC_Array/550MHz/temp_550MHz.xdc:3]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC_Array/550MHz/temp_550MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.984 ; gain = 0.000 ; free physical = 21927 ; free virtual = 34063
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2217.984 ; gain = 511.379 ; free physical = 21927 ; free virtual = 34063
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2307.797 ; gain = 89.812 ; free physical = 21918 ; free virtual = 34054

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 146f1add8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2713.648 ; gain = 405.852 ; free physical = 21543 ; free virtual = 33679

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 146f1add8

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2992.539 ; gain = 0.000 ; free physical = 21296 ; free virtual = 33433
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19fd50f45

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2992.539 ; gain = 0.000 ; free physical = 21296 ; free virtual = 33433
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 102292980

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2992.539 ; gain = 0.000 ; free physical = 21296 ; free virtual = 33433
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 102292980

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3024.555 ; gain = 32.016 ; free physical = 21296 ; free virtual = 33433
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 102292980

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3024.555 ; gain = 32.016 ; free physical = 21296 ; free virtual = 33433
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 102292980

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3024.555 ; gain = 32.016 ; free physical = 21296 ; free virtual = 33433
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3024.555 ; gain = 0.000 ; free physical = 21296 ; free virtual = 33433
Ending Logic Optimization Task | Checksum: 1192a6a1a

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3024.555 ; gain = 32.016 ; free physical = 21296 ; free virtual = 33433

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1192a6a1a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3024.555 ; gain = 0.000 ; free physical = 21296 ; free virtual = 33433

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1192a6a1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3024.555 ; gain = 0.000 ; free physical = 21296 ; free virtual = 33433

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3024.555 ; gain = 0.000 ; free physical = 21296 ; free virtual = 33433
Ending Netlist Obfuscation Task | Checksum: 1192a6a1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3024.555 ; gain = 0.000 ; free physical = 21296 ; free virtual = 33433
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3024.555 ; gain = 806.570 ; free physical = 21296 ; free virtual = 33433
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3032.559 ; gain = 0.000 ; free physical = 21296 ; free virtual = 33433
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC_Array/550MHz/impl_MAC_Array_550MHz.runs/impl_1/top_MAC_Array_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_MAC_Array_Test_drc_opted.rpt -pb top_MAC_Array_Test_drc_opted.pb -rpx top_MAC_Array_Test_drc_opted.rpx
Command: report_drc -file top_MAC_Array_Test_drc_opted.rpt -pb top_MAC_Array_Test_drc_opted.pb -rpx top_MAC_Array_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC_Array/550MHz/impl_MAC_Array_550MHz.runs/impl_1/top_MAC_Array_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21289 ; free virtual = 33426
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6ca217f6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21289 ; free virtual = 33426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21289 ; free virtual = 33426

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1020477c1

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21290 ; free virtual = 33427

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e3932fc3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21289 ; free virtual = 33426

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e3932fc3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21289 ; free virtual = 33426
Phase 1 Placer Initialization | Checksum: 1e3932fc3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21289 ; free virtual = 33426

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1893580cc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21300 ; free virtual = 33437

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1bc3b4fe5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21300 ; free virtual = 33437

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1bc3b4fe5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21275 ; free virtual = 33412

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1b58cd574

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21261 ; free virtual = 33398

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1b58cd574

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21261 ; free virtual = 33398
Phase 2.1.1 Partition Driven Placement | Checksum: 1b58cd574

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21261 ; free virtual = 33398
Phase 2.1 Floorplanning | Checksum: 191dbb729

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21261 ; free virtual = 33398

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 191dbb729

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21261 ; free virtual = 33398

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f7c06d77

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21261 ; free virtual = 33398

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1abe3aa4f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21289 ; free virtual = 33426

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 112 LUTNM shape to break, 1 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 110, total 112, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 112 nets or LUTs. Breaked 112 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21289 ; free virtual = 33426

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          112  |              0  |                   112  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          112  |              0  |                   112  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1f4ca31b3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21289 ; free virtual = 33426
Phase 2.4 Global Placement Core | Checksum: 2786e0893

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21287 ; free virtual = 33424
Phase 2 Global Placement | Checksum: 2786e0893

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21287 ; free virtual = 33424

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 296f93b6b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21287 ; free virtual = 33424

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dbfc107d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21287 ; free virtual = 33424

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23825020c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21287 ; free virtual = 33424

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2499882b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21287 ; free virtual = 33424

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1ef1a98d5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21280 ; free virtual = 33417

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16ed4d277

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21274 ; free virtual = 33411

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bbed083f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21274 ; free virtual = 33411

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 251f04709

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21274 ; free virtual = 33411

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19bbb2c8c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21292 ; free virtual = 33429
Phase 3 Detail Placement | Checksum: 19bbb2c8c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21292 ; free virtual = 33429

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 7f96c3ba

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.226 | TNS=-1554.431 |
Phase 1 Physical Synthesis Initialization | Checksum: 118bf88b1

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21291 ; free virtual = 33428
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: c2613254

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21291 ; free virtual = 33428
Phase 4.1.1.1 BUFG Insertion | Checksum: 7f96c3ba

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21291 ; free virtual = 33428

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.155. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: db2b7c00

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21291 ; free virtual = 33428

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21291 ; free virtual = 33428
Phase 4.1 Post Commit Optimization | Checksum: db2b7c00

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21291 ; free virtual = 33428

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: db2b7c00

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21291 ; free virtual = 33428

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: db2b7c00

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21291 ; free virtual = 33428
Phase 4.3 Placer Reporting | Checksum: db2b7c00

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21291 ; free virtual = 33428

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21291 ; free virtual = 33428

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21291 ; free virtual = 33428
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b10a06ce

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21291 ; free virtual = 33428
Ending Placer Task | Checksum: e15b52e6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21291 ; free virtual = 33428
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21318 ; free virtual = 33455
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21291 ; free virtual = 33433
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC_Array/550MHz/impl_MAC_Array_550MHz.runs/impl_1/top_MAC_Array_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_MAC_Array_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21280 ; free virtual = 33419
INFO: [runtcl-4] Executing : report_utilization -file top_MAC_Array_Test_utilization_placed.rpt -pb top_MAC_Array_Test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_MAC_Array_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21280 ; free virtual = 33418
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21278 ; free virtual = 33417
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.43s |  WALL: 0.36s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21278 ; free virtual = 33417

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.155 | TNS=-1553.530 |
Phase 1 Physical Synthesis Initialization | Checksum: 25dec7643

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21285 ; free virtual = 33424
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.155 | TNS=-1553.530 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 25dec7643

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21285 ; free virtual = 33424

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.155 | TNS=-1553.530 |
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2].  Re-placed instance MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[2]
INFO: [Physopt 32-735] Processed net MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.095 | TNS=-1551.897 |
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.095 | TNS=-1551.897 |
Phase 3 Critical Path Optimization | Checksum: 25dec7643

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21285 ; free virtual = 33424

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.095 | TNS=-1551.897 |
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/signe_r_2_reg_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/aligned_x_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2[3]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/signe_r_2_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.095 | TNS=-1551.897 |
Phase 4 Critical Path Optimization | Checksum: 25dec7643

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21285 ; free virtual = 33424
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21285 ; free virtual = 33424
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.095 | TNS=-1551.897 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.060  |          1.633  |            0  |              0  |                     1  |           0  |           2  |  00:00:02  |
|  Total          |          0.060  |          1.633  |            0  |              0  |                     1  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21285 ; free virtual = 33424
Ending Physical Synthesis Task | Checksum: 22c169759

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21285 ; free virtual = 33424
INFO: [Common 17-83] Releasing license: Implementation
147 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3147.582 ; gain = 0.000 ; free physical = 21275 ; free virtual = 33418
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC_Array/550MHz/impl_MAC_Array_550MHz.runs/impl_1/top_MAC_Array_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b35cf812 ConstDB: 0 ShapeSum: cc314d23 RouteDB: 0
Post Restoration Checksum: NetGraph: 70c4ffdf NumContArr: b8788270 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1293d824f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3222.852 ; gain = 39.957 ; free physical = 21136 ; free virtual = 33285

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1293d824f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3254.852 ; gain = 71.957 ; free physical = 21105 ; free virtual = 33253

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1293d824f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3254.852 ; gain = 71.957 ; free physical = 21105 ; free virtual = 33253
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 172611f76

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21066 ; free virtual = 33214
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.001 | TNS=-1528.274| WHS=-0.149 | THS=-28.689|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2861
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2861
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1abc5c1da

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21056 ; free virtual = 33204

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1abc5c1da

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21056 ; free virtual = 33204
Phase 3 Initial Routing | Checksum: 93b45d6f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21059 ; free virtual = 33208
INFO: [Route 35-580] Design has 390 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+============================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                        |
+====================+===================+============================================================+
| sys_clk_pin        | sys_clk_pin       | MAC_GEN[0].MAC_INST/add_inst/shift_count_computed_reg[1]/D |
| sys_clk_pin        | sys_clk_pin       | MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]/D            |
| sys_clk_pin        | sys_clk_pin       | MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]/D            |
| sys_clk_pin        | sys_clk_pin       | MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[10]/D            |
| sys_clk_pin        | sys_clk_pin       | MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[14]/D            |
+--------------------+-------------------+------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 835
 Number of Nodes with overlaps = 250
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.323 | TNS=-2007.335| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2043108db

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21086 ; free virtual = 33234

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.334 | TNS=-2008.190| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ed362d22

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21047 ; free virtual = 33195
Phase 4 Rip-up And Reroute | Checksum: 1ed362d22

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21047 ; free virtual = 33195

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e03b194b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21048 ; free virtual = 33197
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.316 | TNS=-1892.641| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 226d43e29

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21047 ; free virtual = 33196

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 226d43e29

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21047 ; free virtual = 33196
Phase 5 Delay and Skew Optimization | Checksum: 226d43e29

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21047 ; free virtual = 33196

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1652c2855

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21047 ; free virtual = 33196
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.316 | TNS=-1889.444| WHS=0.059  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1652c2855

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21047 ; free virtual = 33196
Phase 6 Post Hold Fix | Checksum: 1652c2855

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21047 ; free virtual = 33196

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.4649 %
  Global Horizontal Routing Utilization  = 0.64102 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 24f3cbd84

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21047 ; free virtual = 33196

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24f3cbd84

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 3288.148 ; gain = 105.254 ; free physical = 21046 ; free virtual = 33194

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 27691cd2c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 3304.156 ; gain = 121.262 ; free physical = 21046 ; free virtual = 33194

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.316 | TNS=-1889.444| WHS=0.059  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 27691cd2c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 3304.156 ; gain = 121.262 ; free physical = 21046 ; free virtual = 33194
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 3304.156 ; gain = 121.262 ; free physical = 21079 ; free virtual = 33228

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
163 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3304.156 ; gain = 156.574 ; free physical = 21079 ; free virtual = 33228
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3304.156 ; gain = 0.000 ; free physical = 21074 ; free virtual = 33228
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC_Array/550MHz/impl_MAC_Array_550MHz.runs/impl_1/top_MAC_Array_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_MAC_Array_Test_drc_routed.rpt -pb top_MAC_Array_Test_drc_routed.pb -rpx top_MAC_Array_Test_drc_routed.rpx
Command: report_drc -file top_MAC_Array_Test_drc_routed.rpt -pb top_MAC_Array_Test_drc_routed.pb -rpx top_MAC_Array_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC_Array/550MHz/impl_MAC_Array_550MHz.runs/impl_1/top_MAC_Array_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_MAC_Array_Test_methodology_drc_routed.rpt -pb top_MAC_Array_Test_methodology_drc_routed.pb -rpx top_MAC_Array_Test_methodology_drc_routed.rpx
Command: report_methodology -file top_MAC_Array_Test_methodology_drc_routed.rpt -pb top_MAC_Array_Test_methodology_drc_routed.pb -rpx top_MAC_Array_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/MAC_Array/550MHz/impl_MAC_Array_550MHz.runs/impl_1/top_MAC_Array_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_MAC_Array_Test_power_routed.rpt -pb top_MAC_Array_Test_power_summary_routed.pb -rpx top_MAC_Array_Test_power_routed.rpx
Command: report_power -file top_MAC_Array_Test_power_routed.rpt -pb top_MAC_Array_Test_power_summary_routed.pb -rpx top_MAC_Array_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
175 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_MAC_Array_Test_route_status.rpt -pb top_MAC_Array_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_MAC_Array_Test_timing_summary_routed.rpt -pb top_MAC_Array_Test_timing_summary_routed.pb -rpx top_MAC_Array_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_MAC_Array_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_MAC_Array_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_MAC_Array_Test_bus_skew_routed.rpt -pb top_MAC_Array_Test_bus_skew_routed.pb -rpx top_MAC_Array_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 11:41:18 2025...
