
Projet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fd80  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c30  0800ff50  0800ff50  00010f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011b80  08011b80  00013094  2**0
                  CONTENTS
  4 .ARM          00000008  08011b80  08011b80  00012b80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011b88  08011b88  00013094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011b88  08011b88  00012b88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011b8c  08011b8c  00012b8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  08011b90  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b40  20000094  08011c24  00013094  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004bd4  08011c24  00013bd4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00035f33  00000000  00000000  000130c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008216  00000000  00000000  00048ff7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002c20  00000000  00000000  00051210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000021e8  00000000  00000000  00053e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00033490  00000000  00000000  00056018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003d162  00000000  00000000  000894a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d825  00000000  00000000  000c660a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e3e2f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000bb60  00000000  00000000  001e3e74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001ef9d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000094 	.word	0x20000094
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ff38 	.word	0x0800ff38

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000098 	.word	0x20000098
 800020c:	0800ff38 	.word	0x0800ff38

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b084      	sub	sp, #16
 80005a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005a6:	463b      	mov	r3, r7
 80005a8:	2200      	movs	r2, #0
 80005aa:	601a      	str	r2, [r3, #0]
 80005ac:	605a      	str	r2, [r3, #4]
 80005ae:	609a      	str	r2, [r3, #8]
 80005b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005b2:	4b21      	ldr	r3, [pc, #132]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005b4:	4a21      	ldr	r2, [pc, #132]	@ (800063c <MX_ADC1_Init+0x9c>)
 80005b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005ba:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80005be:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80005c6:	4b1c      	ldr	r3, [pc, #112]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005cc:	4b1a      	ldr	r3, [pc, #104]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005d2:	4b19      	ldr	r3, [pc, #100]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005da:	4b17      	ldr	r3, [pc, #92]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005dc:	2200      	movs	r2, #0
 80005de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005e0:	4b15      	ldr	r3, [pc, #84]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005e2:	4a17      	ldr	r2, [pc, #92]	@ (8000640 <MX_ADC1_Init+0xa0>)
 80005e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005e6:	4b14      	ldr	r3, [pc, #80]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005ec:	4b12      	ldr	r3, [pc, #72]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005ee:	2201      	movs	r2, #1
 80005f0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005f2:	4b11      	ldr	r3, [pc, #68]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000638 <MX_ADC1_Init+0x98>)
 80005fc:	2201      	movs	r2, #1
 80005fe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000600:	480d      	ldr	r0, [pc, #52]	@ (8000638 <MX_ADC1_Init+0x98>)
 8000602:	f003 ff83 	bl	800450c <HAL_ADC_Init>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800060c:	f001 fd18 	bl	8002040 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000610:	2300      	movs	r3, #0
 8000612:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000614:	2301      	movs	r3, #1
 8000616:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000618:	2300      	movs	r3, #0
 800061a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800061c:	463b      	mov	r3, r7
 800061e:	4619      	mov	r1, r3
 8000620:	4805      	ldr	r0, [pc, #20]	@ (8000638 <MX_ADC1_Init+0x98>)
 8000622:	f003 ffb7 	bl	8004594 <HAL_ADC_ConfigChannel>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800062c:	f001 fd08 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000630:	bf00      	nop
 8000632:	3710      	adds	r7, #16
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	200000b0 	.word	0x200000b0
 800063c:	40012000 	.word	0x40012000
 8000640:	0f000001 	.word	0x0f000001

08000644 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b084      	sub	sp, #16
 8000648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800064a:	463b      	mov	r3, r7
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000656:	4b21      	ldr	r3, [pc, #132]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000658:	4a21      	ldr	r2, [pc, #132]	@ (80006e0 <MX_ADC3_Init+0x9c>)
 800065a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800065c:	4b1f      	ldr	r3, [pc, #124]	@ (80006dc <MX_ADC3_Init+0x98>)
 800065e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000662:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000664:	4b1d      	ldr	r3, [pc, #116]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000666:	2200      	movs	r2, #0
 8000668:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800066a:	4b1c      	ldr	r3, [pc, #112]	@ (80006dc <MX_ADC3_Init+0x98>)
 800066c:	2200      	movs	r2, #0
 800066e:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000670:	4b1a      	ldr	r3, [pc, #104]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000672:	2200      	movs	r2, #0
 8000674:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000676:	4b19      	ldr	r3, [pc, #100]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000678:	2200      	movs	r2, #0
 800067a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800067e:	4b17      	ldr	r3, [pc, #92]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000680:	2200      	movs	r2, #0
 8000682:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000684:	4b15      	ldr	r3, [pc, #84]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000686:	4a17      	ldr	r2, [pc, #92]	@ (80006e4 <MX_ADC3_Init+0xa0>)
 8000688:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800068a:	4b14      	ldr	r3, [pc, #80]	@ (80006dc <MX_ADC3_Init+0x98>)
 800068c:	2200      	movs	r2, #0
 800068e:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000690:	4b12      	ldr	r3, [pc, #72]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000692:	2201      	movs	r2, #1
 8000694:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000696:	4b11      	ldr	r3, [pc, #68]	@ (80006dc <MX_ADC3_Init+0x98>)
 8000698:	2200      	movs	r2, #0
 800069a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800069e:	4b0f      	ldr	r3, [pc, #60]	@ (80006dc <MX_ADC3_Init+0x98>)
 80006a0:	2201      	movs	r2, #1
 80006a2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80006a4:	480d      	ldr	r0, [pc, #52]	@ (80006dc <MX_ADC3_Init+0x98>)
 80006a6:	f003 ff31 	bl	800450c <HAL_ADC_Init>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 80006b0:	f001 fcc6 	bl	8002040 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80006b4:	2306      	movs	r3, #6
 80006b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006b8:	2301      	movs	r3, #1
 80006ba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80006bc:	2300      	movs	r3, #0
 80006be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80006c0:	463b      	mov	r3, r7
 80006c2:	4619      	mov	r1, r3
 80006c4:	4805      	ldr	r0, [pc, #20]	@ (80006dc <MX_ADC3_Init+0x98>)
 80006c6:	f003 ff65 	bl	8004594 <HAL_ADC_ConfigChannel>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 80006d0:	f001 fcb6 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80006d4:	bf00      	nop
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	200000f8 	.word	0x200000f8
 80006e0:	40012200 	.word	0x40012200
 80006e4:	0f000001 	.word	0x0f000001

080006e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b08c      	sub	sp, #48	@ 0x30
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f0:	f107 031c 	add.w	r3, r7, #28
 80006f4:	2200      	movs	r2, #0
 80006f6:	601a      	str	r2, [r3, #0]
 80006f8:	605a      	str	r2, [r3, #4]
 80006fa:	609a      	str	r2, [r3, #8]
 80006fc:	60da      	str	r2, [r3, #12]
 80006fe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a2a      	ldr	r2, [pc, #168]	@ (80007b0 <HAL_ADC_MspInit+0xc8>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d124      	bne.n	8000754 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800070a:	4b2a      	ldr	r3, [pc, #168]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 800070c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800070e:	4a29      	ldr	r2, [pc, #164]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000710:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000714:	6453      	str	r3, [r2, #68]	@ 0x44
 8000716:	4b27      	ldr	r3, [pc, #156]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800071a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800071e:	61bb      	str	r3, [r7, #24]
 8000720:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000722:	4b24      	ldr	r3, [pc, #144]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	4a23      	ldr	r2, [pc, #140]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000728:	f043 0301 	orr.w	r3, r3, #1
 800072c:	6313      	str	r3, [r2, #48]	@ 0x30
 800072e:	4b21      	ldr	r3, [pc, #132]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	f003 0301 	and.w	r3, r3, #1
 8000736:	617b      	str	r3, [r7, #20]
 8000738:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800073a:	2301      	movs	r3, #1
 800073c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800073e:	2303      	movs	r3, #3
 8000740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000742:	2300      	movs	r3, #0
 8000744:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000746:	f107 031c 	add.w	r3, r7, #28
 800074a:	4619      	mov	r1, r3
 800074c:	481a      	ldr	r0, [pc, #104]	@ (80007b8 <HAL_ADC_MspInit+0xd0>)
 800074e:	f005 f9b9 	bl	8005ac4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000752:	e029      	b.n	80007a8 <HAL_ADC_MspInit+0xc0>
  else if(adcHandle->Instance==ADC3)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a18      	ldr	r2, [pc, #96]	@ (80007bc <HAL_ADC_MspInit+0xd4>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d124      	bne.n	80007a8 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800075e:	4b15      	ldr	r3, [pc, #84]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000762:	4a14      	ldr	r2, [pc, #80]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000764:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000768:	6453      	str	r3, [r2, #68]	@ 0x44
 800076a:	4b12      	ldr	r3, [pc, #72]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 800076c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800076e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000772:	613b      	str	r3, [r7, #16]
 8000774:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000776:	4b0f      	ldr	r3, [pc, #60]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	4a0e      	ldr	r2, [pc, #56]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 800077c:	f043 0320 	orr.w	r3, r3, #32
 8000780:	6313      	str	r3, [r2, #48]	@ 0x30
 8000782:	4b0c      	ldr	r3, [pc, #48]	@ (80007b4 <HAL_ADC_MspInit+0xcc>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	f003 0320 	and.w	r3, r3, #32
 800078a:	60fb      	str	r3, [r7, #12]
 800078c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 800078e:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000792:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000794:	2303      	movs	r3, #3
 8000796:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000798:	2300      	movs	r3, #0
 800079a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800079c:	f107 031c 	add.w	r3, r7, #28
 80007a0:	4619      	mov	r1, r3
 80007a2:	4807      	ldr	r0, [pc, #28]	@ (80007c0 <HAL_ADC_MspInit+0xd8>)
 80007a4:	f005 f98e 	bl	8005ac4 <HAL_GPIO_Init>
}
 80007a8:	bf00      	nop
 80007aa:	3730      	adds	r7, #48	@ 0x30
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	40012000 	.word	0x40012000
 80007b4:	40023800 	.word	0x40023800
 80007b8:	40020000 	.word	0x40020000
 80007bc:	40012200 	.word	0x40012200
 80007c0:	40021400 	.word	0x40021400

080007c4 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80007ca:	463b      	mov	r3, r7
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
 80007d0:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80007d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000810 <MX_DAC_Init+0x4c>)
 80007d4:	4a0f      	ldr	r2, [pc, #60]	@ (8000814 <MX_DAC_Init+0x50>)
 80007d6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80007d8:	480d      	ldr	r0, [pc, #52]	@ (8000810 <MX_DAC_Init+0x4c>)
 80007da:	f004 fa0d 	bl	8004bf8 <HAL_DAC_Init>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80007e4:	f001 fc2c 	bl	8002040 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80007e8:	2300      	movs	r3, #0
 80007ea:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007ec:	2300      	movs	r3, #0
 80007ee:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80007f0:	463b      	mov	r3, r7
 80007f2:	2200      	movs	r2, #0
 80007f4:	4619      	mov	r1, r3
 80007f6:	4806      	ldr	r0, [pc, #24]	@ (8000810 <MX_DAC_Init+0x4c>)
 80007f8:	f004 fa84 	bl	8004d04 <HAL_DAC_ConfigChannel>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000802:	f001 fc1d 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000806:	bf00      	nop
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	20000140 	.word	0x20000140
 8000814:	40007400 	.word	0x40007400

08000818 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b08a      	sub	sp, #40	@ 0x28
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000820:	f107 0314 	add.w	r3, r7, #20
 8000824:	2200      	movs	r2, #0
 8000826:	601a      	str	r2, [r3, #0]
 8000828:	605a      	str	r2, [r3, #4]
 800082a:	609a      	str	r2, [r3, #8]
 800082c:	60da      	str	r2, [r3, #12]
 800082e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a19      	ldr	r2, [pc, #100]	@ (800089c <HAL_DAC_MspInit+0x84>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d12b      	bne.n	8000892 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800083a:	4b19      	ldr	r3, [pc, #100]	@ (80008a0 <HAL_DAC_MspInit+0x88>)
 800083c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083e:	4a18      	ldr	r2, [pc, #96]	@ (80008a0 <HAL_DAC_MspInit+0x88>)
 8000840:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000844:	6413      	str	r3, [r2, #64]	@ 0x40
 8000846:	4b16      	ldr	r3, [pc, #88]	@ (80008a0 <HAL_DAC_MspInit+0x88>)
 8000848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800084e:	613b      	str	r3, [r7, #16]
 8000850:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000852:	4b13      	ldr	r3, [pc, #76]	@ (80008a0 <HAL_DAC_MspInit+0x88>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	4a12      	ldr	r2, [pc, #72]	@ (80008a0 <HAL_DAC_MspInit+0x88>)
 8000858:	f043 0301 	orr.w	r3, r3, #1
 800085c:	6313      	str	r3, [r2, #48]	@ 0x30
 800085e:	4b10      	ldr	r3, [pc, #64]	@ (80008a0 <HAL_DAC_MspInit+0x88>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	f003 0301 	and.w	r3, r3, #1
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800086a:	2310      	movs	r3, #16
 800086c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800086e:	2303      	movs	r3, #3
 8000870:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000876:	f107 0314 	add.w	r3, r7, #20
 800087a:	4619      	mov	r1, r3
 800087c:	4809      	ldr	r0, [pc, #36]	@ (80008a4 <HAL_DAC_MspInit+0x8c>)
 800087e:	f005 f921 	bl	8005ac4 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8000882:	2200      	movs	r2, #0
 8000884:	210f      	movs	r1, #15
 8000886:	2036      	movs	r0, #54	@ 0x36
 8000888:	f004 f98c 	bl	8004ba4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800088c:	2036      	movs	r0, #54	@ 0x36
 800088e:	f004 f9a5 	bl	8004bdc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8000892:	bf00      	nop
 8000894:	3728      	adds	r7, #40	@ 0x28
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40007400 	.word	0x40007400
 80008a0:	40023800 	.word	0x40023800
 80008a4:	40020000 	.word	0x40020000

080008a8 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80008ac:	4b15      	ldr	r3, [pc, #84]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008ae:	4a16      	ldr	r2, [pc, #88]	@ (8000908 <MX_DMA2D_Init+0x60>)
 80008b0:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80008b2:	4b14      	ldr	r3, [pc, #80]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80008b8:	4b12      	ldr	r3, [pc, #72]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80008be:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80008c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80008ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80008d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80008d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008d8:	2200      	movs	r2, #0
 80008da:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80008dc:	4809      	ldr	r0, [pc, #36]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008de:	f004 fd55 	bl	800538c <HAL_DMA2D_Init>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80008e8:	f001 fbaa 	bl	8002040 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80008ec:	2101      	movs	r1, #1
 80008ee:	4805      	ldr	r0, [pc, #20]	@ (8000904 <MX_DMA2D_Init+0x5c>)
 80008f0:	f004 ffba 	bl	8005868 <HAL_DMA2D_ConfigLayer>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80008fa:	f001 fba1 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	20000154 	.word	0x20000154
 8000908:	4002b000 	.word	0x4002b000

0800090c <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b084      	sub	sp, #16
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a0d      	ldr	r2, [pc, #52]	@ (8000950 <HAL_DMA2D_MspInit+0x44>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d113      	bne.n	8000946 <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800091e:	4b0d      	ldr	r3, [pc, #52]	@ (8000954 <HAL_DMA2D_MspInit+0x48>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	4a0c      	ldr	r2, [pc, #48]	@ (8000954 <HAL_DMA2D_MspInit+0x48>)
 8000924:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000928:	6313      	str	r3, [r2, #48]	@ 0x30
 800092a:	4b0a      	ldr	r3, [pc, #40]	@ (8000954 <HAL_DMA2D_MspInit+0x48>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8000936:	2200      	movs	r2, #0
 8000938:	2105      	movs	r1, #5
 800093a:	205a      	movs	r0, #90	@ 0x5a
 800093c:	f004 f932 	bl	8004ba4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8000940:	205a      	movs	r0, #90	@ 0x5a
 8000942:	f004 f94b 	bl	8004bdc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8000946:	bf00      	nop
 8000948:	3710      	adds	r7, #16
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	4002b000 	.word	0x4002b000
 8000954:	40023800 	.word	0x40023800

08000958 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b088      	sub	sp, #32
 800095c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	605a      	str	r2, [r3, #4]
 8000966:	609a      	str	r2, [r3, #8]
 8000968:	60da      	str	r2, [r3, #12]
 800096a:	611a      	str	r2, [r3, #16]
 800096c:	615a      	str	r2, [r3, #20]
 800096e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000970:	4b1f      	ldr	r3, [pc, #124]	@ (80009f0 <MX_FMC_Init+0x98>)
 8000972:	4a20      	ldr	r2, [pc, #128]	@ (80009f4 <MX_FMC_Init+0x9c>)
 8000974:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8000976:	4b1e      	ldr	r3, [pc, #120]	@ (80009f0 <MX_FMC_Init+0x98>)
 8000978:	2200      	movs	r2, #0
 800097a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800097c:	4b1c      	ldr	r3, [pc, #112]	@ (80009f0 <MX_FMC_Init+0x98>)
 800097e:	2200      	movs	r2, #0
 8000980:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000982:	4b1b      	ldr	r3, [pc, #108]	@ (80009f0 <MX_FMC_Init+0x98>)
 8000984:	2204      	movs	r2, #4
 8000986:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000988:	4b19      	ldr	r3, [pc, #100]	@ (80009f0 <MX_FMC_Init+0x98>)
 800098a:	2210      	movs	r2, #16
 800098c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800098e:	4b18      	ldr	r3, [pc, #96]	@ (80009f0 <MX_FMC_Init+0x98>)
 8000990:	2240      	movs	r2, #64	@ 0x40
 8000992:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000994:	4b16      	ldr	r3, [pc, #88]	@ (80009f0 <MX_FMC_Init+0x98>)
 8000996:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800099a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800099c:	4b14      	ldr	r3, [pc, #80]	@ (80009f0 <MX_FMC_Init+0x98>)
 800099e:	2200      	movs	r2, #0
 80009a0:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 80009a2:	4b13      	ldr	r3, [pc, #76]	@ (80009f0 <MX_FMC_Init+0x98>)
 80009a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80009a8:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 80009aa:	4b11      	ldr	r3, [pc, #68]	@ (80009f0 <MX_FMC_Init+0x98>)
 80009ac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80009b0:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80009b2:	4b0f      	ldr	r3, [pc, #60]	@ (80009f0 <MX_FMC_Init+0x98>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80009b8:	2302      	movs	r3, #2
 80009ba:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80009bc:	2307      	movs	r3, #7
 80009be:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80009c0:	2304      	movs	r3, #4
 80009c2:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 80009c4:	2307      	movs	r3, #7
 80009c6:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80009c8:	2303      	movs	r3, #3
 80009ca:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80009cc:	2302      	movs	r3, #2
 80009ce:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80009d0:	2302      	movs	r3, #2
 80009d2:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80009d4:	1d3b      	adds	r3, r7, #4
 80009d6:	4619      	mov	r1, r3
 80009d8:	4805      	ldr	r0, [pc, #20]	@ (80009f0 <MX_FMC_Init+0x98>)
 80009da:	f009 f883 	bl	8009ae4 <HAL_SDRAM_Init>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 80009e4:	f001 fb2c 	bl	8002040 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80009e8:	bf00      	nop
 80009ea:	3720      	adds	r7, #32
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	20000194 	.word	0x20000194
 80009f4:	a0000140 	.word	0xa0000140

080009f8 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b086      	sub	sp, #24
 80009fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fe:	1d3b      	adds	r3, r7, #4
 8000a00:	2200      	movs	r2, #0
 8000a02:	601a      	str	r2, [r3, #0]
 8000a04:	605a      	str	r2, [r3, #4]
 8000a06:	609a      	str	r2, [r3, #8]
 8000a08:	60da      	str	r2, [r3, #12]
 8000a0a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000a0c:	4b3a      	ldr	r3, [pc, #232]	@ (8000af8 <HAL_FMC_MspInit+0x100>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d16d      	bne.n	8000af0 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8000a14:	4b38      	ldr	r3, [pc, #224]	@ (8000af8 <HAL_FMC_MspInit+0x100>)
 8000a16:	2201      	movs	r2, #1
 8000a18:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8000a1a:	4b38      	ldr	r3, [pc, #224]	@ (8000afc <HAL_FMC_MspInit+0x104>)
 8000a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a1e:	4a37      	ldr	r2, [pc, #220]	@ (8000afc <HAL_FMC_MspInit+0x104>)
 8000a20:	f043 0301 	orr.w	r3, r3, #1
 8000a24:	6393      	str	r3, [r2, #56]	@ 0x38
 8000a26:	4b35      	ldr	r3, [pc, #212]	@ (8000afc <HAL_FMC_MspInit+0x104>)
 8000a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a2a:	f003 0301 	and.w	r3, r3, #1
 8000a2e:	603b      	str	r3, [r7, #0]
 8000a30:	683b      	ldr	r3, [r7, #0]
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8000a32:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8000a36:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a40:	2303      	movs	r3, #3
 8000a42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a44:	230c      	movs	r3, #12
 8000a46:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a48:	1d3b      	adds	r3, r7, #4
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	482c      	ldr	r0, [pc, #176]	@ (8000b00 <HAL_FMC_MspInit+0x108>)
 8000a4e:	f005 f839 	bl	8005ac4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8000a52:	f248 1333 	movw	r3, #33075	@ 0x8133
 8000a56:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a60:	2303      	movs	r3, #3
 8000a62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a64:	230c      	movs	r3, #12
 8000a66:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a68:	1d3b      	adds	r3, r7, #4
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4825      	ldr	r0, [pc, #148]	@ (8000b04 <HAL_FMC_MspInit+0x10c>)
 8000a6e:	f005 f829 	bl	8005ac4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8000a72:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8000a76:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a78:	2302      	movs	r3, #2
 8000a7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a80:	2303      	movs	r3, #3
 8000a82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a84:	230c      	movs	r3, #12
 8000a86:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	481e      	ldr	r0, [pc, #120]	@ (8000b08 <HAL_FMC_MspInit+0x110>)
 8000a8e:	f005 f819 	bl	8005ac4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8000a92:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8000a96:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aa0:	2303      	movs	r3, #3
 8000aa2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000aa4:	230c      	movs	r3, #12
 8000aa6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000aa8:	1d3b      	adds	r3, r7, #4
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4817      	ldr	r0, [pc, #92]	@ (8000b0c <HAL_FMC_MspInit+0x114>)
 8000aae:	f005 f809 	bl	8005ac4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8000ab2:	2328      	movs	r3, #40	@ 0x28
 8000ab4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aba:	2300      	movs	r3, #0
 8000abc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000abe:	2303      	movs	r3, #3
 8000ac0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ac2:	230c      	movs	r3, #12
 8000ac4:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4811      	ldr	r0, [pc, #68]	@ (8000b10 <HAL_FMC_MspInit+0x118>)
 8000acc:	f004 fffa 	bl	8005ac4 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8000ad0:	2308      	movs	r3, #8
 8000ad2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000adc:	2303      	movs	r3, #3
 8000ade:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ae0:	230c      	movs	r3, #12
 8000ae2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	480a      	ldr	r0, [pc, #40]	@ (8000b14 <HAL_FMC_MspInit+0x11c>)
 8000aea:	f004 ffeb 	bl	8005ac4 <HAL_GPIO_Init>
 8000aee:	e000      	b.n	8000af2 <HAL_FMC_MspInit+0xfa>
    return;
 8000af0:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8000af2:	3718      	adds	r7, #24
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	200001c8 	.word	0x200001c8
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40021000 	.word	0x40021000
 8000b04:	40021800 	.word	0x40021800
 8000b08:	40020c00 	.word	0x40020c00
 8000b0c:	40021400 	.word	0x40021400
 8000b10:	40021c00 	.word	0x40021c00
 8000b14:	40020800 	.word	0x40020800

08000b18 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8000b20:	f7ff ff6a 	bl	80009f8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8000b24:	bf00      	nop
 8000b26:	3708      	adds	r7, #8
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b085      	sub	sp, #20
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	60f8      	str	r0, [r7, #12]
 8000b34:	60b9      	str	r1, [r7, #8]
 8000b36:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	4a07      	ldr	r2, [pc, #28]	@ (8000b58 <vApplicationGetIdleTaskMemory+0x2c>)
 8000b3c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000b3e:	68bb      	ldr	r3, [r7, #8]
 8000b40:	4a06      	ldr	r2, [pc, #24]	@ (8000b5c <vApplicationGetIdleTaskMemory+0x30>)
 8000b42:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2280      	movs	r2, #128	@ 0x80
 8000b48:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000b4a:	bf00      	nop
 8000b4c:	3714      	adds	r7, #20
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	200001dc 	.word	0x200001dc
 8000b5c:	2000027c 	.word	0x2000027c

08000b60 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000b60:	b5b0      	push	{r4, r5, r7, lr}
 8000b62:	b098      	sub	sp, #96	@ 0x60
 8000b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of Mutex_Affichage */
  osMutexDef(Mutex_Affichage);
 8000b66:	2300      	movs	r3, #0
 8000b68:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  Mutex_AffichageHandle = osMutexCreate(osMutex(Mutex_Affichage));
 8000b6e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000b72:	4618      	mov	r0, r3
 8000b74:	f00c f9f6 	bl	800cf64 <osMutexCreate>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	4a1e      	ldr	r2, [pc, #120]	@ (8000bf4 <MX_FREERTOS_Init+0x94>)
 8000b7c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf8 <MX_FREERTOS_Init+0x98>)
 8000b80:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000b84:	461d      	mov	r5, r3
 8000b86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b8a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b8e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000b92:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000b96:	2100      	movs	r1, #0
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f00c f983 	bl	800cea4 <osThreadCreate>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	4a16      	ldr	r2, [pc, #88]	@ (8000bfc <MX_FREERTOS_Init+0x9c>)
 8000ba2:	6013      	str	r3, [r2, #0]

  /* definition and creation of deplacement */
  osThreadDef(deplacement, deplacement_fonction, osPriorityRealtime, 0, 1024);
 8000ba4:	4b16      	ldr	r3, [pc, #88]	@ (8000c00 <MX_FREERTOS_Init+0xa0>)
 8000ba6:	f107 0420 	add.w	r4, r7, #32
 8000baa:	461d      	mov	r5, r3
 8000bac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bb0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bb4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  deplacementHandle = osThreadCreate(osThread(deplacement), NULL);
 8000bb8:	f107 0320 	add.w	r3, r7, #32
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f00c f970 	bl	800cea4 <osThreadCreate>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	4a0f      	ldr	r2, [pc, #60]	@ (8000c04 <MX_FREERTOS_Init+0xa4>)
 8000bc8:	6013      	str	r3, [r2, #0]

  /* definition and creation of Display */
  osThreadDef(Display, Display_fonction, osPriorityNormal, 0, 1024);
 8000bca:	4b0f      	ldr	r3, [pc, #60]	@ (8000c08 <MX_FREERTOS_Init+0xa8>)
 8000bcc:	1d3c      	adds	r4, r7, #4
 8000bce:	461d      	mov	r5, r3
 8000bd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bd4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bd8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  DisplayHandle = osThreadCreate(osThread(Display), NULL);
 8000bdc:	1d3b      	adds	r3, r7, #4
 8000bde:	2100      	movs	r1, #0
 8000be0:	4618      	mov	r0, r3
 8000be2:	f00c f95f 	bl	800cea4 <osThreadCreate>
 8000be6:	4603      	mov	r3, r0
 8000be8:	4a08      	ldr	r2, [pc, #32]	@ (8000c0c <MX_FREERTOS_Init+0xac>)
 8000bea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000bec:	bf00      	nop
 8000bee:	3760      	adds	r7, #96	@ 0x60
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bdb0      	pop	{r4, r5, r7, pc}
 8000bf4:	200001d8 	.word	0x200001d8
 8000bf8:	0800ff5c 	.word	0x0800ff5c
 8000bfc:	200001cc 	.word	0x200001cc
 8000c00:	0800ff84 	.word	0x0800ff84
 8000c04:	200001d0 	.word	0x200001d0
 8000c08:	0800ffa8 	.word	0x0800ffa8
 8000c0c:	200001d4 	.word	0x200001d4

08000c10 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(100);
 8000c18:	2064      	movs	r0, #100	@ 0x64
 8000c1a:	f00c f98f 	bl	800cf3c <osDelay>
 8000c1e:	e7fb      	b.n	8000c18 <StartDefaultTask+0x8>

08000c20 <deplacement_fonction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_deplacement_fonction */
void deplacement_fonction(void const * argument)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b09e      	sub	sp, #120	@ 0x78
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN deplacement_fonction */
  TS_StateTypeDef TS_State;
  int16_t deplacement=0,dx,dy,x,y,x0,y0;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
  char text[50]={};
 8000c2e:	2300      	movs	r3, #0
 8000c30:	60bb      	str	r3, [r7, #8]
 8000c32:	f107 030c 	add.w	r3, r7, #12
 8000c36:	222e      	movs	r2, #46	@ 0x2e
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f00e fca6 	bl	800f58c <memset>
  /* Infinite loop */
  for(;;)
  {
    BSP_TS_GetState(&TS_State);
 8000c40:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000c44:	4618      	mov	r0, r3
 8000c46:	f002 fca5 	bl	8003594 <BSP_TS_GetState>
    if(TS_State.touchDetected){
 8000c4a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d025      	beq.n	8000c9e <deplacement_fonction+0x7e>
      sprintf(text,"x %d y %d            ",TS_State.touchX[0],TS_State.touchY[0]);
 8000c52:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8000c54:	461a      	mov	r2, r3
 8000c56:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000c5a:	f107 0008 	add.w	r0, r7, #8
 8000c5e:	4932      	ldr	r1, [pc, #200]	@ (8000d28 <deplacement_fonction+0x108>)
 8000c60:	f00e fc74 	bl	800f54c <siprintf>
      BSP_LCD_DisplayStringAtLine(4, (uint8_t*) text);
 8000c64:	f107 0308 	add.w	r3, r7, #8
 8000c68:	4619      	mov	r1, r3
 8000c6a:	2004      	movs	r0, #4
 8000c6c:	f002 f824 	bl	8002cb8 <BSP_LCD_DisplayStringAtLine>
      if (deplacement==0){
 8000c70:	f9b7 3076 	ldrsh.w	r3, [r7, #118]	@ 0x76
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d10a      	bne.n	8000c8e <deplacement_fonction+0x6e>
		    x0=TS_State.touchX[0];
 8000c78:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8000c7a:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
        y0=TS_State.touchY[0];
 8000c7e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000c82:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
        deplacement=1;
 8000c86:	2301      	movs	r3, #1
 8000c88:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
 8000c8c:	e047      	b.n	8000d1e <deplacement_fonction+0xfe>
	  	}
      else{
        x=TS_State.touchX[0];
 8000c8e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8000c90:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
        y=TS_State.touchY[0];
 8000c94:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8000c98:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
 8000c9c:	e03f      	b.n	8000d1e <deplacement_fonction+0xfe>
    	}
    }
    else {
        deplacement=0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
        dx=x0-x;
 8000ca4:	f8b7 2070 	ldrh.w	r2, [r7, #112]	@ 0x70
 8000ca8:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	b29b      	uxth	r3, r3
 8000cb0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
        dy=y0-y;
 8000cb4:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 8000cb8:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	b29b      	uxth	r3, r3
 8000cc0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
        sprintf(text,"dx %d dy %d            ",dx,dy);
 8000cc4:	f9b7 206c 	ldrsh.w	r2, [r7, #108]	@ 0x6c
 8000cc8:	f9b7 306a 	ldrsh.w	r3, [r7, #106]	@ 0x6a
 8000ccc:	f107 0008 	add.w	r0, r7, #8
 8000cd0:	4916      	ldr	r1, [pc, #88]	@ (8000d2c <deplacement_fonction+0x10c>)
 8000cd2:	f00e fc3b 	bl	800f54c <siprintf>
        BSP_LCD_DisplayStringAtLine(1, (uint8_t*) text);
 8000cd6:	f107 0308 	add.w	r3, r7, #8
 8000cda:	4619      	mov	r1, r3
 8000cdc:	2001      	movs	r0, #1
 8000cde:	f001 ffeb 	bl	8002cb8 <BSP_LCD_DisplayStringAtLine>
        sprintf(text,"f: x %d y %d            ",x,y);
 8000ce2:	f9b7 2074 	ldrsh.w	r2, [r7, #116]	@ 0x74
 8000ce6:	f9b7 3072 	ldrsh.w	r3, [r7, #114]	@ 0x72
 8000cea:	f107 0008 	add.w	r0, r7, #8
 8000cee:	4910      	ldr	r1, [pc, #64]	@ (8000d30 <deplacement_fonction+0x110>)
 8000cf0:	f00e fc2c 	bl	800f54c <siprintf>
        BSP_LCD_DisplayStringAtLine(2, (uint8_t*) text);
 8000cf4:	f107 0308 	add.w	r3, r7, #8
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	2002      	movs	r0, #2
 8000cfc:	f001 ffdc 	bl	8002cb8 <BSP_LCD_DisplayStringAtLine>
        sprintf(text,"d: x %d y %d            ",x0,y0);
 8000d00:	f9b7 2070 	ldrsh.w	r2, [r7, #112]	@ 0x70
 8000d04:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	@ 0x6e
 8000d08:	f107 0008 	add.w	r0, r7, #8
 8000d0c:	4909      	ldr	r1, [pc, #36]	@ (8000d34 <deplacement_fonction+0x114>)
 8000d0e:	f00e fc1d 	bl	800f54c <siprintf>
        BSP_LCD_DisplayStringAtLine(3, (uint8_t*) text);
 8000d12:	f107 0308 	add.w	r3, r7, #8
 8000d16:	4619      	mov	r1, r3
 8000d18:	2003      	movs	r0, #3
 8000d1a:	f001 ffcd 	bl	8002cb8 <BSP_LCD_DisplayStringAtLine>
    }
    osDelay(50);
 8000d1e:	2032      	movs	r0, #50	@ 0x32
 8000d20:	f00c f90c 	bl	800cf3c <osDelay>
    BSP_TS_GetState(&TS_State);
 8000d24:	e78c      	b.n	8000c40 <deplacement_fonction+0x20>
 8000d26:	bf00      	nop
 8000d28:	0800ffc4 	.word	0x0800ffc4
 8000d2c:	0800ffdc 	.word	0x0800ffdc
 8000d30:	0800fff4 	.word	0x0800fff4
 8000d34:	08010010 	.word	0x08010010

08000d38 <Display_fonction>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Display_fonction */
void Display_fonction(void const * argument)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Display_fonction */
	/* Infinite loop */
	for (;;) {
		HAL_GPIO_WritePin(LED13_GPIO_Port, LED13_Pin, 1);
 8000d40:	2201      	movs	r2, #1
 8000d42:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d46:	4809      	ldr	r0, [pc, #36]	@ (8000d6c <Display_fonction+0x34>)
 8000d48:	f005 f98c 	bl	8006064 <HAL_GPIO_WritePin>
		osDelay(500);
 8000d4c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000d50:	f00c f8f4 	bl	800cf3c <osDelay>
		HAL_GPIO_WritePin(LED13_GPIO_Port, LED13_Pin, 0);
 8000d54:	2200      	movs	r2, #0
 8000d56:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d5a:	4804      	ldr	r0, [pc, #16]	@ (8000d6c <Display_fonction+0x34>)
 8000d5c:	f005 f982 	bl	8006064 <HAL_GPIO_WritePin>
		osDelay(500);
 8000d60:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000d64:	f00c f8ea 	bl	800cf3c <osDelay>
		HAL_GPIO_WritePin(LED13_GPIO_Port, LED13_Pin, 1);
 8000d68:	bf00      	nop
 8000d6a:	e7e9      	b.n	8000d40 <Display_fonction+0x8>
 8000d6c:	40021c00 	.word	0x40021c00

08000d70 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8000d7a:	20c8      	movs	r0, #200	@ 0xc8
 8000d7c:	f001 fcf2 	bl	8002764 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000d80:	f000 fa7a 	bl	8001278 <ft5336_I2C_InitializeIfRequired>
}
 8000d84:	bf00      	nop
 8000d86:	3708      	adds	r7, #8
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8000d96:	bf00      	nop
 8000d98:	370c      	adds	r7, #12
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr

08000da2 <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 8000da2:	b580      	push	{r7, lr}
 8000da4:	b084      	sub	sp, #16
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	4603      	mov	r3, r0
 8000daa:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 8000dac:	2300      	movs	r3, #0
 8000dae:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 8000db0:	2300      	movs	r3, #0
 8000db2:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 8000db4:	2300      	movs	r3, #0
 8000db6:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000db8:	f000 fa5e 	bl	8001278 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	73fb      	strb	r3, [r7, #15]
 8000dc0:	e010      	b.n	8000de4 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 8000dc2:	88fb      	ldrh	r3, [r7, #6]
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	21a8      	movs	r1, #168	@ 0xa8
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f001 fcad 	bl	8002728 <TS_IO_Read>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 8000dd2:	7b7b      	ldrb	r3, [r7, #13]
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	2b51      	cmp	r3, #81	@ 0x51
 8000dd8:	d101      	bne.n	8000dde <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000dde:	7bfb      	ldrb	r3, [r7, #15]
 8000de0:	3301      	adds	r3, #1
 8000de2:	73fb      	strb	r3, [r7, #15]
 8000de4:	7bfb      	ldrb	r3, [r7, #15]
 8000de6:	2b02      	cmp	r3, #2
 8000de8:	d802      	bhi.n	8000df0 <ft5336_ReadID+0x4e>
 8000dea:	7bbb      	ldrb	r3, [r7, #14]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d0e8      	beq.n	8000dc2 <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 8000df0:	7b7b      	ldrb	r3, [r7, #13]
 8000df2:	b2db      	uxtb	r3, r3
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3710      	adds	r7, #16
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 8000e06:	88fb      	ldrh	r3, [r7, #6]
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f000 fa45 	bl	8001298 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 8000e0e:	88fb      	ldrh	r3, [r7, #6]
 8000e10:	4618      	mov	r0, r3
 8000e12:	f000 f933 	bl	800107c <ft5336_TS_DisableIT>
}
 8000e16:	bf00      	nop
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
	...

08000e20 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 8000e2e:	88fb      	ldrh	r3, [r7, #6]
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	2102      	movs	r1, #2
 8000e34:	4618      	mov	r0, r3
 8000e36:	f001 fc77 	bl	8002728 <TS_IO_Read>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 8000e3e:	7bfb      	ldrb	r3, [r7, #15]
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	f003 030f 	and.w	r3, r3, #15
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	2b05      	cmp	r3, #5
 8000e50:	d901      	bls.n	8000e56 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 8000e52:	2300      	movs	r3, #0
 8000e54:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 8000e56:	7bfb      	ldrb	r3, [r7, #15]
 8000e58:	b2da      	uxtb	r2, r3
 8000e5a:	4b05      	ldr	r3, [pc, #20]	@ (8000e70 <ft5336_TS_DetectTouch+0x50>)
 8000e5c:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 8000e5e:	4b04      	ldr	r3, [pc, #16]	@ (8000e70 <ft5336_TS_DetectTouch+0x50>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8000e64:	7bfb      	ldrb	r3, [r7, #15]
 8000e66:	b2db      	uxtb	r3, r3
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3710      	adds	r7, #16
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	2000047c 	.word	0x2000047c

08000e74 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b086      	sub	sp, #24
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	60b9      	str	r1, [r7, #8]
 8000e7e:	607a      	str	r2, [r7, #4]
 8000e80:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8000e82:	2300      	movs	r3, #0
 8000e84:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8000e86:	2300      	movs	r3, #0
 8000e88:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 8000e92:	2300      	movs	r3, #0
 8000e94:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8000e96:	4b6d      	ldr	r3, [pc, #436]	@ (800104c <ft5336_TS_GetXY+0x1d8>)
 8000e98:	789a      	ldrb	r2, [r3, #2]
 8000e9a:	4b6c      	ldr	r3, [pc, #432]	@ (800104c <ft5336_TS_GetXY+0x1d8>)
 8000e9c:	785b      	ldrb	r3, [r3, #1]
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	f080 80cf 	bcs.w	8001042 <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 8000ea4:	4b69      	ldr	r3, [pc, #420]	@ (800104c <ft5336_TS_GetXY+0x1d8>)
 8000ea6:	789b      	ldrb	r3, [r3, #2]
 8000ea8:	2b09      	cmp	r3, #9
 8000eaa:	d871      	bhi.n	8000f90 <ft5336_TS_GetXY+0x11c>
 8000eac:	a201      	add	r2, pc, #4	@ (adr r2, 8000eb4 <ft5336_TS_GetXY+0x40>)
 8000eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eb2:	bf00      	nop
 8000eb4:	08000edd 	.word	0x08000edd
 8000eb8:	08000eef 	.word	0x08000eef
 8000ebc:	08000f01 	.word	0x08000f01
 8000ec0:	08000f13 	.word	0x08000f13
 8000ec4:	08000f25 	.word	0x08000f25
 8000ec8:	08000f37 	.word	0x08000f37
 8000ecc:	08000f49 	.word	0x08000f49
 8000ed0:	08000f5b 	.word	0x08000f5b
 8000ed4:	08000f6d 	.word	0x08000f6d
 8000ed8:	08000f7f 	.word	0x08000f7f
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 8000edc:	2304      	movs	r3, #4
 8000ede:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 8000ee0:	2303      	movs	r3, #3
 8000ee2:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 8000ee4:	2306      	movs	r3, #6
 8000ee6:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 8000ee8:	2305      	movs	r3, #5
 8000eea:	753b      	strb	r3, [r7, #20]
      break;
 8000eec:	e051      	b.n	8000f92 <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 8000eee:	230a      	movs	r3, #10
 8000ef0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 8000ef2:	2309      	movs	r3, #9
 8000ef4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 8000ef6:	230c      	movs	r3, #12
 8000ef8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 8000efa:	230b      	movs	r3, #11
 8000efc:	753b      	strb	r3, [r7, #20]
      break;
 8000efe:	e048      	b.n	8000f92 <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 8000f00:	2310      	movs	r3, #16
 8000f02:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 8000f04:	230f      	movs	r3, #15
 8000f06:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 8000f08:	2312      	movs	r3, #18
 8000f0a:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 8000f0c:	2311      	movs	r3, #17
 8000f0e:	753b      	strb	r3, [r7, #20]
      break;
 8000f10:	e03f      	b.n	8000f92 <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 8000f12:	2316      	movs	r3, #22
 8000f14:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 8000f16:	2315      	movs	r3, #21
 8000f18:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 8000f1a:	2318      	movs	r3, #24
 8000f1c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 8000f1e:	2317      	movs	r3, #23
 8000f20:	753b      	strb	r3, [r7, #20]
      break;
 8000f22:	e036      	b.n	8000f92 <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 8000f24:	231c      	movs	r3, #28
 8000f26:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 8000f28:	231b      	movs	r3, #27
 8000f2a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 8000f2c:	231e      	movs	r3, #30
 8000f2e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 8000f30:	231d      	movs	r3, #29
 8000f32:	753b      	strb	r3, [r7, #20]
      break;
 8000f34:	e02d      	b.n	8000f92 <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 8000f36:	2322      	movs	r3, #34	@ 0x22
 8000f38:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 8000f3a:	2321      	movs	r3, #33	@ 0x21
 8000f3c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 8000f3e:	2324      	movs	r3, #36	@ 0x24
 8000f40:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 8000f42:	2323      	movs	r3, #35	@ 0x23
 8000f44:	753b      	strb	r3, [r7, #20]
      break;
 8000f46:	e024      	b.n	8000f92 <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8000f48:	2328      	movs	r3, #40	@ 0x28
 8000f4a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 8000f4c:	2327      	movs	r3, #39	@ 0x27
 8000f4e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 8000f50:	232a      	movs	r3, #42	@ 0x2a
 8000f52:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8000f54:	2329      	movs	r3, #41	@ 0x29
 8000f56:	753b      	strb	r3, [r7, #20]
      break;
 8000f58:	e01b      	b.n	8000f92 <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8000f5a:	232e      	movs	r3, #46	@ 0x2e
 8000f5c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 8000f5e:	232d      	movs	r3, #45	@ 0x2d
 8000f60:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 8000f62:	2330      	movs	r3, #48	@ 0x30
 8000f64:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 8000f66:	232f      	movs	r3, #47	@ 0x2f
 8000f68:	753b      	strb	r3, [r7, #20]
      break;
 8000f6a:	e012      	b.n	8000f92 <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8000f6c:	2334      	movs	r3, #52	@ 0x34
 8000f6e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 8000f70:	2333      	movs	r3, #51	@ 0x33
 8000f72:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 8000f74:	2336      	movs	r3, #54	@ 0x36
 8000f76:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8000f78:	2335      	movs	r3, #53	@ 0x35
 8000f7a:	753b      	strb	r3, [r7, #20]
      break;
 8000f7c:	e009      	b.n	8000f92 <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 8000f7e:	233a      	movs	r3, #58	@ 0x3a
 8000f80:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 8000f82:	2339      	movs	r3, #57	@ 0x39
 8000f84:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8000f86:	233c      	movs	r3, #60	@ 0x3c
 8000f88:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 8000f8a:	233b      	movs	r3, #59	@ 0x3b
 8000f8c:	753b      	strb	r3, [r7, #20]
      break;
 8000f8e:	e000      	b.n	8000f92 <ft5336_TS_GetXY+0x11e>

    default :
      break;
 8000f90:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 8000f92:	89fb      	ldrh	r3, [r7, #14]
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	7dfa      	ldrb	r2, [r7, #23]
 8000f98:	4611      	mov	r1, r2
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f001 fbc4 	bl	8002728 <TS_IO_Read>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8000fa4:	7cfb      	ldrb	r3, [r7, #19]
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	461a      	mov	r2, r3
 8000faa:	4b29      	ldr	r3, [pc, #164]	@ (8001050 <ft5336_TS_GetXY+0x1dc>)
 8000fac:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8000fae:	89fb      	ldrh	r3, [r7, #14]
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	7dba      	ldrb	r2, [r7, #22]
 8000fb4:	4611      	mov	r1, r2
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f001 fbb6 	bl	8002728 <TS_IO_Read>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8000fc0:	7cfb      	ldrb	r3, [r7, #19]
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	021b      	lsls	r3, r3, #8
 8000fc6:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8000fca:	b21a      	sxth	r2, r3
 8000fcc:	4b20      	ldr	r3, [pc, #128]	@ (8001050 <ft5336_TS_GetXY+0x1dc>)
 8000fce:	881b      	ldrh	r3, [r3, #0]
 8000fd0:	b21b      	sxth	r3, r3
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	b21b      	sxth	r3, r3
 8000fd6:	b29a      	uxth	r2, r3
 8000fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8001050 <ft5336_TS_GetXY+0x1dc>)
 8000fda:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 8000fdc:	4b1c      	ldr	r3, [pc, #112]	@ (8001050 <ft5336_TS_GetXY+0x1dc>)
 8000fde:	881a      	ldrh	r2, [r3, #0]
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 8000fe4:	89fb      	ldrh	r3, [r7, #14]
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	7d7a      	ldrb	r2, [r7, #21]
 8000fea:	4611      	mov	r1, r2
 8000fec:	4618      	mov	r0, r3
 8000fee:	f001 fb9b 	bl	8002728 <TS_IO_Read>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8000ff6:	7cfb      	ldrb	r3, [r7, #19]
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	4b14      	ldr	r3, [pc, #80]	@ (8001050 <ft5336_TS_GetXY+0x1dc>)
 8000ffe:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 8001000:	89fb      	ldrh	r3, [r7, #14]
 8001002:	b2db      	uxtb	r3, r3
 8001004:	7d3a      	ldrb	r2, [r7, #20]
 8001006:	4611      	mov	r1, r2
 8001008:	4618      	mov	r0, r3
 800100a:	f001 fb8d 	bl	8002728 <TS_IO_Read>
 800100e:	4603      	mov	r3, r0
 8001010:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8001012:	7cfb      	ldrb	r3, [r7, #19]
 8001014:	b2db      	uxtb	r3, r3
 8001016:	021b      	lsls	r3, r3, #8
 8001018:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800101c:	b21a      	sxth	r2, r3
 800101e:	4b0c      	ldr	r3, [pc, #48]	@ (8001050 <ft5336_TS_GetXY+0x1dc>)
 8001020:	881b      	ldrh	r3, [r3, #0]
 8001022:	b21b      	sxth	r3, r3
 8001024:	4313      	orrs	r3, r2
 8001026:	b21b      	sxth	r3, r3
 8001028:	b29a      	uxth	r2, r3
 800102a:	4b09      	ldr	r3, [pc, #36]	@ (8001050 <ft5336_TS_GetXY+0x1dc>)
 800102c:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 800102e:	4b08      	ldr	r3, [pc, #32]	@ (8001050 <ft5336_TS_GetXY+0x1dc>)
 8001030:	881a      	ldrh	r2, [r3, #0]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 8001036:	4b05      	ldr	r3, [pc, #20]	@ (800104c <ft5336_TS_GetXY+0x1d8>)
 8001038:	789b      	ldrb	r3, [r3, #2]
 800103a:	3301      	adds	r3, #1
 800103c:	b2da      	uxtb	r2, r3
 800103e:	4b03      	ldr	r3, [pc, #12]	@ (800104c <ft5336_TS_GetXY+0x1d8>)
 8001040:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 8001042:	bf00      	nop
 8001044:	3718      	adds	r7, #24
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	2000047c 	.word	0x2000047c
 8001050:	20000480 	.word	0x20000480

08001054 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8001062:	2301      	movs	r3, #1
 8001064:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8001066:	88fb      	ldrh	r3, [r7, #6]
 8001068:	b2db      	uxtb	r3, r3
 800106a:	7bfa      	ldrb	r2, [r7, #15]
 800106c:	21a4      	movs	r1, #164	@ 0xa4
 800106e:	4618      	mov	r0, r3
 8001070:	f001 fb40 	bl	80026f4 <TS_IO_Write>
}
 8001074:	bf00      	nop
 8001076:	3710      	adds	r7, #16
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800108a:	2300      	movs	r3, #0
 800108c:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800108e:	88fb      	ldrh	r3, [r7, #6]
 8001090:	b2db      	uxtb	r3, r3
 8001092:	7bfa      	ldrb	r2, [r7, #15]
 8001094:	21a4      	movs	r1, #164	@ 0xa4
 8001096:	4618      	mov	r0, r3
 8001098:	f001 fb2c 	bl	80026f4 <TS_IO_Write>
}
 800109c:	bf00      	nop
 800109e:	3710      	adds	r7, #16
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 80010ae:	2300      	movs	r3, #0
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr

080010d2 <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b084      	sub	sp, #16
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	4603      	mov	r3, r0
 80010da:	6039      	str	r1, [r7, #0]
 80010dc:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 80010de:	2300      	movs	r3, #0
 80010e0:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 80010e2:	88fb      	ldrh	r3, [r7, #6]
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	2101      	movs	r1, #1
 80010e8:	4618      	mov	r0, r3
 80010ea:	f001 fb1d 	bl	8002728 <TS_IO_Read>
 80010ee:	4603      	mov	r3, r0
 80010f0:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 80010f2:	7bfb      	ldrb	r3, [r7, #15]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	461a      	mov	r2, r3
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	601a      	str	r2, [r3, #0]
}
 80010fc:	bf00      	nop
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af00      	add	r7, sp, #0
 800110a:	60b9      	str	r1, [r7, #8]
 800110c:	607a      	str	r2, [r7, #4]
 800110e:	603b      	str	r3, [r7, #0]
 8001110:	4603      	mov	r3, r0
 8001112:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 8001124:	4b4d      	ldr	r3, [pc, #308]	@ (800125c <ft5336_TS_GetTouchInfo+0x158>)
 8001126:	785b      	ldrb	r3, [r3, #1]
 8001128:	461a      	mov	r2, r3
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	4293      	cmp	r3, r2
 800112e:	f080 8090 	bcs.w	8001252 <ft5336_TS_GetTouchInfo+0x14e>
  {
    switch(touchIdx)
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	2b09      	cmp	r3, #9
 8001136:	d85d      	bhi.n	80011f4 <ft5336_TS_GetTouchInfo+0xf0>
 8001138:	a201      	add	r2, pc, #4	@ (adr r2, 8001140 <ft5336_TS_GetTouchInfo+0x3c>)
 800113a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800113e:	bf00      	nop
 8001140:	08001169 	.word	0x08001169
 8001144:	08001177 	.word	0x08001177
 8001148:	08001185 	.word	0x08001185
 800114c:	08001193 	.word	0x08001193
 8001150:	080011a1 	.word	0x080011a1
 8001154:	080011af 	.word	0x080011af
 8001158:	080011bd 	.word	0x080011bd
 800115c:	080011cb 	.word	0x080011cb
 8001160:	080011d9 	.word	0x080011d9
 8001164:	080011e7 	.word	0x080011e7
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 8001168:	2303      	movs	r3, #3
 800116a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 800116c:	2307      	movs	r3, #7
 800116e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 8001170:	2308      	movs	r3, #8
 8001172:	757b      	strb	r3, [r7, #21]
      break;
 8001174:	e03f      	b.n	80011f6 <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 8001176:	2309      	movs	r3, #9
 8001178:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 800117a:	230d      	movs	r3, #13
 800117c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 800117e:	230e      	movs	r3, #14
 8001180:	757b      	strb	r3, [r7, #21]
      break;
 8001182:	e038      	b.n	80011f6 <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8001184:	230f      	movs	r3, #15
 8001186:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8001188:	2313      	movs	r3, #19
 800118a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 800118c:	2314      	movs	r3, #20
 800118e:	757b      	strb	r3, [r7, #21]
      break;
 8001190:	e031      	b.n	80011f6 <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 8001192:	2315      	movs	r3, #21
 8001194:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 8001196:	2319      	movs	r3, #25
 8001198:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 800119a:	231a      	movs	r3, #26
 800119c:	757b      	strb	r3, [r7, #21]
      break;
 800119e:	e02a      	b.n	80011f6 <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 80011a0:	231b      	movs	r3, #27
 80011a2:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 80011a4:	231f      	movs	r3, #31
 80011a6:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 80011a8:	2320      	movs	r3, #32
 80011aa:	757b      	strb	r3, [r7, #21]
      break;
 80011ac:	e023      	b.n	80011f6 <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 80011ae:	2321      	movs	r3, #33	@ 0x21
 80011b0:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 80011b2:	2325      	movs	r3, #37	@ 0x25
 80011b4:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 80011b6:	2326      	movs	r3, #38	@ 0x26
 80011b8:	757b      	strb	r3, [r7, #21]
      break;
 80011ba:	e01c      	b.n	80011f6 <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 80011bc:	2327      	movs	r3, #39	@ 0x27
 80011be:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 80011c0:	232b      	movs	r3, #43	@ 0x2b
 80011c2:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 80011c4:	232c      	movs	r3, #44	@ 0x2c
 80011c6:	757b      	strb	r3, [r7, #21]
      break;
 80011c8:	e015      	b.n	80011f6 <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 80011ca:	232d      	movs	r3, #45	@ 0x2d
 80011cc:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 80011ce:	2331      	movs	r3, #49	@ 0x31
 80011d0:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 80011d2:	2332      	movs	r3, #50	@ 0x32
 80011d4:	757b      	strb	r3, [r7, #21]
      break;
 80011d6:	e00e      	b.n	80011f6 <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 80011d8:	2333      	movs	r3, #51	@ 0x33
 80011da:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 80011dc:	2337      	movs	r3, #55	@ 0x37
 80011de:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 80011e0:	2338      	movs	r3, #56	@ 0x38
 80011e2:	757b      	strb	r3, [r7, #21]
      break;
 80011e4:	e007      	b.n	80011f6 <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 80011e6:	2339      	movs	r3, #57	@ 0x39
 80011e8:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 80011ea:	233d      	movs	r3, #61	@ 0x3d
 80011ec:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 80011ee:	233e      	movs	r3, #62	@ 0x3e
 80011f0:	757b      	strb	r3, [r7, #21]
      break;
 80011f2:	e000      	b.n	80011f6 <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 80011f4:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80011f6:	89fb      	ldrh	r3, [r7, #14]
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	7dfa      	ldrb	r2, [r7, #23]
 80011fc:	4611      	mov	r1, r2
 80011fe:	4618      	mov	r0, r3
 8001200:	f001 fa92 	bl	8002728 <TS_IO_Read>
 8001204:	4603      	mov	r3, r0
 8001206:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 8001208:	7d3b      	ldrb	r3, [r7, #20]
 800120a:	b2db      	uxtb	r3, r3
 800120c:	119b      	asrs	r3, r3, #6
 800120e:	f003 0203 	and.w	r2, r3, #3
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 8001216:	89fb      	ldrh	r3, [r7, #14]
 8001218:	b2db      	uxtb	r3, r3
 800121a:	7dba      	ldrb	r2, [r7, #22]
 800121c:	4611      	mov	r1, r2
 800121e:	4618      	mov	r0, r3
 8001220:	f001 fa82 	bl	8002728 <TS_IO_Read>
 8001224:	4603      	mov	r3, r0
 8001226:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 8001228:	7d3b      	ldrb	r3, [r7, #20]
 800122a:	b2db      	uxtb	r3, r3
 800122c:	461a      	mov	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 8001232:	89fb      	ldrh	r3, [r7, #14]
 8001234:	b2db      	uxtb	r3, r3
 8001236:	7d7a      	ldrb	r2, [r7, #21]
 8001238:	4611      	mov	r1, r2
 800123a:	4618      	mov	r0, r3
 800123c:	f001 fa74 	bl	8002728 <TS_IO_Read>
 8001240:	4603      	mov	r3, r0
 8001242:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8001244:	7d3b      	ldrb	r3, [r7, #20]
 8001246:	b2db      	uxtb	r3, r3
 8001248:	111b      	asrs	r3, r3, #4
 800124a:	f003 0204 	and.w	r2, r3, #4
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 8001252:	bf00      	nop
 8001254:	3718      	adds	r7, #24
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	2000047c 	.word	0x2000047c

08001260 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8001264:	4b03      	ldr	r3, [pc, #12]	@ (8001274 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8001266:	781b      	ldrb	r3, [r3, #0]
}
 8001268:	4618      	mov	r0, r3
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	2000047c 	.word	0x2000047c

08001278 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 800127c:	f7ff fff0 	bl	8001260 <ft5336_Get_I2C_InitializedStatus>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d104      	bne.n	8001290 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8001286:	f001 fa2b 	bl	80026e0 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 800128a:	4b02      	ldr	r3, [pc, #8]	@ (8001294 <ft5336_I2C_InitializeIfRequired+0x1c>)
 800128c:	2201      	movs	r2, #1
 800128e:	701a      	strb	r2, [r3, #0]
  }
}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}
 8001294:	2000047c 	.word	0x2000047c

08001298 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8001298:	b480      	push	{r7}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 80012a2:	2300      	movs	r3, #0
 80012a4:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 80012a6:	68fb      	ldr	r3, [r7, #12]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <MX_GPIO_Init>:
     PB1   ------> USB_OTG_HS_ULPI_D2
     PB0   ------> USB_OTG_HS_ULPI_D1
     PB11   ------> USB_OTG_HS_ULPI_D4
*/
void MX_GPIO_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b090      	sub	sp, #64	@ 0x40
 80012b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]
 80012c4:	609a      	str	r2, [r3, #8]
 80012c6:	60da      	str	r2, [r3, #12]
 80012c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012ca:	4baf      	ldr	r3, [pc, #700]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	4aae      	ldr	r2, [pc, #696]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 80012d0:	f043 0310 	orr.w	r3, r3, #16
 80012d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d6:	4bac      	ldr	r3, [pc, #688]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 80012d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012da:	f003 0310 	and.w	r3, r3, #16
 80012de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80012e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012e2:	4ba9      	ldr	r3, [pc, #676]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 80012e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e6:	4aa8      	ldr	r2, [pc, #672]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 80012e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ee:	4ba6      	ldr	r3, [pc, #664]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80012f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012fa:	4ba3      	ldr	r3, [pc, #652]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fe:	4aa2      	ldr	r2, [pc, #648]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001300:	f043 0302 	orr.w	r3, r3, #2
 8001304:	6313      	str	r3, [r2, #48]	@ 0x30
 8001306:	4ba0      	ldr	r3, [pc, #640]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130a:	f003 0302 	and.w	r3, r3, #2
 800130e:	623b      	str	r3, [r7, #32]
 8001310:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001312:	4b9d      	ldr	r3, [pc, #628]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001316:	4a9c      	ldr	r2, [pc, #624]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001318:	f043 0308 	orr.w	r3, r3, #8
 800131c:	6313      	str	r3, [r2, #48]	@ 0x30
 800131e:	4b9a      	ldr	r3, [pc, #616]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	f003 0308 	and.w	r3, r3, #8
 8001326:	61fb      	str	r3, [r7, #28]
 8001328:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800132a:	4b97      	ldr	r3, [pc, #604]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132e:	4a96      	ldr	r2, [pc, #600]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001330:	f043 0304 	orr.w	r3, r3, #4
 8001334:	6313      	str	r3, [r2, #48]	@ 0x30
 8001336:	4b94      	ldr	r3, [pc, #592]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133a:	f003 0304 	and.w	r3, r3, #4
 800133e:	61bb      	str	r3, [r7, #24]
 8001340:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001342:	4b91      	ldr	r3, [pc, #580]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001346:	4a90      	ldr	r2, [pc, #576]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001348:	f043 0301 	orr.w	r3, r3, #1
 800134c:	6313      	str	r3, [r2, #48]	@ 0x30
 800134e:	4b8e      	ldr	r3, [pc, #568]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	617b      	str	r3, [r7, #20]
 8001358:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800135a:	4b8b      	ldr	r3, [pc, #556]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	4a8a      	ldr	r2, [pc, #552]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001360:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001364:	6313      	str	r3, [r2, #48]	@ 0x30
 8001366:	4b88      	ldr	r3, [pc, #544]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800136e:	613b      	str	r3, [r7, #16]
 8001370:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001372:	4b85      	ldr	r3, [pc, #532]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	4a84      	ldr	r2, [pc, #528]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001378:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800137c:	6313      	str	r3, [r2, #48]	@ 0x30
 800137e:	4b82      	ldr	r3, [pc, #520]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800138a:	4b7f      	ldr	r3, [pc, #508]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	4a7e      	ldr	r2, [pc, #504]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001390:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001394:	6313      	str	r3, [r2, #48]	@ 0x30
 8001396:	4b7c      	ldr	r3, [pc, #496]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800139e:	60bb      	str	r3, [r7, #8]
 80013a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013a2:	4b79      	ldr	r3, [pc, #484]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a6:	4a78      	ldr	r2, [pc, #480]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 80013a8:	f043 0320 	orr.w	r3, r3, #32
 80013ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ae:	4b76      	ldr	r3, [pc, #472]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b2:	f003 0320 	and.w	r3, r3, #32
 80013b6:	607b      	str	r3, [r7, #4]
 80013b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013ba:	4b73      	ldr	r3, [pc, #460]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013be:	4a72      	ldr	r2, [pc, #456]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 80013c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013c6:	4b70      	ldr	r3, [pc, #448]	@ (8001588 <MX_GPIO_Init+0x2d4>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013ce:	603b      	str	r3, [r7, #0]
 80013d0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 80013d2:	2200      	movs	r2, #0
 80013d4:	2160      	movs	r1, #96	@ 0x60
 80013d6:	486d      	ldr	r0, [pc, #436]	@ (800158c <MX_GPIO_Init+0x2d8>)
 80013d8:	f004 fe44 	bl	8006064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80013dc:	2201      	movs	r2, #1
 80013de:	2120      	movs	r1, #32
 80013e0:	486b      	ldr	r0, [pc, #428]	@ (8001590 <MX_GPIO_Init+0x2dc>)
 80013e2:	f004 fe3f 	bl	8006064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 80013e6:	2200      	movs	r2, #0
 80013e8:	2108      	movs	r1, #8
 80013ea:	4869      	ldr	r0, [pc, #420]	@ (8001590 <MX_GPIO_Init+0x2dc>)
 80013ec:	f004 fe3a 	bl	8006064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 80013f0:	2201      	movs	r2, #1
 80013f2:	2108      	movs	r1, #8
 80013f4:	4867      	ldr	r0, [pc, #412]	@ (8001594 <MX_GPIO_Init+0x2e0>)
 80013f6:	f004 fe35 	bl	8006064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 80013fa:	2201      	movs	r2, #1
 80013fc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001400:	4865      	ldr	r0, [pc, #404]	@ (8001598 <MX_GPIO_Init+0x2e4>)
 8001402:	f004 fe2f 	bl	8006064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001406:	2200      	movs	r2, #0
 8001408:	f645 6140 	movw	r1, #24128	@ 0x5e40
 800140c:	4863      	ldr	r0, [pc, #396]	@ (800159c <MX_GPIO_Init+0x2e8>)
 800140e:	f004 fe29 	bl	8006064 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED18_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8001412:	2200      	movs	r2, #0
 8001414:	21c8      	movs	r1, #200	@ 0xc8
 8001416:	4862      	ldr	r0, [pc, #392]	@ (80015a0 <MX_GPIO_Init+0x2ec>)
 8001418:	f004 fe24 	bl	8006064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 800141c:	2308      	movs	r3, #8
 800141e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001420:	2300      	movs	r3, #0
 8001422:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001424:	2300      	movs	r3, #0
 8001426:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001428:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800142c:	4619      	mov	r1, r3
 800142e:	4857      	ldr	r0, [pc, #348]	@ (800158c <MX_GPIO_Init+0x2d8>)
 8001430:	f004 fb48 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8001434:	2304      	movs	r3, #4
 8001436:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001438:	2302      	movs	r3, #2
 800143a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001440:	2303      	movs	r3, #3
 8001442:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001444:	2309      	movs	r3, #9
 8001446:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8001448:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800144c:	4619      	mov	r1, r3
 800144e:	484f      	ldr	r0, [pc, #316]	@ (800158c <MX_GPIO_Init+0x2d8>)
 8001450:	f004 fb38 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001454:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8001458:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145a:	2302      	movs	r3, #2
 800145c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145e:	2300      	movs	r3, #0
 8001460:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001462:	2303      	movs	r3, #3
 8001464:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001466:	230b      	movs	r3, #11
 8001468:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800146a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800146e:	4619      	mov	r1, r3
 8001470:	484b      	ldr	r0, [pc, #300]	@ (80015a0 <MX_GPIO_Init+0x2ec>)
 8001472:	f004 fb27 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 8001476:	f643 0323 	movw	r3, #14371	@ 0x3823
 800147a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147c:	2302      	movs	r3, #2
 800147e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001480:	2300      	movs	r3, #0
 8001482:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001484:	2303      	movs	r3, #3
 8001486:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001488:	230a      	movs	r3, #10
 800148a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800148c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001490:	4619      	mov	r1, r3
 8001492:	4844      	ldr	r0, [pc, #272]	@ (80015a4 <MX_GPIO_Init+0x2f0>)
 8001494:	f004 fb16 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8001498:	2380      	movs	r3, #128	@ 0x80
 800149a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149c:	2302      	movs	r3, #2
 800149e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a0:	2300      	movs	r3, #0
 80014a2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a4:	2300      	movs	r3, #0
 80014a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80014a8:	2308      	movs	r3, #8
 80014aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80014ac:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80014b0:	4619      	mov	r1, r3
 80014b2:	4837      	ldr	r0, [pc, #220]	@ (8001590 <MX_GPIO_Init+0x2dc>)
 80014b4:	f004 fb06 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PA6 */
  GPIO_InitStruct.Pin = BP2_Pin|BP1_Pin|GPIO_PIN_6;
 80014b8:	f248 1340 	movw	r3, #33088	@ 0x8140
 80014bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014be:	2300      	movs	r3, #0
 80014c0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80014ca:	4619      	mov	r1, r3
 80014cc:	4836      	ldr	r0, [pc, #216]	@ (80015a8 <MX_GPIO_Init+0x2f4>)
 80014ce:	f004 faf9 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 80014d2:	2360      	movs	r3, #96	@ 0x60
 80014d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d6:	2301      	movs	r3, #1
 80014d8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014da:	2300      	movs	r3, #0
 80014dc:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014de:	2300      	movs	r3, #0
 80014e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80014e6:	4619      	mov	r1, r3
 80014e8:	4828      	ldr	r0, [pc, #160]	@ (800158c <MX_GPIO_Init+0x2d8>)
 80014ea:	f004 faeb 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 80014ee:	2340      	movs	r3, #64	@ 0x40
 80014f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f2:	2302      	movs	r3, #2
 80014f4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014fa:	2303      	movs	r3, #3
 80014fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80014fe:	230a      	movs	r3, #10
 8001500:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8001502:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001506:	4619      	mov	r1, r3
 8001508:	4826      	ldr	r0, [pc, #152]	@ (80015a4 <MX_GPIO_Init+0x2f0>)
 800150a:	f004 fadb 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 800150e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001512:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001514:	2300      	movs	r3, #0
 8001516:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001518:	2300      	movs	r3, #0
 800151a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800151c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001520:	4619      	mov	r1, r3
 8001522:	4822      	ldr	r0, [pc, #136]	@ (80015ac <MX_GPIO_Init+0x2f8>)
 8001524:	f004 face 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001528:	2340      	movs	r3, #64	@ 0x40
 800152a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800152c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001530:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001532:	2300      	movs	r3, #0
 8001534:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001536:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800153a:	4619      	mov	r1, r3
 800153c:	4814      	ldr	r0, [pc, #80]	@ (8001590 <MX_GPIO_Init+0x2dc>)
 800153e:	f004 fac1 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin;
 8001542:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001546:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001548:	2302      	movs	r3, #2
 800154a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	2300      	movs	r3, #0
 800154e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001550:	2303      	movs	r3, #3
 8001552:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001554:	230a      	movs	r3, #10
 8001556:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001558:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800155c:	4619      	mov	r1, r3
 800155e:	4812      	ldr	r0, [pc, #72]	@ (80015a8 <MX_GPIO_Init+0x2f4>)
 8001560:	f004 fab0 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8001564:	23f0      	movs	r3, #240	@ 0xf0
 8001566:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001568:	2302      	movs	r3, #2
 800156a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156c:	2300      	movs	r3, #0
 800156e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001570:	2300      	movs	r3, #0
 8001572:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8001574:	230a      	movs	r3, #10
 8001576:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001578:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800157c:	4619      	mov	r1, r3
 800157e:	4806      	ldr	r0, [pc, #24]	@ (8001598 <MX_GPIO_Init+0x2e4>)
 8001580:	f004 faa0 	bl	8005ac4 <HAL_GPIO_Init>
 8001584:	e014      	b.n	80015b0 <MX_GPIO_Init+0x2fc>
 8001586:	bf00      	nop
 8001588:	40023800 	.word	0x40023800
 800158c:	40021000 	.word	0x40021000
 8001590:	40020c00 	.word	0x40020c00
 8001594:	40022800 	.word	0x40022800
 8001598:	40022000 	.word	0x40022000
 800159c:	40021c00 	.word	0x40021c00
 80015a0:	40021800 	.word	0x40021800
 80015a4:	40020400 	.word	0x40020400
 80015a8:	40020000 	.word	0x40020000
 80015ac:	40022400 	.word	0x40022400

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 80015b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b6:	2302      	movs	r3, #2
 80015b8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015be:	2300      	movs	r3, #0
 80015c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80015c2:	230a      	movs	r3, #10
 80015c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 80015c6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80015ca:	4619      	mov	r1, r3
 80015cc:	4880      	ldr	r0, [pc, #512]	@ (80017d0 <MX_GPIO_Init+0x51c>)
 80015ce:	f004 fa79 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED16_Pin;
 80015d2:	2328      	movs	r3, #40	@ 0x28
 80015d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d6:	2301      	movs	r3, #1
 80015d8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015da:	2300      	movs	r3, #0
 80015dc:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015de:	2300      	movs	r3, #0
 80015e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80015e6:	4619      	mov	r1, r3
 80015e8:	487a      	ldr	r0, [pc, #488]	@ (80017d4 <MX_GPIO_Init+0x520>)
 80015ea:	f004 fa6b 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80015ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015f4:	2300      	movs	r3, #0
 80015f6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80015fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001600:	4619      	mov	r1, r3
 8001602:	4875      	ldr	r0, [pc, #468]	@ (80017d8 <MX_GPIO_Init+0x524>)
 8001604:	f004 fa5e 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001608:	2308      	movs	r3, #8
 800160a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800160c:	2301      	movs	r3, #1
 800160e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	2300      	movs	r3, #0
 8001612:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001614:	2300      	movs	r3, #0
 8001616:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001618:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800161c:	4619      	mov	r1, r3
 800161e:	486f      	ldr	r0, [pc, #444]	@ (80017dc <MX_GPIO_Init+0x528>)
 8001620:	f004 fa50 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 PGPin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|RMII_RXER_Pin;
 8001624:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8001628:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800162a:	2300      	movs	r3, #0
 800162c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001632:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001636:	4619      	mov	r1, r3
 8001638:	4865      	ldr	r0, [pc, #404]	@ (80017d0 <MX_GPIO_Init+0x51c>)
 800163a:	f004 fa43 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800163e:	2310      	movs	r3, #16
 8001640:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001642:	2300      	movs	r3, #0
 8001644:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2300      	movs	r3, #0
 8001648:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800164a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800164e:	4619      	mov	r1, r3
 8001650:	4860      	ldr	r0, [pc, #384]	@ (80017d4 <MX_GPIO_Init+0x520>)
 8001652:	f004 fa37 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PH13 PHPin */
  GPIO_InitStruct.Pin = TP3_Pin|GPIO_PIN_13|NC2_Pin;
 8001656:	f24a 0304 	movw	r3, #40964	@ 0xa004
 800165a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800165c:	2300      	movs	r3, #0
 800165e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001660:	2300      	movs	r3, #0
 8001662:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001664:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001668:	4619      	mov	r1, r3
 800166a:	485d      	ldr	r0, [pc, #372]	@ (80017e0 <MX_GPIO_Init+0x52c>)
 800166c:	f004 fa2a 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_DISP_Pin;
 8001670:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001674:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001676:	2301      	movs	r3, #1
 8001678:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167e:	2300      	movs	r3, #0
 8001680:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_DISP_GPIO_Port, &GPIO_InitStruct);
 8001682:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001686:	4619      	mov	r1, r3
 8001688:	4856      	ldr	r0, [pc, #344]	@ (80017e4 <MX_GPIO_Init+0x530>)
 800168a:	f004 fa1b 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin
                           PHPin PHPin */
  GPIO_InitStruct.Pin = LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 800168e:	f645 6340 	movw	r3, #24128	@ 0x5e40
 8001692:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |LED2_Pin|LED18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001694:	2301      	movs	r3, #1
 8001696:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001698:	2300      	movs	r3, #0
 800169a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169c:	2300      	movs	r3, #0
 800169e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80016a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80016a4:	4619      	mov	r1, r3
 80016a6:	484e      	ldr	r0, [pc, #312]	@ (80017e0 <MX_GPIO_Init+0x52c>)
 80016a8:	f004 fa0c 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 80016ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80016b2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80016b6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 80016bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80016c0:	4619      	mov	r1, r3
 80016c2:	4848      	ldr	r0, [pc, #288]	@ (80017e4 <MX_GPIO_Init+0x530>)
 80016c4:	f004 f9fe 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 80016c8:	2310      	movs	r3, #16
 80016ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016cc:	2302      	movs	r3, #2
 80016ce:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d4:	2303      	movs	r3, #3
 80016d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80016d8:	230a      	movs	r3, #10
 80016da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 80016dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80016e0:	4619      	mov	r1, r3
 80016e2:	483f      	ldr	r0, [pc, #252]	@ (80017e0 <MX_GPIO_Init+0x52c>)
 80016e4:	f004 f9ee 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 80016e8:	23c8      	movs	r3, #200	@ 0xc8
 80016ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ec:	2301      	movs	r3, #1
 80016ee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f0:	2300      	movs	r3, #0
 80016f2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f4:	2300      	movs	r3, #0
 80016f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80016f8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80016fc:	4619      	mov	r1, r3
 80016fe:	4834      	ldr	r0, [pc, #208]	@ (80017d0 <MX_GPIO_Init+0x51c>)
 8001700:	f004 f9e0 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001704:	2305      	movs	r3, #5
 8001706:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001708:	2302      	movs	r3, #2
 800170a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170c:	2300      	movs	r3, #0
 800170e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001710:	2303      	movs	r3, #3
 8001712:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001714:	230a      	movs	r3, #10
 8001716:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001718:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800171c:	4619      	mov	r1, r3
 800171e:	482e      	ldr	r0, [pc, #184]	@ (80017d8 <MX_GPIO_Init+0x524>)
 8001720:	f004 f9d0 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001724:	2332      	movs	r3, #50	@ 0x32
 8001726:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001728:	2302      	movs	r3, #2
 800172a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172c:	2300      	movs	r3, #0
 800172e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001730:	2303      	movs	r3, #3
 8001732:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001734:	230b      	movs	r3, #11
 8001736:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001738:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800173c:	4619      	mov	r1, r3
 800173e:	4826      	ldr	r0, [pc, #152]	@ (80017d8 <MX_GPIO_Init+0x524>)
 8001740:	f004 f9c0 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001744:	2304      	movs	r3, #4
 8001746:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001748:	2302      	movs	r3, #2
 800174a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174c:	2300      	movs	r3, #0
 800174e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001750:	2303      	movs	r3, #3
 8001752:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001754:	2309      	movs	r3, #9
 8001756:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001758:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800175c:	4619      	mov	r1, r3
 800175e:	4822      	ldr	r0, [pc, #136]	@ (80017e8 <MX_GPIO_Init+0x534>)
 8001760:	f004 f9b0 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8001764:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8001768:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176a:	2302      	movs	r3, #2
 800176c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001772:	2303      	movs	r3, #3
 8001774:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001776:	2309      	movs	r3, #9
 8001778:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800177a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800177e:	4619      	mov	r1, r3
 8001780:	4814      	ldr	r0, [pc, #80]	@ (80017d4 <MX_GPIO_Init+0x520>)
 8001782:	f004 f99f 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001786:	2386      	movs	r3, #134	@ 0x86
 8001788:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178a:	2302      	movs	r3, #2
 800178c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001792:	2303      	movs	r3, #3
 8001794:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001796:	230b      	movs	r3, #11
 8001798:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800179e:	4619      	mov	r1, r3
 80017a0:	4812      	ldr	r0, [pc, #72]	@ (80017ec <MX_GPIO_Init+0x538>)
 80017a2:	f004 f98f 	bl	8005ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 80017a6:	2328      	movs	r3, #40	@ 0x28
 80017a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017aa:	2302      	movs	r3, #2
 80017ac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ae:	2300      	movs	r3, #0
 80017b0:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017b2:	2303      	movs	r3, #3
 80017b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80017b6:	230a      	movs	r3, #10
 80017b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017be:	4619      	mov	r1, r3
 80017c0:	480a      	ldr	r0, [pc, #40]	@ (80017ec <MX_GPIO_Init+0x538>)
 80017c2:	f004 f97f 	bl	8005ac4 <HAL_GPIO_Init>

}
 80017c6:	bf00      	nop
 80017c8:	3740      	adds	r7, #64	@ 0x40
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40021800 	.word	0x40021800
 80017d4:	40020c00 	.word	0x40020c00
 80017d8:	40020800 	.word	0x40020800
 80017dc:	40022800 	.word	0x40022800
 80017e0:	40021c00 	.word	0x40021c00
 80017e4:	40022000 	.word	0x40022000
 80017e8:	40020400 	.word	0x40020400
 80017ec:	40020000 	.word	0x40020000

080017f0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001864 <MX_I2C1_Init+0x74>)
 80017f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001868 <MX_I2C1_Init+0x78>)
 80017f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 80017fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001864 <MX_I2C1_Init+0x74>)
 80017fc:	4a1b      	ldr	r2, [pc, #108]	@ (800186c <MX_I2C1_Init+0x7c>)
 80017fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001800:	4b18      	ldr	r3, [pc, #96]	@ (8001864 <MX_I2C1_Init+0x74>)
 8001802:	2200      	movs	r2, #0
 8001804:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001806:	4b17      	ldr	r3, [pc, #92]	@ (8001864 <MX_I2C1_Init+0x74>)
 8001808:	2201      	movs	r2, #1
 800180a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800180c:	4b15      	ldr	r3, [pc, #84]	@ (8001864 <MX_I2C1_Init+0x74>)
 800180e:	2200      	movs	r2, #0
 8001810:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001812:	4b14      	ldr	r3, [pc, #80]	@ (8001864 <MX_I2C1_Init+0x74>)
 8001814:	2200      	movs	r2, #0
 8001816:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001818:	4b12      	ldr	r3, [pc, #72]	@ (8001864 <MX_I2C1_Init+0x74>)
 800181a:	2200      	movs	r2, #0
 800181c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800181e:	4b11      	ldr	r3, [pc, #68]	@ (8001864 <MX_I2C1_Init+0x74>)
 8001820:	2200      	movs	r2, #0
 8001822:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001824:	4b0f      	ldr	r3, [pc, #60]	@ (8001864 <MX_I2C1_Init+0x74>)
 8001826:	2200      	movs	r2, #0
 8001828:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800182a:	480e      	ldr	r0, [pc, #56]	@ (8001864 <MX_I2C1_Init+0x74>)
 800182c:	f004 fc34 	bl	8006098 <HAL_I2C_Init>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001836:	f000 fc03 	bl	8002040 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800183a:	2100      	movs	r1, #0
 800183c:	4809      	ldr	r0, [pc, #36]	@ (8001864 <MX_I2C1_Init+0x74>)
 800183e:	f005 f9c1 	bl	8006bc4 <HAL_I2CEx_ConfigAnalogFilter>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001848:	f000 fbfa 	bl	8002040 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800184c:	2100      	movs	r1, #0
 800184e:	4805      	ldr	r0, [pc, #20]	@ (8001864 <MX_I2C1_Init+0x74>)
 8001850:	f005 fa03 	bl	8006c5a <HAL_I2CEx_ConfigDigitalFilter>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800185a:	f000 fbf1 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20000484 	.word	0x20000484
 8001868:	40005400 	.word	0x40005400
 800186c:	00c0eaff 	.word	0x00c0eaff

08001870 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001874:	4b1b      	ldr	r3, [pc, #108]	@ (80018e4 <MX_I2C3_Init+0x74>)
 8001876:	4a1c      	ldr	r2, [pc, #112]	@ (80018e8 <MX_I2C3_Init+0x78>)
 8001878:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 800187a:	4b1a      	ldr	r3, [pc, #104]	@ (80018e4 <MX_I2C3_Init+0x74>)
 800187c:	4a1b      	ldr	r2, [pc, #108]	@ (80018ec <MX_I2C3_Init+0x7c>)
 800187e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001880:	4b18      	ldr	r3, [pc, #96]	@ (80018e4 <MX_I2C3_Init+0x74>)
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001886:	4b17      	ldr	r3, [pc, #92]	@ (80018e4 <MX_I2C3_Init+0x74>)
 8001888:	2201      	movs	r2, #1
 800188a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800188c:	4b15      	ldr	r3, [pc, #84]	@ (80018e4 <MX_I2C3_Init+0x74>)
 800188e:	2200      	movs	r2, #0
 8001890:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001892:	4b14      	ldr	r3, [pc, #80]	@ (80018e4 <MX_I2C3_Init+0x74>)
 8001894:	2200      	movs	r2, #0
 8001896:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001898:	4b12      	ldr	r3, [pc, #72]	@ (80018e4 <MX_I2C3_Init+0x74>)
 800189a:	2200      	movs	r2, #0
 800189c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800189e:	4b11      	ldr	r3, [pc, #68]	@ (80018e4 <MX_I2C3_Init+0x74>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018a4:	4b0f      	ldr	r3, [pc, #60]	@ (80018e4 <MX_I2C3_Init+0x74>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80018aa:	480e      	ldr	r0, [pc, #56]	@ (80018e4 <MX_I2C3_Init+0x74>)
 80018ac:	f004 fbf4 	bl	8006098 <HAL_I2C_Init>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80018b6:	f000 fbc3 	bl	8002040 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018ba:	2100      	movs	r1, #0
 80018bc:	4809      	ldr	r0, [pc, #36]	@ (80018e4 <MX_I2C3_Init+0x74>)
 80018be:	f005 f981 	bl	8006bc4 <HAL_I2CEx_ConfigAnalogFilter>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80018c8:	f000 fbba 	bl	8002040 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80018cc:	2100      	movs	r1, #0
 80018ce:	4805      	ldr	r0, [pc, #20]	@ (80018e4 <MX_I2C3_Init+0x74>)
 80018d0:	f005 f9c3 	bl	8006c5a <HAL_I2CEx_ConfigDigitalFilter>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80018da:	f000 fbb1 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80018de:	bf00      	nop
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	200004d8 	.word	0x200004d8
 80018e8:	40005c00 	.word	0x40005c00
 80018ec:	00c0eaff 	.word	0x00c0eaff

080018f0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b0ac      	sub	sp, #176	@ 0xb0
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
 8001906:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001908:	f107 0318 	add.w	r3, r7, #24
 800190c:	2284      	movs	r2, #132	@ 0x84
 800190e:	2100      	movs	r1, #0
 8001910:	4618      	mov	r0, r3
 8001912:	f00d fe3b 	bl	800f58c <memset>
  if(i2cHandle->Instance==I2C1)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a44      	ldr	r2, [pc, #272]	@ (8001a2c <HAL_I2C_MspInit+0x13c>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d13d      	bne.n	800199c <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001920:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001924:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001926:	2300      	movs	r3, #0
 8001928:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800192a:	f107 0318 	add.w	r3, r7, #24
 800192e:	4618      	mov	r0, r3
 8001930:	f006 fa74 	bl	8007e1c <HAL_RCCEx_PeriphCLKConfig>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800193a:	f000 fb81 	bl	8002040 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800193e:	4b3c      	ldr	r3, [pc, #240]	@ (8001a30 <HAL_I2C_MspInit+0x140>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001942:	4a3b      	ldr	r2, [pc, #236]	@ (8001a30 <HAL_I2C_MspInit+0x140>)
 8001944:	f043 0302 	orr.w	r3, r3, #2
 8001948:	6313      	str	r3, [r2, #48]	@ 0x30
 800194a:	4b39      	ldr	r3, [pc, #228]	@ (8001a30 <HAL_I2C_MspInit+0x140>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001956:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800195a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800195e:	2312      	movs	r3, #18
 8001960:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800196a:	2303      	movs	r3, #3
 800196c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001970:	2304      	movs	r3, #4
 8001972:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001976:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800197a:	4619      	mov	r1, r3
 800197c:	482d      	ldr	r0, [pc, #180]	@ (8001a34 <HAL_I2C_MspInit+0x144>)
 800197e:	f004 f8a1 	bl	8005ac4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001982:	4b2b      	ldr	r3, [pc, #172]	@ (8001a30 <HAL_I2C_MspInit+0x140>)
 8001984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001986:	4a2a      	ldr	r2, [pc, #168]	@ (8001a30 <HAL_I2C_MspInit+0x140>)
 8001988:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800198c:	6413      	str	r3, [r2, #64]	@ 0x40
 800198e:	4b28      	ldr	r3, [pc, #160]	@ (8001a30 <HAL_I2C_MspInit+0x140>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001992:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001996:	613b      	str	r3, [r7, #16]
 8001998:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800199a:	e042      	b.n	8001a22 <HAL_I2C_MspInit+0x132>
  else if(i2cHandle->Instance==I2C3)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a25      	ldr	r2, [pc, #148]	@ (8001a38 <HAL_I2C_MspInit+0x148>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d13d      	bne.n	8001a22 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80019a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019aa:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80019ac:	2300      	movs	r3, #0
 80019ae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019b2:	f107 0318 	add.w	r3, r7, #24
 80019b6:	4618      	mov	r0, r3
 80019b8:	f006 fa30 	bl	8007e1c <HAL_RCCEx_PeriphCLKConfig>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 80019c2:	f000 fb3d 	bl	8002040 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80019c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a30 <HAL_I2C_MspInit+0x140>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ca:	4a19      	ldr	r2, [pc, #100]	@ (8001a30 <HAL_I2C_MspInit+0x140>)
 80019cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d2:	4b17      	ldr	r3, [pc, #92]	@ (8001a30 <HAL_I2C_MspInit+0x140>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019da:	60fb      	str	r3, [r7, #12]
 80019dc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 80019de:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80019e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019e6:	2312      	movs	r3, #18
 80019e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019ec:	2301      	movs	r3, #1
 80019ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f2:	2303      	movs	r3, #3
 80019f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80019f8:	2304      	movs	r3, #4
 80019fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80019fe:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a02:	4619      	mov	r1, r3
 8001a04:	480d      	ldr	r0, [pc, #52]	@ (8001a3c <HAL_I2C_MspInit+0x14c>)
 8001a06:	f004 f85d 	bl	8005ac4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001a0a:	4b09      	ldr	r3, [pc, #36]	@ (8001a30 <HAL_I2C_MspInit+0x140>)
 8001a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0e:	4a08      	ldr	r2, [pc, #32]	@ (8001a30 <HAL_I2C_MspInit+0x140>)
 8001a10:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001a14:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a16:	4b06      	ldr	r3, [pc, #24]	@ (8001a30 <HAL_I2C_MspInit+0x140>)
 8001a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001a1e:	60bb      	str	r3, [r7, #8]
 8001a20:	68bb      	ldr	r3, [r7, #8]
}
 8001a22:	bf00      	nop
 8001a24:	37b0      	adds	r7, #176	@ 0xb0
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40005400 	.word	0x40005400
 8001a30:	40023800 	.word	0x40023800
 8001a34:	40020400 	.word	0x40020400
 8001a38:	40005c00 	.word	0x40005c00
 8001a3c:	40021c00 	.word	0x40021c00

08001a40 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a15      	ldr	r2, [pc, #84]	@ (8001aa4 <HAL_I2C_MspDeInit+0x64>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d110      	bne.n	8001a74 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001a52:	4b15      	ldr	r3, [pc, #84]	@ (8001aa8 <HAL_I2C_MspDeInit+0x68>)
 8001a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a56:	4a14      	ldr	r2, [pc, #80]	@ (8001aa8 <HAL_I2C_MspDeInit+0x68>)
 8001a58:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001a5c:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8001a5e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a62:	4812      	ldr	r0, [pc, #72]	@ (8001aac <HAL_I2C_MspDeInit+0x6c>)
 8001a64:	f004 f9da 	bl	8005e1c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8001a68:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a6c:	480f      	ldr	r0, [pc, #60]	@ (8001aac <HAL_I2C_MspDeInit+0x6c>)
 8001a6e:	f004 f9d5 	bl	8005e1c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 8001a72:	e013      	b.n	8001a9c <HAL_I2C_MspDeInit+0x5c>
  else if(i2cHandle->Instance==I2C3)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a0d      	ldr	r2, [pc, #52]	@ (8001ab0 <HAL_I2C_MspDeInit+0x70>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d10e      	bne.n	8001a9c <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8001a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa8 <HAL_I2C_MspDeInit+0x68>)
 8001a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a82:	4a09      	ldr	r2, [pc, #36]	@ (8001aa8 <HAL_I2C_MspDeInit+0x68>)
 8001a84:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001a88:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8001a8a:	2180      	movs	r1, #128	@ 0x80
 8001a8c:	4809      	ldr	r0, [pc, #36]	@ (8001ab4 <HAL_I2C_MspDeInit+0x74>)
 8001a8e:	f004 f9c5 	bl	8005e1c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 8001a92:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a96:	4807      	ldr	r0, [pc, #28]	@ (8001ab4 <HAL_I2C_MspDeInit+0x74>)
 8001a98:	f004 f9c0 	bl	8005e1c <HAL_GPIO_DeInit>
}
 8001a9c:	bf00      	nop
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40005400 	.word	0x40005400
 8001aa8:	40023800 	.word	0x40023800
 8001aac:	40020400 	.word	0x40020400
 8001ab0:	40005c00 	.word	0x40005c00
 8001ab4:	40021c00 	.word	0x40021c00

08001ab8 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b08e      	sub	sp, #56	@ 0x38
 8001abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001abe:	1d3b      	adds	r3, r7, #4
 8001ac0:	2234      	movs	r2, #52	@ 0x34
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f00d fd61 	bl	800f58c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001aca:	4b3a      	ldr	r3, [pc, #232]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001acc:	4a3a      	ldr	r2, [pc, #232]	@ (8001bb8 <MX_LTDC_Init+0x100>)
 8001ace:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001ad0:	4b38      	ldr	r3, [pc, #224]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001ad6:	4b37      	ldr	r3, [pc, #220]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001adc:	4b35      	ldr	r3, [pc, #212]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001ae2:	4b34      	ldr	r3, [pc, #208]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8001ae8:	4b32      	ldr	r3, [pc, #200]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001aea:	2228      	movs	r2, #40	@ 0x28
 8001aec:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8001aee:	4b31      	ldr	r3, [pc, #196]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001af0:	2209      	movs	r2, #9
 8001af2:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8001af4:	4b2f      	ldr	r3, [pc, #188]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001af6:	2235      	movs	r2, #53	@ 0x35
 8001af8:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8001afa:	4b2e      	ldr	r3, [pc, #184]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001afc:	220b      	movs	r2, #11
 8001afe:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8001b00:	4b2c      	ldr	r3, [pc, #176]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001b02:	f240 2215 	movw	r2, #533	@ 0x215
 8001b06:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8001b08:	4b2a      	ldr	r3, [pc, #168]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001b0a:	f240 121b 	movw	r2, #283	@ 0x11b
 8001b0e:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8001b10:	4b28      	ldr	r3, [pc, #160]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001b12:	f240 2235 	movw	r2, #565	@ 0x235
 8001b16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8001b18:	4b26      	ldr	r3, [pc, #152]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001b1a:	f240 121d 	movw	r2, #285	@ 0x11d
 8001b1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001b20:	4b24      	ldr	r3, [pc, #144]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001b28:	4b22      	ldr	r3, [pc, #136]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001b30:	4b20      	ldr	r3, [pc, #128]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001b38:	481e      	ldr	r0, [pc, #120]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001b3a:	f005 f8db 	bl	8006cf4 <HAL_LTDC_Init>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8001b44:	f000 fa7c 	bl	8002040 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8001b4c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8001b50:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8001b56:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8001b5a:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001b60:	23ff      	movs	r3, #255	@ 0xff
 8001b62:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001b64:	2300      	movs	r3, #0
 8001b66:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001b68:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b6c:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001b6e:	2307      	movs	r3, #7
 8001b70:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8001b72:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8001b76:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8001b78:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8001b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8001b7e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8001b82:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001b84:	2300      	movs	r3, #0
 8001b86:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001b90:	2300      	movs	r3, #0
 8001b92:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001b96:	1d3b      	adds	r3, r7, #4
 8001b98:	2200      	movs	r2, #0
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4805      	ldr	r0, [pc, #20]	@ (8001bb4 <MX_LTDC_Init+0xfc>)
 8001b9e:	f005 fa3b 	bl	8007018 <HAL_LTDC_ConfigLayer>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8001ba8:	f000 fa4a 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001bac:	bf00      	nop
 8001bae:	3738      	adds	r7, #56	@ 0x38
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	2000052c 	.word	0x2000052c
 8001bb8:	40016800 	.word	0x40016800

08001bbc <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b08e      	sub	sp, #56	@ 0x38
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	60da      	str	r2, [r3, #12]
 8001bd2:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a55      	ldr	r2, [pc, #340]	@ (8001d30 <HAL_LTDC_MspInit+0x174>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	f040 80a3 	bne.w	8001d26 <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001be0:	4b54      	ldr	r3, [pc, #336]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001be2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001be4:	4a53      	ldr	r2, [pc, #332]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001be6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001bea:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bec:	4b51      	ldr	r3, [pc, #324]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001bee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001bf4:	623b      	str	r3, [r7, #32]
 8001bf6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001bf8:	4b4e      	ldr	r3, [pc, #312]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfc:	4a4d      	ldr	r2, [pc, #308]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001bfe:	f043 0310 	orr.w	r3, r3, #16
 8001c02:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c04:	4b4b      	ldr	r3, [pc, #300]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001c06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c08:	f003 0310 	and.w	r3, r3, #16
 8001c0c:	61fb      	str	r3, [r7, #28]
 8001c0e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001c10:	4b48      	ldr	r3, [pc, #288]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c14:	4a47      	ldr	r2, [pc, #284]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001c16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c1c:	4b45      	ldr	r3, [pc, #276]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c24:	61bb      	str	r3, [r7, #24]
 8001c26:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8001c28:	4b42      	ldr	r3, [pc, #264]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2c:	4a41      	ldr	r2, [pc, #260]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001c2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c32:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c34:	4b3f      	ldr	r3, [pc, #252]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c3c:	617b      	str	r3, [r7, #20]
 8001c3e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c40:	4b3c      	ldr	r3, [pc, #240]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c44:	4a3b      	ldr	r2, [pc, #236]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001c46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c4c:	4b39      	ldr	r3, [pc, #228]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c54:	613b      	str	r3, [r7, #16]
 8001c56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001c58:	4b36      	ldr	r3, [pc, #216]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5c:	4a35      	ldr	r2, [pc, #212]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001c5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c62:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c64:	4b33      	ldr	r3, [pc, #204]	@ (8001d34 <HAL_LTDC_MspInit+0x178>)
 8001c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c6c:	60fb      	str	r3, [r7, #12]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8001c70:	2310      	movs	r3, #16
 8001c72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c74:	2302      	movs	r3, #2
 8001c76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001c80:	230e      	movs	r3, #14
 8001c82:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8001c84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c88:	4619      	mov	r1, r3
 8001c8a:	482b      	ldr	r0, [pc, #172]	@ (8001d38 <HAL_LTDC_MspInit+0x17c>)
 8001c8c:	f003 ff1a 	bl	8005ac4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8001c90:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8001c94:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c96:	2302      	movs	r3, #2
 8001c98:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001ca2:	230e      	movs	r3, #14
 8001ca4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001ca6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001caa:	4619      	mov	r1, r3
 8001cac:	4823      	ldr	r0, [pc, #140]	@ (8001d3c <HAL_LTDC_MspInit+0x180>)
 8001cae:	f003 ff09 	bl	8005ac4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8001cb2:	23f7      	movs	r3, #247	@ 0xf7
 8001cb4:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001cc2:	230e      	movs	r3, #14
 8001cc4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8001cc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cca:	4619      	mov	r1, r3
 8001ccc:	481c      	ldr	r0, [pc, #112]	@ (8001d40 <HAL_LTDC_MspInit+0x184>)
 8001cce:	f003 fef9 	bl	8005ac4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8001cd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cd6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd8:	2302      	movs	r3, #2
 8001cda:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001ce4:	2309      	movs	r3, #9
 8001ce6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8001ce8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cec:	4619      	mov	r1, r3
 8001cee:	4815      	ldr	r0, [pc, #84]	@ (8001d44 <HAL_LTDC_MspInit+0x188>)
 8001cf0:	f003 fee8 	bl	8005ac4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8001cf4:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8001cf8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d02:	2300      	movs	r3, #0
 8001d04:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001d06:	230e      	movs	r3, #14
 8001d08:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001d0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d0e:	4619      	mov	r1, r3
 8001d10:	480d      	ldr	r0, [pc, #52]	@ (8001d48 <HAL_LTDC_MspInit+0x18c>)
 8001d12:	f003 fed7 	bl	8005ac4 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2105      	movs	r1, #5
 8001d1a:	2058      	movs	r0, #88	@ 0x58
 8001d1c:	f002 ff42 	bl	8004ba4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001d20:	2058      	movs	r0, #88	@ 0x58
 8001d22:	f002 ff5b 	bl	8004bdc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8001d26:	bf00      	nop
 8001d28:	3738      	adds	r7, #56	@ 0x38
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	40016800 	.word	0x40016800
 8001d34:	40023800 	.word	0x40023800
 8001d38:	40021000 	.word	0x40021000
 8001d3c:	40022400 	.word	0x40022400
 8001d40:	40022800 	.word	0x40022800
 8001d44:	40021800 	.word	0x40021800
 8001d48:	40022000 	.word	0x40022000

08001d4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d4c:	b590      	push	{r4, r7, lr}
 8001d4e:	b089      	sub	sp, #36	@ 0x24
 8001d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	//ADC_ChannelConfTypeDef sConfig = {0};
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001d52:	4b48      	ldr	r3, [pc, #288]	@ (8001e74 <main+0x128>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001d58:	4b46      	ldr	r3, [pc, #280]	@ (8001e74 <main+0x128>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d5e:	f002 fb84 	bl	800446a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d62:	f000 f893 	bl	8001e8c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001d66:	f000 f903 	bl	8001f70 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d6a:	f7ff faa3 	bl	80012b4 <MX_GPIO_Init>
  MX_ADC3_Init();
 8001d6e:	f7fe fc69 	bl	8000644 <MX_ADC3_Init>
  MX_DMA2D_Init();
 8001d72:	f7fe fd99 	bl	80008a8 <MX_DMA2D_Init>
  MX_FMC_Init();
 8001d76:	f7fe fdef 	bl	8000958 <MX_FMC_Init>
  MX_I2C1_Init();
 8001d7a:	f7ff fd39 	bl	80017f0 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001d7e:	f7ff fd77 	bl	8001870 <MX_I2C3_Init>
  MX_LTDC_Init();
 8001d82:	f7ff fe99 	bl	8001ab8 <MX_LTDC_Init>
  MX_RTC_Init();
 8001d86:	f000 f961 	bl	800204c <MX_RTC_Init>
  MX_SPI2_Init();
 8001d8a:	f000 fab3 	bl	80022f4 <MX_SPI2_Init>
  MX_TIM1_Init();
 8001d8e:	f001 ff77 	bl	8003c80 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001d92:	f001 ffc9 	bl	8003d28 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001d96:	f002 f815 	bl	8003dc4 <MX_TIM3_Init>
  MX_TIM5_Init();
 8001d9a:	f002 f861 	bl	8003e60 <MX_TIM5_Init>
  MX_TIM8_Init();
 8001d9e:	f002 f8ad 	bl	8003efc <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8001da2:	f002 f9c1 	bl	8004128 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8001da6:	f002 f9ef 	bl	8004188 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8001daa:	f7fe fbf9 	bl	80005a0 <MX_ADC1_Init>
  MX_DAC_Init();
 8001dae:	f7fe fd09 	bl	80007c4 <MX_DAC_Init>
  MX_UART7_Init();
 8001db2:	f002 f989 	bl	80040c8 <MX_UART7_Init>
  MX_SDMMC1_SD_Init();
 8001db6:	f000 fa1b 	bl	80021f0 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8001dba:	f00a fd89 	bl	800c8d0 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 8001dbe:	f000 fcdd 	bl	800277c <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 8001dc2:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	f000 fd70 	bl	80028ac <BSP_LCD_LayerDefaultInit>
  BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS+ BSP_LCD_GetXSize()*BSP_LCD_GetYSize()*4);
 8001dcc:	f000 fd46 	bl	800285c <BSP_LCD_GetXSize>
 8001dd0:	4604      	mov	r4, r0
 8001dd2:	f000 fd57 	bl	8002884 <BSP_LCD_GetYSize>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	fb04 f303 	mul.w	r3, r4, r3
 8001ddc:	f103 5340 	add.w	r3, r3, #805306368	@ 0x30000000
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	4619      	mov	r1, r3
 8001de4:	2001      	movs	r0, #1
 8001de6:	f000 fd61 	bl	80028ac <BSP_LCD_LayerDefaultInit>
  BSP_LCD_DisplayOn();
 8001dea:	f000 ffc5 	bl	8002d78 <BSP_LCD_DisplayOn>
  BSP_LCD_SelectLayer(0);
 8001dee:	2000      	movs	r0, #0
 8001df0:	f000 fdbc 	bl	800296c <BSP_LCD_SelectLayer>
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 8001df4:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8001df8:	f000 fe2a 	bl	8002a50 <BSP_LCD_Clear>
  BSP_LCD_SelectLayer(1);
 8001dfc:	2001      	movs	r0, #1
 8001dfe:	f000 fdb5 	bl	800296c <BSP_LCD_SelectLayer>
  BSP_LCD_Clear(00);
 8001e02:	2000      	movs	r0, #0
 8001e04:	f000 fe24 	bl	8002a50 <BSP_LCD_Clear>
  BSP_LCD_SetFont(&Font24);
 8001e08:	481b      	ldr	r0, [pc, #108]	@ (8001e78 <main+0x12c>)
 8001e0a:	f000 fdf1 	bl	80029f0 <BSP_LCD_SetFont>
  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8001e0e:	481b      	ldr	r0, [pc, #108]	@ (8001e7c <main+0x130>)
 8001e10:	f000 fdbc 	bl	800298c <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(00);
 8001e14:	2000      	movs	r0, #0
 8001e16:	f000 fdd1 	bl	80029bc <BSP_LCD_SetBackColor>

  BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8001e1a:	f000 fd1f 	bl	800285c <BSP_LCD_GetXSize>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	b29c      	uxth	r4, r3
 8001e22:	f000 fd2f 	bl	8002884 <BSP_LCD_GetYSize>
 8001e26:	4603      	mov	r3, r0
 8001e28:	b29b      	uxth	r3, r3
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4620      	mov	r0, r4
 8001e2e:	f001 fb71 	bl	8003514 <BSP_TS_Init>

  uint8_t Test[25]="Fin init\r\n";
 8001e32:	4a13      	ldr	r2, [pc, #76]	@ (8001e80 <main+0x134>)
 8001e34:	1d3b      	adds	r3, r7, #4
 8001e36:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e38:	c303      	stmia	r3!, {r0, r1}
 8001e3a:	801a      	strh	r2, [r3, #0]
 8001e3c:	3302      	adds	r3, #2
 8001e3e:	0c12      	lsrs	r2, r2, #16
 8001e40:	701a      	strb	r2, [r3, #0]
 8001e42:	f107 030f 	add.w	r3, r7, #15
 8001e46:	2200      	movs	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	605a      	str	r2, [r3, #4]
 8001e4c:	609a      	str	r2, [r3, #8]
 8001e4e:	819a      	strh	r2, [r3, #12]
  HAL_UART_Transmit(&huart1,Test,sizeof(Test),10);
 8001e50:	1d39      	adds	r1, r7, #4
 8001e52:	230a      	movs	r3, #10
 8001e54:	2219      	movs	r2, #25
 8001e56:	480b      	ldr	r0, [pc, #44]	@ (8001e84 <main+0x138>)
 8001e58:	f008 fc96 	bl	800a788 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart1,&caractere_recu,1);
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	490a      	ldr	r1, [pc, #40]	@ (8001e88 <main+0x13c>)
 8001e60:	4808      	ldr	r0, [pc, #32]	@ (8001e84 <main+0x138>)
 8001e62:	f008 fd14 	bl	800a88e <HAL_UART_Receive_IT>
  //HAL_RTC_GetDate()
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001e66:	f7fe fe7b 	bl	8000b60 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001e6a:	f00a fff8 	bl	800ce5e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001e6e:	bf00      	nop
 8001e70:	e7fd      	b.n	8001e6e <main+0x122>
 8001e72:	bf00      	nop
 8001e74:	200005d4 	.word	0x200005d4
 8001e78:	20000028 	.word	0x20000028
 8001e7c:	ffff0000 	.word	0xffff0000
 8001e80:	0801002c 	.word	0x0801002c
 8001e84:	20000c14 	.word	0x20000c14
 8001e88:	200005e4 	.word	0x200005e4

08001e8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b094      	sub	sp, #80	@ 0x50
 8001e90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e92:	f107 0320 	add.w	r3, r7, #32
 8001e96:	2230      	movs	r2, #48	@ 0x30
 8001e98:	2100      	movs	r1, #0
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f00d fb76 	bl	800f58c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ea0:	f107 030c 	add.w	r3, r7, #12
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	60da      	str	r2, [r3, #12]
 8001eae:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001eb0:	f005 fa98 	bl	80073e4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eb4:	4b2c      	ldr	r3, [pc, #176]	@ (8001f68 <SystemClock_Config+0xdc>)
 8001eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb8:	4a2b      	ldr	r2, [pc, #172]	@ (8001f68 <SystemClock_Config+0xdc>)
 8001eba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ebe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ec0:	4b29      	ldr	r3, [pc, #164]	@ (8001f68 <SystemClock_Config+0xdc>)
 8001ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ec8:	60bb      	str	r3, [r7, #8]
 8001eca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ecc:	4b27      	ldr	r3, [pc, #156]	@ (8001f6c <SystemClock_Config+0xe0>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a26      	ldr	r2, [pc, #152]	@ (8001f6c <SystemClock_Config+0xe0>)
 8001ed2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001ed6:	6013      	str	r3, [r2, #0]
 8001ed8:	4b24      	ldr	r3, [pc, #144]	@ (8001f6c <SystemClock_Config+0xe0>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ee0:	607b      	str	r3, [r7, #4]
 8001ee2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001ee4:	2309      	movs	r3, #9
 8001ee6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ee8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001eec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ef6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001efc:	2319      	movs	r3, #25
 8001efe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8001f00:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8001f04:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f06:	2302      	movs	r3, #2
 8001f08:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001f0a:	2309      	movs	r3, #9
 8001f0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f0e:	f107 0320 	add.w	r3, r7, #32
 8001f12:	4618      	mov	r0, r3
 8001f14:	f005 fac6 	bl	80074a4 <HAL_RCC_OscConfig>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001f1e:	f000 f88f 	bl	8002040 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001f22:	f005 fa6f 	bl	8007404 <HAL_PWREx_EnableOverDrive>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001f2c:	f000 f888 	bl	8002040 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f30:	230f      	movs	r3, #15
 8001f32:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f34:	2302      	movs	r3, #2
 8001f36:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f3c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f40:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f46:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001f48:	f107 030c 	add.w	r3, r7, #12
 8001f4c:	2106      	movs	r1, #6
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f005 fd4c 	bl	80079ec <HAL_RCC_ClockConfig>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001f5a:	f000 f871 	bl	8002040 <Error_Handler>
  }
}
 8001f5e:	bf00      	nop
 8001f60:	3750      	adds	r7, #80	@ 0x50
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	40007000 	.word	0x40007000

08001f70 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b0a2      	sub	sp, #136	@ 0x88
 8001f74:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f76:	1d3b      	adds	r3, r7, #4
 8001f78:	2284      	movs	r2, #132	@ 0x84
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f00d fb05 	bl	800f58c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SDMMC1
 8001f82:	4b12      	ldr	r3, [pc, #72]	@ (8001fcc <PeriphCommonClock_Config+0x5c>)
 8001f84:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8001f86:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001f8a:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8001f8c:	2305      	movs	r3, #5
 8001f8e:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8001f90:	2302      	movs	r3, #2
 8001f92:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8001f94:	2303      	movs	r3, #3
 8001f96:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8001f9c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fa0:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8001fa2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001fa6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8001faa:	2300      	movs	r3, #0
 8001fac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fb0:	1d3b      	adds	r3, r7, #4
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f005 ff32 	bl	8007e1c <HAL_RCCEx_PeriphCLKConfig>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <PeriphCommonClock_Config+0x52>
  {
    Error_Handler();
 8001fbe:	f000 f83f 	bl	8002040 <Error_Handler>
  }
}
 8001fc2:	bf00      	nop
 8001fc4:	3788      	adds	r7, #136	@ 0x88
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	00a00008 	.word	0x00a00008

08001fd0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
// ==============================================================================================================

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
	if (caractere_recu == 'a')
 8001fd8:	4b0d      	ldr	r3, [pc, #52]	@ (8002010 <HAL_UART_RxCpltCallback+0x40>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	2b61      	cmp	r3, #97	@ 0x61
 8001fde:	d104      	bne.n	8001fea <HAL_UART_RxCpltCallback+0x1a>
		HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, 1);
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	2108      	movs	r1, #8
 8001fe4:	480b      	ldr	r0, [pc, #44]	@ (8002014 <HAL_UART_RxCpltCallback+0x44>)
 8001fe6:	f004 f83d 	bl	8006064 <HAL_GPIO_WritePin>
	if (caractere_recu == 'e')
 8001fea:	4b09      	ldr	r3, [pc, #36]	@ (8002010 <HAL_UART_RxCpltCallback+0x40>)
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	2b65      	cmp	r3, #101	@ 0x65
 8001ff0:	d104      	bne.n	8001ffc <HAL_UART_RxCpltCallback+0x2c>
		HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, 0);
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	2108      	movs	r1, #8
 8001ff6:	4807      	ldr	r0, [pc, #28]	@ (8002014 <HAL_UART_RxCpltCallback+0x44>)
 8001ff8:	f004 f834 	bl	8006064 <HAL_GPIO_WritePin>
	HAL_UART_Receive_IT(&huart1, &caractere_recu, 1);
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	4904      	ldr	r1, [pc, #16]	@ (8002010 <HAL_UART_RxCpltCallback+0x40>)
 8002000:	4805      	ldr	r0, [pc, #20]	@ (8002018 <HAL_UART_RxCpltCallback+0x48>)
 8002002:	f008 fc44 	bl	800a88e <HAL_UART_Receive_IT>

}
 8002006:	bf00      	nop
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	200005e4 	.word	0x200005e4
 8002014:	40020c00 	.word	0x40020c00
 8002018:	20000c14 	.word	0x20000c14

0800201c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a04      	ldr	r2, [pc, #16]	@ (800203c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d101      	bne.n	8002032 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800202e:	f002 fa29 	bl	8004484 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002032:	bf00      	nop
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	40001000 	.word	0x40001000

08002040 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002044:	b672      	cpsid	i
}
 8002046:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002048:	bf00      	nop
 800204a:	e7fd      	b.n	8002048 <Error_Handler+0x8>

0800204c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b090      	sub	sp, #64	@ 0x40
 8002050:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002052:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002056:	2200      	movs	r2, #0
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	605a      	str	r2, [r3, #4]
 800205c:	609a      	str	r2, [r3, #8]
 800205e:	60da      	str	r2, [r3, #12]
 8002060:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002062:	2300      	movs	r3, #0
 8002064:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8002066:	463b      	mov	r3, r7
 8002068:	2228      	movs	r2, #40	@ 0x28
 800206a:	2100      	movs	r1, #0
 800206c:	4618      	mov	r0, r3
 800206e:	f00d fa8d 	bl	800f58c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002072:	4b46      	ldr	r3, [pc, #280]	@ (800218c <MX_RTC_Init+0x140>)
 8002074:	4a46      	ldr	r2, [pc, #280]	@ (8002190 <MX_RTC_Init+0x144>)
 8002076:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002078:	4b44      	ldr	r3, [pc, #272]	@ (800218c <MX_RTC_Init+0x140>)
 800207a:	2200      	movs	r2, #0
 800207c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800207e:	4b43      	ldr	r3, [pc, #268]	@ (800218c <MX_RTC_Init+0x140>)
 8002080:	227f      	movs	r2, #127	@ 0x7f
 8002082:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002084:	4b41      	ldr	r3, [pc, #260]	@ (800218c <MX_RTC_Init+0x140>)
 8002086:	22ff      	movs	r2, #255	@ 0xff
 8002088:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800208a:	4b40      	ldr	r3, [pc, #256]	@ (800218c <MX_RTC_Init+0x140>)
 800208c:	2200      	movs	r2, #0
 800208e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002090:	4b3e      	ldr	r3, [pc, #248]	@ (800218c <MX_RTC_Init+0x140>)
 8002092:	2200      	movs	r2, #0
 8002094:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002096:	4b3d      	ldr	r3, [pc, #244]	@ (800218c <MX_RTC_Init+0x140>)
 8002098:	2200      	movs	r2, #0
 800209a:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800209c:	483b      	ldr	r0, [pc, #236]	@ (800218c <MX_RTC_Init+0x140>)
 800209e:	f006 faad 	bl	80085fc <HAL_RTC_Init>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d001      	beq.n	80020ac <MX_RTC_Init+0x60>
  {
    Error_Handler();
 80020a8:	f7ff ffca 	bl	8002040 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80020ac:	2300      	movs	r3, #0
 80020ae:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 80020b2:	2300      	movs	r3, #0
 80020b4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 80020b8:	2300      	movs	r3, #0
 80020ba:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80020be:	2300      	movs	r3, #0
 80020c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80020c2:	2300      	movs	r3, #0
 80020c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80020c6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020ca:	2201      	movs	r2, #1
 80020cc:	4619      	mov	r1, r3
 80020ce:	482f      	ldr	r0, [pc, #188]	@ (800218c <MX_RTC_Init+0x140>)
 80020d0:	f006 fb18 	bl	8008704 <HAL_RTC_SetTime>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <MX_RTC_Init+0x92>
  {
    Error_Handler();
 80020da:	f7ff ffb1 	bl	8002040 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80020de:	2301      	movs	r3, #1
 80020e0:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 80020e4:	2301      	movs	r3, #1
 80020e6:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 80020ea:	2301      	movs	r3, #1
 80020ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 80020f0:	2300      	movs	r3, #0
 80020f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80020f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020fa:	2201      	movs	r2, #1
 80020fc:	4619      	mov	r1, r3
 80020fe:	4823      	ldr	r0, [pc, #140]	@ (800218c <MX_RTC_Init+0x140>)
 8002100:	f006 fb9a 	bl	8008838 <HAL_RTC_SetDate>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 800210a:	f7ff ff99 	bl	8002040 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800210e:	2300      	movs	r3, #0
 8002110:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002112:	2300      	movs	r3, #0
 8002114:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002116:	2300      	movs	r3, #0
 8002118:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800211a:	2300      	movs	r3, #0
 800211c:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800211e:	2300      	movs	r3, #0
 8002120:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002122:	2300      	movs	r3, #0
 8002124:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002126:	2300      	movs	r3, #0
 8002128:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800212a:	2300      	movs	r3, #0
 800212c:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800212e:	2300      	movs	r3, #0
 8002130:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002132:	2301      	movs	r3, #1
 8002134:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8002138:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800213c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800213e:	463b      	mov	r3, r7
 8002140:	2201      	movs	r2, #1
 8002142:	4619      	mov	r1, r3
 8002144:	4811      	ldr	r0, [pc, #68]	@ (800218c <MX_RTC_Init+0x140>)
 8002146:	f006 fbfb 	bl	8008940 <HAL_RTC_SetAlarm>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8002150:	f7ff ff76 	bl	8002040 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8002154:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002158:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800215a:	463b      	mov	r3, r7
 800215c:	2201      	movs	r2, #1
 800215e:	4619      	mov	r1, r3
 8002160:	480a      	ldr	r0, [pc, #40]	@ (800218c <MX_RTC_Init+0x140>)
 8002162:	f006 fbed 	bl	8008940 <HAL_RTC_SetAlarm>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 800216c:	f7ff ff68 	bl	8002040 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8002170:	2202      	movs	r2, #2
 8002172:	2100      	movs	r1, #0
 8002174:	4805      	ldr	r0, [pc, #20]	@ (800218c <MX_RTC_Init+0x140>)
 8002176:	f006 fdaf 	bl	8008cd8 <HAL_RTCEx_SetTimeStamp>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8002180:	f7ff ff5e 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002184:	bf00      	nop
 8002186:	3740      	adds	r7, #64	@ 0x40
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	200005e8 	.word	0x200005e8
 8002190:	40002800 	.word	0x40002800

08002194 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b0a4      	sub	sp, #144	@ 0x90
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800219c:	f107 030c 	add.w	r3, r7, #12
 80021a0:	2284      	movs	r2, #132	@ 0x84
 80021a2:	2100      	movs	r1, #0
 80021a4:	4618      	mov	r0, r3
 80021a6:	f00d f9f1 	bl	800f58c <memset>
  if(rtcHandle->Instance==RTC)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a0e      	ldr	r2, [pc, #56]	@ (80021e8 <HAL_RTC_MspInit+0x54>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d114      	bne.n	80021de <HAL_RTC_MspInit+0x4a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80021b4:	2320      	movs	r3, #32
 80021b6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80021b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80021be:	f107 030c 	add.w	r3, r7, #12
 80021c2:	4618      	mov	r0, r3
 80021c4:	f005 fe2a 	bl	8007e1c <HAL_RCCEx_PeriphCLKConfig>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80021ce:	f7ff ff37 	bl	8002040 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80021d2:	4b06      	ldr	r3, [pc, #24]	@ (80021ec <HAL_RTC_MspInit+0x58>)
 80021d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021d6:	4a05      	ldr	r2, [pc, #20]	@ (80021ec <HAL_RTC_MspInit+0x58>)
 80021d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021dc:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80021de:	bf00      	nop
 80021e0:	3790      	adds	r7, #144	@ 0x90
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	40002800 	.word	0x40002800
 80021ec:	40023800 	.word	0x40023800

080021f0 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80021f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002228 <MX_SDMMC1_SD_Init+0x38>)
 80021f6:	4a0d      	ldr	r2, [pc, #52]	@ (800222c <MX_SDMMC1_SD_Init+0x3c>)
 80021f8:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80021fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002228 <MX_SDMMC1_SD_Init+0x38>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8002200:	4b09      	ldr	r3, [pc, #36]	@ (8002228 <MX_SDMMC1_SD_Init+0x38>)
 8002202:	2200      	movs	r2, #0
 8002204:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8002206:	4b08      	ldr	r3, [pc, #32]	@ (8002228 <MX_SDMMC1_SD_Init+0x38>)
 8002208:	2200      	movs	r2, #0
 800220a:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 800220c:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <MX_SDMMC1_SD_Init+0x38>)
 800220e:	2200      	movs	r2, #0
 8002210:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8002212:	4b05      	ldr	r3, [pc, #20]	@ (8002228 <MX_SDMMC1_SD_Init+0x38>)
 8002214:	2200      	movs	r2, #0
 8002216:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8002218:	4b03      	ldr	r3, [pc, #12]	@ (8002228 <MX_SDMMC1_SD_Init+0x38>)
 800221a:	2200      	movs	r2, #0
 800221c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800221e:	bf00      	nop
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	20000608 	.word	0x20000608
 800222c:	40012c00 	.word	0x40012c00

08002230 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b08a      	sub	sp, #40	@ 0x28
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002238:	f107 0314 	add.w	r3, r7, #20
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	605a      	str	r2, [r3, #4]
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	60da      	str	r2, [r3, #12]
 8002246:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDMMC1)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a25      	ldr	r2, [pc, #148]	@ (80022e4 <HAL_SD_MspInit+0xb4>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d144      	bne.n	80022dc <HAL_SD_MspInit+0xac>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002252:	4b25      	ldr	r3, [pc, #148]	@ (80022e8 <HAL_SD_MspInit+0xb8>)
 8002254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002256:	4a24      	ldr	r2, [pc, #144]	@ (80022e8 <HAL_SD_MspInit+0xb8>)
 8002258:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800225c:	6453      	str	r3, [r2, #68]	@ 0x44
 800225e:	4b22      	ldr	r3, [pc, #136]	@ (80022e8 <HAL_SD_MspInit+0xb8>)
 8002260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002262:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002266:	613b      	str	r3, [r7, #16]
 8002268:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800226a:	4b1f      	ldr	r3, [pc, #124]	@ (80022e8 <HAL_SD_MspInit+0xb8>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226e:	4a1e      	ldr	r2, [pc, #120]	@ (80022e8 <HAL_SD_MspInit+0xb8>)
 8002270:	f043 0304 	orr.w	r3, r3, #4
 8002274:	6313      	str	r3, [r2, #48]	@ 0x30
 8002276:	4b1c      	ldr	r3, [pc, #112]	@ (80022e8 <HAL_SD_MspInit+0xb8>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227a:	f003 0304 	and.w	r3, r3, #4
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002282:	4b19      	ldr	r3, [pc, #100]	@ (80022e8 <HAL_SD_MspInit+0xb8>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002286:	4a18      	ldr	r2, [pc, #96]	@ (80022e8 <HAL_SD_MspInit+0xb8>)
 8002288:	f043 0308 	orr.w	r3, r3, #8
 800228c:	6313      	str	r3, [r2, #48]	@ 0x30
 800228e:	4b16      	ldr	r3, [pc, #88]	@ (80022e8 <HAL_SD_MspInit+0xb8>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002292:	f003 0308 	and.w	r3, r3, #8
 8002296:	60bb      	str	r3, [r7, #8]
 8002298:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 800229a:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800229e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a0:	2302      	movs	r3, #2
 80022a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a8:	2303      	movs	r3, #3
 80022aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80022ac:	230c      	movs	r3, #12
 80022ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022b0:	f107 0314 	add.w	r3, r7, #20
 80022b4:	4619      	mov	r1, r3
 80022b6:	480d      	ldr	r0, [pc, #52]	@ (80022ec <HAL_SD_MspInit+0xbc>)
 80022b8:	f003 fc04 	bl	8005ac4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 80022bc:	2304      	movs	r3, #4
 80022be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c0:	2302      	movs	r3, #2
 80022c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c8:	2303      	movs	r3, #3
 80022ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80022cc:	230c      	movs	r3, #12
 80022ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 80022d0:	f107 0314 	add.w	r3, r7, #20
 80022d4:	4619      	mov	r1, r3
 80022d6:	4806      	ldr	r0, [pc, #24]	@ (80022f0 <HAL_SD_MspInit+0xc0>)
 80022d8:	f003 fbf4 	bl	8005ac4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 80022dc:	bf00      	nop
 80022de:	3728      	adds	r7, #40	@ 0x28
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	40012c00 	.word	0x40012c00
 80022e8:	40023800 	.word	0x40023800
 80022ec:	40020800 	.word	0x40020800
 80022f0:	40020c00 	.word	0x40020c00

080022f4 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80022f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002368 <MX_SPI2_Init+0x74>)
 80022fa:	4a1c      	ldr	r2, [pc, #112]	@ (800236c <MX_SPI2_Init+0x78>)
 80022fc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80022fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002368 <MX_SPI2_Init+0x74>)
 8002300:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002304:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002306:	4b18      	ldr	r3, [pc, #96]	@ (8002368 <MX_SPI2_Init+0x74>)
 8002308:	2200      	movs	r2, #0
 800230a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 800230c:	4b16      	ldr	r3, [pc, #88]	@ (8002368 <MX_SPI2_Init+0x74>)
 800230e:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8002312:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002314:	4b14      	ldr	r3, [pc, #80]	@ (8002368 <MX_SPI2_Init+0x74>)
 8002316:	2200      	movs	r2, #0
 8002318:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800231a:	4b13      	ldr	r3, [pc, #76]	@ (8002368 <MX_SPI2_Init+0x74>)
 800231c:	2200      	movs	r2, #0
 800231e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002320:	4b11      	ldr	r3, [pc, #68]	@ (8002368 <MX_SPI2_Init+0x74>)
 8002322:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002326:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002328:	4b0f      	ldr	r3, [pc, #60]	@ (8002368 <MX_SPI2_Init+0x74>)
 800232a:	2200      	movs	r2, #0
 800232c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800232e:	4b0e      	ldr	r3, [pc, #56]	@ (8002368 <MX_SPI2_Init+0x74>)
 8002330:	2200      	movs	r2, #0
 8002332:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002334:	4b0c      	ldr	r3, [pc, #48]	@ (8002368 <MX_SPI2_Init+0x74>)
 8002336:	2200      	movs	r2, #0
 8002338:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800233a:	4b0b      	ldr	r3, [pc, #44]	@ (8002368 <MX_SPI2_Init+0x74>)
 800233c:	2200      	movs	r2, #0
 800233e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002340:	4b09      	ldr	r3, [pc, #36]	@ (8002368 <MX_SPI2_Init+0x74>)
 8002342:	2207      	movs	r2, #7
 8002344:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002346:	4b08      	ldr	r3, [pc, #32]	@ (8002368 <MX_SPI2_Init+0x74>)
 8002348:	2200      	movs	r2, #0
 800234a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800234c:	4b06      	ldr	r3, [pc, #24]	@ (8002368 <MX_SPI2_Init+0x74>)
 800234e:	2208      	movs	r2, #8
 8002350:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002352:	4805      	ldr	r0, [pc, #20]	@ (8002368 <MX_SPI2_Init+0x74>)
 8002354:	f007 fc57 	bl	8009c06 <HAL_SPI_Init>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800235e:	f7ff fe6f 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002362:	bf00      	nop
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	2000068c 	.word	0x2000068c
 800236c:	40003800 	.word	0x40003800

08002370 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b08a      	sub	sp, #40	@ 0x28
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002378:	f107 0314 	add.w	r3, r7, #20
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	605a      	str	r2, [r3, #4]
 8002382:	609a      	str	r2, [r3, #8]
 8002384:	60da      	str	r2, [r3, #12]
 8002386:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a25      	ldr	r2, [pc, #148]	@ (8002424 <HAL_SPI_MspInit+0xb4>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d144      	bne.n	800241c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002392:	4b25      	ldr	r3, [pc, #148]	@ (8002428 <HAL_SPI_MspInit+0xb8>)
 8002394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002396:	4a24      	ldr	r2, [pc, #144]	@ (8002428 <HAL_SPI_MspInit+0xb8>)
 8002398:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800239c:	6413      	str	r3, [r2, #64]	@ 0x40
 800239e:	4b22      	ldr	r3, [pc, #136]	@ (8002428 <HAL_SPI_MspInit+0xb8>)
 80023a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023a6:	613b      	str	r3, [r7, #16]
 80023a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80023aa:	4b1f      	ldr	r3, [pc, #124]	@ (8002428 <HAL_SPI_MspInit+0xb8>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ae:	4a1e      	ldr	r2, [pc, #120]	@ (8002428 <HAL_SPI_MspInit+0xb8>)
 80023b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023b6:	4b1c      	ldr	r3, [pc, #112]	@ (8002428 <HAL_SPI_MspInit+0xb8>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c2:	4b19      	ldr	r3, [pc, #100]	@ (8002428 <HAL_SPI_MspInit+0xb8>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c6:	4a18      	ldr	r2, [pc, #96]	@ (8002428 <HAL_SPI_MspInit+0xb8>)
 80023c8:	f043 0302 	orr.w	r3, r3, #2
 80023cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ce:	4b16      	ldr	r3, [pc, #88]	@ (8002428 <HAL_SPI_MspInit+0xb8>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	60bb      	str	r3, [r7, #8]
 80023d8:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 80023da:	2303      	movs	r3, #3
 80023dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023de:	2302      	movs	r3, #2
 80023e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e2:	2300      	movs	r3, #0
 80023e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023e6:	2303      	movs	r3, #3
 80023e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80023ea:	2305      	movs	r3, #5
 80023ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80023ee:	f107 0314 	add.w	r3, r7, #20
 80023f2:	4619      	mov	r1, r3
 80023f4:	480d      	ldr	r0, [pc, #52]	@ (800242c <HAL_SPI_MspInit+0xbc>)
 80023f6:	f003 fb65 	bl	8005ac4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 80023fa:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80023fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002400:	2302      	movs	r3, #2
 8002402:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002404:	2300      	movs	r3, #0
 8002406:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002408:	2300      	movs	r3, #0
 800240a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800240c:	2305      	movs	r3, #5
 800240e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002410:	f107 0314 	add.w	r3, r7, #20
 8002414:	4619      	mov	r1, r3
 8002416:	4806      	ldr	r0, [pc, #24]	@ (8002430 <HAL_SPI_MspInit+0xc0>)
 8002418:	f003 fb54 	bl	8005ac4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800241c:	bf00      	nop
 800241e:	3728      	adds	r7, #40	@ 0x28
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	40003800 	.word	0x40003800
 8002428:	40023800 	.word	0x40023800
 800242c:	40022000 	.word	0x40022000
 8002430:	40020400 	.word	0x40020400

08002434 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b08c      	sub	sp, #48	@ 0x30
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a51      	ldr	r2, [pc, #324]	@ (8002584 <I2Cx_MspInit+0x150>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d14d      	bne.n	80024e0 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002444:	4b50      	ldr	r3, [pc, #320]	@ (8002588 <I2Cx_MspInit+0x154>)
 8002446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002448:	4a4f      	ldr	r2, [pc, #316]	@ (8002588 <I2Cx_MspInit+0x154>)
 800244a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800244e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002450:	4b4d      	ldr	r3, [pc, #308]	@ (8002588 <I2Cx_MspInit+0x154>)
 8002452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002454:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002458:	61bb      	str	r3, [r7, #24]
 800245a:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 800245c:	2380      	movs	r3, #128	@ 0x80
 800245e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002460:	2312      	movs	r3, #18
 8002462:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8002464:	2300      	movs	r3, #0
 8002466:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002468:	2302      	movs	r3, #2
 800246a:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 800246c:	2304      	movs	r3, #4
 800246e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002470:	f107 031c 	add.w	r3, r7, #28
 8002474:	4619      	mov	r1, r3
 8002476:	4845      	ldr	r0, [pc, #276]	@ (800258c <I2Cx_MspInit+0x158>)
 8002478:	f003 fb24 	bl	8005ac4 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 800247c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002480:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002482:	f107 031c 	add.w	r3, r7, #28
 8002486:	4619      	mov	r1, r3
 8002488:	4840      	ldr	r0, [pc, #256]	@ (800258c <I2Cx_MspInit+0x158>)
 800248a:	f003 fb1b 	bl	8005ac4 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 800248e:	4b3e      	ldr	r3, [pc, #248]	@ (8002588 <I2Cx_MspInit+0x154>)
 8002490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002492:	4a3d      	ldr	r2, [pc, #244]	@ (8002588 <I2Cx_MspInit+0x154>)
 8002494:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002498:	6413      	str	r3, [r2, #64]	@ 0x40
 800249a:	4b3b      	ldr	r3, [pc, #236]	@ (8002588 <I2Cx_MspInit+0x154>)
 800249c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80024a2:	617b      	str	r3, [r7, #20]
 80024a4:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80024a6:	4b38      	ldr	r3, [pc, #224]	@ (8002588 <I2Cx_MspInit+0x154>)
 80024a8:	6a1b      	ldr	r3, [r3, #32]
 80024aa:	4a37      	ldr	r2, [pc, #220]	@ (8002588 <I2Cx_MspInit+0x154>)
 80024ac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80024b0:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80024b2:	4b35      	ldr	r3, [pc, #212]	@ (8002588 <I2Cx_MspInit+0x154>)
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	4a34      	ldr	r2, [pc, #208]	@ (8002588 <I2Cx_MspInit+0x154>)
 80024b8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80024bc:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80024be:	2200      	movs	r2, #0
 80024c0:	210f      	movs	r1, #15
 80024c2:	2048      	movs	r0, #72	@ 0x48
 80024c4:	f002 fb6e 	bl	8004ba4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80024c8:	2048      	movs	r0, #72	@ 0x48
 80024ca:	f002 fb87 	bl	8004bdc <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80024ce:	2200      	movs	r2, #0
 80024d0:	210f      	movs	r1, #15
 80024d2:	2049      	movs	r0, #73	@ 0x49
 80024d4:	f002 fb66 	bl	8004ba4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 80024d8:	2049      	movs	r0, #73	@ 0x49
 80024da:	f002 fb7f 	bl	8004bdc <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80024de:	e04d      	b.n	800257c <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80024e0:	4b29      	ldr	r3, [pc, #164]	@ (8002588 <I2Cx_MspInit+0x154>)
 80024e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e4:	4a28      	ldr	r2, [pc, #160]	@ (8002588 <I2Cx_MspInit+0x154>)
 80024e6:	f043 0302 	orr.w	r3, r3, #2
 80024ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80024ec:	4b26      	ldr	r3, [pc, #152]	@ (8002588 <I2Cx_MspInit+0x154>)
 80024ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f0:	f003 0302 	and.w	r3, r3, #2
 80024f4:	613b      	str	r3, [r7, #16]
 80024f6:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 80024f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80024fc:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80024fe:	2312      	movs	r3, #18
 8002500:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8002502:	2300      	movs	r3, #0
 8002504:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002506:	2302      	movs	r3, #2
 8002508:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 800250a:	2304      	movs	r3, #4
 800250c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800250e:	f107 031c 	add.w	r3, r7, #28
 8002512:	4619      	mov	r1, r3
 8002514:	481e      	ldr	r0, [pc, #120]	@ (8002590 <I2Cx_MspInit+0x15c>)
 8002516:	f003 fad5 	bl	8005ac4 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 800251a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800251e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002520:	f107 031c 	add.w	r3, r7, #28
 8002524:	4619      	mov	r1, r3
 8002526:	481a      	ldr	r0, [pc, #104]	@ (8002590 <I2Cx_MspInit+0x15c>)
 8002528:	f003 facc 	bl	8005ac4 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 800252c:	4b16      	ldr	r3, [pc, #88]	@ (8002588 <I2Cx_MspInit+0x154>)
 800252e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002530:	4a15      	ldr	r2, [pc, #84]	@ (8002588 <I2Cx_MspInit+0x154>)
 8002532:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002536:	6413      	str	r3, [r2, #64]	@ 0x40
 8002538:	4b13      	ldr	r3, [pc, #76]	@ (8002588 <I2Cx_MspInit+0x154>)
 800253a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002540:	60fb      	str	r3, [r7, #12]
 8002542:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8002544:	4b10      	ldr	r3, [pc, #64]	@ (8002588 <I2Cx_MspInit+0x154>)
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	4a0f      	ldr	r2, [pc, #60]	@ (8002588 <I2Cx_MspInit+0x154>)
 800254a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800254e:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8002550:	4b0d      	ldr	r3, [pc, #52]	@ (8002588 <I2Cx_MspInit+0x154>)
 8002552:	6a1b      	ldr	r3, [r3, #32]
 8002554:	4a0c      	ldr	r2, [pc, #48]	@ (8002588 <I2Cx_MspInit+0x154>)
 8002556:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800255a:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 800255c:	2200      	movs	r2, #0
 800255e:	210f      	movs	r1, #15
 8002560:	201f      	movs	r0, #31
 8002562:	f002 fb1f 	bl	8004ba4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8002566:	201f      	movs	r0, #31
 8002568:	f002 fb38 	bl	8004bdc <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 800256c:	2200      	movs	r2, #0
 800256e:	210f      	movs	r1, #15
 8002570:	2020      	movs	r0, #32
 8002572:	f002 fb17 	bl	8004ba4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8002576:	2020      	movs	r0, #32
 8002578:	f002 fb30 	bl	8004bdc <HAL_NVIC_EnableIRQ>
}
 800257c:	bf00      	nop
 800257e:	3730      	adds	r7, #48	@ 0x30
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	200006f0 	.word	0x200006f0
 8002588:	40023800 	.word	0x40023800
 800258c:	40021c00 	.word	0x40021c00
 8002590:	40020400 	.word	0x40020400

08002594 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f004 f869 	bl	8006674 <HAL_I2C_GetState>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d125      	bne.n	80025f4 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a14      	ldr	r2, [pc, #80]	@ (80025fc <I2Cx_Init+0x68>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d103      	bne.n	80025b8 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a13      	ldr	r2, [pc, #76]	@ (8002600 <I2Cx_Init+0x6c>)
 80025b4:	601a      	str	r2, [r3, #0]
 80025b6:	e002      	b.n	80025be <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	4a12      	ldr	r2, [pc, #72]	@ (8002604 <I2Cx_Init+0x70>)
 80025bc:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a11      	ldr	r2, [pc, #68]	@ (8002608 <I2Cx_Init+0x74>)
 80025c2:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2201      	movs	r2, #1
 80025ce:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 80025e8:	6878      	ldr	r0, [r7, #4]
 80025ea:	f7ff ff23 	bl	8002434 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f003 fd52 	bl	8006098 <HAL_I2C_Init>
  }
}
 80025f4:	bf00      	nop
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	200006f0 	.word	0x200006f0
 8002600:	40005c00 	.word	0x40005c00
 8002604:	40005400 	.word	0x40005400
 8002608:	40912732 	.word	0x40912732

0800260c <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b08a      	sub	sp, #40	@ 0x28
 8002610:	af04      	add	r7, sp, #16
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	4608      	mov	r0, r1
 8002616:	4611      	mov	r1, r2
 8002618:	461a      	mov	r2, r3
 800261a:	4603      	mov	r3, r0
 800261c:	72fb      	strb	r3, [r7, #11]
 800261e:	460b      	mov	r3, r1
 8002620:	813b      	strh	r3, [r7, #8]
 8002622:	4613      	mov	r3, r2
 8002624:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002626:	2300      	movs	r3, #0
 8002628:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800262a:	7afb      	ldrb	r3, [r7, #11]
 800262c:	b299      	uxth	r1, r3
 800262e:	88f8      	ldrh	r0, [r7, #6]
 8002630:	893a      	ldrh	r2, [r7, #8]
 8002632:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002636:	9302      	str	r3, [sp, #8]
 8002638:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800263a:	9301      	str	r3, [sp, #4]
 800263c:	6a3b      	ldr	r3, [r7, #32]
 800263e:	9300      	str	r3, [sp, #0]
 8002640:	4603      	mov	r3, r0
 8002642:	68f8      	ldr	r0, [r7, #12]
 8002644:	f003 fefc 	bl	8006440 <HAL_I2C_Mem_Read>
 8002648:	4603      	mov	r3, r0
 800264a:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800264c:	7dfb      	ldrb	r3, [r7, #23]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d004      	beq.n	800265c <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8002652:	7afb      	ldrb	r3, [r7, #11]
 8002654:	4619      	mov	r1, r3
 8002656:	68f8      	ldr	r0, [r7, #12]
 8002658:	f000 f832 	bl	80026c0 <I2Cx_Error>
  }
  return status;    
 800265c:	7dfb      	ldrb	r3, [r7, #23]
}
 800265e:	4618      	mov	r0, r3
 8002660:	3718      	adds	r7, #24
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b08a      	sub	sp, #40	@ 0x28
 800266a:	af04      	add	r7, sp, #16
 800266c:	60f8      	str	r0, [r7, #12]
 800266e:	4608      	mov	r0, r1
 8002670:	4611      	mov	r1, r2
 8002672:	461a      	mov	r2, r3
 8002674:	4603      	mov	r3, r0
 8002676:	72fb      	strb	r3, [r7, #11]
 8002678:	460b      	mov	r3, r1
 800267a:	813b      	strh	r3, [r7, #8]
 800267c:	4613      	mov	r3, r2
 800267e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002680:	2300      	movs	r3, #0
 8002682:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002684:	7afb      	ldrb	r3, [r7, #11]
 8002686:	b299      	uxth	r1, r3
 8002688:	88f8      	ldrh	r0, [r7, #6]
 800268a:	893a      	ldrh	r2, [r7, #8]
 800268c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002690:	9302      	str	r3, [sp, #8]
 8002692:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002694:	9301      	str	r3, [sp, #4]
 8002696:	6a3b      	ldr	r3, [r7, #32]
 8002698:	9300      	str	r3, [sp, #0]
 800269a:	4603      	mov	r3, r0
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	f003 fdbb 	bl	8006218 <HAL_I2C_Mem_Write>
 80026a2:	4603      	mov	r3, r0
 80026a4:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80026a6:	7dfb      	ldrb	r3, [r7, #23]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d004      	beq.n	80026b6 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80026ac:	7afb      	ldrb	r3, [r7, #11]
 80026ae:	4619      	mov	r1, r3
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	f000 f805 	bl	80026c0 <I2Cx_Error>
  }
  return status;
 80026b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3718      	adds	r7, #24
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b082      	sub	sp, #8
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	460b      	mov	r3, r1
 80026ca:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f003 fd73 	bl	80061b8 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f7ff ff5e 	bl	8002594 <I2Cx_Init>
}
 80026d8:	bf00      	nop
 80026da:	3708      	adds	r7, #8
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 80026e4:	4802      	ldr	r0, [pc, #8]	@ (80026f0 <TS_IO_Init+0x10>)
 80026e6:	f7ff ff55 	bl	8002594 <I2Cx_Init>
}
 80026ea:	bf00      	nop
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	200006f0 	.word	0x200006f0

080026f4 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af02      	add	r7, sp, #8
 80026fa:	4603      	mov	r3, r0
 80026fc:	71fb      	strb	r3, [r7, #7]
 80026fe:	460b      	mov	r3, r1
 8002700:	71bb      	strb	r3, [r7, #6]
 8002702:	4613      	mov	r3, r2
 8002704:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002706:	79bb      	ldrb	r3, [r7, #6]
 8002708:	b29a      	uxth	r2, r3
 800270a:	79f9      	ldrb	r1, [r7, #7]
 800270c:	2301      	movs	r3, #1
 800270e:	9301      	str	r3, [sp, #4]
 8002710:	1d7b      	adds	r3, r7, #5
 8002712:	9300      	str	r3, [sp, #0]
 8002714:	2301      	movs	r3, #1
 8002716:	4803      	ldr	r0, [pc, #12]	@ (8002724 <TS_IO_Write+0x30>)
 8002718:	f7ff ffa5 	bl	8002666 <I2Cx_WriteMultiple>
}
 800271c:	bf00      	nop
 800271e:	3708      	adds	r7, #8
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	200006f0 	.word	0x200006f0

08002728 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af02      	add	r7, sp, #8
 800272e:	4603      	mov	r3, r0
 8002730:	460a      	mov	r2, r1
 8002732:	71fb      	strb	r3, [r7, #7]
 8002734:	4613      	mov	r3, r2
 8002736:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002738:	2300      	movs	r3, #0
 800273a:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 800273c:	79bb      	ldrb	r3, [r7, #6]
 800273e:	b29a      	uxth	r2, r3
 8002740:	79f9      	ldrb	r1, [r7, #7]
 8002742:	2301      	movs	r3, #1
 8002744:	9301      	str	r3, [sp, #4]
 8002746:	f107 030f 	add.w	r3, r7, #15
 800274a:	9300      	str	r3, [sp, #0]
 800274c:	2301      	movs	r3, #1
 800274e:	4804      	ldr	r0, [pc, #16]	@ (8002760 <TS_IO_Read+0x38>)
 8002750:	f7ff ff5c 	bl	800260c <I2Cx_ReadMultiple>

  return read_value;
 8002754:	7bfb      	ldrb	r3, [r7, #15]
}
 8002756:	4618      	mov	r0, r3
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	200006f0 	.word	0x200006f0

08002764 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f001 fea9 	bl	80044c4 <HAL_Delay>
}
 8002772:	bf00      	nop
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
	...

0800277c <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8002780:	4b31      	ldr	r3, [pc, #196]	@ (8002848 <BSP_LCD_Init+0xcc>)
 8002782:	2228      	movs	r2, #40	@ 0x28
 8002784:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8002786:	4b30      	ldr	r3, [pc, #192]	@ (8002848 <BSP_LCD_Init+0xcc>)
 8002788:	2209      	movs	r2, #9
 800278a:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 800278c:	4b2e      	ldr	r3, [pc, #184]	@ (8002848 <BSP_LCD_Init+0xcc>)
 800278e:	2235      	movs	r2, #53	@ 0x35
 8002790:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002792:	4b2d      	ldr	r3, [pc, #180]	@ (8002848 <BSP_LCD_Init+0xcc>)
 8002794:	220b      	movs	r2, #11
 8002796:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002798:	4b2b      	ldr	r3, [pc, #172]	@ (8002848 <BSP_LCD_Init+0xcc>)
 800279a:	f240 121b 	movw	r2, #283	@ 0x11b
 800279e:	629a      	str	r2, [r3, #40]	@ 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 80027a0:	4b29      	ldr	r3, [pc, #164]	@ (8002848 <BSP_LCD_Init+0xcc>)
 80027a2:	f240 2215 	movw	r2, #533	@ 0x215
 80027a6:	625a      	str	r2, [r3, #36]	@ 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 80027a8:	4b27      	ldr	r3, [pc, #156]	@ (8002848 <BSP_LCD_Init+0xcc>)
 80027aa:	f240 121d 	movw	r2, #285	@ 0x11d
 80027ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 80027b0:	4b25      	ldr	r3, [pc, #148]	@ (8002848 <BSP_LCD_Init+0xcc>)
 80027b2:	f240 2235 	movw	r2, #565	@ 0x235
 80027b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 80027b8:	2100      	movs	r1, #0
 80027ba:	4823      	ldr	r0, [pc, #140]	@ (8002848 <BSP_LCD_Init+0xcc>)
 80027bc:	f000 fbd4 	bl	8002f68 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 80027c0:	4b21      	ldr	r3, [pc, #132]	@ (8002848 <BSP_LCD_Init+0xcc>)
 80027c2:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80027c6:	661a      	str	r2, [r3, #96]	@ 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 80027c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002848 <BSP_LCD_Init+0xcc>)
 80027ca:	f44f 7288 	mov.w	r2, #272	@ 0x110
 80027ce:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 80027d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002848 <BSP_LCD_Init+0xcc>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 80027d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002848 <BSP_LCD_Init+0xcc>)
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 80027e0:	4b19      	ldr	r3, [pc, #100]	@ (8002848 <BSP_LCD_Init+0xcc>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80027e8:	4b17      	ldr	r3, [pc, #92]	@ (8002848 <BSP_LCD_Init+0xcc>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 80027ee:	4b16      	ldr	r3, [pc, #88]	@ (8002848 <BSP_LCD_Init+0xcc>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 80027f4:	4b14      	ldr	r3, [pc, #80]	@ (8002848 <BSP_LCD_Init+0xcc>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80027fa:	4b13      	ldr	r3, [pc, #76]	@ (8002848 <BSP_LCD_Init+0xcc>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8002800:	4b11      	ldr	r3, [pc, #68]	@ (8002848 <BSP_LCD_Init+0xcc>)
 8002802:	4a12      	ldr	r2, [pc, #72]	@ (800284c <BSP_LCD_Init+0xd0>)
 8002804:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8002806:	4810      	ldr	r0, [pc, #64]	@ (8002848 <BSP_LCD_Init+0xcc>)
 8002808:	f004 fc44 	bl	8007094 <HAL_LTDC_GetState>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d103      	bne.n	800281a <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8002812:	2100      	movs	r1, #0
 8002814:	480c      	ldr	r0, [pc, #48]	@ (8002848 <BSP_LCD_Init+0xcc>)
 8002816:	f000 facd 	bl	8002db4 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 800281a:	480b      	ldr	r0, [pc, #44]	@ (8002848 <BSP_LCD_Init+0xcc>)
 800281c:	f004 fa6a 	bl	8006cf4 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8002820:	2201      	movs	r2, #1
 8002822:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002826:	480a      	ldr	r0, [pc, #40]	@ (8002850 <BSP_LCD_Init+0xd4>)
 8002828:	f003 fc1c 	bl	8006064 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 800282c:	2201      	movs	r2, #1
 800282e:	2108      	movs	r1, #8
 8002830:	4808      	ldr	r0, [pc, #32]	@ (8002854 <BSP_LCD_Init+0xd8>)
 8002832:	f003 fc17 	bl	8006064 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8002836:	f000 fcb7 	bl	80031a8 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800283a:	4807      	ldr	r0, [pc, #28]	@ (8002858 <BSP_LCD_Init+0xdc>)
 800283c:	f000 f8d8 	bl	80029f0 <BSP_LCD_SetFont>
  
  return LCD_OK;
 8002840:	2300      	movs	r3, #0
}
 8002842:	4618      	mov	r0, r3
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	20000744 	.word	0x20000744
 800284c:	40016800 	.word	0x40016800
 8002850:	40022000 	.word	0x40022000
 8002854:	40022800 	.word	0x40022800
 8002858:	20000028 	.word	0x20000028

0800285c <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8002860:	4b06      	ldr	r3, [pc, #24]	@ (800287c <BSP_LCD_GetXSize+0x20>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a06      	ldr	r2, [pc, #24]	@ (8002880 <BSP_LCD_GetXSize+0x24>)
 8002866:	2134      	movs	r1, #52	@ 0x34
 8002868:	fb01 f303 	mul.w	r3, r1, r3
 800286c:	4413      	add	r3, r2
 800286e:	3360      	adds	r3, #96	@ 0x60
 8002870:	681b      	ldr	r3, [r3, #0]
}
 8002872:	4618      	mov	r0, r3
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr
 800287c:	2000082c 	.word	0x2000082c
 8002880:	20000744 	.word	0x20000744

08002884 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8002888:	4b06      	ldr	r3, [pc, #24]	@ (80028a4 <BSP_LCD_GetYSize+0x20>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a06      	ldr	r2, [pc, #24]	@ (80028a8 <BSP_LCD_GetYSize+0x24>)
 800288e:	2134      	movs	r1, #52	@ 0x34
 8002890:	fb01 f303 	mul.w	r3, r1, r3
 8002894:	4413      	add	r3, r2
 8002896:	3364      	adds	r3, #100	@ 0x64
 8002898:	681b      	ldr	r3, [r3, #0]
}
 800289a:	4618      	mov	r0, r3
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	2000082c 	.word	0x2000082c
 80028a8:	20000744 	.word	0x20000744

080028ac <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b090      	sub	sp, #64	@ 0x40
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	4603      	mov	r3, r0
 80028b4:	6039      	str	r1, [r7, #0]
 80028b6:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 80028b8:	2300      	movs	r3, #0
 80028ba:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 80028bc:	f7ff ffce 	bl	800285c <BSP_LCD_GetXSize>
 80028c0:	4603      	mov	r3, r0
 80028c2:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 80028c4:	2300      	movs	r3, #0
 80028c6:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 80028c8:	f7ff ffdc 	bl	8002884 <BSP_LCD_GetYSize>
 80028cc:	4603      	mov	r3, r0
 80028ce:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80028d0:	2300      	movs	r3, #0
 80028d2:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	633b      	str	r3, [r7, #48]	@ 0x30
  layer_cfg.Alpha = 255;
 80028d8:	23ff      	movs	r3, #255	@ 0xff
 80028da:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 80028dc:	2300      	movs	r3, #0
 80028de:	627b      	str	r3, [r7, #36]	@ 0x24
  layer_cfg.Backcolor.Blue = 0;
 80028e0:	2300      	movs	r3, #0
 80028e2:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  layer_cfg.Backcolor.Green = 0;
 80028e6:	2300      	movs	r3, #0
 80028e8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  layer_cfg.Backcolor.Red = 0;
 80028ec:	2300      	movs	r3, #0
 80028ee:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80028f2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80028f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80028f8:	2307      	movs	r3, #7
 80028fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 80028fc:	f7ff ffae 	bl	800285c <BSP_LCD_GetXSize>
 8002900:	4603      	mov	r3, r0
 8002902:	637b      	str	r3, [r7, #52]	@ 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8002904:	f7ff ffbe 	bl	8002884 <BSP_LCD_GetYSize>
 8002908:	4603      	mov	r3, r0
 800290a:	63bb      	str	r3, [r7, #56]	@ 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 800290c:	88fa      	ldrh	r2, [r7, #6]
 800290e:	f107 030c 	add.w	r3, r7, #12
 8002912:	4619      	mov	r1, r3
 8002914:	4812      	ldr	r0, [pc, #72]	@ (8002960 <BSP_LCD_LayerDefaultInit+0xb4>)
 8002916:	f004 fb7f 	bl	8007018 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800291a:	88fa      	ldrh	r2, [r7, #6]
 800291c:	4911      	ldr	r1, [pc, #68]	@ (8002964 <BSP_LCD_LayerDefaultInit+0xb8>)
 800291e:	4613      	mov	r3, r2
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	4413      	add	r3, r2
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	440b      	add	r3, r1
 8002928:	3304      	adds	r3, #4
 800292a:	f04f 32ff 	mov.w	r2, #4294967295
 800292e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002930:	88fa      	ldrh	r2, [r7, #6]
 8002932:	490c      	ldr	r1, [pc, #48]	@ (8002964 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002934:	4613      	mov	r3, r2
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	4413      	add	r3, r2
 800293a:	009b      	lsls	r3, r3, #2
 800293c:	440b      	add	r3, r1
 800293e:	3308      	adds	r3, #8
 8002940:	4a09      	ldr	r2, [pc, #36]	@ (8002968 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002942:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002944:	88fa      	ldrh	r2, [r7, #6]
 8002946:	4907      	ldr	r1, [pc, #28]	@ (8002964 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002948:	4613      	mov	r3, r2
 800294a:	005b      	lsls	r3, r3, #1
 800294c:	4413      	add	r3, r2
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	440b      	add	r3, r1
 8002952:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8002956:	601a      	str	r2, [r3, #0]
}
 8002958:	bf00      	nop
 800295a:	3740      	adds	r7, #64	@ 0x40
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	20000744 	.word	0x20000744
 8002964:	20000830 	.word	0x20000830
 8002968:	20000028 	.word	0x20000028

0800296c <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002974:	4a04      	ldr	r2, [pc, #16]	@ (8002988 <BSP_LCD_SelectLayer+0x1c>)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6013      	str	r3, [r2, #0]
} 
 800297a:	bf00      	nop
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	2000082c 	.word	0x2000082c

0800298c <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002994:	4b07      	ldr	r3, [pc, #28]	@ (80029b4 <BSP_LCD_SetTextColor+0x28>)
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	4907      	ldr	r1, [pc, #28]	@ (80029b8 <BSP_LCD_SetTextColor+0x2c>)
 800299a:	4613      	mov	r3, r2
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	4413      	add	r3, r2
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	440b      	add	r3, r1
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	601a      	str	r2, [r3, #0]
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr
 80029b4:	2000082c 	.word	0x2000082c
 80029b8:	20000830 	.word	0x20000830

080029bc <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80029c4:	4b08      	ldr	r3, [pc, #32]	@ (80029e8 <BSP_LCD_SetBackColor+0x2c>)
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	4908      	ldr	r1, [pc, #32]	@ (80029ec <BSP_LCD_SetBackColor+0x30>)
 80029ca:	4613      	mov	r3, r2
 80029cc:	005b      	lsls	r3, r3, #1
 80029ce:	4413      	add	r3, r2
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	440b      	add	r3, r1
 80029d4:	3304      	adds	r3, #4
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	601a      	str	r2, [r3, #0]
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	2000082c 	.word	0x2000082c
 80029ec:	20000830 	.word	0x20000830

080029f0 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 80029f8:	4b08      	ldr	r3, [pc, #32]	@ (8002a1c <BSP_LCD_SetFont+0x2c>)
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	4908      	ldr	r1, [pc, #32]	@ (8002a20 <BSP_LCD_SetFont+0x30>)
 80029fe:	4613      	mov	r3, r2
 8002a00:	005b      	lsls	r3, r3, #1
 8002a02:	4413      	add	r3, r2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	440b      	add	r3, r1
 8002a08:	3308      	adds	r3, #8
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	601a      	str	r2, [r3, #0]
}
 8002a0e:	bf00      	nop
 8002a10:	370c      	adds	r7, #12
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	2000082c 	.word	0x2000082c
 8002a20:	20000830 	.word	0x20000830

08002a24 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8002a28:	4b07      	ldr	r3, [pc, #28]	@ (8002a48 <BSP_LCD_GetFont+0x24>)
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	4907      	ldr	r1, [pc, #28]	@ (8002a4c <BSP_LCD_GetFont+0x28>)
 8002a2e:	4613      	mov	r3, r2
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	4413      	add	r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	440b      	add	r3, r1
 8002a38:	3308      	adds	r3, #8
 8002a3a:	681b      	ldr	r3, [r3, #0]
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	2000082c 	.word	0x2000082c
 8002a4c:	20000830 	.word	0x20000830

08002a50 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af02      	add	r7, sp, #8
 8002a56:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002a58:	4b0f      	ldr	r3, [pc, #60]	@ (8002a98 <BSP_LCD_Clear+0x48>)
 8002a5a:	681c      	ldr	r4, [r3, #0]
 8002a5c:	4b0e      	ldr	r3, [pc, #56]	@ (8002a98 <BSP_LCD_Clear+0x48>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a0e      	ldr	r2, [pc, #56]	@ (8002a9c <BSP_LCD_Clear+0x4c>)
 8002a62:	2134      	movs	r1, #52	@ 0x34
 8002a64:	fb01 f303 	mul.w	r3, r1, r3
 8002a68:	4413      	add	r3, r2
 8002a6a:	335c      	adds	r3, #92	@ 0x5c
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	461e      	mov	r6, r3
 8002a70:	f7ff fef4 	bl	800285c <BSP_LCD_GetXSize>
 8002a74:	4605      	mov	r5, r0
 8002a76:	f7ff ff05 	bl	8002884 <BSP_LCD_GetYSize>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	9301      	str	r3, [sp, #4]
 8002a80:	2300      	movs	r3, #0
 8002a82:	9300      	str	r3, [sp, #0]
 8002a84:	4613      	mov	r3, r2
 8002a86:	462a      	mov	r2, r5
 8002a88:	4631      	mov	r1, r6
 8002a8a:	4620      	mov	r0, r4
 8002a8c:	f000 fb40 	bl	8003110 <LL_FillBuffer>
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a98:	2000082c 	.word	0x2000082c
 8002a9c:	20000744 	.word	0x20000744

08002aa0 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002aa0:	b590      	push	{r4, r7, lr}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	80fb      	strh	r3, [r7, #6]
 8002aaa:	460b      	mov	r3, r1
 8002aac:	80bb      	strh	r3, [r7, #4]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002ab2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b20 <BSP_LCD_DisplayChar+0x80>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	491b      	ldr	r1, [pc, #108]	@ (8002b24 <BSP_LCD_DisplayChar+0x84>)
 8002ab8:	4613      	mov	r3, r2
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	4413      	add	r3, r2
 8002abe:	009b      	lsls	r3, r3, #2
 8002ac0:	440b      	add	r3, r1
 8002ac2:	3308      	adds	r3, #8
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	6819      	ldr	r1, [r3, #0]
 8002ac8:	78fb      	ldrb	r3, [r7, #3]
 8002aca:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002ace:	4b14      	ldr	r3, [pc, #80]	@ (8002b20 <BSP_LCD_DisplayChar+0x80>)
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	4c14      	ldr	r4, [pc, #80]	@ (8002b24 <BSP_LCD_DisplayChar+0x84>)
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	005b      	lsls	r3, r3, #1
 8002ad8:	4413      	add	r3, r2
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	4423      	add	r3, r4
 8002ade:	3308      	adds	r3, #8
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002ae4:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002ae8:	4b0d      	ldr	r3, [pc, #52]	@ (8002b20 <BSP_LCD_DisplayChar+0x80>)
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	4c0d      	ldr	r4, [pc, #52]	@ (8002b24 <BSP_LCD_DisplayChar+0x84>)
 8002aee:	4613      	mov	r3, r2
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	4413      	add	r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	4423      	add	r3, r4
 8002af8:	3308      	adds	r3, #8
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	889b      	ldrh	r3, [r3, #4]
 8002afe:	3307      	adds	r3, #7
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	da00      	bge.n	8002b06 <BSP_LCD_DisplayChar+0x66>
 8002b04:	3307      	adds	r3, #7
 8002b06:	10db      	asrs	r3, r3, #3
 8002b08:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002b0c:	18ca      	adds	r2, r1, r3
 8002b0e:	88b9      	ldrh	r1, [r7, #4]
 8002b10:	88fb      	ldrh	r3, [r7, #6]
 8002b12:	4618      	mov	r0, r3
 8002b14:	f000 fa44 	bl	8002fa0 <DrawChar>
}
 8002b18:	bf00      	nop
 8002b1a:	370c      	adds	r7, #12
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd90      	pop	{r4, r7, pc}
 8002b20:	2000082c 	.word	0x2000082c
 8002b24:	20000830 	.word	0x20000830

08002b28 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8002b28:	b5b0      	push	{r4, r5, r7, lr}
 8002b2a:	b088      	sub	sp, #32
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60ba      	str	r2, [r7, #8]
 8002b30:	461a      	mov	r2, r3
 8002b32:	4603      	mov	r3, r0
 8002b34:	81fb      	strh	r3, [r7, #14]
 8002b36:	460b      	mov	r3, r1
 8002b38:	81bb      	strh	r3, [r7, #12]
 8002b3a:	4613      	mov	r3, r2
 8002b3c:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	83fb      	strh	r3, [r7, #30]
 8002b42:	2300      	movs	r3, #0
 8002b44:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8002b46:	2300      	movs	r3, #0
 8002b48:	61bb      	str	r3, [r7, #24]
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8002b52:	e002      	b.n	8002b5a <BSP_LCD_DisplayStringAt+0x32>
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	3301      	adds	r3, #1
 8002b58:	61bb      	str	r3, [r7, #24]
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	1c5a      	adds	r2, r3, #1
 8002b5e:	617a      	str	r2, [r7, #20]
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d1f6      	bne.n	8002b54 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8002b66:	f7ff fe79 	bl	800285c <BSP_LCD_GetXSize>
 8002b6a:	4601      	mov	r1, r0
 8002b6c:	4b50      	ldr	r3, [pc, #320]	@ (8002cb0 <BSP_LCD_DisplayStringAt+0x188>)
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	4850      	ldr	r0, [pc, #320]	@ (8002cb4 <BSP_LCD_DisplayStringAt+0x18c>)
 8002b72:	4613      	mov	r3, r2
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	4413      	add	r3, r2
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	4403      	add	r3, r0
 8002b7c:	3308      	adds	r3, #8
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	889b      	ldrh	r3, [r3, #4]
 8002b82:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b86:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8002b88:	79fb      	ldrb	r3, [r7, #7]
 8002b8a:	2b03      	cmp	r3, #3
 8002b8c:	d01c      	beq.n	8002bc8 <BSP_LCD_DisplayStringAt+0xa0>
 8002b8e:	2b03      	cmp	r3, #3
 8002b90:	dc33      	bgt.n	8002bfa <BSP_LCD_DisplayStringAt+0xd2>
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d002      	beq.n	8002b9c <BSP_LCD_DisplayStringAt+0x74>
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d019      	beq.n	8002bce <BSP_LCD_DisplayStringAt+0xa6>
 8002b9a:	e02e      	b.n	8002bfa <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002b9c:	693a      	ldr	r2, [r7, #16]
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	1ad1      	subs	r1, r2, r3
 8002ba2:	4b43      	ldr	r3, [pc, #268]	@ (8002cb0 <BSP_LCD_DisplayStringAt+0x188>)
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	4843      	ldr	r0, [pc, #268]	@ (8002cb4 <BSP_LCD_DisplayStringAt+0x18c>)
 8002ba8:	4613      	mov	r3, r2
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	4413      	add	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4403      	add	r3, r0
 8002bb2:	3308      	adds	r3, #8
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	889b      	ldrh	r3, [r3, #4]
 8002bb8:	fb01 f303 	mul.w	r3, r1, r3
 8002bbc:	085b      	lsrs	r3, r3, #1
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	89fb      	ldrh	r3, [r7, #14]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	83fb      	strh	r3, [r7, #30]
      break;
 8002bc6:	e01b      	b.n	8002c00 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 8002bc8:	89fb      	ldrh	r3, [r7, #14]
 8002bca:	83fb      	strh	r3, [r7, #30]
      break;
 8002bcc:	e018      	b.n	8002c00 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8002bce:	693a      	ldr	r2, [r7, #16]
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	b299      	uxth	r1, r3
 8002bd6:	4b36      	ldr	r3, [pc, #216]	@ (8002cb0 <BSP_LCD_DisplayStringAt+0x188>)
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	4836      	ldr	r0, [pc, #216]	@ (8002cb4 <BSP_LCD_DisplayStringAt+0x18c>)
 8002bdc:	4613      	mov	r3, r2
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	4413      	add	r3, r2
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	4403      	add	r3, r0
 8002be6:	3308      	adds	r3, #8
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	889b      	ldrh	r3, [r3, #4]
 8002bec:	fb11 f303 	smulbb	r3, r1, r3
 8002bf0:	b29a      	uxth	r2, r3
 8002bf2:	89fb      	ldrh	r3, [r7, #14]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	83fb      	strh	r3, [r7, #30]
      break;
 8002bf8:	e002      	b.n	8002c00 <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 8002bfa:	89fb      	ldrh	r3, [r7, #14]
 8002bfc:	83fb      	strh	r3, [r7, #30]
      break;
 8002bfe:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8002c00:	8bfb      	ldrh	r3, [r7, #30]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d003      	beq.n	8002c0e <BSP_LCD_DisplayStringAt+0xe6>
 8002c06:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	da1d      	bge.n	8002c4a <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002c12:	e01a      	b.n	8002c4a <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	781a      	ldrb	r2, [r3, #0]
 8002c18:	89b9      	ldrh	r1, [r7, #12]
 8002c1a:	8bfb      	ldrh	r3, [r7, #30]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7ff ff3f 	bl	8002aa0 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8002c22:	4b23      	ldr	r3, [pc, #140]	@ (8002cb0 <BSP_LCD_DisplayStringAt+0x188>)
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	4923      	ldr	r1, [pc, #140]	@ (8002cb4 <BSP_LCD_DisplayStringAt+0x18c>)
 8002c28:	4613      	mov	r3, r2
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	4413      	add	r3, r2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	440b      	add	r3, r1
 8002c32:	3308      	adds	r3, #8
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	889a      	ldrh	r2, [r3, #4]
 8002c38:	8bfb      	ldrh	r3, [r7, #30]
 8002c3a:	4413      	add	r3, r2
 8002c3c:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	3301      	adds	r3, #1
 8002c42:	60bb      	str	r3, [r7, #8]
    i++;
 8002c44:	8bbb      	ldrh	r3, [r7, #28]
 8002c46:	3301      	adds	r3, #1
 8002c48:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	bf14      	ite	ne
 8002c52:	2301      	movne	r3, #1
 8002c54:	2300      	moveq	r3, #0
 8002c56:	b2dc      	uxtb	r4, r3
 8002c58:	f7ff fe00 	bl	800285c <BSP_LCD_GetXSize>
 8002c5c:	8bb9      	ldrh	r1, [r7, #28]
 8002c5e:	4b14      	ldr	r3, [pc, #80]	@ (8002cb0 <BSP_LCD_DisplayStringAt+0x188>)
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	4d14      	ldr	r5, [pc, #80]	@ (8002cb4 <BSP_LCD_DisplayStringAt+0x18c>)
 8002c64:	4613      	mov	r3, r2
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	4413      	add	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	442b      	add	r3, r5
 8002c6e:	3308      	adds	r3, #8
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	889b      	ldrh	r3, [r3, #4]
 8002c74:	fb01 f303 	mul.w	r3, r1, r3
 8002c78:	1ac3      	subs	r3, r0, r3
 8002c7a:	b299      	uxth	r1, r3
 8002c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb0 <BSP_LCD_DisplayStringAt+0x188>)
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	480c      	ldr	r0, [pc, #48]	@ (8002cb4 <BSP_LCD_DisplayStringAt+0x18c>)
 8002c82:	4613      	mov	r3, r2
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	4413      	add	r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	4403      	add	r3, r0
 8002c8c:	3308      	adds	r3, #8
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	889b      	ldrh	r3, [r3, #4]
 8002c92:	4299      	cmp	r1, r3
 8002c94:	bf2c      	ite	cs
 8002c96:	2301      	movcs	r3, #1
 8002c98:	2300      	movcc	r3, #0
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	4023      	ands	r3, r4
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d1b7      	bne.n	8002c14 <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 8002ca4:	bf00      	nop
 8002ca6:	bf00      	nop
 8002ca8:	3720      	adds	r7, #32
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bdb0      	pop	{r4, r5, r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	2000082c 	.word	0x2000082c
 8002cb4:	20000830 	.word	0x20000830

08002cb8 <BSP_LCD_DisplayStringAtLine>:
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  * @retval None
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{  
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	6039      	str	r1, [r7, #0]
 8002cc2:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8002cc4:	f7ff feae 	bl	8002a24 <BSP_LCD_GetFont>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	88db      	ldrh	r3, [r3, #6]
 8002ccc:	88fa      	ldrh	r2, [r7, #6]
 8002cce:	fb12 f303 	smulbb	r3, r2, r3
 8002cd2:	b299      	uxth	r1, r3
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	683a      	ldr	r2, [r7, #0]
 8002cd8:	2000      	movs	r0, #0
 8002cda:	f7ff ff25 	bl	8002b28 <BSP_LCD_DisplayStringAt>
}
 8002cde:	bf00      	nop
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
	...

08002ce8 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002ce8:	b5b0      	push	{r4, r5, r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	4603      	mov	r3, r0
 8002cf0:	603a      	str	r2, [r7, #0]
 8002cf2:	80fb      	strh	r3, [r7, #6]
 8002cf4:	460b      	mov	r3, r1
 8002cf6:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d70 <BSP_LCD_DrawPixel+0x88>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a1d      	ldr	r2, [pc, #116]	@ (8002d74 <BSP_LCD_DrawPixel+0x8c>)
 8002cfe:	2134      	movs	r1, #52	@ 0x34
 8002d00:	fb01 f303 	mul.w	r3, r1, r3
 8002d04:	4413      	add	r3, r2
 8002d06:	3348      	adds	r3, #72	@ 0x48
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d116      	bne.n	8002d3c <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8002d0e:	4b18      	ldr	r3, [pc, #96]	@ (8002d70 <BSP_LCD_DrawPixel+0x88>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a18      	ldr	r2, [pc, #96]	@ (8002d74 <BSP_LCD_DrawPixel+0x8c>)
 8002d14:	2134      	movs	r1, #52	@ 0x34
 8002d16:	fb01 f303 	mul.w	r3, r1, r3
 8002d1a:	4413      	add	r3, r2
 8002d1c:	335c      	adds	r3, #92	@ 0x5c
 8002d1e:	681c      	ldr	r4, [r3, #0]
 8002d20:	88bd      	ldrh	r5, [r7, #4]
 8002d22:	f7ff fd9b 	bl	800285c <BSP_LCD_GetXSize>
 8002d26:	4603      	mov	r3, r0
 8002d28:	fb03 f205 	mul.w	r2, r3, r5
 8002d2c:	88fb      	ldrh	r3, [r7, #6]
 8002d2e:	4413      	add	r3, r2
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	4423      	add	r3, r4
 8002d34:	683a      	ldr	r2, [r7, #0]
 8002d36:	b292      	uxth	r2, r2
 8002d38:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8002d3a:	e015      	b.n	8002d68 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002d3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d70 <BSP_LCD_DrawPixel+0x88>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a0c      	ldr	r2, [pc, #48]	@ (8002d74 <BSP_LCD_DrawPixel+0x8c>)
 8002d42:	2134      	movs	r1, #52	@ 0x34
 8002d44:	fb01 f303 	mul.w	r3, r1, r3
 8002d48:	4413      	add	r3, r2
 8002d4a:	335c      	adds	r3, #92	@ 0x5c
 8002d4c:	681c      	ldr	r4, [r3, #0]
 8002d4e:	88bd      	ldrh	r5, [r7, #4]
 8002d50:	f7ff fd84 	bl	800285c <BSP_LCD_GetXSize>
 8002d54:	4603      	mov	r3, r0
 8002d56:	fb03 f205 	mul.w	r2, r3, r5
 8002d5a:	88fb      	ldrh	r3, [r7, #6]
 8002d5c:	4413      	add	r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	4423      	add	r3, r4
 8002d62:	461a      	mov	r2, r3
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	6013      	str	r3, [r2, #0]
}
 8002d68:	bf00      	nop
 8002d6a:	3708      	adds	r7, #8
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bdb0      	pop	{r4, r5, r7, pc}
 8002d70:	2000082c 	.word	0x2000082c
 8002d74:	20000744 	.word	0x20000744

08002d78 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8002d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002da8 <BSP_LCD_DisplayOn+0x30>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	699a      	ldr	r2, [r3, #24]
 8002d82:	4b09      	ldr	r3, [pc, #36]	@ (8002da8 <BSP_LCD_DisplayOn+0x30>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 0201 	orr.w	r2, r2, #1
 8002d8a:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002d92:	4806      	ldr	r0, [pc, #24]	@ (8002dac <BSP_LCD_DisplayOn+0x34>)
 8002d94:	f003 f966 	bl	8006064 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 8002d98:	2201      	movs	r2, #1
 8002d9a:	2108      	movs	r1, #8
 8002d9c:	4804      	ldr	r0, [pc, #16]	@ (8002db0 <BSP_LCD_DisplayOn+0x38>)
 8002d9e:	f003 f961 	bl	8006064 <HAL_GPIO_WritePin>
}
 8002da2:	bf00      	nop
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	20000744 	.word	0x20000744
 8002dac:	40022000 	.word	0x40022000
 8002db0:	40022800 	.word	0x40022800

08002db4 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b090      	sub	sp, #64	@ 0x40
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
 8002dbc:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002dbe:	4b64      	ldr	r3, [pc, #400]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc2:	4a63      	ldr	r2, [pc, #396]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002dc4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002dc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dca:	4b61      	ldr	r3, [pc, #388]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dce:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002dd6:	4b5e      	ldr	r3, [pc, #376]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dda:	4a5d      	ldr	r2, [pc, #372]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002ddc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002de0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002de2:	4b5b      	ldr	r3, [pc, #364]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002dea:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002dee:	4b58      	ldr	r3, [pc, #352]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df2:	4a57      	ldr	r2, [pc, #348]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002df4:	f043 0310 	orr.w	r3, r3, #16
 8002df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dfa:	4b55      	ldr	r3, [pc, #340]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dfe:	f003 0310 	and.w	r3, r3, #16
 8002e02:	623b      	str	r3, [r7, #32]
 8002e04:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002e06:	4b52      	ldr	r3, [pc, #328]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0a:	4a51      	ldr	r2, [pc, #324]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e12:	4b4f      	ldr	r3, [pc, #316]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e1a:	61fb      	str	r3, [r7, #28]
 8002e1c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002e1e:	4b4c      	ldr	r3, [pc, #304]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e22:	4a4b      	ldr	r2, [pc, #300]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e2a:	4b49      	ldr	r3, [pc, #292]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e32:	61bb      	str	r3, [r7, #24]
 8002e34:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002e36:	4b46      	ldr	r3, [pc, #280]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e3a:	4a45      	ldr	r2, [pc, #276]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e3c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e40:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e42:	4b43      	ldr	r3, [pc, #268]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e4a:	617b      	str	r3, [r7, #20]
 8002e4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8002e4e:	4b40      	ldr	r3, [pc, #256]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e52:	4a3f      	ldr	r2, [pc, #252]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e54:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e5a:	4b3d      	ldr	r3, [pc, #244]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e62:	613b      	str	r3, [r7, #16]
 8002e64:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 8002e66:	4b3a      	ldr	r3, [pc, #232]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6a:	4a39      	ldr	r2, [pc, #228]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e70:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e72:	4b37      	ldr	r3, [pc, #220]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e7a:	60fb      	str	r3, [r7, #12]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8002e7e:	4b34      	ldr	r3, [pc, #208]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e82:	4a33      	ldr	r2, [pc, #204]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e84:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e88:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e8a:	4b31      	ldr	r3, [pc, #196]	@ (8002f50 <BSP_LCD_MspInit+0x19c>)
 8002e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e92:	60bb      	str	r3, [r7, #8]
 8002e94:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 8002e96:	2310      	movs	r3, #16
 8002e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 8002ea6:	230e      	movs	r3, #14
 8002ea8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8002eaa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002eae:	4619      	mov	r1, r3
 8002eb0:	4828      	ldr	r0, [pc, #160]	@ (8002f54 <BSP_LCD_MspInit+0x1a0>)
 8002eb2:	f002 fe07 	bl	8005ac4 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 8002eb6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 8002ec0:	2309      	movs	r3, #9
 8002ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8002ec4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ec8:	4619      	mov	r1, r3
 8002eca:	4823      	ldr	r0, [pc, #140]	@ (8002f58 <BSP_LCD_MspInit+0x1a4>)
 8002ecc:	f002 fdfa 	bl	8005ac4 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 8002ed0:	f44f 4366 	mov.w	r3, #58880	@ 0xe600
 8002ed4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8002eda:	230e      	movs	r3, #14
 8002edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8002ede:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	481d      	ldr	r0, [pc, #116]	@ (8002f5c <BSP_LCD_MspInit+0x1a8>)
 8002ee6:	f002 fded 	bl	8005ac4 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8002eea:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8002eee:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8002ef4:	230e      	movs	r3, #14
 8002ef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8002ef8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002efc:	4619      	mov	r1, r3
 8002efe:	4818      	ldr	r0, [pc, #96]	@ (8002f60 <BSP_LCD_MspInit+0x1ac>)
 8002f00:	f002 fde0 	bl	8005ac4 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8002f04:	23f7      	movs	r3, #247	@ 0xf7
 8002f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002f08:	2302      	movs	r3, #2
 8002f0a:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8002f0c:	230e      	movs	r3, #14
 8002f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8002f10:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002f14:	4619      	mov	r1, r3
 8002f16:	4813      	ldr	r0, [pc, #76]	@ (8002f64 <BSP_LCD_MspInit+0x1b0>)
 8002f18:	f002 fdd4 	bl	8005ac4 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8002f1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8002f22:	2301      	movs	r3, #1
 8002f24:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8002f26:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	480b      	ldr	r0, [pc, #44]	@ (8002f5c <BSP_LCD_MspInit+0x1a8>)
 8002f2e:	f002 fdc9 	bl	8005ac4 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 8002f32:	2308      	movs	r3, #8
 8002f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8002f36:	2301      	movs	r3, #1
 8002f38:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8002f3a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002f3e:	4619      	mov	r1, r3
 8002f40:	4808      	ldr	r0, [pc, #32]	@ (8002f64 <BSP_LCD_MspInit+0x1b0>)
 8002f42:	f002 fdbf 	bl	8005ac4 <HAL_GPIO_Init>
}
 8002f46:	bf00      	nop
 8002f48:	3740      	adds	r7, #64	@ 0x40
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	40023800 	.word	0x40023800
 8002f54:	40021000 	.word	0x40021000
 8002f58:	40021800 	.word	0x40021800
 8002f5c:	40022000 	.word	0x40022000
 8002f60:	40022400 	.word	0x40022400
 8002f64:	40022800 	.word	0x40022800

08002f68 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002f72:	4b0a      	ldr	r3, [pc, #40]	@ (8002f9c <BSP_LCD_ClockConfig+0x34>)
 8002f74:	2208      	movs	r2, #8
 8002f76:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8002f78:	4b08      	ldr	r3, [pc, #32]	@ (8002f9c <BSP_LCD_ClockConfig+0x34>)
 8002f7a:	22c0      	movs	r2, #192	@ 0xc0
 8002f7c:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8002f7e:	4b07      	ldr	r3, [pc, #28]	@ (8002f9c <BSP_LCD_ClockConfig+0x34>)
 8002f80:	2205      	movs	r2, #5
 8002f82:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8002f84:	4b05      	ldr	r3, [pc, #20]	@ (8002f9c <BSP_LCD_ClockConfig+0x34>)
 8002f86:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002f8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8002f8c:	4803      	ldr	r0, [pc, #12]	@ (8002f9c <BSP_LCD_ClockConfig+0x34>)
 8002f8e:	f004 ff45 	bl	8007e1c <HAL_RCCEx_PeriphCLKConfig>
}
 8002f92:	bf00      	nop
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	20000848 	.word	0x20000848

08002fa0 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b088      	sub	sp, #32
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	603a      	str	r2, [r7, #0]
 8002faa:	80fb      	strh	r3, [r7, #6]
 8002fac:	460b      	mov	r3, r1
 8002fae:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	61fb      	str	r3, [r7, #28]
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 8002fb8:	4b53      	ldr	r3, [pc, #332]	@ (8003108 <DrawChar+0x168>)
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	4953      	ldr	r1, [pc, #332]	@ (800310c <DrawChar+0x16c>)
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	4413      	add	r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	440b      	add	r3, r1
 8002fc8:	3308      	adds	r3, #8
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	88db      	ldrh	r3, [r3, #6]
 8002fce:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002fd0:	4b4d      	ldr	r3, [pc, #308]	@ (8003108 <DrawChar+0x168>)
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	494d      	ldr	r1, [pc, #308]	@ (800310c <DrawChar+0x16c>)
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	4413      	add	r3, r2
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	440b      	add	r3, r1
 8002fe0:	3308      	adds	r3, #8
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	889b      	ldrh	r3, [r3, #4]
 8002fe6:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8002fe8:	8a3b      	ldrh	r3, [r7, #16]
 8002fea:	3307      	adds	r3, #7
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	da00      	bge.n	8002ff2 <DrawChar+0x52>
 8002ff0:	3307      	adds	r3, #7
 8002ff2:	10db      	asrs	r3, r3, #3
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	b2da      	uxtb	r2, r3
 8002ffa:	8a3b      	ldrh	r3, [r7, #16]
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 8003002:	2300      	movs	r3, #0
 8003004:	61fb      	str	r3, [r7, #28]
 8003006:	e076      	b.n	80030f6 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003008:	8a3b      	ldrh	r3, [r7, #16]
 800300a:	3307      	adds	r3, #7
 800300c:	2b00      	cmp	r3, #0
 800300e:	da00      	bge.n	8003012 <DrawChar+0x72>
 8003010:	3307      	adds	r3, #7
 8003012:	10db      	asrs	r3, r3, #3
 8003014:	461a      	mov	r2, r3
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	fb02 f303 	mul.w	r3, r2, r3
 800301c:	683a      	ldr	r2, [r7, #0]
 800301e:	4413      	add	r3, r2
 8003020:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 8003022:	8a3b      	ldrh	r3, [r7, #16]
 8003024:	3307      	adds	r3, #7
 8003026:	2b00      	cmp	r3, #0
 8003028:	da00      	bge.n	800302c <DrawChar+0x8c>
 800302a:	3307      	adds	r3, #7
 800302c:	10db      	asrs	r3, r3, #3
 800302e:	2b01      	cmp	r3, #1
 8003030:	d002      	beq.n	8003038 <DrawChar+0x98>
 8003032:	2b02      	cmp	r3, #2
 8003034:	d004      	beq.n	8003040 <DrawChar+0xa0>
 8003036:	e00c      	b.n	8003052 <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	781b      	ldrb	r3, [r3, #0]
 800303c:	617b      	str	r3, [r7, #20]
      break;
 800303e:	e016      	b.n	800306e <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	781b      	ldrb	r3, [r3, #0]
 8003044:	021b      	lsls	r3, r3, #8
 8003046:	68ba      	ldr	r2, [r7, #8]
 8003048:	3201      	adds	r2, #1
 800304a:	7812      	ldrb	r2, [r2, #0]
 800304c:	4313      	orrs	r3, r2
 800304e:	617b      	str	r3, [r7, #20]
      break;
 8003050:	e00d      	b.n	800306e <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	041a      	lsls	r2, r3, #16
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	3301      	adds	r3, #1
 800305c:	781b      	ldrb	r3, [r3, #0]
 800305e:	021b      	lsls	r3, r3, #8
 8003060:	4313      	orrs	r3, r2
 8003062:	68ba      	ldr	r2, [r7, #8]
 8003064:	3202      	adds	r2, #2
 8003066:	7812      	ldrb	r2, [r2, #0]
 8003068:	4313      	orrs	r3, r2
 800306a:	617b      	str	r3, [r7, #20]
      break;
 800306c:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 800306e:	2300      	movs	r3, #0
 8003070:	61bb      	str	r3, [r7, #24]
 8003072:	e036      	b.n	80030e2 <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8003074:	8a3a      	ldrh	r2, [r7, #16]
 8003076:	69bb      	ldr	r3, [r7, #24]
 8003078:	1ad2      	subs	r2, r2, r3
 800307a:	7bfb      	ldrb	r3, [r7, #15]
 800307c:	4413      	add	r3, r2
 800307e:	3b01      	subs	r3, #1
 8003080:	2201      	movs	r2, #1
 8003082:	fa02 f303 	lsl.w	r3, r2, r3
 8003086:	461a      	mov	r2, r3
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	4013      	ands	r3, r2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d012      	beq.n	80030b6 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	b29a      	uxth	r2, r3
 8003094:	88fb      	ldrh	r3, [r7, #6]
 8003096:	4413      	add	r3, r2
 8003098:	b298      	uxth	r0, r3
 800309a:	4b1b      	ldr	r3, [pc, #108]	@ (8003108 <DrawChar+0x168>)
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	491b      	ldr	r1, [pc, #108]	@ (800310c <DrawChar+0x16c>)
 80030a0:	4613      	mov	r3, r2
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	4413      	add	r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	440b      	add	r3, r1
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	88bb      	ldrh	r3, [r7, #4]
 80030ae:	4619      	mov	r1, r3
 80030b0:	f7ff fe1a 	bl	8002ce8 <BSP_LCD_DrawPixel>
 80030b4:	e012      	b.n	80030dc <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	b29a      	uxth	r2, r3
 80030ba:	88fb      	ldrh	r3, [r7, #6]
 80030bc:	4413      	add	r3, r2
 80030be:	b298      	uxth	r0, r3
 80030c0:	4b11      	ldr	r3, [pc, #68]	@ (8003108 <DrawChar+0x168>)
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	4911      	ldr	r1, [pc, #68]	@ (800310c <DrawChar+0x16c>)
 80030c6:	4613      	mov	r3, r2
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	4413      	add	r3, r2
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	440b      	add	r3, r1
 80030d0:	3304      	adds	r3, #4
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	88bb      	ldrh	r3, [r7, #4]
 80030d6:	4619      	mov	r1, r3
 80030d8:	f7ff fe06 	bl	8002ce8 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	3301      	adds	r3, #1
 80030e0:	61bb      	str	r3, [r7, #24]
 80030e2:	8a3b      	ldrh	r3, [r7, #16]
 80030e4:	69ba      	ldr	r2, [r7, #24]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d3c4      	bcc.n	8003074 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 80030ea:	88bb      	ldrh	r3, [r7, #4]
 80030ec:	3301      	adds	r3, #1
 80030ee:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 80030f0:	69fb      	ldr	r3, [r7, #28]
 80030f2:	3301      	adds	r3, #1
 80030f4:	61fb      	str	r3, [r7, #28]
 80030f6:	8a7b      	ldrh	r3, [r7, #18]
 80030f8:	69fa      	ldr	r2, [r7, #28]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d384      	bcc.n	8003008 <DrawChar+0x68>
  }
}
 80030fe:	bf00      	nop
 8003100:	bf00      	nop
 8003102:	3720      	adds	r7, #32
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	2000082c 	.word	0x2000082c
 800310c:	20000830 	.word	0x20000830

08003110 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af02      	add	r7, sp, #8
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	607a      	str	r2, [r7, #4]
 800311c:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 800311e:	4b1e      	ldr	r3, [pc, #120]	@ (8003198 <LL_FillBuffer+0x88>)
 8003120:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003124:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8003126:	4b1d      	ldr	r3, [pc, #116]	@ (800319c <LL_FillBuffer+0x8c>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a1d      	ldr	r2, [pc, #116]	@ (80031a0 <LL_FillBuffer+0x90>)
 800312c:	2134      	movs	r1, #52	@ 0x34
 800312e:	fb01 f303 	mul.w	r3, r1, r3
 8003132:	4413      	add	r3, r2
 8003134:	3348      	adds	r3, #72	@ 0x48
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2b02      	cmp	r3, #2
 800313a:	d103      	bne.n	8003144 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 800313c:	4b16      	ldr	r3, [pc, #88]	@ (8003198 <LL_FillBuffer+0x88>)
 800313e:	2202      	movs	r2, #2
 8003140:	609a      	str	r2, [r3, #8]
 8003142:	e002      	b.n	800314a <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003144:	4b14      	ldr	r3, [pc, #80]	@ (8003198 <LL_FillBuffer+0x88>)
 8003146:	2200      	movs	r2, #0
 8003148:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 800314a:	4a13      	ldr	r2, [pc, #76]	@ (8003198 <LL_FillBuffer+0x88>)
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8003150:	4b11      	ldr	r3, [pc, #68]	@ (8003198 <LL_FillBuffer+0x88>)
 8003152:	4a14      	ldr	r2, [pc, #80]	@ (80031a4 <LL_FillBuffer+0x94>)
 8003154:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8003156:	4810      	ldr	r0, [pc, #64]	@ (8003198 <LL_FillBuffer+0x88>)
 8003158:	f002 f918 	bl	800538c <HAL_DMA2D_Init>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d115      	bne.n	800318e <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 8003162:	68f9      	ldr	r1, [r7, #12]
 8003164:	480c      	ldr	r0, [pc, #48]	@ (8003198 <LL_FillBuffer+0x88>)
 8003166:	f002 fb7f 	bl	8005868 <HAL_DMA2D_ConfigLayer>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d10e      	bne.n	800318e <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003170:	68ba      	ldr	r2, [r7, #8]
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	9300      	str	r3, [sp, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	69f9      	ldr	r1, [r7, #28]
 800317a:	4807      	ldr	r0, [pc, #28]	@ (8003198 <LL_FillBuffer+0x88>)
 800317c:	f002 f950 	bl	8005420 <HAL_DMA2D_Start>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d103      	bne.n	800318e <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8003186:	210a      	movs	r1, #10
 8003188:	4803      	ldr	r0, [pc, #12]	@ (8003198 <LL_FillBuffer+0x88>)
 800318a:	f002 f974 	bl	8005476 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800318e:	bf00      	nop
 8003190:	3710      	adds	r7, #16
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	200007ec 	.word	0x200007ec
 800319c:	2000082c 	.word	0x2000082c
 80031a0:	20000744 	.word	0x20000744
 80031a4:	4002b000 	.word	0x4002b000

080031a8 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80031ac:	4b29      	ldr	r3, [pc, #164]	@ (8003254 <BSP_SDRAM_Init+0xac>)
 80031ae:	4a2a      	ldr	r2, [pc, #168]	@ (8003258 <BSP_SDRAM_Init+0xb0>)
 80031b0:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 80031b2:	4b2a      	ldr	r3, [pc, #168]	@ (800325c <BSP_SDRAM_Init+0xb4>)
 80031b4:	2202      	movs	r2, #2
 80031b6:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 80031b8:	4b28      	ldr	r3, [pc, #160]	@ (800325c <BSP_SDRAM_Init+0xb4>)
 80031ba:	2207      	movs	r2, #7
 80031bc:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 80031be:	4b27      	ldr	r3, [pc, #156]	@ (800325c <BSP_SDRAM_Init+0xb4>)
 80031c0:	2204      	movs	r2, #4
 80031c2:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 80031c4:	4b25      	ldr	r3, [pc, #148]	@ (800325c <BSP_SDRAM_Init+0xb4>)
 80031c6:	2207      	movs	r2, #7
 80031c8:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 80031ca:	4b24      	ldr	r3, [pc, #144]	@ (800325c <BSP_SDRAM_Init+0xb4>)
 80031cc:	2202      	movs	r2, #2
 80031ce:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 80031d0:	4b22      	ldr	r3, [pc, #136]	@ (800325c <BSP_SDRAM_Init+0xb4>)
 80031d2:	2202      	movs	r2, #2
 80031d4:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 80031d6:	4b21      	ldr	r3, [pc, #132]	@ (800325c <BSP_SDRAM_Init+0xb4>)
 80031d8:	2202      	movs	r2, #2
 80031da:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 80031dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003254 <BSP_SDRAM_Init+0xac>)
 80031de:	2200      	movs	r2, #0
 80031e0:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80031e2:	4b1c      	ldr	r3, [pc, #112]	@ (8003254 <BSP_SDRAM_Init+0xac>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80031e8:	4b1a      	ldr	r3, [pc, #104]	@ (8003254 <BSP_SDRAM_Init+0xac>)
 80031ea:	2204      	movs	r2, #4
 80031ec:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80031ee:	4b19      	ldr	r3, [pc, #100]	@ (8003254 <BSP_SDRAM_Init+0xac>)
 80031f0:	2210      	movs	r2, #16
 80031f2:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80031f4:	4b17      	ldr	r3, [pc, #92]	@ (8003254 <BSP_SDRAM_Init+0xac>)
 80031f6:	2240      	movs	r2, #64	@ 0x40
 80031f8:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 80031fa:	4b16      	ldr	r3, [pc, #88]	@ (8003254 <BSP_SDRAM_Init+0xac>)
 80031fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003200:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003202:	4b14      	ldr	r3, [pc, #80]	@ (8003254 <BSP_SDRAM_Init+0xac>)
 8003204:	2200      	movs	r2, #0
 8003206:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003208:	4b12      	ldr	r3, [pc, #72]	@ (8003254 <BSP_SDRAM_Init+0xac>)
 800320a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800320e:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8003210:	4b10      	ldr	r3, [pc, #64]	@ (8003254 <BSP_SDRAM_Init+0xac>)
 8003212:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003216:	625a      	str	r2, [r3, #36]	@ 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8003218:	4b0e      	ldr	r3, [pc, #56]	@ (8003254 <BSP_SDRAM_Init+0xac>)
 800321a:	2200      	movs	r2, #0
 800321c:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 800321e:	2100      	movs	r1, #0
 8003220:	480c      	ldr	r0, [pc, #48]	@ (8003254 <BSP_SDRAM_Init+0xac>)
 8003222:	f000 f87f 	bl	8003324 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8003226:	490d      	ldr	r1, [pc, #52]	@ (800325c <BSP_SDRAM_Init+0xb4>)
 8003228:	480a      	ldr	r0, [pc, #40]	@ (8003254 <BSP_SDRAM_Init+0xac>)
 800322a:	f006 fc5b 	bl	8009ae4 <HAL_SDRAM_Init>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d003      	beq.n	800323c <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003234:	4b0a      	ldr	r3, [pc, #40]	@ (8003260 <BSP_SDRAM_Init+0xb8>)
 8003236:	2201      	movs	r2, #1
 8003238:	701a      	strb	r2, [r3, #0]
 800323a:	e002      	b.n	8003242 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 800323c:	4b08      	ldr	r3, [pc, #32]	@ (8003260 <BSP_SDRAM_Init+0xb8>)
 800323e:	2200      	movs	r2, #0
 8003240:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003242:	f240 6003 	movw	r0, #1539	@ 0x603
 8003246:	f000 f80d 	bl	8003264 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800324a:	4b05      	ldr	r3, [pc, #20]	@ (8003260 <BSP_SDRAM_Init+0xb8>)
 800324c:	781b      	ldrb	r3, [r3, #0]
}
 800324e:	4618      	mov	r0, r3
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	200008cc 	.word	0x200008cc
 8003258:	a0000140 	.word	0xa0000140
 800325c:	20000900 	.word	0x20000900
 8003260:	20000030 	.word	0x20000030

08003264 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 800326c:	2300      	movs	r3, #0
 800326e:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8003270:	4b2a      	ldr	r3, [pc, #168]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003272:	2201      	movs	r2, #1
 8003274:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003276:	4b29      	ldr	r3, [pc, #164]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003278:	2210      	movs	r2, #16
 800327a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800327c:	4b27      	ldr	r3, [pc, #156]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800327e:	2201      	movs	r2, #1
 8003280:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003282:	4b26      	ldr	r3, [pc, #152]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003284:	2200      	movs	r2, #0
 8003286:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003288:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800328c:	4923      	ldr	r1, [pc, #140]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800328e:	4824      	ldr	r0, [pc, #144]	@ (8003320 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003290:	f006 fc5c 	bl	8009b4c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003294:	2001      	movs	r0, #1
 8003296:	f001 f915 	bl	80044c4 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 800329a:	4b20      	ldr	r3, [pc, #128]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 800329c:	2202      	movs	r2, #2
 800329e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80032a0:	4b1e      	ldr	r3, [pc, #120]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80032a2:	2210      	movs	r2, #16
 80032a4:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80032a6:	4b1d      	ldr	r3, [pc, #116]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80032a8:	2201      	movs	r2, #1
 80032aa:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80032ac:	4b1b      	ldr	r3, [pc, #108]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80032b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80032b6:	4919      	ldr	r1, [pc, #100]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80032b8:	4819      	ldr	r0, [pc, #100]	@ (8003320 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80032ba:	f006 fc47 	bl	8009b4c <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80032be:	4b17      	ldr	r3, [pc, #92]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80032c0:	2203      	movs	r2, #3
 80032c2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80032c4:	4b15      	ldr	r3, [pc, #84]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80032c6:	2210      	movs	r2, #16
 80032c8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 80032ca:	4b14      	ldr	r3, [pc, #80]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80032cc:	2208      	movs	r2, #8
 80032ce:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80032d0:	4b12      	ldr	r3, [pc, #72]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80032d2:	2200      	movs	r2, #0
 80032d4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80032d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80032da:	4910      	ldr	r1, [pc, #64]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80032dc:	4810      	ldr	r0, [pc, #64]	@ (8003320 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80032de:	f006 fc35 	bl	8009b4c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 80032e2:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80032e6:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 80032e8:	4b0c      	ldr	r3, [pc, #48]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80032ea:	2204      	movs	r2, #4
 80032ec:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80032ee:	4b0b      	ldr	r3, [pc, #44]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80032f0:	2210      	movs	r2, #16
 80032f2:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80032f4:	4b09      	ldr	r3, [pc, #36]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80032f6:	2201      	movs	r2, #1
 80032f8:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	4a07      	ldr	r2, [pc, #28]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 80032fe:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003300:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003304:	4905      	ldr	r1, [pc, #20]	@ (800331c <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003306:	4806      	ldr	r0, [pc, #24]	@ (8003320 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003308:	f006 fc20 	bl	8009b4c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 800330c:	6879      	ldr	r1, [r7, #4]
 800330e:	4804      	ldr	r0, [pc, #16]	@ (8003320 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003310:	f006 fc51 	bl	8009bb6 <HAL_SDRAM_ProgramRefreshRate>
}
 8003314:	bf00      	nop
 8003316:	3710      	adds	r7, #16
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	2000091c 	.word	0x2000091c
 8003320:	200008cc 	.word	0x200008cc

08003324 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8003324:	b580      	push	{r7, lr}
 8003326:	b090      	sub	sp, #64	@ 0x40
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 800332e:	4b70      	ldr	r3, [pc, #448]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 8003330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003332:	4a6f      	ldr	r2, [pc, #444]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 8003334:	f043 0301 	orr.w	r3, r3, #1
 8003338:	6393      	str	r3, [r2, #56]	@ 0x38
 800333a:	4b6d      	ldr	r3, [pc, #436]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 800333c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800333e:	f003 0301 	and.w	r3, r3, #1
 8003342:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003346:	4b6a      	ldr	r3, [pc, #424]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 8003348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800334a:	4a69      	ldr	r2, [pc, #420]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 800334c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003350:	6313      	str	r3, [r2, #48]	@ 0x30
 8003352:	4b67      	ldr	r3, [pc, #412]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 8003354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800335a:	627b      	str	r3, [r7, #36]	@ 0x24
 800335c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800335e:	4b64      	ldr	r3, [pc, #400]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 8003360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003362:	4a63      	ldr	r2, [pc, #396]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 8003364:	f043 0304 	orr.w	r3, r3, #4
 8003368:	6313      	str	r3, [r2, #48]	@ 0x30
 800336a:	4b61      	ldr	r3, [pc, #388]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 800336c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800336e:	f003 0304 	and.w	r3, r3, #4
 8003372:	623b      	str	r3, [r7, #32]
 8003374:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003376:	4b5e      	ldr	r3, [pc, #376]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 8003378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800337a:	4a5d      	ldr	r2, [pc, #372]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 800337c:	f043 0308 	orr.w	r3, r3, #8
 8003380:	6313      	str	r3, [r2, #48]	@ 0x30
 8003382:	4b5b      	ldr	r3, [pc, #364]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 8003384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003386:	f003 0308 	and.w	r3, r3, #8
 800338a:	61fb      	str	r3, [r7, #28]
 800338c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800338e:	4b58      	ldr	r3, [pc, #352]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 8003390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003392:	4a57      	ldr	r2, [pc, #348]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 8003394:	f043 0310 	orr.w	r3, r3, #16
 8003398:	6313      	str	r3, [r2, #48]	@ 0x30
 800339a:	4b55      	ldr	r3, [pc, #340]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 800339c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339e:	f003 0310 	and.w	r3, r3, #16
 80033a2:	61bb      	str	r3, [r7, #24]
 80033a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80033a6:	4b52      	ldr	r3, [pc, #328]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 80033a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033aa:	4a51      	ldr	r2, [pc, #324]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 80033ac:	f043 0320 	orr.w	r3, r3, #32
 80033b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80033b2:	4b4f      	ldr	r3, [pc, #316]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 80033b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b6:	f003 0320 	and.w	r3, r3, #32
 80033ba:	617b      	str	r3, [r7, #20]
 80033bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80033be:	4b4c      	ldr	r3, [pc, #304]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 80033c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c2:	4a4b      	ldr	r2, [pc, #300]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 80033c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ca:	4b49      	ldr	r3, [pc, #292]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 80033cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033d2:	613b      	str	r3, [r7, #16]
 80033d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80033d6:	4b46      	ldr	r3, [pc, #280]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 80033d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033da:	4a45      	ldr	r2, [pc, #276]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 80033dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80033e2:	4b43      	ldr	r3, [pc, #268]	@ (80034f0 <BSP_SDRAM_MspInit+0x1cc>)
 80033e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033ea:	60fb      	str	r3, [r7, #12]
 80033ec:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80033ee:	2302      	movs	r3, #2
 80033f0:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80033f2:	2301      	movs	r3, #1
 80033f4:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80033f6:	2302      	movs	r3, #2
 80033f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 80033fa:	230c      	movs	r3, #12
 80033fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 80033fe:	2308      	movs	r3, #8
 8003400:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8003402:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003406:	4619      	mov	r1, r3
 8003408:	483a      	ldr	r0, [pc, #232]	@ (80034f4 <BSP_SDRAM_MspInit+0x1d0>)
 800340a:	f002 fb5b 	bl	8005ac4 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 800340e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8003412:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003414:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003418:	4619      	mov	r1, r3
 800341a:	4837      	ldr	r0, [pc, #220]	@ (80034f8 <BSP_SDRAM_MspInit+0x1d4>)
 800341c:	f002 fb52 	bl	8005ac4 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8003420:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8003424:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8003426:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800342a:	4619      	mov	r1, r3
 800342c:	4833      	ldr	r0, [pc, #204]	@ (80034fc <BSP_SDRAM_MspInit+0x1d8>)
 800342e:	f002 fb49 	bl	8005ac4 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8003432:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8003436:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8003438:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800343c:	4619      	mov	r1, r3
 800343e:	4830      	ldr	r0, [pc, #192]	@ (8003500 <BSP_SDRAM_MspInit+0x1dc>)
 8003440:	f002 fb40 	bl	8005ac4 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8003444:	f248 1333 	movw	r3, #33075	@ 0x8133
 8003448:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800344a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800344e:	4619      	mov	r1, r3
 8003450:	482c      	ldr	r0, [pc, #176]	@ (8003504 <BSP_SDRAM_MspInit+0x1e0>)
 8003452:	f002 fb37 	bl	8005ac4 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8003456:	2328      	movs	r3, #40	@ 0x28
 8003458:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 800345a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800345e:	4619      	mov	r1, r3
 8003460:	4829      	ldr	r0, [pc, #164]	@ (8003508 <BSP_SDRAM_MspInit+0x1e4>)
 8003462:	f002 fb2f 	bl	8005ac4 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8003466:	4b29      	ldr	r3, [pc, #164]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 8003468:	2200      	movs	r2, #0
 800346a:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 800346c:	4b27      	ldr	r3, [pc, #156]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 800346e:	2280      	movs	r2, #128	@ 0x80
 8003470:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8003472:	4b26      	ldr	r3, [pc, #152]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 8003474:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003478:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 800347a:	4b24      	ldr	r3, [pc, #144]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 800347c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003480:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003482:	4b22      	ldr	r3, [pc, #136]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 8003484:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003488:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800348a:	4b20      	ldr	r3, [pc, #128]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 800348c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003490:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8003492:	4b1e      	ldr	r3, [pc, #120]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 8003494:	2200      	movs	r2, #0
 8003496:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8003498:	4b1c      	ldr	r3, [pc, #112]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 800349a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800349e:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 80034a0:	4b1a      	ldr	r3, [pc, #104]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	625a      	str	r2, [r3, #36]	@ 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80034a6:	4b19      	ldr	r3, [pc, #100]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 80034a8:	2203      	movs	r2, #3
 80034aa:	629a      	str	r2, [r3, #40]	@ 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80034ac:	4b17      	ldr	r3, [pc, #92]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80034b2:	4b16      	ldr	r3, [pc, #88]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	631a      	str	r2, [r3, #48]	@ 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 80034b8:	4b14      	ldr	r3, [pc, #80]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 80034ba:	4a15      	ldr	r2, [pc, #84]	@ (8003510 <BSP_SDRAM_MspInit+0x1ec>)
 80034bc:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a12      	ldr	r2, [pc, #72]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 80034c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80034c4:	4a11      	ldr	r2, [pc, #68]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 80034ca:	4810      	ldr	r0, [pc, #64]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 80034cc:	f001 fd22 	bl	8004f14 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 80034d0:	480e      	ldr	r0, [pc, #56]	@ (800350c <BSP_SDRAM_MspInit+0x1e8>)
 80034d2:	f001 fc71 	bl	8004db8 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80034d6:	2200      	movs	r2, #0
 80034d8:	210f      	movs	r1, #15
 80034da:	2038      	movs	r0, #56	@ 0x38
 80034dc:	f001 fb62 	bl	8004ba4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80034e0:	2038      	movs	r0, #56	@ 0x38
 80034e2:	f001 fb7b 	bl	8004bdc <HAL_NVIC_EnableIRQ>
}
 80034e6:	bf00      	nop
 80034e8:	3740      	adds	r7, #64	@ 0x40
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	40023800 	.word	0x40023800
 80034f4:	40020800 	.word	0x40020800
 80034f8:	40020c00 	.word	0x40020c00
 80034fc:	40021000 	.word	0x40021000
 8003500:	40021400 	.word	0x40021400
 8003504:	40021800 	.word	0x40021800
 8003508:	40021c00 	.word	0x40021c00
 800350c:	2000092c 	.word	0x2000092c
 8003510:	40026410 	.word	0x40026410

08003514 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	4603      	mov	r3, r0
 800351c:	460a      	mov	r2, r1
 800351e:	80fb      	strh	r3, [r7, #6]
 8003520:	4613      	mov	r3, r2
 8003522:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 8003524:	2300      	movs	r3, #0
 8003526:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8003528:	4a14      	ldr	r2, [pc, #80]	@ (800357c <BSP_TS_Init+0x68>)
 800352a:	88fb      	ldrh	r3, [r7, #6]
 800352c:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 800352e:	4a14      	ldr	r2, [pc, #80]	@ (8003580 <BSP_TS_Init+0x6c>)
 8003530:	88bb      	ldrh	r3, [r7, #4]
 8003532:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8003534:	4b13      	ldr	r3, [pc, #76]	@ (8003584 <BSP_TS_Init+0x70>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2070      	movs	r0, #112	@ 0x70
 800353a:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 800353c:	4b11      	ldr	r3, [pc, #68]	@ (8003584 <BSP_TS_Init+0x70>)
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	2070      	movs	r0, #112	@ 0x70
 8003542:	4798      	blx	r3
 8003544:	4603      	mov	r3, r0
 8003546:	2b51      	cmp	r3, #81	@ 0x51
 8003548:	d110      	bne.n	800356c <BSP_TS_Init+0x58>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 800354a:	4b0f      	ldr	r3, [pc, #60]	@ (8003588 <BSP_TS_Init+0x74>)
 800354c:	4a0d      	ldr	r2, [pc, #52]	@ (8003584 <BSP_TS_Init+0x70>)
 800354e:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8003550:	4b0e      	ldr	r3, [pc, #56]	@ (800358c <BSP_TS_Init+0x78>)
 8003552:	2270      	movs	r2, #112	@ 0x70
 8003554:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 8003556:	4b0e      	ldr	r3, [pc, #56]	@ (8003590 <BSP_TS_Init+0x7c>)
 8003558:	2208      	movs	r2, #8
 800355a:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 800355c:	4b0a      	ldr	r3, [pc, #40]	@ (8003588 <BSP_TS_Init+0x74>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	4a0a      	ldr	r2, [pc, #40]	@ (800358c <BSP_TS_Init+0x78>)
 8003564:	7812      	ldrb	r2, [r2, #0]
 8003566:	4610      	mov	r0, r2
 8003568:	4798      	blx	r3
 800356a:	e001      	b.n	8003570 <BSP_TS_Init+0x5c>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 800356c:	2303      	movs	r3, #3
 800356e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8003570:	7bfb      	ldrb	r3, [r7, #15]
}
 8003572:	4618      	mov	r0, r3
 8003574:	3710      	adds	r7, #16
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	20000990 	.word	0x20000990
 8003580:	20000992 	.word	0x20000992
 8003584:	20000000 	.word	0x20000000
 8003588:	2000098c 	.word	0x2000098c
 800358c:	20000995 	.word	0x20000995
 8003590:	20000994 	.word	0x20000994

08003594 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8003594:	b590      	push	{r4, r7, lr}
 8003596:	b097      	sub	sp, #92	@ 0x5c
 8003598:	af02      	add	r7, sp, #8
 800359a:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 800359c:	2300      	movs	r3, #0
 800359e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 80035a2:	2300      	movs	r3, #0
 80035a4:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 80035a6:	2300      	movs	r3, #0
 80035a8:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 80035aa:	2300      	movs	r3, #0
 80035ac:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 80035ae:	4bb8      	ldr	r3, [pc, #736]	@ (8003890 <BSP_TS_GetState+0x2fc>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	4ab7      	ldr	r2, [pc, #732]	@ (8003894 <BSP_TS_GetState+0x300>)
 80035b6:	7812      	ldrb	r2, [r2, #0]
 80035b8:	4610      	mov	r0, r2
 80035ba:	4798      	blx	r3
 80035bc:	4603      	mov	r3, r0
 80035be:	461a      	mov	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	781b      	ldrb	r3, [r3, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	f000 8198 	beq.w	80038fe <BSP_TS_GetState+0x36a>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 80035ce:	2300      	movs	r3, #0
 80035d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035d2:	e187      	b.n	80038e4 <BSP_TS_GetState+0x350>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 80035d4:	4bae      	ldr	r3, [pc, #696]	@ (8003890 <BSP_TS_GetState+0x2fc>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	4aae      	ldr	r2, [pc, #696]	@ (8003894 <BSP_TS_GetState+0x300>)
 80035dc:	7812      	ldrb	r2, [r2, #0]
 80035de:	4614      	mov	r4, r2
 80035e0:	f107 0120 	add.w	r1, r7, #32
 80035e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80035e6:	0052      	lsls	r2, r2, #1
 80035e8:	1888      	adds	r0, r1, r2
 80035ea:	f107 0114 	add.w	r1, r7, #20
 80035ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80035f0:	0052      	lsls	r2, r2, #1
 80035f2:	440a      	add	r2, r1
 80035f4:	4601      	mov	r1, r0
 80035f6:	4620      	mov	r0, r4
 80035f8:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 80035fa:	4ba7      	ldr	r3, [pc, #668]	@ (8003898 <BSP_TS_GetState+0x304>)
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d117      	bne.n	8003632 <BSP_TS_GetState+0x9e>
      {
        x[index] = brute_x[index];
 8003602:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003604:	005b      	lsls	r3, r3, #1
 8003606:	3350      	adds	r3, #80	@ 0x50
 8003608:	443b      	add	r3, r7
 800360a:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 800360e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	3350      	adds	r3, #80	@ 0x50
 8003614:	443b      	add	r3, r7
 8003616:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 800361a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	3350      	adds	r3, #80	@ 0x50
 8003620:	443b      	add	r3, r7
 8003622:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8003626:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003628:	005b      	lsls	r3, r3, #1
 800362a:	3350      	adds	r3, #80	@ 0x50
 800362c:	443b      	add	r3, r7
 800362e:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 8003632:	4b99      	ldr	r3, [pc, #612]	@ (8003898 <BSP_TS_GetState+0x304>)
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00e      	beq.n	800365c <BSP_TS_GetState+0xc8>
      {
        x[index] = 4096 - brute_x[index];
 800363e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003640:	005b      	lsls	r3, r3, #1
 8003642:	3350      	adds	r3, #80	@ 0x50
 8003644:	443b      	add	r3, r7
 8003646:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 800364a:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 800364e:	b29a      	uxth	r2, r3
 8003650:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	3350      	adds	r3, #80	@ 0x50
 8003656:	443b      	add	r3, r7
 8003658:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 800365c:	4b8e      	ldr	r3, [pc, #568]	@ (8003898 <BSP_TS_GetState+0x304>)
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	f003 0304 	and.w	r3, r3, #4
 8003664:	2b00      	cmp	r3, #0
 8003666:	d00e      	beq.n	8003686 <BSP_TS_GetState+0xf2>
      {
        y[index] = 4096 - brute_y[index];
 8003668:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800366a:	005b      	lsls	r3, r3, #1
 800366c:	3350      	adds	r3, #80	@ 0x50
 800366e:	443b      	add	r3, r7
 8003670:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8003674:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8003678:	b29a      	uxth	r2, r3
 800367a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800367c:	005b      	lsls	r3, r3, #1
 800367e:	3350      	adds	r3, #80	@ 0x50
 8003680:	443b      	add	r3, r7
 8003682:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 8003686:	4b84      	ldr	r3, [pc, #528]	@ (8003898 <BSP_TS_GetState+0x304>)
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	f003 0308 	and.w	r3, r3, #8
 800368e:	2b00      	cmp	r3, #0
 8003690:	d017      	beq.n	80036c2 <BSP_TS_GetState+0x12e>
      {
        y[index] = brute_x[index];
 8003692:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	3350      	adds	r3, #80	@ 0x50
 8003698:	443b      	add	r3, r7
 800369a:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 800369e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	3350      	adds	r3, #80	@ 0x50
 80036a4:	443b      	add	r3, r7
 80036a6:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 80036aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036ac:	005b      	lsls	r3, r3, #1
 80036ae:	3350      	adds	r3, #80	@ 0x50
 80036b0:	443b      	add	r3, r7
 80036b2:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 80036b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036b8:	005b      	lsls	r3, r3, #1
 80036ba:	3350      	adds	r3, #80	@ 0x50
 80036bc:	443b      	add	r3, r7
 80036be:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 80036c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	3350      	adds	r3, #80	@ 0x50
 80036c8:	443b      	add	r3, r7
 80036ca:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80036ce:	4619      	mov	r1, r3
 80036d0:	4a72      	ldr	r2, [pc, #456]	@ (800389c <BSP_TS_GetState+0x308>)
 80036d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036d8:	4299      	cmp	r1, r3
 80036da:	d90d      	bls.n	80036f8 <BSP_TS_GetState+0x164>
 80036dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	3350      	adds	r3, #80	@ 0x50
 80036e2:	443b      	add	r3, r7
 80036e4:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80036e8:	496c      	ldr	r1, [pc, #432]	@ (800389c <BSP_TS_GetState+0x308>)
 80036ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036ec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80036f0:	b29b      	uxth	r3, r3
 80036f2:	1ad3      	subs	r3, r2, r3
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	e00c      	b.n	8003712 <BSP_TS_GetState+0x17e>
 80036f8:	4a68      	ldr	r2, [pc, #416]	@ (800389c <BSP_TS_GetState+0x308>)
 80036fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003700:	b29a      	uxth	r2, r3
 8003702:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003704:	005b      	lsls	r3, r3, #1
 8003706:	3350      	adds	r3, #80	@ 0x50
 8003708:	443b      	add	r3, r7
 800370a:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	b29b      	uxth	r3, r3
 8003712:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 8003716:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003718:	005b      	lsls	r3, r3, #1
 800371a:	3350      	adds	r3, #80	@ 0x50
 800371c:	443b      	add	r3, r7
 800371e:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003722:	4619      	mov	r1, r3
 8003724:	4a5e      	ldr	r2, [pc, #376]	@ (80038a0 <BSP_TS_GetState+0x30c>)
 8003726:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003728:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800372c:	4299      	cmp	r1, r3
 800372e:	d90d      	bls.n	800374c <BSP_TS_GetState+0x1b8>
 8003730:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003732:	005b      	lsls	r3, r3, #1
 8003734:	3350      	adds	r3, #80	@ 0x50
 8003736:	443b      	add	r3, r7
 8003738:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 800373c:	4958      	ldr	r1, [pc, #352]	@ (80038a0 <BSP_TS_GetState+0x30c>)
 800373e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003740:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003744:	b29b      	uxth	r3, r3
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	b29b      	uxth	r3, r3
 800374a:	e00c      	b.n	8003766 <BSP_TS_GetState+0x1d2>
 800374c:	4a54      	ldr	r2, [pc, #336]	@ (80038a0 <BSP_TS_GetState+0x30c>)
 800374e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003750:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003754:	b29a      	uxth	r2, r3
 8003756:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	3350      	adds	r3, #80	@ 0x50
 800375c:	443b      	add	r3, r7
 800375e:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	b29b      	uxth	r3, r3
 8003766:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

      if ((x_diff + y_diff) > 5)
 800376a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800376e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8003772:	4413      	add	r3, r2
 8003774:	2b05      	cmp	r3, #5
 8003776:	dd15      	ble.n	80037a4 <BSP_TS_GetState+0x210>
      {
        _x[index] = x[index];
 8003778:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	3350      	adds	r3, #80	@ 0x50
 800377e:	443b      	add	r3, r7
 8003780:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003784:	4619      	mov	r1, r3
 8003786:	4a45      	ldr	r2, [pc, #276]	@ (800389c <BSP_TS_GetState+0x308>)
 8003788:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800378a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 800378e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	3350      	adds	r3, #80	@ 0x50
 8003794:	443b      	add	r3, r7
 8003796:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800379a:	4619      	mov	r1, r3
 800379c:	4a40      	ldr	r2, [pc, #256]	@ (80038a0 <BSP_TS_GetState+0x30c>)
 800379e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 80037a4:	4b3b      	ldr	r3, [pc, #236]	@ (8003894 <BSP_TS_GetState+0x300>)
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	2b70      	cmp	r3, #112	@ 0x70
 80037aa:	d119      	bne.n	80037e0 <BSP_TS_GetState+0x24c>
      {
        TS_State->touchX[index] = x[index];
 80037ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	3350      	adds	r3, #80	@ 0x50
 80037b2:	443b      	add	r3, r7
 80037b4:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037bc:	005b      	lsls	r3, r3, #1
 80037be:	4413      	add	r3, r2
 80037c0:	460a      	mov	r2, r1
 80037c2:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 80037c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	3350      	adds	r3, #80	@ 0x50
 80037ca:	443b      	add	r3, r7
 80037cc:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037d4:	3304      	adds	r3, #4
 80037d6:	005b      	lsls	r3, r3, #1
 80037d8:	4413      	add	r3, r2
 80037da:	460a      	mov	r2, r1
 80037dc:	809a      	strh	r2, [r3, #4]
 80037de:	e022      	b.n	8003826 <BSP_TS_GetState+0x292>
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 80037e0:	4b30      	ldr	r3, [pc, #192]	@ (80038a4 <BSP_TS_GetState+0x310>)
 80037e2:	881b      	ldrh	r3, [r3, #0]
 80037e4:	4619      	mov	r1, r3
 80037e6:	4a2d      	ldr	r2, [pc, #180]	@ (800389c <BSP_TS_GetState+0x308>)
 80037e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ee:	fb01 f303 	mul.w	r3, r1, r3
 80037f2:	0b1b      	lsrs	r3, r3, #12
 80037f4:	b299      	uxth	r1, r3
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	4413      	add	r3, r2
 80037fe:	460a      	mov	r2, r1
 8003800:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 8003802:	4b29      	ldr	r3, [pc, #164]	@ (80038a8 <BSP_TS_GetState+0x314>)
 8003804:	881b      	ldrh	r3, [r3, #0]
 8003806:	4619      	mov	r1, r3
 8003808:	4a25      	ldr	r2, [pc, #148]	@ (80038a0 <BSP_TS_GetState+0x30c>)
 800380a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800380c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003810:	fb01 f303 	mul.w	r3, r1, r3
 8003814:	0b1b      	lsrs	r3, r3, #12
 8003816:	b299      	uxth	r1, r3
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800381c:	3304      	adds	r3, #4
 800381e:	005b      	lsls	r3, r3, #1
 8003820:	4413      	add	r3, r2
 8003822:	460a      	mov	r2, r1
 8003824:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 8003826:	4b1b      	ldr	r3, [pc, #108]	@ (8003894 <BSP_TS_GetState+0x300>)
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	4618      	mov	r0, r3
 800382c:	f107 010c 	add.w	r1, r7, #12
 8003830:	f107 0210 	add.w	r2, r7, #16
 8003834:	f107 0308 	add.w	r3, r7, #8
 8003838:	9300      	str	r3, [sp, #0]
 800383a:	460b      	mov	r3, r1
 800383c:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800383e:	f7fd fc61 	bl	8001104 <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	b2d9      	uxtb	r1, r3
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800384a:	4413      	add	r3, r2
 800384c:	3316      	adds	r3, #22
 800384e:	460a      	mov	r2, r1
 8003850:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	b2d9      	uxtb	r1, r3
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800385a:	4413      	add	r3, r2
 800385c:	3320      	adds	r3, #32
 800385e:	460a      	mov	r2, r1
 8003860:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	2b03      	cmp	r3, #3
 8003866:	d836      	bhi.n	80038d6 <BSP_TS_GetState+0x342>
 8003868:	a201      	add	r2, pc, #4	@ (adr r2, 8003870 <BSP_TS_GetState+0x2dc>)
 800386a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800386e:	bf00      	nop
 8003870:	08003881 	.word	0x08003881
 8003874:	080038ad 	.word	0x080038ad
 8003878:	080038bb 	.word	0x080038bb
 800387c:	080038c9 	.word	0x080038c9
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003884:	4413      	add	r3, r2
 8003886:	331b      	adds	r3, #27
 8003888:	2201      	movs	r2, #1
 800388a:	701a      	strb	r2, [r3, #0]
          break;
 800388c:	e027      	b.n	80038de <BSP_TS_GetState+0x34a>
 800388e:	bf00      	nop
 8003890:	2000098c 	.word	0x2000098c
 8003894:	20000995 	.word	0x20000995
 8003898:	20000994 	.word	0x20000994
 800389c:	20000998 	.word	0x20000998
 80038a0:	200009ac 	.word	0x200009ac
 80038a4:	20000990 	.word	0x20000990
 80038a8:	20000992 	.word	0x20000992
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038b0:	4413      	add	r3, r2
 80038b2:	331b      	adds	r3, #27
 80038b4:	2202      	movs	r2, #2
 80038b6:	701a      	strb	r2, [r3, #0]
          break;
 80038b8:	e011      	b.n	80038de <BSP_TS_GetState+0x34a>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038be:	4413      	add	r3, r2
 80038c0:	331b      	adds	r3, #27
 80038c2:	2203      	movs	r2, #3
 80038c4:	701a      	strb	r2, [r3, #0]
          break;
 80038c6:	e00a      	b.n	80038de <BSP_TS_GetState+0x34a>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038cc:	4413      	add	r3, r2
 80038ce:	331b      	adds	r3, #27
 80038d0:	2200      	movs	r2, #0
 80038d2:	701a      	strb	r2, [r3, #0]
          break;
 80038d4:	e003      	b.n	80038de <BSP_TS_GetState+0x34a>
        default :
          ts_status = TS_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          break;
 80038dc:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 80038de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038e0:	3301      	adds	r3, #1
 80038e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	461a      	mov	r2, r3
 80038ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038ec:	4293      	cmp	r3, r2
 80038ee:	f4ff ae71 	bcc.w	80035d4 <BSP_TS_GetState+0x40>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f000 f80a 	bl	800390c <BSP_TS_Get_GestureId>
 80038f8:	4603      	mov	r3, r0
 80038fa:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 80038fe:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8003902:	4618      	mov	r0, r3
 8003904:	3754      	adds	r7, #84	@ 0x54
 8003906:	46bd      	mov	sp, r7
 8003908:	bd90      	pop	{r4, r7, pc}
 800390a:	bf00      	nop

0800390c <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 8003914:	2300      	movs	r3, #0
 8003916:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 8003918:	2300      	movs	r3, #0
 800391a:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 800391c:	4b3b      	ldr	r3, [pc, #236]	@ (8003a0c <BSP_TS_Get_GestureId+0x100>)
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	461a      	mov	r2, r3
 8003922:	f107 0308 	add.w	r3, r7, #8
 8003926:	4619      	mov	r1, r3
 8003928:	4610      	mov	r0, r2
 800392a:	f7fd fbd2 	bl	80010d2 <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	2b49      	cmp	r3, #73	@ 0x49
 8003932:	d05e      	beq.n	80039f2 <BSP_TS_Get_GestureId+0xe6>
 8003934:	2b49      	cmp	r3, #73	@ 0x49
 8003936:	d860      	bhi.n	80039fa <BSP_TS_Get_GestureId+0xee>
 8003938:	2b1c      	cmp	r3, #28
 800393a:	d83f      	bhi.n	80039bc <BSP_TS_Get_GestureId+0xb0>
 800393c:	2b1c      	cmp	r3, #28
 800393e:	d85c      	bhi.n	80039fa <BSP_TS_Get_GestureId+0xee>
 8003940:	a201      	add	r2, pc, #4	@ (adr r2, 8003948 <BSP_TS_Get_GestureId+0x3c>)
 8003942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003946:	bf00      	nop
 8003948:	080039c3 	.word	0x080039c3
 800394c:	080039fb 	.word	0x080039fb
 8003950:	080039fb 	.word	0x080039fb
 8003954:	080039fb 	.word	0x080039fb
 8003958:	080039fb 	.word	0x080039fb
 800395c:	080039fb 	.word	0x080039fb
 8003960:	080039fb 	.word	0x080039fb
 8003964:	080039fb 	.word	0x080039fb
 8003968:	080039fb 	.word	0x080039fb
 800396c:	080039fb 	.word	0x080039fb
 8003970:	080039fb 	.word	0x080039fb
 8003974:	080039fb 	.word	0x080039fb
 8003978:	080039fb 	.word	0x080039fb
 800397c:	080039fb 	.word	0x080039fb
 8003980:	080039fb 	.word	0x080039fb
 8003984:	080039fb 	.word	0x080039fb
 8003988:	080039cb 	.word	0x080039cb
 800398c:	080039fb 	.word	0x080039fb
 8003990:	080039fb 	.word	0x080039fb
 8003994:	080039fb 	.word	0x080039fb
 8003998:	080039d3 	.word	0x080039d3
 800399c:	080039fb 	.word	0x080039fb
 80039a0:	080039fb 	.word	0x080039fb
 80039a4:	080039fb 	.word	0x080039fb
 80039a8:	080039db 	.word	0x080039db
 80039ac:	080039fb 	.word	0x080039fb
 80039b0:	080039fb 	.word	0x080039fb
 80039b4:	080039fb 	.word	0x080039fb
 80039b8:	080039e3 	.word	0x080039e3
 80039bc:	2b40      	cmp	r3, #64	@ 0x40
 80039be:	d014      	beq.n	80039ea <BSP_TS_Get_GestureId+0xde>
 80039c0:	e01b      	b.n	80039fa <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80039c8:	e01a      	b.n	8003a00 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2201      	movs	r2, #1
 80039ce:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80039d0:	e016      	b.n	8003a00 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2202      	movs	r2, #2
 80039d6:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80039d8:	e012      	b.n	8003a00 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2203      	movs	r2, #3
 80039de:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80039e0:	e00e      	b.n	8003a00 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2204      	movs	r2, #4
 80039e6:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80039e8:	e00a      	b.n	8003a00 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2205      	movs	r2, #5
 80039ee:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80039f0:	e006      	b.n	8003a00 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2206      	movs	r2, #6
 80039f6:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80039f8:	e002      	b.n	8003a00 <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	73fb      	strb	r3, [r7, #15]
      break;
 80039fe:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 8003a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3710      	adds	r7, #16
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	20000995 	.word	0x20000995

08003a10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b082      	sub	sp, #8
 8003a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003a16:	4b11      	ldr	r3, [pc, #68]	@ (8003a5c <HAL_MspInit+0x4c>)
 8003a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a1a:	4a10      	ldr	r2, [pc, #64]	@ (8003a5c <HAL_MspInit+0x4c>)
 8003a1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a20:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a22:	4b0e      	ldr	r3, [pc, #56]	@ (8003a5c <HAL_MspInit+0x4c>)
 8003a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a2a:	607b      	str	r3, [r7, #4]
 8003a2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a5c <HAL_MspInit+0x4c>)
 8003a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a32:	4a0a      	ldr	r2, [pc, #40]	@ (8003a5c <HAL_MspInit+0x4c>)
 8003a34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a38:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a3a:	4b08      	ldr	r3, [pc, #32]	@ (8003a5c <HAL_MspInit+0x4c>)
 8003a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a42:	603b      	str	r3, [r7, #0]
 8003a44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003a46:	2200      	movs	r2, #0
 8003a48:	210f      	movs	r1, #15
 8003a4a:	f06f 0001 	mvn.w	r0, #1
 8003a4e:	f001 f8a9 	bl	8004ba4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a52:	bf00      	nop
 8003a54:	3708      	adds	r7, #8
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	40023800 	.word	0x40023800

08003a60 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b08e      	sub	sp, #56	@ 0x38
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003a70:	4b33      	ldr	r3, [pc, #204]	@ (8003b40 <HAL_InitTick+0xe0>)
 8003a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a74:	4a32      	ldr	r2, [pc, #200]	@ (8003b40 <HAL_InitTick+0xe0>)
 8003a76:	f043 0310 	orr.w	r3, r3, #16
 8003a7a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a7c:	4b30      	ldr	r3, [pc, #192]	@ (8003b40 <HAL_InitTick+0xe0>)
 8003a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a80:	f003 0310 	and.w	r3, r3, #16
 8003a84:	60fb      	str	r3, [r7, #12]
 8003a86:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003a88:	f107 0210 	add.w	r2, r7, #16
 8003a8c:	f107 0314 	add.w	r3, r7, #20
 8003a90:	4611      	mov	r1, r2
 8003a92:	4618      	mov	r0, r3
 8003a94:	f004 f990 	bl	8007db8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003a98:	6a3b      	ldr	r3, [r7, #32]
 8003a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d103      	bne.n	8003aaa <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003aa2:	f004 f961 	bl	8007d68 <HAL_RCC_GetPCLK1Freq>
 8003aa6:	6378      	str	r0, [r7, #52]	@ 0x34
 8003aa8:	e004      	b.n	8003ab4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003aaa:	f004 f95d 	bl	8007d68 <HAL_RCC_GetPCLK1Freq>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ab6:	4a23      	ldr	r2, [pc, #140]	@ (8003b44 <HAL_InitTick+0xe4>)
 8003ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8003abc:	0c9b      	lsrs	r3, r3, #18
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003ac2:	4b21      	ldr	r3, [pc, #132]	@ (8003b48 <HAL_InitTick+0xe8>)
 8003ac4:	4a21      	ldr	r2, [pc, #132]	@ (8003b4c <HAL_InitTick+0xec>)
 8003ac6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003ac8:	4b1f      	ldr	r3, [pc, #124]	@ (8003b48 <HAL_InitTick+0xe8>)
 8003aca:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003ace:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003ad0:	4a1d      	ldr	r2, [pc, #116]	@ (8003b48 <HAL_InitTick+0xe8>)
 8003ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ad4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8003b48 <HAL_InitTick+0xe8>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003adc:	4b1a      	ldr	r3, [pc, #104]	@ (8003b48 <HAL_InitTick+0xe8>)
 8003ade:	2200      	movs	r2, #0
 8003ae0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ae2:	4b19      	ldr	r3, [pc, #100]	@ (8003b48 <HAL_InitTick+0xe8>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003ae8:	4817      	ldr	r0, [pc, #92]	@ (8003b48 <HAL_InitTick+0xe8>)
 8003aea:	f006 f937 	bl	8009d5c <HAL_TIM_Base_Init>
 8003aee:	4603      	mov	r3, r0
 8003af0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003af4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d11b      	bne.n	8003b34 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003afc:	4812      	ldr	r0, [pc, #72]	@ (8003b48 <HAL_InitTick+0xe8>)
 8003afe:	f006 f985 	bl	8009e0c <HAL_TIM_Base_Start_IT>
 8003b02:	4603      	mov	r3, r0
 8003b04:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003b08:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d111      	bne.n	8003b34 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003b10:	2036      	movs	r0, #54	@ 0x36
 8003b12:	f001 f863 	bl	8004bdc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2b0f      	cmp	r3, #15
 8003b1a:	d808      	bhi.n	8003b2e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	6879      	ldr	r1, [r7, #4]
 8003b20:	2036      	movs	r0, #54	@ 0x36
 8003b22:	f001 f83f 	bl	8004ba4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003b26:	4a0a      	ldr	r2, [pc, #40]	@ (8003b50 <HAL_InitTick+0xf0>)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6013      	str	r3, [r2, #0]
 8003b2c:	e002      	b.n	8003b34 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003b34:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	3738      	adds	r7, #56	@ 0x38
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	40023800 	.word	0x40023800
 8003b44:	431bde83 	.word	0x431bde83
 8003b48:	200009c0 	.word	0x200009c0
 8003b4c:	40001000 	.word	0x40001000
 8003b50:	20000038 	.word	0x20000038

08003b54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b54:	b480      	push	{r7}
 8003b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003b58:	bf00      	nop
 8003b5a:	e7fd      	b.n	8003b58 <NMI_Handler+0x4>

08003b5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b60:	bf00      	nop
 8003b62:	e7fd      	b.n	8003b60 <HardFault_Handler+0x4>

08003b64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b64:	b480      	push	{r7}
 8003b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b68:	bf00      	nop
 8003b6a:	e7fd      	b.n	8003b68 <MemManage_Handler+0x4>

08003b6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b70:	bf00      	nop
 8003b72:	e7fd      	b.n	8003b70 <BusFault_Handler+0x4>

08003b74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b74:	b480      	push	{r7}
 8003b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b78:	bf00      	nop
 8003b7a:	e7fd      	b.n	8003b78 <UsageFault_Handler+0x4>

08003b7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b80:	bf00      	nop
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
	...

08003b8c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003b90:	4802      	ldr	r0, [pc, #8]	@ (8003b9c <USART1_IRQHandler+0x10>)
 8003b92:	f006 fec1 	bl	800a918 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003b96:	bf00      	nop
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	20000c14 	.word	0x20000c14

08003ba0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 8003ba4:	4b06      	ldr	r3, [pc, #24]	@ (8003bc0 <TIM6_DAC_IRQHandler+0x20>)
 8003ba6:	791b      	ldrb	r3, [r3, #4]
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d002      	beq.n	8003bb4 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 8003bae:	4804      	ldr	r0, [pc, #16]	@ (8003bc0 <TIM6_DAC_IRQHandler+0x20>)
 8003bb0:	f001 f844 	bl	8004c3c <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8003bb4:	4803      	ldr	r0, [pc, #12]	@ (8003bc4 <TIM6_DAC_IRQHandler+0x24>)
 8003bb6:	f006 f9a1 	bl	8009efc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003bba:	bf00      	nop
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	20000140 	.word	0x20000140
 8003bc4:	200009c0 	.word	0x200009c0

08003bc8 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8003bcc:	4802      	ldr	r0, [pc, #8]	@ (8003bd8 <LTDC_IRQHandler+0x10>)
 8003bce:	f003 f961 	bl	8006e94 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8003bd2:	bf00      	nop
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	2000052c 	.word	0x2000052c

08003bdc <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8003be0:	4802      	ldr	r0, [pc, #8]	@ (8003bec <DMA2D_IRQHandler+0x10>)
 8003be2:	f001 fd31 	bl	8005648 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8003be6:	bf00      	nop
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	20000154 	.word	0x20000154

08003bf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b086      	sub	sp, #24
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003bf8:	4a14      	ldr	r2, [pc, #80]	@ (8003c4c <_sbrk+0x5c>)
 8003bfa:	4b15      	ldr	r3, [pc, #84]	@ (8003c50 <_sbrk+0x60>)
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c04:	4b13      	ldr	r3, [pc, #76]	@ (8003c54 <_sbrk+0x64>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d102      	bne.n	8003c12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c0c:	4b11      	ldr	r3, [pc, #68]	@ (8003c54 <_sbrk+0x64>)
 8003c0e:	4a12      	ldr	r2, [pc, #72]	@ (8003c58 <_sbrk+0x68>)
 8003c10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c12:	4b10      	ldr	r3, [pc, #64]	@ (8003c54 <_sbrk+0x64>)
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4413      	add	r3, r2
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d207      	bcs.n	8003c30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c20:	f00b fd12 	bl	800f648 <__errno>
 8003c24:	4603      	mov	r3, r0
 8003c26:	220c      	movs	r2, #12
 8003c28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c2e:	e009      	b.n	8003c44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c30:	4b08      	ldr	r3, [pc, #32]	@ (8003c54 <_sbrk+0x64>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c36:	4b07      	ldr	r3, [pc, #28]	@ (8003c54 <_sbrk+0x64>)
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4413      	add	r3, r2
 8003c3e:	4a05      	ldr	r2, [pc, #20]	@ (8003c54 <_sbrk+0x64>)
 8003c40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c42:	68fb      	ldr	r3, [r7, #12]
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3718      	adds	r7, #24
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	20050000 	.word	0x20050000
 8003c50:	00000400 	.word	0x00000400
 8003c54:	20000a0c 	.word	0x20000a0c
 8003c58:	20004bd8 	.word	0x20004bd8

08003c5c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c60:	4b06      	ldr	r3, [pc, #24]	@ (8003c7c <SystemInit+0x20>)
 8003c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c66:	4a05      	ldr	r2, [pc, #20]	@ (8003c7c <SystemInit+0x20>)
 8003c68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c70:	bf00      	nop
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr
 8003c7a:	bf00      	nop
 8003c7c:	e000ed00 	.word	0xe000ed00

08003c80 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b088      	sub	sp, #32
 8003c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003c86:	f107 0310 	add.w	r3, r7, #16
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	601a      	str	r2, [r3, #0]
 8003c8e:	605a      	str	r2, [r3, #4]
 8003c90:	609a      	str	r2, [r3, #8]
 8003c92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c94:	1d3b      	adds	r3, r7, #4
 8003c96:	2200      	movs	r2, #0
 8003c98:	601a      	str	r2, [r3, #0]
 8003c9a:	605a      	str	r2, [r3, #4]
 8003c9c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003c9e:	4b20      	ldr	r3, [pc, #128]	@ (8003d20 <MX_TIM1_Init+0xa0>)
 8003ca0:	4a20      	ldr	r2, [pc, #128]	@ (8003d24 <MX_TIM1_Init+0xa4>)
 8003ca2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003ca4:	4b1e      	ldr	r3, [pc, #120]	@ (8003d20 <MX_TIM1_Init+0xa0>)
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003caa:	4b1d      	ldr	r3, [pc, #116]	@ (8003d20 <MX_TIM1_Init+0xa0>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003cb0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d20 <MX_TIM1_Init+0xa0>)
 8003cb2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003cb6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cb8:	4b19      	ldr	r3, [pc, #100]	@ (8003d20 <MX_TIM1_Init+0xa0>)
 8003cba:	2200      	movs	r2, #0
 8003cbc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003cbe:	4b18      	ldr	r3, [pc, #96]	@ (8003d20 <MX_TIM1_Init+0xa0>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003cc4:	4b16      	ldr	r3, [pc, #88]	@ (8003d20 <MX_TIM1_Init+0xa0>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003cca:	4815      	ldr	r0, [pc, #84]	@ (8003d20 <MX_TIM1_Init+0xa0>)
 8003ccc:	f006 f846 	bl	8009d5c <HAL_TIM_Base_Init>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8003cd6:	f7fe f9b3 	bl	8002040 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003cda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003cde:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003ce0:	f107 0310 	add.w	r3, r7, #16
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	480e      	ldr	r0, [pc, #56]	@ (8003d20 <MX_TIM1_Init+0xa0>)
 8003ce8:	f006 fa28 	bl	800a13c <HAL_TIM_ConfigClockSource>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d001      	beq.n	8003cf6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003cf2:	f7fe f9a5 	bl	8002040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003d02:	1d3b      	adds	r3, r7, #4
 8003d04:	4619      	mov	r1, r3
 8003d06:	4806      	ldr	r0, [pc, #24]	@ (8003d20 <MX_TIM1_Init+0xa0>)
 8003d08:	f006 fc44 	bl	800a594 <HAL_TIMEx_MasterConfigSynchronization>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d001      	beq.n	8003d16 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003d12:	f7fe f995 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003d16:	bf00      	nop
 8003d18:	3720      	adds	r7, #32
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	20000a10 	.word	0x20000a10
 8003d24:	40010000 	.word	0x40010000

08003d28 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b088      	sub	sp, #32
 8003d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d2e:	f107 0310 	add.w	r3, r7, #16
 8003d32:	2200      	movs	r2, #0
 8003d34:	601a      	str	r2, [r3, #0]
 8003d36:	605a      	str	r2, [r3, #4]
 8003d38:	609a      	str	r2, [r3, #8]
 8003d3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d3c:	1d3b      	adds	r3, r7, #4
 8003d3e:	2200      	movs	r2, #0
 8003d40:	601a      	str	r2, [r3, #0]
 8003d42:	605a      	str	r2, [r3, #4]
 8003d44:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003d46:	4b1e      	ldr	r3, [pc, #120]	@ (8003dc0 <MX_TIM2_Init+0x98>)
 8003d48:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003d4c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003d4e:	4b1c      	ldr	r3, [pc, #112]	@ (8003dc0 <MX_TIM2_Init+0x98>)
 8003d50:	2200      	movs	r2, #0
 8003d52:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d54:	4b1a      	ldr	r3, [pc, #104]	@ (8003dc0 <MX_TIM2_Init+0x98>)
 8003d56:	2200      	movs	r2, #0
 8003d58:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003d5a:	4b19      	ldr	r3, [pc, #100]	@ (8003dc0 <MX_TIM2_Init+0x98>)
 8003d5c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d60:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d62:	4b17      	ldr	r3, [pc, #92]	@ (8003dc0 <MX_TIM2_Init+0x98>)
 8003d64:	2200      	movs	r2, #0
 8003d66:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d68:	4b15      	ldr	r3, [pc, #84]	@ (8003dc0 <MX_TIM2_Init+0x98>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003d6e:	4814      	ldr	r0, [pc, #80]	@ (8003dc0 <MX_TIM2_Init+0x98>)
 8003d70:	f005 fff4 	bl	8009d5c <HAL_TIM_Base_Init>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003d7a:	f7fe f961 	bl	8002040 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d82:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003d84:	f107 0310 	add.w	r3, r7, #16
 8003d88:	4619      	mov	r1, r3
 8003d8a:	480d      	ldr	r0, [pc, #52]	@ (8003dc0 <MX_TIM2_Init+0x98>)
 8003d8c:	f006 f9d6 	bl	800a13c <HAL_TIM_ConfigClockSource>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d001      	beq.n	8003d9a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003d96:	f7fe f953 	bl	8002040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003da2:	1d3b      	adds	r3, r7, #4
 8003da4:	4619      	mov	r1, r3
 8003da6:	4806      	ldr	r0, [pc, #24]	@ (8003dc0 <MX_TIM2_Init+0x98>)
 8003da8:	f006 fbf4 	bl	800a594 <HAL_TIMEx_MasterConfigSynchronization>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d001      	beq.n	8003db6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003db2:	f7fe f945 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003db6:	bf00      	nop
 8003db8:	3720      	adds	r7, #32
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	20000a5c 	.word	0x20000a5c

08003dc4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b088      	sub	sp, #32
 8003dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003dca:	f107 0310 	add.w	r3, r7, #16
 8003dce:	2200      	movs	r2, #0
 8003dd0:	601a      	str	r2, [r3, #0]
 8003dd2:	605a      	str	r2, [r3, #4]
 8003dd4:	609a      	str	r2, [r3, #8]
 8003dd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003dd8:	1d3b      	adds	r3, r7, #4
 8003dda:	2200      	movs	r2, #0
 8003ddc:	601a      	str	r2, [r3, #0]
 8003dde:	605a      	str	r2, [r3, #4]
 8003de0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003de2:	4b1d      	ldr	r3, [pc, #116]	@ (8003e58 <MX_TIM3_Init+0x94>)
 8003de4:	4a1d      	ldr	r2, [pc, #116]	@ (8003e5c <MX_TIM3_Init+0x98>)
 8003de6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003de8:	4b1b      	ldr	r3, [pc, #108]	@ (8003e58 <MX_TIM3_Init+0x94>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003dee:	4b1a      	ldr	r3, [pc, #104]	@ (8003e58 <MX_TIM3_Init+0x94>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003df4:	4b18      	ldr	r3, [pc, #96]	@ (8003e58 <MX_TIM3_Init+0x94>)
 8003df6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003dfa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003dfc:	4b16      	ldr	r3, [pc, #88]	@ (8003e58 <MX_TIM3_Init+0x94>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e02:	4b15      	ldr	r3, [pc, #84]	@ (8003e58 <MX_TIM3_Init+0x94>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003e08:	4813      	ldr	r0, [pc, #76]	@ (8003e58 <MX_TIM3_Init+0x94>)
 8003e0a:	f005 ffa7 	bl	8009d5c <HAL_TIM_Base_Init>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d001      	beq.n	8003e18 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8003e14:	f7fe f914 	bl	8002040 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003e18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e1c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003e1e:	f107 0310 	add.w	r3, r7, #16
 8003e22:	4619      	mov	r1, r3
 8003e24:	480c      	ldr	r0, [pc, #48]	@ (8003e58 <MX_TIM3_Init+0x94>)
 8003e26:	f006 f989 	bl	800a13c <HAL_TIM_ConfigClockSource>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d001      	beq.n	8003e34 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003e30:	f7fe f906 	bl	8002040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e34:	2300      	movs	r3, #0
 8003e36:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003e3c:	1d3b      	adds	r3, r7, #4
 8003e3e:	4619      	mov	r1, r3
 8003e40:	4805      	ldr	r0, [pc, #20]	@ (8003e58 <MX_TIM3_Init+0x94>)
 8003e42:	f006 fba7 	bl	800a594 <HAL_TIMEx_MasterConfigSynchronization>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d001      	beq.n	8003e50 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003e4c:	f7fe f8f8 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003e50:	bf00      	nop
 8003e52:	3720      	adds	r7, #32
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	20000aa8 	.word	0x20000aa8
 8003e5c:	40000400 	.word	0x40000400

08003e60 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b088      	sub	sp, #32
 8003e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003e66:	f107 0310 	add.w	r3, r7, #16
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	601a      	str	r2, [r3, #0]
 8003e6e:	605a      	str	r2, [r3, #4]
 8003e70:	609a      	str	r2, [r3, #8]
 8003e72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e74:	1d3b      	adds	r3, r7, #4
 8003e76:	2200      	movs	r2, #0
 8003e78:	601a      	str	r2, [r3, #0]
 8003e7a:	605a      	str	r2, [r3, #4]
 8003e7c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003e7e:	4b1d      	ldr	r3, [pc, #116]	@ (8003ef4 <MX_TIM5_Init+0x94>)
 8003e80:	4a1d      	ldr	r2, [pc, #116]	@ (8003ef8 <MX_TIM5_Init+0x98>)
 8003e82:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8003e84:	4b1b      	ldr	r3, [pc, #108]	@ (8003ef4 <MX_TIM5_Init+0x94>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e8a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ef4 <MX_TIM5_Init+0x94>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003e90:	4b18      	ldr	r3, [pc, #96]	@ (8003ef4 <MX_TIM5_Init+0x94>)
 8003e92:	f04f 32ff 	mov.w	r2, #4294967295
 8003e96:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e98:	4b16      	ldr	r3, [pc, #88]	@ (8003ef4 <MX_TIM5_Init+0x94>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e9e:	4b15      	ldr	r3, [pc, #84]	@ (8003ef4 <MX_TIM5_Init+0x94>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003ea4:	4813      	ldr	r0, [pc, #76]	@ (8003ef4 <MX_TIM5_Init+0x94>)
 8003ea6:	f005 ff59 	bl	8009d5c <HAL_TIM_Base_Init>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d001      	beq.n	8003eb4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8003eb0:	f7fe f8c6 	bl	8002040 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003eb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003eb8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003eba:	f107 0310 	add.w	r3, r7, #16
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	480c      	ldr	r0, [pc, #48]	@ (8003ef4 <MX_TIM5_Init+0x94>)
 8003ec2:	f006 f93b 	bl	800a13c <HAL_TIM_ConfigClockSource>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d001      	beq.n	8003ed0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8003ecc:	f7fe f8b8 	bl	8002040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003ed8:	1d3b      	adds	r3, r7, #4
 8003eda:	4619      	mov	r1, r3
 8003edc:	4805      	ldr	r0, [pc, #20]	@ (8003ef4 <MX_TIM5_Init+0x94>)
 8003ede:	f006 fb59 	bl	800a594 <HAL_TIMEx_MasterConfigSynchronization>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d001      	beq.n	8003eec <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8003ee8:	f7fe f8aa 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003eec:	bf00      	nop
 8003eee:	3720      	adds	r7, #32
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	20000af4 	.word	0x20000af4
 8003ef8:	40000c00 	.word	0x40000c00

08003efc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b088      	sub	sp, #32
 8003f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003f02:	f107 0310 	add.w	r3, r7, #16
 8003f06:	2200      	movs	r2, #0
 8003f08:	601a      	str	r2, [r3, #0]
 8003f0a:	605a      	str	r2, [r3, #4]
 8003f0c:	609a      	str	r2, [r3, #8]
 8003f0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f10:	1d3b      	adds	r3, r7, #4
 8003f12:	2200      	movs	r2, #0
 8003f14:	601a      	str	r2, [r3, #0]
 8003f16:	605a      	str	r2, [r3, #4]
 8003f18:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003f1a:	4b20      	ldr	r3, [pc, #128]	@ (8003f9c <MX_TIM8_Init+0xa0>)
 8003f1c:	4a20      	ldr	r2, [pc, #128]	@ (8003fa0 <MX_TIM8_Init+0xa4>)
 8003f1e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003f20:	4b1e      	ldr	r3, [pc, #120]	@ (8003f9c <MX_TIM8_Init+0xa0>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f26:	4b1d      	ldr	r3, [pc, #116]	@ (8003f9c <MX_TIM8_Init+0xa0>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003f2c:	4b1b      	ldr	r3, [pc, #108]	@ (8003f9c <MX_TIM8_Init+0xa0>)
 8003f2e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003f32:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f34:	4b19      	ldr	r3, [pc, #100]	@ (8003f9c <MX_TIM8_Init+0xa0>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003f3a:	4b18      	ldr	r3, [pc, #96]	@ (8003f9c <MX_TIM8_Init+0xa0>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f40:	4b16      	ldr	r3, [pc, #88]	@ (8003f9c <MX_TIM8_Init+0xa0>)
 8003f42:	2200      	movs	r2, #0
 8003f44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003f46:	4815      	ldr	r0, [pc, #84]	@ (8003f9c <MX_TIM8_Init+0xa0>)
 8003f48:	f005 ff08 	bl	8009d5c <HAL_TIM_Base_Init>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d001      	beq.n	8003f56 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8003f52:	f7fe f875 	bl	8002040 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f5a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003f5c:	f107 0310 	add.w	r3, r7, #16
 8003f60:	4619      	mov	r1, r3
 8003f62:	480e      	ldr	r0, [pc, #56]	@ (8003f9c <MX_TIM8_Init+0xa0>)
 8003f64:	f006 f8ea 	bl	800a13c <HAL_TIM_ConfigClockSource>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d001      	beq.n	8003f72 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8003f6e:	f7fe f867 	bl	8002040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f72:	2300      	movs	r3, #0
 8003f74:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003f76:	2300      	movs	r3, #0
 8003f78:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003f7e:	1d3b      	adds	r3, r7, #4
 8003f80:	4619      	mov	r1, r3
 8003f82:	4806      	ldr	r0, [pc, #24]	@ (8003f9c <MX_TIM8_Init+0xa0>)
 8003f84:	f006 fb06 	bl	800a594 <HAL_TIMEx_MasterConfigSynchronization>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d001      	beq.n	8003f92 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8003f8e:	f7fe f857 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003f92:	bf00      	nop
 8003f94:	3720      	adds	r7, #32
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	20000b40 	.word	0x20000b40
 8003fa0:	40010400 	.word	0x40010400

08003fa4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b08e      	sub	sp, #56	@ 0x38
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	601a      	str	r2, [r3, #0]
 8003fb4:	605a      	str	r2, [r3, #4]
 8003fb6:	609a      	str	r2, [r3, #8]
 8003fb8:	60da      	str	r2, [r3, #12]
 8003fba:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a3b      	ldr	r2, [pc, #236]	@ (80040b0 <HAL_TIM_Base_MspInit+0x10c>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d10c      	bne.n	8003fe0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003fc6:	4b3b      	ldr	r3, [pc, #236]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 8003fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fca:	4a3a      	ldr	r2, [pc, #232]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 8003fcc:	f043 0301 	orr.w	r3, r3, #1
 8003fd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fd2:	4b38      	ldr	r3, [pc, #224]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 8003fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	623b      	str	r3, [r7, #32]
 8003fdc:	6a3b      	ldr	r3, [r7, #32]

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8003fde:	e062      	b.n	80040a6 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM2)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fe8:	d10c      	bne.n	8004004 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003fea:	4b32      	ldr	r3, [pc, #200]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 8003fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fee:	4a31      	ldr	r2, [pc, #196]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 8003ff0:	f043 0301 	orr.w	r3, r3, #1
 8003ff4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ff6:	4b2f      	ldr	r3, [pc, #188]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 8003ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffa:	f003 0301 	and.w	r3, r3, #1
 8003ffe:	61fb      	str	r3, [r7, #28]
 8004000:	69fb      	ldr	r3, [r7, #28]
}
 8004002:	e050      	b.n	80040a6 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM3)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a2b      	ldr	r2, [pc, #172]	@ (80040b8 <HAL_TIM_Base_MspInit+0x114>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d10c      	bne.n	8004028 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800400e:	4b29      	ldr	r3, [pc, #164]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 8004010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004012:	4a28      	ldr	r2, [pc, #160]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 8004014:	f043 0302 	orr.w	r3, r3, #2
 8004018:	6413      	str	r3, [r2, #64]	@ 0x40
 800401a:	4b26      	ldr	r3, [pc, #152]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 800401c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800401e:	f003 0302 	and.w	r3, r3, #2
 8004022:	61bb      	str	r3, [r7, #24]
 8004024:	69bb      	ldr	r3, [r7, #24]
}
 8004026:	e03e      	b.n	80040a6 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM5)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a23      	ldr	r2, [pc, #140]	@ (80040bc <HAL_TIM_Base_MspInit+0x118>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d10c      	bne.n	800404c <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004032:	4b20      	ldr	r3, [pc, #128]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 8004034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004036:	4a1f      	ldr	r2, [pc, #124]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 8004038:	f043 0308 	orr.w	r3, r3, #8
 800403c:	6413      	str	r3, [r2, #64]	@ 0x40
 800403e:	4b1d      	ldr	r3, [pc, #116]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 8004040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004042:	f003 0308 	and.w	r3, r3, #8
 8004046:	617b      	str	r3, [r7, #20]
 8004048:	697b      	ldr	r3, [r7, #20]
}
 800404a:	e02c      	b.n	80040a6 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM8)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a1b      	ldr	r2, [pc, #108]	@ (80040c0 <HAL_TIM_Base_MspInit+0x11c>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d127      	bne.n	80040a6 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004056:	4b17      	ldr	r3, [pc, #92]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 8004058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800405a:	4a16      	ldr	r2, [pc, #88]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 800405c:	f043 0302 	orr.w	r3, r3, #2
 8004060:	6453      	str	r3, [r2, #68]	@ 0x44
 8004062:	4b14      	ldr	r3, [pc, #80]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 8004064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004066:	f003 0302 	and.w	r3, r3, #2
 800406a:	613b      	str	r3, [r7, #16]
 800406c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800406e:	4b11      	ldr	r3, [pc, #68]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 8004070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004072:	4a10      	ldr	r2, [pc, #64]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 8004074:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004078:	6313      	str	r3, [r2, #48]	@ 0x30
 800407a:	4b0e      	ldr	r3, [pc, #56]	@ (80040b4 <HAL_TIM_Base_MspInit+0x110>)
 800407c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800407e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004086:	2304      	movs	r3, #4
 8004088:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800408a:	2302      	movs	r3, #2
 800408c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800408e:	2300      	movs	r3, #0
 8004090:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004092:	2300      	movs	r3, #0
 8004094:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004096:	2303      	movs	r3, #3
 8004098:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800409a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800409e:	4619      	mov	r1, r3
 80040a0:	4808      	ldr	r0, [pc, #32]	@ (80040c4 <HAL_TIM_Base_MspInit+0x120>)
 80040a2:	f001 fd0f 	bl	8005ac4 <HAL_GPIO_Init>
}
 80040a6:	bf00      	nop
 80040a8:	3738      	adds	r7, #56	@ 0x38
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	40010000 	.word	0x40010000
 80040b4:	40023800 	.word	0x40023800
 80040b8:	40000400 	.word	0x40000400
 80040bc:	40000c00 	.word	0x40000c00
 80040c0:	40010400 	.word	0x40010400
 80040c4:	40022000 	.word	0x40022000

080040c8 <MX_UART7_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart6;

/* UART7 init function */
void MX_UART7_Init(void)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 80040cc:	4b14      	ldr	r3, [pc, #80]	@ (8004120 <MX_UART7_Init+0x58>)
 80040ce:	4a15      	ldr	r2, [pc, #84]	@ (8004124 <MX_UART7_Init+0x5c>)
 80040d0:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 80040d2:	4b13      	ldr	r3, [pc, #76]	@ (8004120 <MX_UART7_Init+0x58>)
 80040d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80040d8:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80040da:	4b11      	ldr	r3, [pc, #68]	@ (8004120 <MX_UART7_Init+0x58>)
 80040dc:	2200      	movs	r2, #0
 80040de:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80040e0:	4b0f      	ldr	r3, [pc, #60]	@ (8004120 <MX_UART7_Init+0x58>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80040e6:	4b0e      	ldr	r3, [pc, #56]	@ (8004120 <MX_UART7_Init+0x58>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80040ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004120 <MX_UART7_Init+0x58>)
 80040ee:	220c      	movs	r2, #12
 80040f0:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040f2:	4b0b      	ldr	r3, [pc, #44]	@ (8004120 <MX_UART7_Init+0x58>)
 80040f4:	2200      	movs	r2, #0
 80040f6:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80040f8:	4b09      	ldr	r3, [pc, #36]	@ (8004120 <MX_UART7_Init+0x58>)
 80040fa:	2200      	movs	r2, #0
 80040fc:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80040fe:	4b08      	ldr	r3, [pc, #32]	@ (8004120 <MX_UART7_Init+0x58>)
 8004100:	2200      	movs	r2, #0
 8004102:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004104:	4b06      	ldr	r3, [pc, #24]	@ (8004120 <MX_UART7_Init+0x58>)
 8004106:	2200      	movs	r2, #0
 8004108:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 800410a:	4805      	ldr	r0, [pc, #20]	@ (8004120 <MX_UART7_Init+0x58>)
 800410c:	f006 faee 	bl	800a6ec <HAL_UART_Init>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <MX_UART7_Init+0x52>
  {
    Error_Handler();
 8004116:	f7fd ff93 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 800411a:	bf00      	nop
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	20000b8c 	.word	0x20000b8c
 8004124:	40007800 	.word	0x40007800

08004128 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800412c:	4b14      	ldr	r3, [pc, #80]	@ (8004180 <MX_USART1_UART_Init+0x58>)
 800412e:	4a15      	ldr	r2, [pc, #84]	@ (8004184 <MX_USART1_UART_Init+0x5c>)
 8004130:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004132:	4b13      	ldr	r3, [pc, #76]	@ (8004180 <MX_USART1_UART_Init+0x58>)
 8004134:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004138:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800413a:	4b11      	ldr	r3, [pc, #68]	@ (8004180 <MX_USART1_UART_Init+0x58>)
 800413c:	2200      	movs	r2, #0
 800413e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004140:	4b0f      	ldr	r3, [pc, #60]	@ (8004180 <MX_USART1_UART_Init+0x58>)
 8004142:	2200      	movs	r2, #0
 8004144:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004146:	4b0e      	ldr	r3, [pc, #56]	@ (8004180 <MX_USART1_UART_Init+0x58>)
 8004148:	2200      	movs	r2, #0
 800414a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800414c:	4b0c      	ldr	r3, [pc, #48]	@ (8004180 <MX_USART1_UART_Init+0x58>)
 800414e:	220c      	movs	r2, #12
 8004150:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004152:	4b0b      	ldr	r3, [pc, #44]	@ (8004180 <MX_USART1_UART_Init+0x58>)
 8004154:	2200      	movs	r2, #0
 8004156:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004158:	4b09      	ldr	r3, [pc, #36]	@ (8004180 <MX_USART1_UART_Init+0x58>)
 800415a:	2200      	movs	r2, #0
 800415c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800415e:	4b08      	ldr	r3, [pc, #32]	@ (8004180 <MX_USART1_UART_Init+0x58>)
 8004160:	2200      	movs	r2, #0
 8004162:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004164:	4b06      	ldr	r3, [pc, #24]	@ (8004180 <MX_USART1_UART_Init+0x58>)
 8004166:	2200      	movs	r2, #0
 8004168:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800416a:	4805      	ldr	r0, [pc, #20]	@ (8004180 <MX_USART1_UART_Init+0x58>)
 800416c:	f006 fabe 	bl	800a6ec <HAL_UART_Init>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d001      	beq.n	800417a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004176:	f7fd ff63 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800417a:	bf00      	nop
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	20000c14 	.word	0x20000c14
 8004184:	40011000 	.word	0x40011000

08004188 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800418c:	4b14      	ldr	r3, [pc, #80]	@ (80041e0 <MX_USART6_UART_Init+0x58>)
 800418e:	4a15      	ldr	r2, [pc, #84]	@ (80041e4 <MX_USART6_UART_Init+0x5c>)
 8004190:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8004192:	4b13      	ldr	r3, [pc, #76]	@ (80041e0 <MX_USART6_UART_Init+0x58>)
 8004194:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004198:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800419a:	4b11      	ldr	r3, [pc, #68]	@ (80041e0 <MX_USART6_UART_Init+0x58>)
 800419c:	2200      	movs	r2, #0
 800419e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80041a0:	4b0f      	ldr	r3, [pc, #60]	@ (80041e0 <MX_USART6_UART_Init+0x58>)
 80041a2:	2200      	movs	r2, #0
 80041a4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80041a6:	4b0e      	ldr	r3, [pc, #56]	@ (80041e0 <MX_USART6_UART_Init+0x58>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80041ac:	4b0c      	ldr	r3, [pc, #48]	@ (80041e0 <MX_USART6_UART_Init+0x58>)
 80041ae:	220c      	movs	r2, #12
 80041b0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041b2:	4b0b      	ldr	r3, [pc, #44]	@ (80041e0 <MX_USART6_UART_Init+0x58>)
 80041b4:	2200      	movs	r2, #0
 80041b6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80041b8:	4b09      	ldr	r3, [pc, #36]	@ (80041e0 <MX_USART6_UART_Init+0x58>)
 80041ba:	2200      	movs	r2, #0
 80041bc:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80041be:	4b08      	ldr	r3, [pc, #32]	@ (80041e0 <MX_USART6_UART_Init+0x58>)
 80041c0:	2200      	movs	r2, #0
 80041c2:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80041c4:	4b06      	ldr	r3, [pc, #24]	@ (80041e0 <MX_USART6_UART_Init+0x58>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80041ca:	4805      	ldr	r0, [pc, #20]	@ (80041e0 <MX_USART6_UART_Init+0x58>)
 80041cc:	f006 fa8e 	bl	800a6ec <HAL_UART_Init>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d001      	beq.n	80041da <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 80041d6:	f7fd ff33 	bl	8002040 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80041da:	bf00      	nop
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop
 80041e0:	20000c9c 	.word	0x20000c9c
 80041e4:	40011400 	.word	0x40011400

080041e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b0b0      	sub	sp, #192	@ 0xc0
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041f0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80041f4:	2200      	movs	r2, #0
 80041f6:	601a      	str	r2, [r3, #0]
 80041f8:	605a      	str	r2, [r3, #4]
 80041fa:	609a      	str	r2, [r3, #8]
 80041fc:	60da      	str	r2, [r3, #12]
 80041fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004200:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004204:	2284      	movs	r2, #132	@ 0x84
 8004206:	2100      	movs	r1, #0
 8004208:	4618      	mov	r0, r3
 800420a:	f00b f9bf 	bl	800f58c <memset>
  if(uartHandle->Instance==UART7)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a79      	ldr	r2, [pc, #484]	@ (80043f8 <HAL_UART_MspInit+0x210>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d13d      	bne.n	8004294 <HAL_UART_MspInit+0xac>

  /* USER CODE END UART7_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8004218:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800421c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 800421e:	2300      	movs	r3, #0
 8004220:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004224:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004228:	4618      	mov	r0, r3
 800422a:	f003 fdf7 	bl	8007e1c <HAL_RCCEx_PeriphCLKConfig>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d001      	beq.n	8004238 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8004234:	f7fd ff04 	bl	8002040 <Error_Handler>
    }

    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8004238:	4b70      	ldr	r3, [pc, #448]	@ (80043fc <HAL_UART_MspInit+0x214>)
 800423a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423c:	4a6f      	ldr	r2, [pc, #444]	@ (80043fc <HAL_UART_MspInit+0x214>)
 800423e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004242:	6413      	str	r3, [r2, #64]	@ 0x40
 8004244:	4b6d      	ldr	r3, [pc, #436]	@ (80043fc <HAL_UART_MspInit+0x214>)
 8004246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004248:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800424c:	627b      	str	r3, [r7, #36]	@ 0x24
 800424e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004250:	4b6a      	ldr	r3, [pc, #424]	@ (80043fc <HAL_UART_MspInit+0x214>)
 8004252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004254:	4a69      	ldr	r2, [pc, #420]	@ (80043fc <HAL_UART_MspInit+0x214>)
 8004256:	f043 0320 	orr.w	r3, r3, #32
 800425a:	6313      	str	r3, [r2, #48]	@ 0x30
 800425c:	4b67      	ldr	r3, [pc, #412]	@ (80043fc <HAL_UART_MspInit+0x214>)
 800425e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004260:	f003 0320 	and.w	r3, r3, #32
 8004264:	623b      	str	r3, [r7, #32]
 8004266:	6a3b      	ldr	r3, [r7, #32]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004268:	23c0      	movs	r3, #192	@ 0xc0
 800426a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800426e:	2302      	movs	r3, #2
 8004270:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004274:	2300      	movs	r3, #0
 8004276:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800427a:	2303      	movs	r3, #3
 800427c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8004280:	2308      	movs	r3, #8
 8004282:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004286:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800428a:	4619      	mov	r1, r3
 800428c:	485c      	ldr	r0, [pc, #368]	@ (8004400 <HAL_UART_MspInit+0x218>)
 800428e:	f001 fc19 	bl	8005ac4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004292:	e0ac      	b.n	80043ee <HAL_UART_MspInit+0x206>
  else if(uartHandle->Instance==USART1)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a5a      	ldr	r2, [pc, #360]	@ (8004404 <HAL_UART_MspInit+0x21c>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d165      	bne.n	800436a <HAL_UART_MspInit+0x182>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800429e:	2340      	movs	r3, #64	@ 0x40
 80042a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80042a2:	2300      	movs	r3, #0
 80042a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80042a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80042aa:	4618      	mov	r0, r3
 80042ac:	f003 fdb6 	bl	8007e1c <HAL_RCCEx_PeriphCLKConfig>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <HAL_UART_MspInit+0xd2>
      Error_Handler();
 80042b6:	f7fd fec3 	bl	8002040 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80042ba:	4b50      	ldr	r3, [pc, #320]	@ (80043fc <HAL_UART_MspInit+0x214>)
 80042bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042be:	4a4f      	ldr	r2, [pc, #316]	@ (80043fc <HAL_UART_MspInit+0x214>)
 80042c0:	f043 0310 	orr.w	r3, r3, #16
 80042c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80042c6:	4b4d      	ldr	r3, [pc, #308]	@ (80043fc <HAL_UART_MspInit+0x214>)
 80042c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ca:	f003 0310 	and.w	r3, r3, #16
 80042ce:	61fb      	str	r3, [r7, #28]
 80042d0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042d2:	4b4a      	ldr	r3, [pc, #296]	@ (80043fc <HAL_UART_MspInit+0x214>)
 80042d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d6:	4a49      	ldr	r2, [pc, #292]	@ (80043fc <HAL_UART_MspInit+0x214>)
 80042d8:	f043 0302 	orr.w	r3, r3, #2
 80042dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80042de:	4b47      	ldr	r3, [pc, #284]	@ (80043fc <HAL_UART_MspInit+0x214>)
 80042e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e2:	f003 0302 	and.w	r3, r3, #2
 80042e6:	61bb      	str	r3, [r7, #24]
 80042e8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042ea:	4b44      	ldr	r3, [pc, #272]	@ (80043fc <HAL_UART_MspInit+0x214>)
 80042ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ee:	4a43      	ldr	r2, [pc, #268]	@ (80043fc <HAL_UART_MspInit+0x214>)
 80042f0:	f043 0301 	orr.w	r3, r3, #1
 80042f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80042f6:	4b41      	ldr	r3, [pc, #260]	@ (80043fc <HAL_UART_MspInit+0x214>)
 80042f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fa:	f003 0301 	and.w	r3, r3, #1
 80042fe:	617b      	str	r3, [r7, #20]
 8004300:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8004302:	2380      	movs	r3, #128	@ 0x80
 8004304:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004308:	2302      	movs	r3, #2
 800430a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800430e:	2300      	movs	r3, #0
 8004310:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004314:	2300      	movs	r3, #0
 8004316:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800431a:	2307      	movs	r3, #7
 800431c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8004320:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8004324:	4619      	mov	r1, r3
 8004326:	4838      	ldr	r0, [pc, #224]	@ (8004408 <HAL_UART_MspInit+0x220>)
 8004328:	f001 fbcc 	bl	8005ac4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 800432c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004330:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004334:	2302      	movs	r3, #2
 8004336:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800433a:	2300      	movs	r3, #0
 800433c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004340:	2300      	movs	r3, #0
 8004342:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004346:	2307      	movs	r3, #7
 8004348:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 800434c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8004350:	4619      	mov	r1, r3
 8004352:	482e      	ldr	r0, [pc, #184]	@ (800440c <HAL_UART_MspInit+0x224>)
 8004354:	f001 fbb6 	bl	8005ac4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 7, 0);
 8004358:	2200      	movs	r2, #0
 800435a:	2107      	movs	r1, #7
 800435c:	2025      	movs	r0, #37	@ 0x25
 800435e:	f000 fc21 	bl	8004ba4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004362:	2025      	movs	r0, #37	@ 0x25
 8004364:	f000 fc3a 	bl	8004bdc <HAL_NVIC_EnableIRQ>
}
 8004368:	e041      	b.n	80043ee <HAL_UART_MspInit+0x206>
  else if(uartHandle->Instance==USART6)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a28      	ldr	r2, [pc, #160]	@ (8004410 <HAL_UART_MspInit+0x228>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d13c      	bne.n	80043ee <HAL_UART_MspInit+0x206>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8004374:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004378:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 800437a:	2300      	movs	r3, #0
 800437c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004380:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004384:	4618      	mov	r0, r3
 8004386:	f003 fd49 	bl	8007e1c <HAL_RCCEx_PeriphCLKConfig>
 800438a:	4603      	mov	r3, r0
 800438c:	2b00      	cmp	r3, #0
 800438e:	d001      	beq.n	8004394 <HAL_UART_MspInit+0x1ac>
      Error_Handler();
 8004390:	f7fd fe56 	bl	8002040 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004394:	4b19      	ldr	r3, [pc, #100]	@ (80043fc <HAL_UART_MspInit+0x214>)
 8004396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004398:	4a18      	ldr	r2, [pc, #96]	@ (80043fc <HAL_UART_MspInit+0x214>)
 800439a:	f043 0320 	orr.w	r3, r3, #32
 800439e:	6453      	str	r3, [r2, #68]	@ 0x44
 80043a0:	4b16      	ldr	r3, [pc, #88]	@ (80043fc <HAL_UART_MspInit+0x214>)
 80043a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043a4:	f003 0320 	and.w	r3, r3, #32
 80043a8:	613b      	str	r3, [r7, #16]
 80043aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043ac:	4b13      	ldr	r3, [pc, #76]	@ (80043fc <HAL_UART_MspInit+0x214>)
 80043ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b0:	4a12      	ldr	r2, [pc, #72]	@ (80043fc <HAL_UART_MspInit+0x214>)
 80043b2:	f043 0304 	orr.w	r3, r3, #4
 80043b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80043b8:	4b10      	ldr	r3, [pc, #64]	@ (80043fc <HAL_UART_MspInit+0x214>)
 80043ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043bc:	f003 0304 	and.w	r3, r3, #4
 80043c0:	60fb      	str	r3, [r7, #12]
 80043c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 80043c4:	23c0      	movs	r3, #192	@ 0xc0
 80043c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043ca:	2302      	movs	r3, #2
 80043cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043d0:	2300      	movs	r3, #0
 80043d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043d6:	2303      	movs	r3, #3
 80043d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80043dc:	2308      	movs	r3, #8
 80043de:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043e2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80043e6:	4619      	mov	r1, r3
 80043e8:	480a      	ldr	r0, [pc, #40]	@ (8004414 <HAL_UART_MspInit+0x22c>)
 80043ea:	f001 fb6b 	bl	8005ac4 <HAL_GPIO_Init>
}
 80043ee:	bf00      	nop
 80043f0:	37c0      	adds	r7, #192	@ 0xc0
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	bf00      	nop
 80043f8:	40007800 	.word	0x40007800
 80043fc:	40023800 	.word	0x40023800
 8004400:	40021400 	.word	0x40021400
 8004404:	40011000 	.word	0x40011000
 8004408:	40020400 	.word	0x40020400
 800440c:	40020000 	.word	0x40020000
 8004410:	40011400 	.word	0x40011400
 8004414:	40020800 	.word	0x40020800

08004418 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004418:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004450 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800441c:	480d      	ldr	r0, [pc, #52]	@ (8004454 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800441e:	490e      	ldr	r1, [pc, #56]	@ (8004458 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004420:	4a0e      	ldr	r2, [pc, #56]	@ (800445c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004422:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004424:	e002      	b.n	800442c <LoopCopyDataInit>

08004426 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004426:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004428:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800442a:	3304      	adds	r3, #4

0800442c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800442c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800442e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004430:	d3f9      	bcc.n	8004426 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004432:	4a0b      	ldr	r2, [pc, #44]	@ (8004460 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004434:	4c0b      	ldr	r4, [pc, #44]	@ (8004464 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004436:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004438:	e001      	b.n	800443e <LoopFillZerobss>

0800443a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800443a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800443c:	3204      	adds	r2, #4

0800443e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800443e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004440:	d3fb      	bcc.n	800443a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004442:	f7ff fc0b 	bl	8003c5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004446:	f00b f905 	bl	800f654 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800444a:	f7fd fc7f 	bl	8001d4c <main>
  bx  lr    
 800444e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004450:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004454:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004458:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 800445c:	08011b90 	.word	0x08011b90
  ldr r2, =_sbss
 8004460:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8004464:	20004bd4 	.word	0x20004bd4

08004468 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004468:	e7fe      	b.n	8004468 <ADC_IRQHandler>

0800446a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800446a:	b580      	push	{r7, lr}
 800446c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800446e:	2003      	movs	r0, #3
 8004470:	f000 fb8d 	bl	8004b8e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004474:	200f      	movs	r0, #15
 8004476:	f7ff faf3 	bl	8003a60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800447a:	f7ff fac9 	bl	8003a10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800447e:	2300      	movs	r3, #0
}
 8004480:	4618      	mov	r0, r3
 8004482:	bd80      	pop	{r7, pc}

08004484 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004484:	b480      	push	{r7}
 8004486:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004488:	4b06      	ldr	r3, [pc, #24]	@ (80044a4 <HAL_IncTick+0x20>)
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	461a      	mov	r2, r3
 800448e:	4b06      	ldr	r3, [pc, #24]	@ (80044a8 <HAL_IncTick+0x24>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4413      	add	r3, r2
 8004494:	4a04      	ldr	r2, [pc, #16]	@ (80044a8 <HAL_IncTick+0x24>)
 8004496:	6013      	str	r3, [r2, #0]
}
 8004498:	bf00      	nop
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	2000003c 	.word	0x2000003c
 80044a8:	20000d24 	.word	0x20000d24

080044ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80044ac:	b480      	push	{r7}
 80044ae:	af00      	add	r7, sp, #0
  return uwTick;
 80044b0:	4b03      	ldr	r3, [pc, #12]	@ (80044c0 <HAL_GetTick+0x14>)
 80044b2:	681b      	ldr	r3, [r3, #0]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr
 80044be:	bf00      	nop
 80044c0:	20000d24 	.word	0x20000d24

080044c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80044cc:	f7ff ffee 	bl	80044ac <HAL_GetTick>
 80044d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044dc:	d005      	beq.n	80044ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80044de:	4b0a      	ldr	r3, [pc, #40]	@ (8004508 <HAL_Delay+0x44>)
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	461a      	mov	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	4413      	add	r3, r2
 80044e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80044ea:	bf00      	nop
 80044ec:	f7ff ffde 	bl	80044ac <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d8f7      	bhi.n	80044ec <HAL_Delay+0x28>
  {
  }
}
 80044fc:	bf00      	nop
 80044fe:	bf00      	nop
 8004500:	3710      	adds	r7, #16
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	2000003c 	.word	0x2000003c

0800450c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004514:	2300      	movs	r3, #0
 8004516:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e031      	b.n	8004586 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004526:	2b00      	cmp	r3, #0
 8004528:	d109      	bne.n	800453e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f7fc f8dc 	bl	80006e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004542:	f003 0310 	and.w	r3, r3, #16
 8004546:	2b00      	cmp	r3, #0
 8004548:	d116      	bne.n	8004578 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800454e:	4b10      	ldr	r3, [pc, #64]	@ (8004590 <HAL_ADC_Init+0x84>)
 8004550:	4013      	ands	r3, r2
 8004552:	f043 0202 	orr.w	r2, r3, #2
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f000 f970 	bl	8004840 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456a:	f023 0303 	bic.w	r3, r3, #3
 800456e:	f043 0201 	orr.w	r2, r3, #1
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	641a      	str	r2, [r3, #64]	@ 0x40
 8004576:	e001      	b.n	800457c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004584:	7bfb      	ldrb	r3, [r7, #15]
}
 8004586:	4618      	mov	r0, r3
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	ffffeefd 	.word	0xffffeefd

08004594 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004594:	b480      	push	{r7}
 8004596:	b085      	sub	sp, #20
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800459e:	2300      	movs	r3, #0
 80045a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d101      	bne.n	80045b0 <HAL_ADC_ConfigChannel+0x1c>
 80045ac:	2302      	movs	r3, #2
 80045ae:	e136      	b.n	800481e <HAL_ADC_ConfigChannel+0x28a>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2b09      	cmp	r3, #9
 80045be:	d93a      	bls.n	8004636 <HAL_ADC_ConfigChannel+0xa2>
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045c8:	d035      	beq.n	8004636 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	68d9      	ldr	r1, [r3, #12]
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	461a      	mov	r2, r3
 80045d8:	4613      	mov	r3, r2
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	4413      	add	r3, r2
 80045de:	3b1e      	subs	r3, #30
 80045e0:	2207      	movs	r2, #7
 80045e2:	fa02 f303 	lsl.w	r3, r2, r3
 80045e6:	43da      	mvns	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	400a      	ands	r2, r1
 80045ee:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a8d      	ldr	r2, [pc, #564]	@ (800482c <HAL_ADC_ConfigChannel+0x298>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d10a      	bne.n	8004610 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	68d9      	ldr	r1, [r3, #12]
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	061a      	lsls	r2, r3, #24
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	430a      	orrs	r2, r1
 800460c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800460e:	e035      	b.n	800467c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68d9      	ldr	r1, [r3, #12]
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	689a      	ldr	r2, [r3, #8]
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	b29b      	uxth	r3, r3
 8004620:	4618      	mov	r0, r3
 8004622:	4603      	mov	r3, r0
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	4403      	add	r3, r0
 8004628:	3b1e      	subs	r3, #30
 800462a:	409a      	lsls	r2, r3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	430a      	orrs	r2, r1
 8004632:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004634:	e022      	b.n	800467c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	6919      	ldr	r1, [r3, #16]
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	b29b      	uxth	r3, r3
 8004642:	461a      	mov	r2, r3
 8004644:	4613      	mov	r3, r2
 8004646:	005b      	lsls	r3, r3, #1
 8004648:	4413      	add	r3, r2
 800464a:	2207      	movs	r2, #7
 800464c:	fa02 f303 	lsl.w	r3, r2, r3
 8004650:	43da      	mvns	r2, r3
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	400a      	ands	r2, r1
 8004658:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	6919      	ldr	r1, [r3, #16]
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	689a      	ldr	r2, [r3, #8]
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	b29b      	uxth	r3, r3
 800466a:	4618      	mov	r0, r3
 800466c:	4603      	mov	r3, r0
 800466e:	005b      	lsls	r3, r3, #1
 8004670:	4403      	add	r3, r0
 8004672:	409a      	lsls	r2, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	430a      	orrs	r2, r1
 800467a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	2b06      	cmp	r3, #6
 8004682:	d824      	bhi.n	80046ce <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	685a      	ldr	r2, [r3, #4]
 800468e:	4613      	mov	r3, r2
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	4413      	add	r3, r2
 8004694:	3b05      	subs	r3, #5
 8004696:	221f      	movs	r2, #31
 8004698:	fa02 f303 	lsl.w	r3, r2, r3
 800469c:	43da      	mvns	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	400a      	ands	r2, r1
 80046a4:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	4618      	mov	r0, r3
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	4613      	mov	r3, r2
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	4413      	add	r3, r2
 80046be:	3b05      	subs	r3, #5
 80046c0:	fa00 f203 	lsl.w	r2, r0, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	430a      	orrs	r2, r1
 80046ca:	635a      	str	r2, [r3, #52]	@ 0x34
 80046cc:	e04c      	b.n	8004768 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	2b0c      	cmp	r3, #12
 80046d4:	d824      	bhi.n	8004720 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	685a      	ldr	r2, [r3, #4]
 80046e0:	4613      	mov	r3, r2
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	4413      	add	r3, r2
 80046e6:	3b23      	subs	r3, #35	@ 0x23
 80046e8:	221f      	movs	r2, #31
 80046ea:	fa02 f303 	lsl.w	r3, r2, r3
 80046ee:	43da      	mvns	r2, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	400a      	ands	r2, r1
 80046f6:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	b29b      	uxth	r3, r3
 8004704:	4618      	mov	r0, r3
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	685a      	ldr	r2, [r3, #4]
 800470a:	4613      	mov	r3, r2
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	4413      	add	r3, r2
 8004710:	3b23      	subs	r3, #35	@ 0x23
 8004712:	fa00 f203 	lsl.w	r2, r0, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	430a      	orrs	r2, r1
 800471c:	631a      	str	r2, [r3, #48]	@ 0x30
 800471e:	e023      	b.n	8004768 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	685a      	ldr	r2, [r3, #4]
 800472a:	4613      	mov	r3, r2
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	4413      	add	r3, r2
 8004730:	3b41      	subs	r3, #65	@ 0x41
 8004732:	221f      	movs	r2, #31
 8004734:	fa02 f303 	lsl.w	r3, r2, r3
 8004738:	43da      	mvns	r2, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	400a      	ands	r2, r1
 8004740:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	b29b      	uxth	r3, r3
 800474e:	4618      	mov	r0, r3
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	685a      	ldr	r2, [r3, #4]
 8004754:	4613      	mov	r3, r2
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	4413      	add	r3, r2
 800475a:	3b41      	subs	r3, #65	@ 0x41
 800475c:	fa00 f203 	lsl.w	r2, r0, r3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	430a      	orrs	r2, r1
 8004766:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a30      	ldr	r2, [pc, #192]	@ (8004830 <HAL_ADC_ConfigChannel+0x29c>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d10a      	bne.n	8004788 <HAL_ADC_ConfigChannel+0x1f4>
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800477a:	d105      	bne.n	8004788 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 800477c:	4b2d      	ldr	r3, [pc, #180]	@ (8004834 <HAL_ADC_ConfigChannel+0x2a0>)
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	4a2c      	ldr	r2, [pc, #176]	@ (8004834 <HAL_ADC_ConfigChannel+0x2a0>)
 8004782:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004786:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a28      	ldr	r2, [pc, #160]	@ (8004830 <HAL_ADC_ConfigChannel+0x29c>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d10f      	bne.n	80047b2 <HAL_ADC_ConfigChannel+0x21e>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2b12      	cmp	r3, #18
 8004798:	d10b      	bne.n	80047b2 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800479a:	4b26      	ldr	r3, [pc, #152]	@ (8004834 <HAL_ADC_ConfigChannel+0x2a0>)
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	4a25      	ldr	r2, [pc, #148]	@ (8004834 <HAL_ADC_ConfigChannel+0x2a0>)
 80047a0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80047a4:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80047a6:	4b23      	ldr	r3, [pc, #140]	@ (8004834 <HAL_ADC_ConfigChannel+0x2a0>)
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	4a22      	ldr	r2, [pc, #136]	@ (8004834 <HAL_ADC_ConfigChannel+0x2a0>)
 80047ac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80047b0:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a1e      	ldr	r2, [pc, #120]	@ (8004830 <HAL_ADC_ConfigChannel+0x29c>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d12b      	bne.n	8004814 <HAL_ADC_ConfigChannel+0x280>
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a1a      	ldr	r2, [pc, #104]	@ (800482c <HAL_ADC_ConfigChannel+0x298>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d003      	beq.n	80047ce <HAL_ADC_ConfigChannel+0x23a>
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	2b11      	cmp	r3, #17
 80047cc:	d122      	bne.n	8004814 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80047ce:	4b19      	ldr	r3, [pc, #100]	@ (8004834 <HAL_ADC_ConfigChannel+0x2a0>)
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	4a18      	ldr	r2, [pc, #96]	@ (8004834 <HAL_ADC_ConfigChannel+0x2a0>)
 80047d4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80047d8:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80047da:	4b16      	ldr	r3, [pc, #88]	@ (8004834 <HAL_ADC_ConfigChannel+0x2a0>)
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	4a15      	ldr	r2, [pc, #84]	@ (8004834 <HAL_ADC_ConfigChannel+0x2a0>)
 80047e0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80047e4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a10      	ldr	r2, [pc, #64]	@ (800482c <HAL_ADC_ConfigChannel+0x298>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d111      	bne.n	8004814 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80047f0:	4b11      	ldr	r3, [pc, #68]	@ (8004838 <HAL_ADC_ConfigChannel+0x2a4>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a11      	ldr	r2, [pc, #68]	@ (800483c <HAL_ADC_ConfigChannel+0x2a8>)
 80047f6:	fba2 2303 	umull	r2, r3, r2, r3
 80047fa:	0c9a      	lsrs	r2, r3, #18
 80047fc:	4613      	mov	r3, r2
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	4413      	add	r3, r2
 8004802:	005b      	lsls	r3, r3, #1
 8004804:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004806:	e002      	b.n	800480e <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	3b01      	subs	r3, #1
 800480c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d1f9      	bne.n	8004808 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3714      	adds	r7, #20
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	10000012 	.word	0x10000012
 8004830:	40012000 	.word	0x40012000
 8004834:	40012300 	.word	0x40012300
 8004838:	20000034 	.word	0x20000034
 800483c:	431bde83 	.word	0x431bde83

08004840 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004840:	b480      	push	{r7}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004848:	4b78      	ldr	r3, [pc, #480]	@ (8004a2c <ADC_Init+0x1ec>)
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	4a77      	ldr	r2, [pc, #476]	@ (8004a2c <ADC_Init+0x1ec>)
 800484e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8004852:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004854:	4b75      	ldr	r3, [pc, #468]	@ (8004a2c <ADC_Init+0x1ec>)
 8004856:	685a      	ldr	r2, [r3, #4]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	4973      	ldr	r1, [pc, #460]	@ (8004a2c <ADC_Init+0x1ec>)
 800485e:	4313      	orrs	r3, r2
 8004860:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	685a      	ldr	r2, [r3, #4]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004870:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	6859      	ldr	r1, [r3, #4]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	691b      	ldr	r3, [r3, #16]
 800487c:	021a      	lsls	r2, r3, #8
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	430a      	orrs	r2, r1
 8004884:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	685a      	ldr	r2, [r3, #4]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004894:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	6859      	ldr	r1, [r3, #4]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	689a      	ldr	r2, [r3, #8]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	430a      	orrs	r2, r1
 80048a6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	689a      	ldr	r2, [r3, #8]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80048b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	6899      	ldr	r1, [r3, #8]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	68da      	ldr	r2, [r3, #12]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	430a      	orrs	r2, r1
 80048c8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ce:	4a58      	ldr	r2, [pc, #352]	@ (8004a30 <ADC_Init+0x1f0>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d022      	beq.n	800491a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	689a      	ldr	r2, [r3, #8]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80048e2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	6899      	ldr	r1, [r3, #8]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	430a      	orrs	r2, r1
 80048f4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	689a      	ldr	r2, [r3, #8]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004904:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	6899      	ldr	r1, [r3, #8]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	430a      	orrs	r2, r1
 8004916:	609a      	str	r2, [r3, #8]
 8004918:	e00f      	b.n	800493a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004928:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	689a      	ldr	r2, [r3, #8]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004938:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	689a      	ldr	r2, [r3, #8]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f022 0202 	bic.w	r2, r2, #2
 8004948:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	6899      	ldr	r1, [r3, #8]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	005a      	lsls	r2, r3, #1
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	430a      	orrs	r2, r1
 800495c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d01b      	beq.n	80049a0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	685a      	ldr	r2, [r3, #4]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004976:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	685a      	ldr	r2, [r3, #4]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004986:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	6859      	ldr	r1, [r3, #4]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004992:	3b01      	subs	r3, #1
 8004994:	035a      	lsls	r2, r3, #13
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	430a      	orrs	r2, r1
 800499c:	605a      	str	r2, [r3, #4]
 800499e:	e007      	b.n	80049b0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	685a      	ldr	r2, [r3, #4]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80049be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	69db      	ldr	r3, [r3, #28]
 80049ca:	3b01      	subs	r3, #1
 80049cc:	051a      	lsls	r2, r3, #20
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	430a      	orrs	r2, r1
 80049d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	689a      	ldr	r2, [r3, #8]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80049e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	6899      	ldr	r1, [r3, #8]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80049f2:	025a      	lsls	r2, r3, #9
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	430a      	orrs	r2, r1
 80049fa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	689a      	ldr	r2, [r3, #8]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	6899      	ldr	r1, [r3, #8]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	695b      	ldr	r3, [r3, #20]
 8004a16:	029a      	lsls	r2, r3, #10
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	430a      	orrs	r2, r1
 8004a1e:	609a      	str	r2, [r3, #8]
}
 8004a20:	bf00      	nop
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr
 8004a2c:	40012300 	.word	0x40012300
 8004a30:	0f000001 	.word	0x0f000001

08004a34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b085      	sub	sp, #20
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f003 0307 	and.w	r3, r3, #7
 8004a42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a44:	4b0b      	ldr	r3, [pc, #44]	@ (8004a74 <__NVIC_SetPriorityGrouping+0x40>)
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a4a:	68ba      	ldr	r2, [r7, #8]
 8004a4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a50:	4013      	ands	r3, r2
 8004a52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004a5c:	4b06      	ldr	r3, [pc, #24]	@ (8004a78 <__NVIC_SetPriorityGrouping+0x44>)
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a62:	4a04      	ldr	r2, [pc, #16]	@ (8004a74 <__NVIC_SetPriorityGrouping+0x40>)
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	60d3      	str	r3, [r2, #12]
}
 8004a68:	bf00      	nop
 8004a6a:	3714      	adds	r7, #20
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr
 8004a74:	e000ed00 	.word	0xe000ed00
 8004a78:	05fa0000 	.word	0x05fa0000

08004a7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a80:	4b04      	ldr	r3, [pc, #16]	@ (8004a94 <__NVIC_GetPriorityGrouping+0x18>)
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	0a1b      	lsrs	r3, r3, #8
 8004a86:	f003 0307 	and.w	r3, r3, #7
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr
 8004a94:	e000ed00 	.word	0xe000ed00

08004a98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	db0b      	blt.n	8004ac2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004aaa:	79fb      	ldrb	r3, [r7, #7]
 8004aac:	f003 021f 	and.w	r2, r3, #31
 8004ab0:	4907      	ldr	r1, [pc, #28]	@ (8004ad0 <__NVIC_EnableIRQ+0x38>)
 8004ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab6:	095b      	lsrs	r3, r3, #5
 8004ab8:	2001      	movs	r0, #1
 8004aba:	fa00 f202 	lsl.w	r2, r0, r2
 8004abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004ac2:	bf00      	nop
 8004ac4:	370c      	adds	r7, #12
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr
 8004ace:	bf00      	nop
 8004ad0:	e000e100 	.word	0xe000e100

08004ad4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	4603      	mov	r3, r0
 8004adc:	6039      	str	r1, [r7, #0]
 8004ade:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	db0a      	blt.n	8004afe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	b2da      	uxtb	r2, r3
 8004aec:	490c      	ldr	r1, [pc, #48]	@ (8004b20 <__NVIC_SetPriority+0x4c>)
 8004aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004af2:	0112      	lsls	r2, r2, #4
 8004af4:	b2d2      	uxtb	r2, r2
 8004af6:	440b      	add	r3, r1
 8004af8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004afc:	e00a      	b.n	8004b14 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	b2da      	uxtb	r2, r3
 8004b02:	4908      	ldr	r1, [pc, #32]	@ (8004b24 <__NVIC_SetPriority+0x50>)
 8004b04:	79fb      	ldrb	r3, [r7, #7]
 8004b06:	f003 030f 	and.w	r3, r3, #15
 8004b0a:	3b04      	subs	r3, #4
 8004b0c:	0112      	lsls	r2, r2, #4
 8004b0e:	b2d2      	uxtb	r2, r2
 8004b10:	440b      	add	r3, r1
 8004b12:	761a      	strb	r2, [r3, #24]
}
 8004b14:	bf00      	nop
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr
 8004b20:	e000e100 	.word	0xe000e100
 8004b24:	e000ed00 	.word	0xe000ed00

08004b28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b089      	sub	sp, #36	@ 0x24
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f003 0307 	and.w	r3, r3, #7
 8004b3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	f1c3 0307 	rsb	r3, r3, #7
 8004b42:	2b04      	cmp	r3, #4
 8004b44:	bf28      	it	cs
 8004b46:	2304      	movcs	r3, #4
 8004b48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b4a:	69fb      	ldr	r3, [r7, #28]
 8004b4c:	3304      	adds	r3, #4
 8004b4e:	2b06      	cmp	r3, #6
 8004b50:	d902      	bls.n	8004b58 <NVIC_EncodePriority+0x30>
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	3b03      	subs	r3, #3
 8004b56:	e000      	b.n	8004b5a <NVIC_EncodePriority+0x32>
 8004b58:	2300      	movs	r3, #0
 8004b5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	fa02 f303 	lsl.w	r3, r2, r3
 8004b66:	43da      	mvns	r2, r3
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	401a      	ands	r2, r3
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b70:	f04f 31ff 	mov.w	r1, #4294967295
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	fa01 f303 	lsl.w	r3, r1, r3
 8004b7a:	43d9      	mvns	r1, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b80:	4313      	orrs	r3, r2
         );
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3724      	adds	r7, #36	@ 0x24
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr

08004b8e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b8e:	b580      	push	{r7, lr}
 8004b90:	b082      	sub	sp, #8
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f7ff ff4c 	bl	8004a34 <__NVIC_SetPriorityGrouping>
}
 8004b9c:	bf00      	nop
 8004b9e:	3708      	adds	r7, #8
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b086      	sub	sp, #24
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	4603      	mov	r3, r0
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
 8004bb0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bb6:	f7ff ff61 	bl	8004a7c <__NVIC_GetPriorityGrouping>
 8004bba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	68b9      	ldr	r1, [r7, #8]
 8004bc0:	6978      	ldr	r0, [r7, #20]
 8004bc2:	f7ff ffb1 	bl	8004b28 <NVIC_EncodePriority>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bcc:	4611      	mov	r1, r2
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f7ff ff80 	bl	8004ad4 <__NVIC_SetPriority>
}
 8004bd4:	bf00      	nop
 8004bd6:	3718      	adds	r7, #24
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b082      	sub	sp, #8
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	4603      	mov	r3, r0
 8004be4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bea:	4618      	mov	r0, r3
 8004bec:	f7ff ff54 	bl	8004a98 <__NVIC_EnableIRQ>
}
 8004bf0:	bf00      	nop
 8004bf2:	3708      	adds	r7, #8
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d101      	bne.n	8004c0a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e014      	b.n	8004c34 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	791b      	ldrb	r3, [r3, #4]
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d105      	bne.n	8004c20 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f7fb fdfc 	bl	8000818 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2202      	movs	r2, #2
 8004c24:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004c32:	2300      	movs	r3, #0
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3708      	adds	r7, #8
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b082      	sub	sp, #8
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c52:	d120      	bne.n	8004c96 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c62:	d118      	bne.n	8004c96 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2204      	movs	r2, #4
 8004c68:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	f043 0201 	orr.w	r2, r3, #1
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004c7e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c8e:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 f82d 	bl	8004cf0 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ca0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ca4:	d120      	bne.n	8004ce8 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cb4:	d118      	bne.n	8004ce8 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2204      	movs	r2, #4
 8004cba:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	691b      	ldr	r3, [r3, #16]
 8004cc0:	f043 0202 	orr.w	r2, r3, #2
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8004cd0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8004ce0:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f000 f85d 	bl	8004da2 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8004ce8:	bf00      	nop
 8004cea:	3708      	adds	r7, #8
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b083      	sub	sp, #12
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8004cf8:	bf00      	nop
 8004cfa:	370c      	adds	r7, #12
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr

08004d04 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b087      	sub	sp, #28
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	795b      	ldrb	r3, [r3, #5]
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d101      	bne.n	8004d1c <HAL_DAC_ConfigChannel+0x18>
 8004d18:	2302      	movs	r3, #2
 8004d1a:	e03c      	b.n	8004d96 <HAL_DAC_ConfigChannel+0x92>
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2202      	movs	r2, #2
 8004d26:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f003 0310 	and.w	r3, r3, #16
 8004d36:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3e:	43db      	mvns	r3, r3
 8004d40:	697a      	ldr	r2, [r7, #20]
 8004d42:	4013      	ands	r3, r2
 8004d44:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	685b      	ldr	r3, [r3, #4]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f003 0310 	and.w	r3, r3, #16
 8004d58:	693a      	ldr	r2, [r7, #16]
 8004d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	697a      	ldr	r2, [r7, #20]
 8004d6a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	6819      	ldr	r1, [r3, #0]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f003 0310 	and.w	r3, r3, #16
 8004d78:	22c0      	movs	r2, #192	@ 0xc0
 8004d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d7e:	43da      	mvns	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	400a      	ands	r2, r1
 8004d86:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	371c      	adds	r7, #28
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr

08004da2 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004da2:	b480      	push	{r7}
 8004da4:	b083      	sub	sp, #12
 8004da6:	af00      	add	r7, sp, #0
 8004da8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8004daa:	bf00      	nop
 8004dac:	370c      	adds	r7, #12
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
	...

08004db8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b086      	sub	sp, #24
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004dc4:	f7ff fb72 	bl	80044ac <HAL_GetTick>
 8004dc8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d101      	bne.n	8004dd4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e099      	b.n	8004f08 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2202      	movs	r2, #2
 8004dd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f022 0201 	bic.w	r2, r2, #1
 8004df2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004df4:	e00f      	b.n	8004e16 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004df6:	f7ff fb59 	bl	80044ac <HAL_GetTick>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	2b05      	cmp	r3, #5
 8004e02:	d908      	bls.n	8004e16 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2220      	movs	r2, #32
 8004e08:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2203      	movs	r2, #3
 8004e0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e078      	b.n	8004f08 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0301 	and.w	r3, r3, #1
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d1e8      	bne.n	8004df6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	4b38      	ldr	r3, [pc, #224]	@ (8004f10 <HAL_DMA_Init+0x158>)
 8004e30:	4013      	ands	r3, r2
 8004e32:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685a      	ldr	r2, [r3, #4]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e42:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	691b      	ldr	r3, [r3, #16]
 8004e48:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	699b      	ldr	r3, [r3, #24]
 8004e54:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a1b      	ldr	r3, [r3, #32]
 8004e60:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e6c:	2b04      	cmp	r3, #4
 8004e6e:	d107      	bne.n	8004e80 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	697a      	ldr	r2, [r7, #20]
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	697a      	ldr	r2, [r7, #20]
 8004e86:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	f023 0307 	bic.w	r3, r3, #7
 8004e96:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9c:	697a      	ldr	r2, [r7, #20]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea6:	2b04      	cmp	r3, #4
 8004ea8:	d117      	bne.n	8004eda <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eae:	697a      	ldr	r2, [r7, #20]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00e      	beq.n	8004eda <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f000 f9e9 	bl	8005294 <DMA_CheckFifoParam>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d008      	beq.n	8004eda <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2240      	movs	r2, #64	@ 0x40
 8004ecc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e016      	b.n	8004f08 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	697a      	ldr	r2, [r7, #20]
 8004ee0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f000 f9a0 	bl	8005228 <DMA_CalcBaseAndBitshift>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ef0:	223f      	movs	r2, #63	@ 0x3f
 8004ef2:	409a      	lsls	r2, r3
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2200      	movs	r2, #0
 8004efc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004f06:	2300      	movs	r3, #0
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3718      	adds	r7, #24
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}
 8004f10:	f010803f 	.word	0xf010803f

08004f14 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b084      	sub	sp, #16
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d101      	bne.n	8004f26 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e050      	b.n	8004fc8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	2b02      	cmp	r3, #2
 8004f30:	d101      	bne.n	8004f36 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8004f32:	2302      	movs	r3, #2
 8004f34:	e048      	b.n	8004fc8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 0201 	bic.w	r2, r2, #1
 8004f44:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2200      	movs	r2, #0
 8004f54:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	2200      	movs	r2, #0
 8004f64:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2221      	movs	r2, #33	@ 0x21
 8004f74:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f000 f956 	bl	8005228 <DMA_CalcBaseAndBitshift>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f84:	223f      	movs	r2, #63	@ 0x3f
 8004f86:	409a      	lsls	r2, r3
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b086      	sub	sp, #24
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	60f8      	str	r0, [r7, #12]
 8004fd8:	60b9      	str	r1, [r7, #8]
 8004fda:	607a      	str	r2, [r7, #4]
 8004fdc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fe6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d101      	bne.n	8004ff6 <HAL_DMA_Start_IT+0x26>
 8004ff2:	2302      	movs	r3, #2
 8004ff4:	e048      	b.n	8005088 <HAL_DMA_Start_IT+0xb8>
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005004:	b2db      	uxtb	r3, r3
 8005006:	2b01      	cmp	r3, #1
 8005008:	d137      	bne.n	800507a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2202      	movs	r2, #2
 800500e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	68b9      	ldr	r1, [r7, #8]
 800501e:	68f8      	ldr	r0, [r7, #12]
 8005020:	f000 f8d4 	bl	80051cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005028:	223f      	movs	r2, #63	@ 0x3f
 800502a:	409a      	lsls	r2, r3
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f042 0216 	orr.w	r2, r2, #22
 800503e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	695a      	ldr	r2, [r3, #20]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800504e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005054:	2b00      	cmp	r3, #0
 8005056:	d007      	beq.n	8005068 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f042 0208 	orr.w	r2, r2, #8
 8005066:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f042 0201 	orr.w	r2, r2, #1
 8005076:	601a      	str	r2, [r3, #0]
 8005078:	e005      	b.n	8005086 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005082:	2302      	movs	r3, #2
 8005084:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005086:	7dfb      	ldrb	r3, [r7, #23]
}
 8005088:	4618      	mov	r0, r3
 800508a:	3718      	adds	r7, #24
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800509c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800509e:	f7ff fa05 	bl	80044ac <HAL_GetTick>
 80050a2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d008      	beq.n	80050c2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2280      	movs	r2, #128	@ 0x80
 80050b4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e052      	b.n	8005168 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f022 0216 	bic.w	r2, r2, #22
 80050d0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	695a      	ldr	r2, [r3, #20]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80050e0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d103      	bne.n	80050f2 <HAL_DMA_Abort+0x62>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d007      	beq.n	8005102 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f022 0208 	bic.w	r2, r2, #8
 8005100:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f022 0201 	bic.w	r2, r2, #1
 8005110:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005112:	e013      	b.n	800513c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005114:	f7ff f9ca 	bl	80044ac <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	2b05      	cmp	r3, #5
 8005120:	d90c      	bls.n	800513c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2220      	movs	r2, #32
 8005126:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2203      	movs	r2, #3
 800512c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	e015      	b.n	8005168 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 0301 	and.w	r3, r3, #1
 8005146:	2b00      	cmp	r3, #0
 8005148:	d1e4      	bne.n	8005114 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800514e:	223f      	movs	r2, #63	@ 0x3f
 8005150:	409a      	lsls	r2, r3
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2201      	movs	r2, #1
 800515a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8005166:	2300      	movs	r3, #0
}
 8005168:	4618      	mov	r0, r3
 800516a:	3710      	adds	r7, #16
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}

08005170 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005170:	b480      	push	{r7}
 8005172:	b083      	sub	sp, #12
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b02      	cmp	r3, #2
 8005182:	d004      	beq.n	800518e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2280      	movs	r2, #128	@ 0x80
 8005188:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e00c      	b.n	80051a8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2205      	movs	r2, #5
 8005192:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f022 0201 	bic.w	r2, r2, #1
 80051a4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80051a6:	2300      	movs	r3, #0
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	370c      	adds	r7, #12
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr

080051cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	60b9      	str	r1, [r7, #8]
 80051d6:	607a      	str	r2, [r7, #4]
 80051d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80051e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	683a      	ldr	r2, [r7, #0]
 80051f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	2b40      	cmp	r3, #64	@ 0x40
 80051f8:	d108      	bne.n	800520c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	68ba      	ldr	r2, [r7, #8]
 8005208:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800520a:	e007      	b.n	800521c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	68ba      	ldr	r2, [r7, #8]
 8005212:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	687a      	ldr	r2, [r7, #4]
 800521a:	60da      	str	r2, [r3, #12]
}
 800521c:	bf00      	nop
 800521e:	3714      	adds	r7, #20
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr

08005228 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005228:	b480      	push	{r7}
 800522a:	b085      	sub	sp, #20
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	b2db      	uxtb	r3, r3
 8005236:	3b10      	subs	r3, #16
 8005238:	4a13      	ldr	r2, [pc, #76]	@ (8005288 <DMA_CalcBaseAndBitshift+0x60>)
 800523a:	fba2 2303 	umull	r2, r3, r2, r3
 800523e:	091b      	lsrs	r3, r3, #4
 8005240:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005242:	4a12      	ldr	r2, [pc, #72]	@ (800528c <DMA_CalcBaseAndBitshift+0x64>)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	4413      	add	r3, r2
 8005248:	781b      	ldrb	r3, [r3, #0]
 800524a:	461a      	mov	r2, r3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2b03      	cmp	r3, #3
 8005254:	d908      	bls.n	8005268 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	461a      	mov	r2, r3
 800525c:	4b0c      	ldr	r3, [pc, #48]	@ (8005290 <DMA_CalcBaseAndBitshift+0x68>)
 800525e:	4013      	ands	r3, r2
 8005260:	1d1a      	adds	r2, r3, #4
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	659a      	str	r2, [r3, #88]	@ 0x58
 8005266:	e006      	b.n	8005276 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	461a      	mov	r2, r3
 800526e:	4b08      	ldr	r3, [pc, #32]	@ (8005290 <DMA_CalcBaseAndBitshift+0x68>)
 8005270:	4013      	ands	r3, r2
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800527a:	4618      	mov	r0, r3
 800527c:	3714      	adds	r7, #20
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr
 8005286:	bf00      	nop
 8005288:	aaaaaaab 	.word	0xaaaaaaab
 800528c:	08011b30 	.word	0x08011b30
 8005290:	fffffc00 	.word	0xfffffc00

08005294 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005294:	b480      	push	{r7}
 8005296:	b085      	sub	sp, #20
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800529c:	2300      	movs	r3, #0
 800529e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	699b      	ldr	r3, [r3, #24]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d11f      	bne.n	80052ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	2b03      	cmp	r3, #3
 80052b2:	d856      	bhi.n	8005362 <DMA_CheckFifoParam+0xce>
 80052b4:	a201      	add	r2, pc, #4	@ (adr r2, 80052bc <DMA_CheckFifoParam+0x28>)
 80052b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ba:	bf00      	nop
 80052bc:	080052cd 	.word	0x080052cd
 80052c0:	080052df 	.word	0x080052df
 80052c4:	080052cd 	.word	0x080052cd
 80052c8:	08005363 	.word	0x08005363
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d046      	beq.n	8005366 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052dc:	e043      	b.n	8005366 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80052e6:	d140      	bne.n	800536a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052ec:	e03d      	b.n	800536a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	699b      	ldr	r3, [r3, #24]
 80052f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80052f6:	d121      	bne.n	800533c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	2b03      	cmp	r3, #3
 80052fc:	d837      	bhi.n	800536e <DMA_CheckFifoParam+0xda>
 80052fe:	a201      	add	r2, pc, #4	@ (adr r2, 8005304 <DMA_CheckFifoParam+0x70>)
 8005300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005304:	08005315 	.word	0x08005315
 8005308:	0800531b 	.word	0x0800531b
 800530c:	08005315 	.word	0x08005315
 8005310:	0800532d 	.word	0x0800532d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	73fb      	strb	r3, [r7, #15]
      break;
 8005318:	e030      	b.n	800537c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800531e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005322:	2b00      	cmp	r3, #0
 8005324:	d025      	beq.n	8005372 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800532a:	e022      	b.n	8005372 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005330:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005334:	d11f      	bne.n	8005376 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800533a:	e01c      	b.n	8005376 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	2b02      	cmp	r3, #2
 8005340:	d903      	bls.n	800534a <DMA_CheckFifoParam+0xb6>
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	2b03      	cmp	r3, #3
 8005346:	d003      	beq.n	8005350 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005348:	e018      	b.n	800537c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	73fb      	strb	r3, [r7, #15]
      break;
 800534e:	e015      	b.n	800537c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005354:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00e      	beq.n	800537a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	73fb      	strb	r3, [r7, #15]
      break;
 8005360:	e00b      	b.n	800537a <DMA_CheckFifoParam+0xe6>
      break;
 8005362:	bf00      	nop
 8005364:	e00a      	b.n	800537c <DMA_CheckFifoParam+0xe8>
      break;
 8005366:	bf00      	nop
 8005368:	e008      	b.n	800537c <DMA_CheckFifoParam+0xe8>
      break;
 800536a:	bf00      	nop
 800536c:	e006      	b.n	800537c <DMA_CheckFifoParam+0xe8>
      break;
 800536e:	bf00      	nop
 8005370:	e004      	b.n	800537c <DMA_CheckFifoParam+0xe8>
      break;
 8005372:	bf00      	nop
 8005374:	e002      	b.n	800537c <DMA_CheckFifoParam+0xe8>
      break;   
 8005376:	bf00      	nop
 8005378:	e000      	b.n	800537c <DMA_CheckFifoParam+0xe8>
      break;
 800537a:	bf00      	nop
    }
  } 
  
  return status; 
 800537c:	7bfb      	ldrb	r3, [r7, #15]
}
 800537e:	4618      	mov	r0, r3
 8005380:	3714      	adds	r7, #20
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr
 800538a:	bf00      	nop

0800538c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b082      	sub	sp, #8
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d101      	bne.n	800539e <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e039      	b.n	8005412 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d106      	bne.n	80053b8 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f7fb faaa 	bl	800090c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2202      	movs	r2, #2
 80053bc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053dc:	f023 0107 	bic.w	r1, r3, #7
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	689a      	ldr	r2, [r3, #8]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	430a      	orrs	r2, r1
 80053ea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80053f2:	4b0a      	ldr	r3, [pc, #40]	@ (800541c <HAL_DMA2D_Init+0x90>)
 80053f4:	4013      	ands	r3, r2
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	68d1      	ldr	r1, [r2, #12]
 80053fa:	687a      	ldr	r2, [r7, #4]
 80053fc:	6812      	ldr	r2, [r2, #0]
 80053fe:	430b      	orrs	r3, r1
 8005400:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3708      	adds	r7, #8
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}
 800541a:	bf00      	nop
 800541c:	ffffc000 	.word	0xffffc000

08005420 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b086      	sub	sp, #24
 8005424:	af02      	add	r7, sp, #8
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
 800542c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005434:	2b01      	cmp	r3, #1
 8005436:	d101      	bne.n	800543c <HAL_DMA2D_Start+0x1c>
 8005438:	2302      	movs	r3, #2
 800543a:	e018      	b.n	800546e <HAL_DMA2D_Start+0x4e>
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2202      	movs	r2, #2
 8005448:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	9300      	str	r3, [sp, #0]
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	68b9      	ldr	r1, [r7, #8]
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f000 fa98 	bl	800598c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f042 0201 	orr.w	r2, r2, #1
 800546a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	3710      	adds	r7, #16
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}

08005476 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8005476:	b580      	push	{r7, lr}
 8005478:	b086      	sub	sp, #24
 800547a:	af00      	add	r7, sp, #0
 800547c:	6078      	str	r0, [r7, #4]
 800547e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8005480:	2300      	movs	r3, #0
 8005482:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	2b00      	cmp	r3, #0
 8005490:	d056      	beq.n	8005540 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8005492:	f7ff f80b 	bl	80044ac <HAL_GetTick>
 8005496:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005498:	e04b      	b.n	8005532 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d023      	beq.n	80054f4 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f003 0320 	and.w	r3, r3, #32
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d005      	beq.n	80054c2 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ba:	f043 0202 	orr.w	r2, r3, #2
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f003 0301 	and.w	r3, r3, #1
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d005      	beq.n	80054d8 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054d0:	f043 0201 	orr.w	r2, r3, #1
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2221      	movs	r2, #33	@ 0x21
 80054de:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2204      	movs	r2, #4
 80054e4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2200      	movs	r2, #0
 80054ec:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	e0a5      	b.n	8005640 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054fa:	d01a      	beq.n	8005532 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80054fc:	f7fe ffd6 	bl	80044ac <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	683a      	ldr	r2, [r7, #0]
 8005508:	429a      	cmp	r2, r3
 800550a:	d302      	bcc.n	8005512 <HAL_DMA2D_PollForTransfer+0x9c>
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d10f      	bne.n	8005532 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005516:	f043 0220 	orr.w	r2, r3, #32
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2203      	movs	r2, #3
 8005522:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e086      	b.n	8005640 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	f003 0302 	and.w	r3, r3, #2
 800553c:	2b00      	cmp	r3, #0
 800553e:	d0ac      	beq.n	800549a <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	f003 0320 	and.w	r3, r3, #32
 800554a:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005552:	f003 0320 	and.w	r3, r3, #32
 8005556:	693a      	ldr	r2, [r7, #16]
 8005558:	4313      	orrs	r3, r2
 800555a:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d061      	beq.n	8005626 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8005562:	f7fe ffa3 	bl	80044ac <HAL_GetTick>
 8005566:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005568:	e056      	b.n	8005618 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8005578:	2b00      	cmp	r3, #0
 800557a:	d02e      	beq.n	80055da <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f003 0308 	and.w	r3, r3, #8
 8005582:	2b00      	cmp	r3, #0
 8005584:	d005      	beq.n	8005592 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800558a:	f043 0204 	orr.w	r2, r3, #4
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f003 0320 	and.w	r3, r3, #32
 8005598:	2b00      	cmp	r3, #0
 800559a:	d005      	beq.n	80055a8 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055a0:	f043 0202 	orr.w	r2, r3, #2
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f003 0301 	and.w	r3, r3, #1
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d005      	beq.n	80055be <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055b6:	f043 0201 	orr.w	r2, r3, #1
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2229      	movs	r2, #41	@ 0x29
 80055c4:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2204      	movs	r2, #4
 80055ca:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e032      	b.n	8005640 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e0:	d01a      	beq.n	8005618 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80055e2:	f7fe ff63 	bl	80044ac <HAL_GetTick>
 80055e6:	4602      	mov	r2, r0
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	683a      	ldr	r2, [r7, #0]
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d302      	bcc.n	80055f8 <HAL_DMA2D_PollForTransfer+0x182>
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d10f      	bne.n	8005618 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055fc:	f043 0220 	orr.w	r2, r3, #32
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2203      	movs	r2, #3
 8005608:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8005614:	2303      	movs	r3, #3
 8005616:	e013      	b.n	8005640 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	f003 0310 	and.w	r3, r3, #16
 8005622:	2b00      	cmp	r3, #0
 8005624:	d0a1      	beq.n	800556a <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	2212      	movs	r2, #18
 800562c:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2201      	movs	r2, #1
 8005632:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800563e:	2300      	movs	r3, #0
}
 8005640:	4618      	mov	r0, r3
 8005642:	3718      	adds	r7, #24
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}

08005648 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b084      	sub	sp, #16
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	2b00      	cmp	r3, #0
 8005668:	d026      	beq.n	80056b8 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005670:	2b00      	cmp	r3, #0
 8005672:	d021      	beq.n	80056b8 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005682:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005688:	f043 0201 	orr.w	r2, r3, #1
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2201      	movs	r2, #1
 8005696:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2204      	movs	r2, #4
 800569c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d003      	beq.n	80056b8 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	695b      	ldr	r3, [r3, #20]
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f003 0320 	and.w	r3, r3, #32
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d026      	beq.n	8005710 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d021      	beq.n	8005710 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056da:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2220      	movs	r2, #32
 80056e2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056e8:	f043 0202 	orr.w	r2, r3, #2
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2204      	movs	r2, #4
 80056f4:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2200      	movs	r2, #0
 80056fc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	695b      	ldr	r3, [r3, #20]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d003      	beq.n	8005710 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	695b      	ldr	r3, [r3, #20]
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f003 0308 	and.w	r3, r3, #8
 8005716:	2b00      	cmp	r3, #0
 8005718:	d026      	beq.n	8005768 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005720:	2b00      	cmp	r3, #0
 8005722:	d021      	beq.n	8005768 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005732:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	2208      	movs	r2, #8
 800573a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005740:	f043 0204 	orr.w	r2, r3, #4
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2204      	movs	r2, #4
 800574c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	695b      	ldr	r3, [r3, #20]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d003      	beq.n	8005768 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	695b      	ldr	r3, [r3, #20]
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f003 0304 	and.w	r3, r3, #4
 800576e:	2b00      	cmp	r3, #0
 8005770:	d013      	beq.n	800579a <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005778:	2b00      	cmp	r3, #0
 800577a:	d00e      	beq.n	800579a <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800578a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2204      	movs	r2, #4
 8005792:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f000 f853 	bl	8005840 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f003 0302 	and.w	r3, r3, #2
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d024      	beq.n	80057ee <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d01f      	beq.n	80057ee <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80057bc:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	2202      	movs	r2, #2
 80057c4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2201      	movs	r2, #1
 80057d2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2200      	movs	r2, #0
 80057da:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d003      	beq.n	80057ee <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	691b      	ldr	r3, [r3, #16]
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	f003 0310 	and.w	r3, r3, #16
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d01f      	beq.n	8005838 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d01a      	beq.n	8005838 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005810:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	2210      	movs	r2, #16
 8005818:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2201      	movs	r2, #1
 8005826:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 f80e 	bl	8005854 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8005838:	bf00      	nop
 800583a:	3710      	adds	r7, #16
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}

08005840 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8005848:	bf00      	nop
 800584a:	370c      	adds	r7, #12
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr

08005854 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8005854:	b480      	push	{r7}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 800585c:	bf00      	nop
 800585e:	370c      	adds	r7, #12
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr

08005868 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8005868:	b480      	push	{r7}
 800586a:	b087      	sub	sp, #28
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005880:	2b01      	cmp	r3, #1
 8005882:	d101      	bne.n	8005888 <HAL_DMA2D_ConfigLayer+0x20>
 8005884:	2302      	movs	r3, #2
 8005886:	e079      	b.n	800597c <HAL_DMA2D_ConfigLayer+0x114>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2202      	movs	r2, #2
 8005894:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	011b      	lsls	r3, r3, #4
 800589c:	3318      	adds	r3, #24
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	4413      	add	r3, r2
 80058a2:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	685a      	ldr	r2, [r3, #4]
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	041b      	lsls	r3, r3, #16
 80058ae:	4313      	orrs	r3, r2
 80058b0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80058b2:	4b35      	ldr	r3, [pc, #212]	@ (8005988 <HAL_DMA2D_ConfigLayer+0x120>)
 80058b4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	2b0a      	cmp	r3, #10
 80058bc:	d003      	beq.n	80058c6 <HAL_DMA2D_ConfigLayer+0x5e>
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	2b09      	cmp	r3, #9
 80058c4:	d107      	bne.n	80058d6 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80058ce:	697a      	ldr	r2, [r7, #20]
 80058d0:	4313      	orrs	r3, r2
 80058d2:	617b      	str	r3, [r7, #20]
 80058d4:	e005      	b.n	80058e2 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	061b      	lsls	r3, r3, #24
 80058dc:	697a      	ldr	r2, [r7, #20]
 80058de:	4313      	orrs	r3, r2
 80058e0:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d120      	bne.n	800592a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	43db      	mvns	r3, r3
 80058f2:	ea02 0103 	and.w	r1, r2, r3
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	697a      	ldr	r2, [r7, #20]
 80058fc:	430a      	orrs	r2, r1
 80058fe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	693a      	ldr	r2, [r7, #16]
 8005906:	6812      	ldr	r2, [r2, #0]
 8005908:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	2b0a      	cmp	r3, #10
 8005910:	d003      	beq.n	800591a <HAL_DMA2D_ConfigLayer+0xb2>
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	2b09      	cmp	r3, #9
 8005918:	d127      	bne.n	800596a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	68da      	ldr	r2, [r3, #12]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8005926:	629a      	str	r2, [r3, #40]	@ 0x28
 8005928:	e01f      	b.n	800596a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	69da      	ldr	r2, [r3, #28]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	43db      	mvns	r3, r3
 8005934:	ea02 0103 	and.w	r1, r2, r3
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	697a      	ldr	r2, [r7, #20]
 800593e:	430a      	orrs	r2, r1
 8005940:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	693a      	ldr	r2, [r7, #16]
 8005948:	6812      	ldr	r2, [r2, #0]
 800594a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	2b0a      	cmp	r3, #10
 8005952:	d003      	beq.n	800595c <HAL_DMA2D_ConfigLayer+0xf4>
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	2b09      	cmp	r3, #9
 800595a:	d106      	bne.n	800596a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	68da      	ldr	r2, [r3, #12]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8005968:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 800597a:	2300      	movs	r3, #0
}
 800597c:	4618      	mov	r0, r3
 800597e:	371c      	adds	r7, #28
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr
 8005988:	ff03000f 	.word	0xff03000f

0800598c <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 800598c:	b480      	push	{r7}
 800598e:	b08b      	sub	sp, #44	@ 0x2c
 8005990:	af00      	add	r7, sp, #0
 8005992:	60f8      	str	r0, [r7, #12]
 8005994:	60b9      	str	r1, [r7, #8]
 8005996:	607a      	str	r2, [r7, #4]
 8005998:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a0:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	041a      	lsls	r2, r3, #16
 80059a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059aa:	431a      	orrs	r2, r3
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	430a      	orrs	r2, r1
 80059b2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80059c4:	d174      	bne.n	8005ab0 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80059cc:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80059d4:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80059dc:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d108      	bne.n	80059fe <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80059ec:	69ba      	ldr	r2, [r7, #24]
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	431a      	orrs	r2, r3
 80059f2:	6a3b      	ldr	r3, [r7, #32]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	697a      	ldr	r2, [r7, #20]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80059fc:	e053      	b.n	8005aa6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d106      	bne.n	8005a14 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8005a06:	69ba      	ldr	r2, [r7, #24]
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	697a      	ldr	r2, [r7, #20]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a12:	e048      	b.n	8005aa6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	2b02      	cmp	r3, #2
 8005a1a:	d111      	bne.n	8005a40 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	0cdb      	lsrs	r3, r3, #19
 8005a20:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	0a9b      	lsrs	r3, r3, #10
 8005a26:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	08db      	lsrs	r3, r3, #3
 8005a2c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8005a2e:	69bb      	ldr	r3, [r7, #24]
 8005a30:	015a      	lsls	r2, r3, #5
 8005a32:	69fb      	ldr	r3, [r7, #28]
 8005a34:	02db      	lsls	r3, r3, #11
 8005a36:	4313      	orrs	r3, r2
 8005a38:	697a      	ldr	r2, [r7, #20]
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a3e:	e032      	b.n	8005aa6 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	2b03      	cmp	r3, #3
 8005a46:	d117      	bne.n	8005a78 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8005a48:	6a3b      	ldr	r3, [r7, #32]
 8005a4a:	0fdb      	lsrs	r3, r3, #31
 8005a4c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	0cdb      	lsrs	r3, r3, #19
 8005a52:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8005a54:	69bb      	ldr	r3, [r7, #24]
 8005a56:	0adb      	lsrs	r3, r3, #11
 8005a58:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	08db      	lsrs	r3, r3, #3
 8005a5e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8005a60:	69bb      	ldr	r3, [r7, #24]
 8005a62:	015a      	lsls	r2, r3, #5
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	029b      	lsls	r3, r3, #10
 8005a68:	431a      	orrs	r2, r3
 8005a6a:	6a3b      	ldr	r3, [r7, #32]
 8005a6c:	03db      	lsls	r3, r3, #15
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a76:	e016      	b.n	8005aa6 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8005a78:	6a3b      	ldr	r3, [r7, #32]
 8005a7a:	0f1b      	lsrs	r3, r3, #28
 8005a7c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	0d1b      	lsrs	r3, r3, #20
 8005a82:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	0b1b      	lsrs	r3, r3, #12
 8005a88:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	091b      	lsrs	r3, r3, #4
 8005a8e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8005a90:	69bb      	ldr	r3, [r7, #24]
 8005a92:	011a      	lsls	r2, r3, #4
 8005a94:	69fb      	ldr	r3, [r7, #28]
 8005a96:	021b      	lsls	r3, r3, #8
 8005a98:	431a      	orrs	r2, r3
 8005a9a:	6a3b      	ldr	r3, [r7, #32]
 8005a9c:	031b      	lsls	r3, r3, #12
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	697a      	ldr	r2, [r7, #20]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005aac:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8005aae:	e003      	b.n	8005ab8 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	68ba      	ldr	r2, [r7, #8]
 8005ab6:	60da      	str	r2, [r3, #12]
}
 8005ab8:	bf00      	nop
 8005aba:	372c      	adds	r7, #44	@ 0x2c
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b089      	sub	sp, #36	@ 0x24
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005ada:	2300      	movs	r3, #0
 8005adc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005ade:	2300      	movs	r3, #0
 8005ae0:	61fb      	str	r3, [r7, #28]
 8005ae2:	e175      	b.n	8005dd0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	69fb      	ldr	r3, [r7, #28]
 8005ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8005aec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	697a      	ldr	r2, [r7, #20]
 8005af4:	4013      	ands	r3, r2
 8005af6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005af8:	693a      	ldr	r2, [r7, #16]
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	429a      	cmp	r2, r3
 8005afe:	f040 8164 	bne.w	8005dca <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	685b      	ldr	r3, [r3, #4]
 8005b06:	f003 0303 	and.w	r3, r3, #3
 8005b0a:	2b01      	cmp	r3, #1
 8005b0c:	d005      	beq.n	8005b1a <HAL_GPIO_Init+0x56>
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f003 0303 	and.w	r3, r3, #3
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d130      	bne.n	8005b7c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005b20:	69fb      	ldr	r3, [r7, #28]
 8005b22:	005b      	lsls	r3, r3, #1
 8005b24:	2203      	movs	r2, #3
 8005b26:	fa02 f303 	lsl.w	r3, r2, r3
 8005b2a:	43db      	mvns	r3, r3
 8005b2c:	69ba      	ldr	r2, [r7, #24]
 8005b2e:	4013      	ands	r3, r2
 8005b30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	68da      	ldr	r2, [r3, #12]
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	005b      	lsls	r3, r3, #1
 8005b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b3e:	69ba      	ldr	r2, [r7, #24]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	69ba      	ldr	r2, [r7, #24]
 8005b48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005b50:	2201      	movs	r2, #1
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	fa02 f303 	lsl.w	r3, r2, r3
 8005b58:	43db      	mvns	r3, r3
 8005b5a:	69ba      	ldr	r2, [r7, #24]
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	091b      	lsrs	r3, r3, #4
 8005b66:	f003 0201 	and.w	r2, r3, #1
 8005b6a:	69fb      	ldr	r3, [r7, #28]
 8005b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b70:	69ba      	ldr	r2, [r7, #24]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	69ba      	ldr	r2, [r7, #24]
 8005b7a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	f003 0303 	and.w	r3, r3, #3
 8005b84:	2b03      	cmp	r3, #3
 8005b86:	d017      	beq.n	8005bb8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	68db      	ldr	r3, [r3, #12]
 8005b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	005b      	lsls	r3, r3, #1
 8005b92:	2203      	movs	r2, #3
 8005b94:	fa02 f303 	lsl.w	r3, r2, r3
 8005b98:	43db      	mvns	r3, r3
 8005b9a:	69ba      	ldr	r2, [r7, #24]
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	689a      	ldr	r2, [r3, #8]
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	005b      	lsls	r3, r3, #1
 8005ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bac:	69ba      	ldr	r2, [r7, #24]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	69ba      	ldr	r2, [r7, #24]
 8005bb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	f003 0303 	and.w	r3, r3, #3
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d123      	bne.n	8005c0c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005bc4:	69fb      	ldr	r3, [r7, #28]
 8005bc6:	08da      	lsrs	r2, r3, #3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	3208      	adds	r2, #8
 8005bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	f003 0307 	and.w	r3, r3, #7
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	220f      	movs	r2, #15
 8005bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8005be0:	43db      	mvns	r3, r3
 8005be2:	69ba      	ldr	r2, [r7, #24]
 8005be4:	4013      	ands	r3, r2
 8005be6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	691a      	ldr	r2, [r3, #16]
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	f003 0307 	and.w	r3, r3, #7
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf8:	69ba      	ldr	r2, [r7, #24]
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	08da      	lsrs	r2, r3, #3
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	3208      	adds	r2, #8
 8005c06:	69b9      	ldr	r1, [r7, #24]
 8005c08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	005b      	lsls	r3, r3, #1
 8005c16:	2203      	movs	r2, #3
 8005c18:	fa02 f303 	lsl.w	r3, r2, r3
 8005c1c:	43db      	mvns	r3, r3
 8005c1e:	69ba      	ldr	r2, [r7, #24]
 8005c20:	4013      	ands	r3, r2
 8005c22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	f003 0203 	and.w	r2, r3, #3
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	005b      	lsls	r3, r3, #1
 8005c30:	fa02 f303 	lsl.w	r3, r2, r3
 8005c34:	69ba      	ldr	r2, [r7, #24]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	69ba      	ldr	r2, [r7, #24]
 8005c3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	f000 80be 	beq.w	8005dca <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c4e:	4b66      	ldr	r3, [pc, #408]	@ (8005de8 <HAL_GPIO_Init+0x324>)
 8005c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c52:	4a65      	ldr	r2, [pc, #404]	@ (8005de8 <HAL_GPIO_Init+0x324>)
 8005c54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005c58:	6453      	str	r3, [r2, #68]	@ 0x44
 8005c5a:	4b63      	ldr	r3, [pc, #396]	@ (8005de8 <HAL_GPIO_Init+0x324>)
 8005c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c62:	60fb      	str	r3, [r7, #12]
 8005c64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005c66:	4a61      	ldr	r2, [pc, #388]	@ (8005dec <HAL_GPIO_Init+0x328>)
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	089b      	lsrs	r3, r3, #2
 8005c6c:	3302      	adds	r3, #2
 8005c6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c72:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	f003 0303 	and.w	r3, r3, #3
 8005c7a:	009b      	lsls	r3, r3, #2
 8005c7c:	220f      	movs	r2, #15
 8005c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c82:	43db      	mvns	r3, r3
 8005c84:	69ba      	ldr	r2, [r7, #24]
 8005c86:	4013      	ands	r3, r2
 8005c88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a58      	ldr	r2, [pc, #352]	@ (8005df0 <HAL_GPIO_Init+0x32c>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d037      	beq.n	8005d02 <HAL_GPIO_Init+0x23e>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a57      	ldr	r2, [pc, #348]	@ (8005df4 <HAL_GPIO_Init+0x330>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d031      	beq.n	8005cfe <HAL_GPIO_Init+0x23a>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a56      	ldr	r2, [pc, #344]	@ (8005df8 <HAL_GPIO_Init+0x334>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d02b      	beq.n	8005cfa <HAL_GPIO_Init+0x236>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a55      	ldr	r2, [pc, #340]	@ (8005dfc <HAL_GPIO_Init+0x338>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d025      	beq.n	8005cf6 <HAL_GPIO_Init+0x232>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a54      	ldr	r2, [pc, #336]	@ (8005e00 <HAL_GPIO_Init+0x33c>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d01f      	beq.n	8005cf2 <HAL_GPIO_Init+0x22e>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a53      	ldr	r2, [pc, #332]	@ (8005e04 <HAL_GPIO_Init+0x340>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d019      	beq.n	8005cee <HAL_GPIO_Init+0x22a>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a52      	ldr	r2, [pc, #328]	@ (8005e08 <HAL_GPIO_Init+0x344>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d013      	beq.n	8005cea <HAL_GPIO_Init+0x226>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a51      	ldr	r2, [pc, #324]	@ (8005e0c <HAL_GPIO_Init+0x348>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d00d      	beq.n	8005ce6 <HAL_GPIO_Init+0x222>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a50      	ldr	r2, [pc, #320]	@ (8005e10 <HAL_GPIO_Init+0x34c>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d007      	beq.n	8005ce2 <HAL_GPIO_Init+0x21e>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a4f      	ldr	r2, [pc, #316]	@ (8005e14 <HAL_GPIO_Init+0x350>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d101      	bne.n	8005cde <HAL_GPIO_Init+0x21a>
 8005cda:	2309      	movs	r3, #9
 8005cdc:	e012      	b.n	8005d04 <HAL_GPIO_Init+0x240>
 8005cde:	230a      	movs	r3, #10
 8005ce0:	e010      	b.n	8005d04 <HAL_GPIO_Init+0x240>
 8005ce2:	2308      	movs	r3, #8
 8005ce4:	e00e      	b.n	8005d04 <HAL_GPIO_Init+0x240>
 8005ce6:	2307      	movs	r3, #7
 8005ce8:	e00c      	b.n	8005d04 <HAL_GPIO_Init+0x240>
 8005cea:	2306      	movs	r3, #6
 8005cec:	e00a      	b.n	8005d04 <HAL_GPIO_Init+0x240>
 8005cee:	2305      	movs	r3, #5
 8005cf0:	e008      	b.n	8005d04 <HAL_GPIO_Init+0x240>
 8005cf2:	2304      	movs	r3, #4
 8005cf4:	e006      	b.n	8005d04 <HAL_GPIO_Init+0x240>
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	e004      	b.n	8005d04 <HAL_GPIO_Init+0x240>
 8005cfa:	2302      	movs	r3, #2
 8005cfc:	e002      	b.n	8005d04 <HAL_GPIO_Init+0x240>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e000      	b.n	8005d04 <HAL_GPIO_Init+0x240>
 8005d02:	2300      	movs	r3, #0
 8005d04:	69fa      	ldr	r2, [r7, #28]
 8005d06:	f002 0203 	and.w	r2, r2, #3
 8005d0a:	0092      	lsls	r2, r2, #2
 8005d0c:	4093      	lsls	r3, r2
 8005d0e:	69ba      	ldr	r2, [r7, #24]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005d14:	4935      	ldr	r1, [pc, #212]	@ (8005dec <HAL_GPIO_Init+0x328>)
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	089b      	lsrs	r3, r3, #2
 8005d1a:	3302      	adds	r3, #2
 8005d1c:	69ba      	ldr	r2, [r7, #24]
 8005d1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005d22:	4b3d      	ldr	r3, [pc, #244]	@ (8005e18 <HAL_GPIO_Init+0x354>)
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	43db      	mvns	r3, r3
 8005d2c:	69ba      	ldr	r2, [r7, #24]
 8005d2e:	4013      	ands	r3, r2
 8005d30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d003      	beq.n	8005d46 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005d3e:	69ba      	ldr	r2, [r7, #24]
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	4313      	orrs	r3, r2
 8005d44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005d46:	4a34      	ldr	r2, [pc, #208]	@ (8005e18 <HAL_GPIO_Init+0x354>)
 8005d48:	69bb      	ldr	r3, [r7, #24]
 8005d4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005d4c:	4b32      	ldr	r3, [pc, #200]	@ (8005e18 <HAL_GPIO_Init+0x354>)
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	43db      	mvns	r3, r3
 8005d56:	69ba      	ldr	r2, [r7, #24]
 8005d58:	4013      	ands	r3, r2
 8005d5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d003      	beq.n	8005d70 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005d68:	69ba      	ldr	r2, [r7, #24]
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005d70:	4a29      	ldr	r2, [pc, #164]	@ (8005e18 <HAL_GPIO_Init+0x354>)
 8005d72:	69bb      	ldr	r3, [r7, #24]
 8005d74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005d76:	4b28      	ldr	r3, [pc, #160]	@ (8005e18 <HAL_GPIO_Init+0x354>)
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	43db      	mvns	r3, r3
 8005d80:	69ba      	ldr	r2, [r7, #24]
 8005d82:	4013      	ands	r3, r2
 8005d84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d003      	beq.n	8005d9a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005d92:	69ba      	ldr	r2, [r7, #24]
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005d9a:	4a1f      	ldr	r2, [pc, #124]	@ (8005e18 <HAL_GPIO_Init+0x354>)
 8005d9c:	69bb      	ldr	r3, [r7, #24]
 8005d9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005da0:	4b1d      	ldr	r3, [pc, #116]	@ (8005e18 <HAL_GPIO_Init+0x354>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	43db      	mvns	r3, r3
 8005daa:	69ba      	ldr	r2, [r7, #24]
 8005dac:	4013      	ands	r3, r2
 8005dae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d003      	beq.n	8005dc4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005dbc:	69ba      	ldr	r2, [r7, #24]
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005dc4:	4a14      	ldr	r2, [pc, #80]	@ (8005e18 <HAL_GPIO_Init+0x354>)
 8005dc6:	69bb      	ldr	r3, [r7, #24]
 8005dc8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	3301      	adds	r3, #1
 8005dce:	61fb      	str	r3, [r7, #28]
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	2b0f      	cmp	r3, #15
 8005dd4:	f67f ae86 	bls.w	8005ae4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005dd8:	bf00      	nop
 8005dda:	bf00      	nop
 8005ddc:	3724      	adds	r7, #36	@ 0x24
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr
 8005de6:	bf00      	nop
 8005de8:	40023800 	.word	0x40023800
 8005dec:	40013800 	.word	0x40013800
 8005df0:	40020000 	.word	0x40020000
 8005df4:	40020400 	.word	0x40020400
 8005df8:	40020800 	.word	0x40020800
 8005dfc:	40020c00 	.word	0x40020c00
 8005e00:	40021000 	.word	0x40021000
 8005e04:	40021400 	.word	0x40021400
 8005e08:	40021800 	.word	0x40021800
 8005e0c:	40021c00 	.word	0x40021c00
 8005e10:	40022000 	.word	0x40022000
 8005e14:	40022400 	.word	0x40022400
 8005e18:	40013c00 	.word	0x40013c00

08005e1c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b087      	sub	sp, #28
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8005e26:	2300      	movs	r3, #0
 8005e28:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005e32:	2300      	movs	r3, #0
 8005e34:	617b      	str	r3, [r7, #20]
 8005e36:	e0d9      	b.n	8005fec <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005e38:	2201      	movs	r2, #1
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e40:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8005e42:	683a      	ldr	r2, [r7, #0]
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	4013      	ands	r3, r2
 8005e48:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	f040 80c9 	bne.w	8005fe6 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8005e54:	4a6b      	ldr	r2, [pc, #428]	@ (8006004 <HAL_GPIO_DeInit+0x1e8>)
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	089b      	lsrs	r3, r3, #2
 8005e5a:	3302      	adds	r3, #2
 8005e5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e60:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f003 0303 	and.w	r3, r3, #3
 8005e68:	009b      	lsls	r3, r3, #2
 8005e6a:	220f      	movs	r2, #15
 8005e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e70:	68ba      	ldr	r2, [r7, #8]
 8005e72:	4013      	ands	r3, r2
 8005e74:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	4a63      	ldr	r2, [pc, #396]	@ (8006008 <HAL_GPIO_DeInit+0x1ec>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d037      	beq.n	8005eee <HAL_GPIO_DeInit+0xd2>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	4a62      	ldr	r2, [pc, #392]	@ (800600c <HAL_GPIO_DeInit+0x1f0>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d031      	beq.n	8005eea <HAL_GPIO_DeInit+0xce>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	4a61      	ldr	r2, [pc, #388]	@ (8006010 <HAL_GPIO_DeInit+0x1f4>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d02b      	beq.n	8005ee6 <HAL_GPIO_DeInit+0xca>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a60      	ldr	r2, [pc, #384]	@ (8006014 <HAL_GPIO_DeInit+0x1f8>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d025      	beq.n	8005ee2 <HAL_GPIO_DeInit+0xc6>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4a5f      	ldr	r2, [pc, #380]	@ (8006018 <HAL_GPIO_DeInit+0x1fc>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d01f      	beq.n	8005ede <HAL_GPIO_DeInit+0xc2>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	4a5e      	ldr	r2, [pc, #376]	@ (800601c <HAL_GPIO_DeInit+0x200>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d019      	beq.n	8005eda <HAL_GPIO_DeInit+0xbe>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	4a5d      	ldr	r2, [pc, #372]	@ (8006020 <HAL_GPIO_DeInit+0x204>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d013      	beq.n	8005ed6 <HAL_GPIO_DeInit+0xba>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	4a5c      	ldr	r2, [pc, #368]	@ (8006024 <HAL_GPIO_DeInit+0x208>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d00d      	beq.n	8005ed2 <HAL_GPIO_DeInit+0xb6>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	4a5b      	ldr	r2, [pc, #364]	@ (8006028 <HAL_GPIO_DeInit+0x20c>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d007      	beq.n	8005ece <HAL_GPIO_DeInit+0xb2>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a5a      	ldr	r2, [pc, #360]	@ (800602c <HAL_GPIO_DeInit+0x210>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d101      	bne.n	8005eca <HAL_GPIO_DeInit+0xae>
 8005ec6:	2309      	movs	r3, #9
 8005ec8:	e012      	b.n	8005ef0 <HAL_GPIO_DeInit+0xd4>
 8005eca:	230a      	movs	r3, #10
 8005ecc:	e010      	b.n	8005ef0 <HAL_GPIO_DeInit+0xd4>
 8005ece:	2308      	movs	r3, #8
 8005ed0:	e00e      	b.n	8005ef0 <HAL_GPIO_DeInit+0xd4>
 8005ed2:	2307      	movs	r3, #7
 8005ed4:	e00c      	b.n	8005ef0 <HAL_GPIO_DeInit+0xd4>
 8005ed6:	2306      	movs	r3, #6
 8005ed8:	e00a      	b.n	8005ef0 <HAL_GPIO_DeInit+0xd4>
 8005eda:	2305      	movs	r3, #5
 8005edc:	e008      	b.n	8005ef0 <HAL_GPIO_DeInit+0xd4>
 8005ede:	2304      	movs	r3, #4
 8005ee0:	e006      	b.n	8005ef0 <HAL_GPIO_DeInit+0xd4>
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e004      	b.n	8005ef0 <HAL_GPIO_DeInit+0xd4>
 8005ee6:	2302      	movs	r3, #2
 8005ee8:	e002      	b.n	8005ef0 <HAL_GPIO_DeInit+0xd4>
 8005eea:	2301      	movs	r3, #1
 8005eec:	e000      	b.n	8005ef0 <HAL_GPIO_DeInit+0xd4>
 8005eee:	2300      	movs	r3, #0
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	f002 0203 	and.w	r2, r2, #3
 8005ef6:	0092      	lsls	r2, r2, #2
 8005ef8:	4093      	lsls	r3, r2
 8005efa:	68ba      	ldr	r2, [r7, #8]
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d132      	bne.n	8005f66 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005f00:	4b4b      	ldr	r3, [pc, #300]	@ (8006030 <HAL_GPIO_DeInit+0x214>)
 8005f02:	681a      	ldr	r2, [r3, #0]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	43db      	mvns	r3, r3
 8005f08:	4949      	ldr	r1, [pc, #292]	@ (8006030 <HAL_GPIO_DeInit+0x214>)
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005f0e:	4b48      	ldr	r3, [pc, #288]	@ (8006030 <HAL_GPIO_DeInit+0x214>)
 8005f10:	685a      	ldr	r2, [r3, #4]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	43db      	mvns	r3, r3
 8005f16:	4946      	ldr	r1, [pc, #280]	@ (8006030 <HAL_GPIO_DeInit+0x214>)
 8005f18:	4013      	ands	r3, r2
 8005f1a:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005f1c:	4b44      	ldr	r3, [pc, #272]	@ (8006030 <HAL_GPIO_DeInit+0x214>)
 8005f1e:	68da      	ldr	r2, [r3, #12]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	43db      	mvns	r3, r3
 8005f24:	4942      	ldr	r1, [pc, #264]	@ (8006030 <HAL_GPIO_DeInit+0x214>)
 8005f26:	4013      	ands	r3, r2
 8005f28:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8005f2a:	4b41      	ldr	r3, [pc, #260]	@ (8006030 <HAL_GPIO_DeInit+0x214>)
 8005f2c:	689a      	ldr	r2, [r3, #8]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	43db      	mvns	r3, r3
 8005f32:	493f      	ldr	r1, [pc, #252]	@ (8006030 <HAL_GPIO_DeInit+0x214>)
 8005f34:	4013      	ands	r3, r2
 8005f36:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	f003 0303 	and.w	r3, r3, #3
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	220f      	movs	r2, #15
 8005f42:	fa02 f303 	lsl.w	r3, r2, r3
 8005f46:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8005f48:	4a2e      	ldr	r2, [pc, #184]	@ (8006004 <HAL_GPIO_DeInit+0x1e8>)
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	089b      	lsrs	r3, r3, #2
 8005f4e:	3302      	adds	r3, #2
 8005f50:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	43da      	mvns	r2, r3
 8005f58:	482a      	ldr	r0, [pc, #168]	@ (8006004 <HAL_GPIO_DeInit+0x1e8>)
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	089b      	lsrs	r3, r3, #2
 8005f5e:	400a      	ands	r2, r1
 8005f60:	3302      	adds	r3, #2
 8005f62:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	005b      	lsls	r3, r3, #1
 8005f6e:	2103      	movs	r1, #3
 8005f70:	fa01 f303 	lsl.w	r3, r1, r3
 8005f74:	43db      	mvns	r3, r3
 8005f76:	401a      	ands	r2, r3
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	08da      	lsrs	r2, r3, #3
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	3208      	adds	r2, #8
 8005f84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	f003 0307 	and.w	r3, r3, #7
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	220f      	movs	r2, #15
 8005f92:	fa02 f303 	lsl.w	r3, r2, r3
 8005f96:	43db      	mvns	r3, r3
 8005f98:	697a      	ldr	r2, [r7, #20]
 8005f9a:	08d2      	lsrs	r2, r2, #3
 8005f9c:	4019      	ands	r1, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	3208      	adds	r2, #8
 8005fa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	68da      	ldr	r2, [r3, #12]
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	005b      	lsls	r3, r3, #1
 8005fae:	2103      	movs	r1, #3
 8005fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8005fb4:	43db      	mvns	r3, r3
 8005fb6:	401a      	ands	r2, r3
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	685a      	ldr	r2, [r3, #4]
 8005fc0:	2101      	movs	r1, #1
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8005fc8:	43db      	mvns	r3, r3
 8005fca:	401a      	ands	r2, r3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	689a      	ldr	r2, [r3, #8]
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	005b      	lsls	r3, r3, #1
 8005fd8:	2103      	movs	r1, #3
 8005fda:	fa01 f303 	lsl.w	r3, r1, r3
 8005fde:	43db      	mvns	r3, r3
 8005fe0:	401a      	ands	r2, r3
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	3301      	adds	r3, #1
 8005fea:	617b      	str	r3, [r7, #20]
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	2b0f      	cmp	r3, #15
 8005ff0:	f67f af22 	bls.w	8005e38 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005ff4:	bf00      	nop
 8005ff6:	bf00      	nop
 8005ff8:	371c      	adds	r7, #28
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006000:	4770      	bx	lr
 8006002:	bf00      	nop
 8006004:	40013800 	.word	0x40013800
 8006008:	40020000 	.word	0x40020000
 800600c:	40020400 	.word	0x40020400
 8006010:	40020800 	.word	0x40020800
 8006014:	40020c00 	.word	0x40020c00
 8006018:	40021000 	.word	0x40021000
 800601c:	40021400 	.word	0x40021400
 8006020:	40021800 	.word	0x40021800
 8006024:	40021c00 	.word	0x40021c00
 8006028:	40022000 	.word	0x40022000
 800602c:	40022400 	.word	0x40022400
 8006030:	40013c00 	.word	0x40013c00

08006034 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006034:	b480      	push	{r7}
 8006036:	b085      	sub	sp, #20
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	460b      	mov	r3, r1
 800603e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	691a      	ldr	r2, [r3, #16]
 8006044:	887b      	ldrh	r3, [r7, #2]
 8006046:	4013      	ands	r3, r2
 8006048:	2b00      	cmp	r3, #0
 800604a:	d002      	beq.n	8006052 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800604c:	2301      	movs	r3, #1
 800604e:	73fb      	strb	r3, [r7, #15]
 8006050:	e001      	b.n	8006056 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006052:	2300      	movs	r3, #0
 8006054:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006056:	7bfb      	ldrb	r3, [r7, #15]
}
 8006058:	4618      	mov	r0, r3
 800605a:	3714      	adds	r7, #20
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	460b      	mov	r3, r1
 800606e:	807b      	strh	r3, [r7, #2]
 8006070:	4613      	mov	r3, r2
 8006072:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006074:	787b      	ldrb	r3, [r7, #1]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d003      	beq.n	8006082 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800607a:	887a      	ldrh	r2, [r7, #2]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006080:	e003      	b.n	800608a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006082:	887b      	ldrh	r3, [r7, #2]
 8006084:	041a      	lsls	r2, r3, #16
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	619a      	str	r2, [r3, #24]
}
 800608a:	bf00      	nop
 800608c:	370c      	adds	r7, #12
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr
	...

08006098 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b082      	sub	sp, #8
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d101      	bne.n	80060aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e07f      	b.n	80061aa <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d106      	bne.n	80060c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f7fb fc16 	bl	80018f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2224      	movs	r2, #36	@ 0x24
 80060c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f022 0201 	bic.w	r2, r2, #1
 80060da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	685a      	ldr	r2, [r3, #4]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80060e8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	689a      	ldr	r2, [r3, #8]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80060f8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d107      	bne.n	8006112 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	689a      	ldr	r2, [r3, #8]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800610e:	609a      	str	r2, [r3, #8]
 8006110:	e006      	b.n	8006120 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	689a      	ldr	r2, [r3, #8]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800611e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	68db      	ldr	r3, [r3, #12]
 8006124:	2b02      	cmp	r3, #2
 8006126:	d104      	bne.n	8006132 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006130:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	6859      	ldr	r1, [r3, #4]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	4b1d      	ldr	r3, [pc, #116]	@ (80061b4 <HAL_I2C_Init+0x11c>)
 800613e:	430b      	orrs	r3, r1
 8006140:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	68da      	ldr	r2, [r3, #12]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006150:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	691a      	ldr	r2, [r3, #16]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	695b      	ldr	r3, [r3, #20]
 800615a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	699b      	ldr	r3, [r3, #24]
 8006162:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	430a      	orrs	r2, r1
 800616a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	69d9      	ldr	r1, [r3, #28]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6a1a      	ldr	r2, [r3, #32]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	430a      	orrs	r2, r1
 800617a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f042 0201 	orr.w	r2, r2, #1
 800618a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2200      	movs	r2, #0
 8006190:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2220      	movs	r2, #32
 8006196:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80061a8:	2300      	movs	r3, #0
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3708      	adds	r7, #8
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
 80061b2:	bf00      	nop
 80061b4:	02008000 	.word	0x02008000

080061b8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d101      	bne.n	80061ca <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e021      	b.n	800620e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2224      	movs	r2, #36	@ 0x24
 80061ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	681a      	ldr	r2, [r3, #0]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f022 0201 	bic.w	r2, r2, #1
 80061e0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f7fb fc2c 	bl	8001a40 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2200      	movs	r2, #0
 80061f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2200      	movs	r2, #0
 8006200:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3708      	adds	r7, #8
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
	...

08006218 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b088      	sub	sp, #32
 800621c:	af02      	add	r7, sp, #8
 800621e:	60f8      	str	r0, [r7, #12]
 8006220:	4608      	mov	r0, r1
 8006222:	4611      	mov	r1, r2
 8006224:	461a      	mov	r2, r3
 8006226:	4603      	mov	r3, r0
 8006228:	817b      	strh	r3, [r7, #10]
 800622a:	460b      	mov	r3, r1
 800622c:	813b      	strh	r3, [r7, #8]
 800622e:	4613      	mov	r3, r2
 8006230:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006238:	b2db      	uxtb	r3, r3
 800623a:	2b20      	cmp	r3, #32
 800623c:	f040 80f9 	bne.w	8006432 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006240:	6a3b      	ldr	r3, [r7, #32]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d002      	beq.n	800624c <HAL_I2C_Mem_Write+0x34>
 8006246:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006248:	2b00      	cmp	r3, #0
 800624a:	d105      	bne.n	8006258 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006252:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	e0ed      	b.n	8006434 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800625e:	2b01      	cmp	r3, #1
 8006260:	d101      	bne.n	8006266 <HAL_I2C_Mem_Write+0x4e>
 8006262:	2302      	movs	r3, #2
 8006264:	e0e6      	b.n	8006434 <HAL_I2C_Mem_Write+0x21c>
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2201      	movs	r2, #1
 800626a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800626e:	f7fe f91d 	bl	80044ac <HAL_GetTick>
 8006272:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	9300      	str	r3, [sp, #0]
 8006278:	2319      	movs	r3, #25
 800627a:	2201      	movs	r2, #1
 800627c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006280:	68f8      	ldr	r0, [r7, #12]
 8006282:	f000 fad1 	bl	8006828 <I2C_WaitOnFlagUntilTimeout>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d001      	beq.n	8006290 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	e0d1      	b.n	8006434 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2221      	movs	r2, #33	@ 0x21
 8006294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2240      	movs	r2, #64	@ 0x40
 800629c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2200      	movs	r2, #0
 80062a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6a3a      	ldr	r2, [r7, #32]
 80062aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80062b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2200      	movs	r2, #0
 80062b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80062b8:	88f8      	ldrh	r0, [r7, #6]
 80062ba:	893a      	ldrh	r2, [r7, #8]
 80062bc:	8979      	ldrh	r1, [r7, #10]
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	9301      	str	r3, [sp, #4]
 80062c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c4:	9300      	str	r3, [sp, #0]
 80062c6:	4603      	mov	r3, r0
 80062c8:	68f8      	ldr	r0, [r7, #12]
 80062ca:	f000 f9e1 	bl	8006690 <I2C_RequestMemoryWrite>
 80062ce:	4603      	mov	r3, r0
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d005      	beq.n	80062e0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2200      	movs	r2, #0
 80062d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	e0a9      	b.n	8006434 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	2bff      	cmp	r3, #255	@ 0xff
 80062e8:	d90e      	bls.n	8006308 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	22ff      	movs	r2, #255	@ 0xff
 80062ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062f4:	b2da      	uxtb	r2, r3
 80062f6:	8979      	ldrh	r1, [r7, #10]
 80062f8:	2300      	movs	r3, #0
 80062fa:	9300      	str	r3, [sp, #0]
 80062fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006300:	68f8      	ldr	r0, [r7, #12]
 8006302:	f000 fc2d 	bl	8006b60 <I2C_TransferConfig>
 8006306:	e00f      	b.n	8006328 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800630c:	b29a      	uxth	r2, r3
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006316:	b2da      	uxtb	r2, r3
 8006318:	8979      	ldrh	r1, [r7, #10]
 800631a:	2300      	movs	r3, #0
 800631c:	9300      	str	r3, [sp, #0]
 800631e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006322:	68f8      	ldr	r0, [r7, #12]
 8006324:	f000 fc1c 	bl	8006b60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006328:	697a      	ldr	r2, [r7, #20]
 800632a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800632c:	68f8      	ldr	r0, [r7, #12]
 800632e:	f000 fabb 	bl	80068a8 <I2C_WaitOnTXISFlagUntilTimeout>
 8006332:	4603      	mov	r3, r0
 8006334:	2b00      	cmp	r3, #0
 8006336:	d001      	beq.n	800633c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	e07b      	b.n	8006434 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006340:	781a      	ldrb	r2, [r3, #0]
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800634c:	1c5a      	adds	r2, r3, #1
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006356:	b29b      	uxth	r3, r3
 8006358:	3b01      	subs	r3, #1
 800635a:	b29a      	uxth	r2, r3
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006364:	3b01      	subs	r3, #1
 8006366:	b29a      	uxth	r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006370:	b29b      	uxth	r3, r3
 8006372:	2b00      	cmp	r3, #0
 8006374:	d034      	beq.n	80063e0 <HAL_I2C_Mem_Write+0x1c8>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800637a:	2b00      	cmp	r3, #0
 800637c:	d130      	bne.n	80063e0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	9300      	str	r3, [sp, #0]
 8006382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006384:	2200      	movs	r2, #0
 8006386:	2180      	movs	r1, #128	@ 0x80
 8006388:	68f8      	ldr	r0, [r7, #12]
 800638a:	f000 fa4d 	bl	8006828 <I2C_WaitOnFlagUntilTimeout>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	d001      	beq.n	8006398 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006394:	2301      	movs	r3, #1
 8006396:	e04d      	b.n	8006434 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800639c:	b29b      	uxth	r3, r3
 800639e:	2bff      	cmp	r3, #255	@ 0xff
 80063a0:	d90e      	bls.n	80063c0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	22ff      	movs	r2, #255	@ 0xff
 80063a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063ac:	b2da      	uxtb	r2, r3
 80063ae:	8979      	ldrh	r1, [r7, #10]
 80063b0:	2300      	movs	r3, #0
 80063b2:	9300      	str	r3, [sp, #0]
 80063b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80063b8:	68f8      	ldr	r0, [r7, #12]
 80063ba:	f000 fbd1 	bl	8006b60 <I2C_TransferConfig>
 80063be:	e00f      	b.n	80063e0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063c4:	b29a      	uxth	r2, r3
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063ce:	b2da      	uxtb	r2, r3
 80063d0:	8979      	ldrh	r1, [r7, #10]
 80063d2:	2300      	movs	r3, #0
 80063d4:	9300      	str	r3, [sp, #0]
 80063d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f000 fbc0 	bl	8006b60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d19e      	bne.n	8006328 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063ea:	697a      	ldr	r2, [r7, #20]
 80063ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063ee:	68f8      	ldr	r0, [r7, #12]
 80063f0:	f000 fa9a 	bl	8006928 <I2C_WaitOnSTOPFlagUntilTimeout>
 80063f4:	4603      	mov	r3, r0
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d001      	beq.n	80063fe <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	e01a      	b.n	8006434 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	2220      	movs	r2, #32
 8006404:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	6859      	ldr	r1, [r3, #4]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	4b0a      	ldr	r3, [pc, #40]	@ (800643c <HAL_I2C_Mem_Write+0x224>)
 8006412:	400b      	ands	r3, r1
 8006414:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2220      	movs	r2, #32
 800641a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2200      	movs	r2, #0
 8006422:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2200      	movs	r2, #0
 800642a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800642e:	2300      	movs	r3, #0
 8006430:	e000      	b.n	8006434 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006432:	2302      	movs	r3, #2
  }
}
 8006434:	4618      	mov	r0, r3
 8006436:	3718      	adds	r7, #24
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}
 800643c:	fe00e800 	.word	0xfe00e800

08006440 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b088      	sub	sp, #32
 8006444:	af02      	add	r7, sp, #8
 8006446:	60f8      	str	r0, [r7, #12]
 8006448:	4608      	mov	r0, r1
 800644a:	4611      	mov	r1, r2
 800644c:	461a      	mov	r2, r3
 800644e:	4603      	mov	r3, r0
 8006450:	817b      	strh	r3, [r7, #10]
 8006452:	460b      	mov	r3, r1
 8006454:	813b      	strh	r3, [r7, #8]
 8006456:	4613      	mov	r3, r2
 8006458:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006460:	b2db      	uxtb	r3, r3
 8006462:	2b20      	cmp	r3, #32
 8006464:	f040 80fd 	bne.w	8006662 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006468:	6a3b      	ldr	r3, [r7, #32]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d002      	beq.n	8006474 <HAL_I2C_Mem_Read+0x34>
 800646e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006470:	2b00      	cmp	r3, #0
 8006472:	d105      	bne.n	8006480 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800647a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800647c:	2301      	movs	r3, #1
 800647e:	e0f1      	b.n	8006664 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006486:	2b01      	cmp	r3, #1
 8006488:	d101      	bne.n	800648e <HAL_I2C_Mem_Read+0x4e>
 800648a:	2302      	movs	r3, #2
 800648c:	e0ea      	b.n	8006664 <HAL_I2C_Mem_Read+0x224>
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2201      	movs	r2, #1
 8006492:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006496:	f7fe f809 	bl	80044ac <HAL_GetTick>
 800649a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	9300      	str	r3, [sp, #0]
 80064a0:	2319      	movs	r3, #25
 80064a2:	2201      	movs	r2, #1
 80064a4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80064a8:	68f8      	ldr	r0, [r7, #12]
 80064aa:	f000 f9bd 	bl	8006828 <I2C_WaitOnFlagUntilTimeout>
 80064ae:	4603      	mov	r3, r0
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d001      	beq.n	80064b8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	e0d5      	b.n	8006664 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2222      	movs	r2, #34	@ 0x22
 80064bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2240      	movs	r2, #64	@ 0x40
 80064c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2200      	movs	r2, #0
 80064cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6a3a      	ldr	r2, [r7, #32]
 80064d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80064d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2200      	movs	r2, #0
 80064de:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80064e0:	88f8      	ldrh	r0, [r7, #6]
 80064e2:	893a      	ldrh	r2, [r7, #8]
 80064e4:	8979      	ldrh	r1, [r7, #10]
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	9301      	str	r3, [sp, #4]
 80064ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ec:	9300      	str	r3, [sp, #0]
 80064ee:	4603      	mov	r3, r0
 80064f0:	68f8      	ldr	r0, [r7, #12]
 80064f2:	f000 f921 	bl	8006738 <I2C_RequestMemoryRead>
 80064f6:	4603      	mov	r3, r0
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d005      	beq.n	8006508 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	e0ad      	b.n	8006664 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800650c:	b29b      	uxth	r3, r3
 800650e:	2bff      	cmp	r3, #255	@ 0xff
 8006510:	d90e      	bls.n	8006530 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	22ff      	movs	r2, #255	@ 0xff
 8006516:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800651c:	b2da      	uxtb	r2, r3
 800651e:	8979      	ldrh	r1, [r7, #10]
 8006520:	4b52      	ldr	r3, [pc, #328]	@ (800666c <HAL_I2C_Mem_Read+0x22c>)
 8006522:	9300      	str	r3, [sp, #0]
 8006524:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006528:	68f8      	ldr	r0, [r7, #12]
 800652a:	f000 fb19 	bl	8006b60 <I2C_TransferConfig>
 800652e:	e00f      	b.n	8006550 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006534:	b29a      	uxth	r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800653e:	b2da      	uxtb	r2, r3
 8006540:	8979      	ldrh	r1, [r7, #10]
 8006542:	4b4a      	ldr	r3, [pc, #296]	@ (800666c <HAL_I2C_Mem_Read+0x22c>)
 8006544:	9300      	str	r3, [sp, #0]
 8006546:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	f000 fb08 	bl	8006b60 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	9300      	str	r3, [sp, #0]
 8006554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006556:	2200      	movs	r2, #0
 8006558:	2104      	movs	r1, #4
 800655a:	68f8      	ldr	r0, [r7, #12]
 800655c:	f000 f964 	bl	8006828 <I2C_WaitOnFlagUntilTimeout>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d001      	beq.n	800656a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	e07c      	b.n	8006664 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006574:	b2d2      	uxtb	r2, r2
 8006576:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800657c:	1c5a      	adds	r2, r3, #1
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006586:	3b01      	subs	r3, #1
 8006588:	b29a      	uxth	r2, r3
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006592:	b29b      	uxth	r3, r3
 8006594:	3b01      	subs	r3, #1
 8006596:	b29a      	uxth	r2, r3
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d034      	beq.n	8006610 <HAL_I2C_Mem_Read+0x1d0>
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d130      	bne.n	8006610 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	9300      	str	r3, [sp, #0]
 80065b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065b4:	2200      	movs	r2, #0
 80065b6:	2180      	movs	r1, #128	@ 0x80
 80065b8:	68f8      	ldr	r0, [r7, #12]
 80065ba:	f000 f935 	bl	8006828 <I2C_WaitOnFlagUntilTimeout>
 80065be:	4603      	mov	r3, r0
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d001      	beq.n	80065c8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	e04d      	b.n	8006664 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065cc:	b29b      	uxth	r3, r3
 80065ce:	2bff      	cmp	r3, #255	@ 0xff
 80065d0:	d90e      	bls.n	80065f0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	22ff      	movs	r2, #255	@ 0xff
 80065d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065dc:	b2da      	uxtb	r2, r3
 80065de:	8979      	ldrh	r1, [r7, #10]
 80065e0:	2300      	movs	r3, #0
 80065e2:	9300      	str	r3, [sp, #0]
 80065e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80065e8:	68f8      	ldr	r0, [r7, #12]
 80065ea:	f000 fab9 	bl	8006b60 <I2C_TransferConfig>
 80065ee:	e00f      	b.n	8006610 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065f4:	b29a      	uxth	r2, r3
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065fe:	b2da      	uxtb	r2, r3
 8006600:	8979      	ldrh	r1, [r7, #10]
 8006602:	2300      	movs	r3, #0
 8006604:	9300      	str	r3, [sp, #0]
 8006606:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800660a:	68f8      	ldr	r0, [r7, #12]
 800660c:	f000 faa8 	bl	8006b60 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006614:	b29b      	uxth	r3, r3
 8006616:	2b00      	cmp	r3, #0
 8006618:	d19a      	bne.n	8006550 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800661a:	697a      	ldr	r2, [r7, #20]
 800661c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800661e:	68f8      	ldr	r0, [r7, #12]
 8006620:	f000 f982 	bl	8006928 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d001      	beq.n	800662e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800662a:	2301      	movs	r3, #1
 800662c:	e01a      	b.n	8006664 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	2220      	movs	r2, #32
 8006634:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	6859      	ldr	r1, [r3, #4]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	4b0b      	ldr	r3, [pc, #44]	@ (8006670 <HAL_I2C_Mem_Read+0x230>)
 8006642:	400b      	ands	r3, r1
 8006644:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2220      	movs	r2, #32
 800664a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2200      	movs	r2, #0
 8006652:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2200      	movs	r2, #0
 800665a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800665e:	2300      	movs	r3, #0
 8006660:	e000      	b.n	8006664 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006662:	2302      	movs	r3, #2
  }
}
 8006664:	4618      	mov	r0, r3
 8006666:	3718      	adds	r7, #24
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}
 800666c:	80002400 	.word	0x80002400
 8006670:	fe00e800 	.word	0xfe00e800

08006674 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8006674:	b480      	push	{r7}
 8006676:	b083      	sub	sp, #12
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006682:	b2db      	uxtb	r3, r3
}
 8006684:	4618      	mov	r0, r3
 8006686:	370c      	adds	r7, #12
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr

08006690 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b086      	sub	sp, #24
 8006694:	af02      	add	r7, sp, #8
 8006696:	60f8      	str	r0, [r7, #12]
 8006698:	4608      	mov	r0, r1
 800669a:	4611      	mov	r1, r2
 800669c:	461a      	mov	r2, r3
 800669e:	4603      	mov	r3, r0
 80066a0:	817b      	strh	r3, [r7, #10]
 80066a2:	460b      	mov	r3, r1
 80066a4:	813b      	strh	r3, [r7, #8]
 80066a6:	4613      	mov	r3, r2
 80066a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80066aa:	88fb      	ldrh	r3, [r7, #6]
 80066ac:	b2da      	uxtb	r2, r3
 80066ae:	8979      	ldrh	r1, [r7, #10]
 80066b0:	4b20      	ldr	r3, [pc, #128]	@ (8006734 <I2C_RequestMemoryWrite+0xa4>)
 80066b2:	9300      	str	r3, [sp, #0]
 80066b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80066b8:	68f8      	ldr	r0, [r7, #12]
 80066ba:	f000 fa51 	bl	8006b60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066be:	69fa      	ldr	r2, [r7, #28]
 80066c0:	69b9      	ldr	r1, [r7, #24]
 80066c2:	68f8      	ldr	r0, [r7, #12]
 80066c4:	f000 f8f0 	bl	80068a8 <I2C_WaitOnTXISFlagUntilTimeout>
 80066c8:	4603      	mov	r3, r0
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d001      	beq.n	80066d2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80066ce:	2301      	movs	r3, #1
 80066d0:	e02c      	b.n	800672c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80066d2:	88fb      	ldrh	r3, [r7, #6]
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d105      	bne.n	80066e4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80066d8:	893b      	ldrh	r3, [r7, #8]
 80066da:	b2da      	uxtb	r2, r3
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	629a      	str	r2, [r3, #40]	@ 0x28
 80066e2:	e015      	b.n	8006710 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80066e4:	893b      	ldrh	r3, [r7, #8]
 80066e6:	0a1b      	lsrs	r3, r3, #8
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	b2da      	uxtb	r2, r3
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066f2:	69fa      	ldr	r2, [r7, #28]
 80066f4:	69b9      	ldr	r1, [r7, #24]
 80066f6:	68f8      	ldr	r0, [r7, #12]
 80066f8:	f000 f8d6 	bl	80068a8 <I2C_WaitOnTXISFlagUntilTimeout>
 80066fc:	4603      	mov	r3, r0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d001      	beq.n	8006706 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006702:	2301      	movs	r3, #1
 8006704:	e012      	b.n	800672c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006706:	893b      	ldrh	r3, [r7, #8]
 8006708:	b2da      	uxtb	r2, r3
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006710:	69fb      	ldr	r3, [r7, #28]
 8006712:	9300      	str	r3, [sp, #0]
 8006714:	69bb      	ldr	r3, [r7, #24]
 8006716:	2200      	movs	r2, #0
 8006718:	2180      	movs	r1, #128	@ 0x80
 800671a:	68f8      	ldr	r0, [r7, #12]
 800671c:	f000 f884 	bl	8006828 <I2C_WaitOnFlagUntilTimeout>
 8006720:	4603      	mov	r3, r0
 8006722:	2b00      	cmp	r3, #0
 8006724:	d001      	beq.n	800672a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	e000      	b.n	800672c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800672a:	2300      	movs	r3, #0
}
 800672c:	4618      	mov	r0, r3
 800672e:	3710      	adds	r7, #16
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}
 8006734:	80002000 	.word	0x80002000

08006738 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b086      	sub	sp, #24
 800673c:	af02      	add	r7, sp, #8
 800673e:	60f8      	str	r0, [r7, #12]
 8006740:	4608      	mov	r0, r1
 8006742:	4611      	mov	r1, r2
 8006744:	461a      	mov	r2, r3
 8006746:	4603      	mov	r3, r0
 8006748:	817b      	strh	r3, [r7, #10]
 800674a:	460b      	mov	r3, r1
 800674c:	813b      	strh	r3, [r7, #8]
 800674e:	4613      	mov	r3, r2
 8006750:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006752:	88fb      	ldrh	r3, [r7, #6]
 8006754:	b2da      	uxtb	r2, r3
 8006756:	8979      	ldrh	r1, [r7, #10]
 8006758:	4b20      	ldr	r3, [pc, #128]	@ (80067dc <I2C_RequestMemoryRead+0xa4>)
 800675a:	9300      	str	r3, [sp, #0]
 800675c:	2300      	movs	r3, #0
 800675e:	68f8      	ldr	r0, [r7, #12]
 8006760:	f000 f9fe 	bl	8006b60 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006764:	69fa      	ldr	r2, [r7, #28]
 8006766:	69b9      	ldr	r1, [r7, #24]
 8006768:	68f8      	ldr	r0, [r7, #12]
 800676a:	f000 f89d 	bl	80068a8 <I2C_WaitOnTXISFlagUntilTimeout>
 800676e:	4603      	mov	r3, r0
 8006770:	2b00      	cmp	r3, #0
 8006772:	d001      	beq.n	8006778 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	e02c      	b.n	80067d2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006778:	88fb      	ldrh	r3, [r7, #6]
 800677a:	2b01      	cmp	r3, #1
 800677c:	d105      	bne.n	800678a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800677e:	893b      	ldrh	r3, [r7, #8]
 8006780:	b2da      	uxtb	r2, r3
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	629a      	str	r2, [r3, #40]	@ 0x28
 8006788:	e015      	b.n	80067b6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800678a:	893b      	ldrh	r3, [r7, #8]
 800678c:	0a1b      	lsrs	r3, r3, #8
 800678e:	b29b      	uxth	r3, r3
 8006790:	b2da      	uxtb	r2, r3
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006798:	69fa      	ldr	r2, [r7, #28]
 800679a:	69b9      	ldr	r1, [r7, #24]
 800679c:	68f8      	ldr	r0, [r7, #12]
 800679e:	f000 f883 	bl	80068a8 <I2C_WaitOnTXISFlagUntilTimeout>
 80067a2:	4603      	mov	r3, r0
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d001      	beq.n	80067ac <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80067a8:	2301      	movs	r3, #1
 80067aa:	e012      	b.n	80067d2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80067ac:	893b      	ldrh	r3, [r7, #8]
 80067ae:	b2da      	uxtb	r2, r3
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	9300      	str	r3, [sp, #0]
 80067ba:	69bb      	ldr	r3, [r7, #24]
 80067bc:	2200      	movs	r2, #0
 80067be:	2140      	movs	r1, #64	@ 0x40
 80067c0:	68f8      	ldr	r0, [r7, #12]
 80067c2:	f000 f831 	bl	8006828 <I2C_WaitOnFlagUntilTimeout>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d001      	beq.n	80067d0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	e000      	b.n	80067d2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3710      	adds	r7, #16
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	80002000 	.word	0x80002000

080067e0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b083      	sub	sp, #12
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	699b      	ldr	r3, [r3, #24]
 80067ee:	f003 0302 	and.w	r3, r3, #2
 80067f2:	2b02      	cmp	r3, #2
 80067f4:	d103      	bne.n	80067fe <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	2200      	movs	r2, #0
 80067fc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	699b      	ldr	r3, [r3, #24]
 8006804:	f003 0301 	and.w	r3, r3, #1
 8006808:	2b01      	cmp	r3, #1
 800680a:	d007      	beq.n	800681c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	699a      	ldr	r2, [r3, #24]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f042 0201 	orr.w	r2, r2, #1
 800681a:	619a      	str	r2, [r3, #24]
  }
}
 800681c:	bf00      	nop
 800681e:	370c      	adds	r7, #12
 8006820:	46bd      	mov	sp, r7
 8006822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006826:	4770      	bx	lr

08006828 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	60f8      	str	r0, [r7, #12]
 8006830:	60b9      	str	r1, [r7, #8]
 8006832:	603b      	str	r3, [r7, #0]
 8006834:	4613      	mov	r3, r2
 8006836:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006838:	e022      	b.n	8006880 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006840:	d01e      	beq.n	8006880 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006842:	f7fd fe33 	bl	80044ac <HAL_GetTick>
 8006846:	4602      	mov	r2, r0
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	1ad3      	subs	r3, r2, r3
 800684c:	683a      	ldr	r2, [r7, #0]
 800684e:	429a      	cmp	r2, r3
 8006850:	d302      	bcc.n	8006858 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d113      	bne.n	8006880 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800685c:	f043 0220 	orr.w	r2, r3, #32
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2220      	movs	r2, #32
 8006868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2200      	movs	r2, #0
 8006878:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 800687c:	2301      	movs	r3, #1
 800687e:	e00f      	b.n	80068a0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	699a      	ldr	r2, [r3, #24]
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	4013      	ands	r3, r2
 800688a:	68ba      	ldr	r2, [r7, #8]
 800688c:	429a      	cmp	r2, r3
 800688e:	bf0c      	ite	eq
 8006890:	2301      	moveq	r3, #1
 8006892:	2300      	movne	r3, #0
 8006894:	b2db      	uxtb	r3, r3
 8006896:	461a      	mov	r2, r3
 8006898:	79fb      	ldrb	r3, [r7, #7]
 800689a:	429a      	cmp	r2, r3
 800689c:	d0cd      	beq.n	800683a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800689e:	2300      	movs	r3, #0
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3710      	adds	r7, #16
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	60f8      	str	r0, [r7, #12]
 80068b0:	60b9      	str	r1, [r7, #8]
 80068b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80068b4:	e02c      	b.n	8006910 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	68b9      	ldr	r1, [r7, #8]
 80068ba:	68f8      	ldr	r0, [r7, #12]
 80068bc:	f000 f870 	bl	80069a0 <I2C_IsErrorOccurred>
 80068c0:	4603      	mov	r3, r0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d001      	beq.n	80068ca <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	e02a      	b.n	8006920 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068d0:	d01e      	beq.n	8006910 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068d2:	f7fd fdeb 	bl	80044ac <HAL_GetTick>
 80068d6:	4602      	mov	r2, r0
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	1ad3      	subs	r3, r2, r3
 80068dc:	68ba      	ldr	r2, [r7, #8]
 80068de:	429a      	cmp	r2, r3
 80068e0:	d302      	bcc.n	80068e8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d113      	bne.n	8006910 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068ec:	f043 0220 	orr.w	r2, r3, #32
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2220      	movs	r2, #32
 80068f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2200      	movs	r2, #0
 8006900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2200      	movs	r2, #0
 8006908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	e007      	b.n	8006920 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	699b      	ldr	r3, [r3, #24]
 8006916:	f003 0302 	and.w	r3, r3, #2
 800691a:	2b02      	cmp	r3, #2
 800691c:	d1cb      	bne.n	80068b6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800691e:	2300      	movs	r3, #0
}
 8006920:	4618      	mov	r0, r3
 8006922:	3710      	adds	r7, #16
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}

08006928 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b084      	sub	sp, #16
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	60b9      	str	r1, [r7, #8]
 8006932:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006934:	e028      	b.n	8006988 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	68b9      	ldr	r1, [r7, #8]
 800693a:	68f8      	ldr	r0, [r7, #12]
 800693c:	f000 f830 	bl	80069a0 <I2C_IsErrorOccurred>
 8006940:	4603      	mov	r3, r0
 8006942:	2b00      	cmp	r3, #0
 8006944:	d001      	beq.n	800694a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	e026      	b.n	8006998 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800694a:	f7fd fdaf 	bl	80044ac <HAL_GetTick>
 800694e:	4602      	mov	r2, r0
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	1ad3      	subs	r3, r2, r3
 8006954:	68ba      	ldr	r2, [r7, #8]
 8006956:	429a      	cmp	r2, r3
 8006958:	d302      	bcc.n	8006960 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d113      	bne.n	8006988 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006964:	f043 0220 	orr.w	r2, r3, #32
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2220      	movs	r2, #32
 8006970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2200      	movs	r2, #0
 8006978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2200      	movs	r2, #0
 8006980:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	e007      	b.n	8006998 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	699b      	ldr	r3, [r3, #24]
 800698e:	f003 0320 	and.w	r3, r3, #32
 8006992:	2b20      	cmp	r3, #32
 8006994:	d1cf      	bne.n	8006936 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006996:	2300      	movs	r3, #0
}
 8006998:	4618      	mov	r0, r3
 800699a:	3710      	adds	r7, #16
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b08a      	sub	sp, #40	@ 0x28
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	60f8      	str	r0, [r7, #12]
 80069a8:	60b9      	str	r1, [r7, #8]
 80069aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80069ac:	2300      	movs	r3, #0
 80069ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	699b      	ldr	r3, [r3, #24]
 80069b8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80069ba:	2300      	movs	r3, #0
 80069bc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	f003 0310 	and.w	r3, r3, #16
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d068      	beq.n	8006a9e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	2210      	movs	r2, #16
 80069d2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80069d4:	e049      	b.n	8006a6a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069dc:	d045      	beq.n	8006a6a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80069de:	f7fd fd65 	bl	80044ac <HAL_GetTick>
 80069e2:	4602      	mov	r2, r0
 80069e4:	69fb      	ldr	r3, [r7, #28]
 80069e6:	1ad3      	subs	r3, r2, r3
 80069e8:	68ba      	ldr	r2, [r7, #8]
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d302      	bcc.n	80069f4 <I2C_IsErrorOccurred+0x54>
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d13a      	bne.n	8006a6a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069fe:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006a06:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	699b      	ldr	r3, [r3, #24]
 8006a0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a16:	d121      	bne.n	8006a5c <I2C_IsErrorOccurred+0xbc>
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a1e:	d01d      	beq.n	8006a5c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006a20:	7cfb      	ldrb	r3, [r7, #19]
 8006a22:	2b20      	cmp	r3, #32
 8006a24:	d01a      	beq.n	8006a5c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	685a      	ldr	r2, [r3, #4]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a34:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006a36:	f7fd fd39 	bl	80044ac <HAL_GetTick>
 8006a3a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a3c:	e00e      	b.n	8006a5c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006a3e:	f7fd fd35 	bl	80044ac <HAL_GetTick>
 8006a42:	4602      	mov	r2, r0
 8006a44:	69fb      	ldr	r3, [r7, #28]
 8006a46:	1ad3      	subs	r3, r2, r3
 8006a48:	2b19      	cmp	r3, #25
 8006a4a:	d907      	bls.n	8006a5c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8006a4c:	6a3b      	ldr	r3, [r7, #32]
 8006a4e:	f043 0320 	orr.w	r3, r3, #32
 8006a52:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006a5a:	e006      	b.n	8006a6a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	699b      	ldr	r3, [r3, #24]
 8006a62:	f003 0320 	and.w	r3, r3, #32
 8006a66:	2b20      	cmp	r3, #32
 8006a68:	d1e9      	bne.n	8006a3e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	699b      	ldr	r3, [r3, #24]
 8006a70:	f003 0320 	and.w	r3, r3, #32
 8006a74:	2b20      	cmp	r3, #32
 8006a76:	d003      	beq.n	8006a80 <I2C_IsErrorOccurred+0xe0>
 8006a78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d0aa      	beq.n	80069d6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006a80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d103      	bne.n	8006a90 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	2220      	movs	r2, #32
 8006a8e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006a90:	6a3b      	ldr	r3, [r7, #32]
 8006a92:	f043 0304 	orr.w	r3, r3, #4
 8006a96:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	699b      	ldr	r3, [r3, #24]
 8006aa4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d00b      	beq.n	8006ac8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006ab0:	6a3b      	ldr	r3, [r7, #32]
 8006ab2:	f043 0301 	orr.w	r3, r3, #1
 8006ab6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006ac0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006ac8:	69bb      	ldr	r3, [r7, #24]
 8006aca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00b      	beq.n	8006aea <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006ad2:	6a3b      	ldr	r3, [r7, #32]
 8006ad4:	f043 0308 	orr.w	r3, r3, #8
 8006ad8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006ae2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006aea:	69bb      	ldr	r3, [r7, #24]
 8006aec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d00b      	beq.n	8006b0c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006af4:	6a3b      	ldr	r3, [r7, #32]
 8006af6:	f043 0302 	orr.w	r3, r3, #2
 8006afa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006b04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006b0c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d01c      	beq.n	8006b4e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006b14:	68f8      	ldr	r0, [r7, #12]
 8006b16:	f7ff fe63 	bl	80067e0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	6859      	ldr	r1, [r3, #4]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	4b0d      	ldr	r3, [pc, #52]	@ (8006b5c <I2C_IsErrorOccurred+0x1bc>)
 8006b26:	400b      	ands	r3, r1
 8006b28:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006b2e:	6a3b      	ldr	r3, [r7, #32]
 8006b30:	431a      	orrs	r2, r3
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2220      	movs	r2, #32
 8006b3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2200      	movs	r2, #0
 8006b42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006b4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3728      	adds	r7, #40	@ 0x28
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	fe00e800 	.word	0xfe00e800

08006b60 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b087      	sub	sp, #28
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	607b      	str	r3, [r7, #4]
 8006b6a:	460b      	mov	r3, r1
 8006b6c:	817b      	strh	r3, [r7, #10]
 8006b6e:	4613      	mov	r3, r2
 8006b70:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b72:	897b      	ldrh	r3, [r7, #10]
 8006b74:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b78:	7a7b      	ldrb	r3, [r7, #9]
 8006b7a:	041b      	lsls	r3, r3, #16
 8006b7c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b80:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006b86:	6a3b      	ldr	r3, [r7, #32]
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006b8e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	685a      	ldr	r2, [r3, #4]
 8006b96:	6a3b      	ldr	r3, [r7, #32]
 8006b98:	0d5b      	lsrs	r3, r3, #21
 8006b9a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006b9e:	4b08      	ldr	r3, [pc, #32]	@ (8006bc0 <I2C_TransferConfig+0x60>)
 8006ba0:	430b      	orrs	r3, r1
 8006ba2:	43db      	mvns	r3, r3
 8006ba4:	ea02 0103 	and.w	r1, r2, r3
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	697a      	ldr	r2, [r7, #20]
 8006bae:	430a      	orrs	r2, r1
 8006bb0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006bb2:	bf00      	nop
 8006bb4:	371c      	adds	r7, #28
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbc:	4770      	bx	lr
 8006bbe:	bf00      	nop
 8006bc0:	03ff63ff 	.word	0x03ff63ff

08006bc4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
 8006bcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	2b20      	cmp	r3, #32
 8006bd8:	d138      	bne.n	8006c4c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	d101      	bne.n	8006be8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006be4:	2302      	movs	r3, #2
 8006be6:	e032      	b.n	8006c4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2224      	movs	r2, #36	@ 0x24
 8006bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f022 0201 	bic.w	r2, r2, #1
 8006c06:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	681a      	ldr	r2, [r3, #0]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006c16:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	6819      	ldr	r1, [r3, #0]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	683a      	ldr	r2, [r7, #0]
 8006c24:	430a      	orrs	r2, r1
 8006c26:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f042 0201 	orr.w	r2, r2, #1
 8006c36:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2220      	movs	r2, #32
 8006c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2200      	movs	r2, #0
 8006c44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	e000      	b.n	8006c4e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006c4c:	2302      	movs	r3, #2
  }
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	370c      	adds	r7, #12
 8006c52:	46bd      	mov	sp, r7
 8006c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c58:	4770      	bx	lr

08006c5a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006c5a:	b480      	push	{r7}
 8006c5c:	b085      	sub	sp, #20
 8006c5e:	af00      	add	r7, sp, #0
 8006c60:	6078      	str	r0, [r7, #4]
 8006c62:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c6a:	b2db      	uxtb	r3, r3
 8006c6c:	2b20      	cmp	r3, #32
 8006c6e:	d139      	bne.n	8006ce4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	d101      	bne.n	8006c7e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006c7a:	2302      	movs	r3, #2
 8006c7c:	e033      	b.n	8006ce6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	2201      	movs	r2, #1
 8006c82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2224      	movs	r2, #36	@ 0x24
 8006c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f022 0201 	bic.w	r2, r2, #1
 8006c9c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006cac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	021b      	lsls	r3, r3, #8
 8006cb2:	68fa      	ldr	r2, [r7, #12]
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f042 0201 	orr.w	r2, r2, #1
 8006cce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2220      	movs	r2, #32
 8006cd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	e000      	b.n	8006ce6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006ce4:	2302      	movs	r3, #2
  }
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3714      	adds	r7, #20
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr
	...

08006cf4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b084      	sub	sp, #16
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d101      	bne.n	8006d06 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e0bf      	b.n	8006e86 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d106      	bne.n	8006d20 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2200      	movs	r2, #0
 8006d16:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f7fa ff4e 	bl	8001bbc <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2202      	movs	r2, #2
 8006d24:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	699a      	ldr	r2, [r3, #24]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8006d36:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	6999      	ldr	r1, [r3, #24]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	685a      	ldr	r2, [r3, #4]
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006d4c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	691b      	ldr	r3, [r3, #16]
 8006d52:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	430a      	orrs	r2, r1
 8006d5a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	6899      	ldr	r1, [r3, #8]
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	4b4a      	ldr	r3, [pc, #296]	@ (8006e90 <HAL_LTDC_Init+0x19c>)
 8006d68:	400b      	ands	r3, r1
 8006d6a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	695b      	ldr	r3, [r3, #20]
 8006d70:	041b      	lsls	r3, r3, #16
 8006d72:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	6899      	ldr	r1, [r3, #8]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	699a      	ldr	r2, [r3, #24]
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	431a      	orrs	r2, r3
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	430a      	orrs	r2, r1
 8006d88:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68d9      	ldr	r1, [r3, #12]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	4b3e      	ldr	r3, [pc, #248]	@ (8006e90 <HAL_LTDC_Init+0x19c>)
 8006d96:	400b      	ands	r3, r1
 8006d98:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	69db      	ldr	r3, [r3, #28]
 8006d9e:	041b      	lsls	r3, r3, #16
 8006da0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	68d9      	ldr	r1, [r3, #12]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6a1a      	ldr	r2, [r3, #32]
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	431a      	orrs	r2, r3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	430a      	orrs	r2, r1
 8006db6:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	6919      	ldr	r1, [r3, #16]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681a      	ldr	r2, [r3, #0]
 8006dc2:	4b33      	ldr	r3, [pc, #204]	@ (8006e90 <HAL_LTDC_Init+0x19c>)
 8006dc4:	400b      	ands	r3, r1
 8006dc6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dcc:	041b      	lsls	r3, r3, #16
 8006dce:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	6919      	ldr	r1, [r3, #16]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	431a      	orrs	r2, r3
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	430a      	orrs	r2, r1
 8006de4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	6959      	ldr	r1, [r3, #20]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	4b27      	ldr	r3, [pc, #156]	@ (8006e90 <HAL_LTDC_Init+0x19c>)
 8006df2:	400b      	ands	r3, r1
 8006df4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dfa:	041b      	lsls	r3, r3, #16
 8006dfc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	6959      	ldr	r1, [r3, #20]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	431a      	orrs	r2, r3
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	430a      	orrs	r2, r1
 8006e12:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006e1a:	021b      	lsls	r3, r3, #8
 8006e1c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8006e24:	041b      	lsls	r3, r3, #16
 8006e26:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8006e36:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006e3e:	68ba      	ldr	r2, [r7, #8]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	430a      	orrs	r2, r1
 8006e52:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f042 0206 	orr.w	r2, r2, #6
 8006e62:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	699a      	ldr	r2, [r3, #24]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f042 0201 	orr.w	r2, r2, #1
 8006e72:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2200      	movs	r2, #0
 8006e78:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2201      	movs	r2, #1
 8006e80:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3710      	adds	r7, #16
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
 8006e8e:	bf00      	nop
 8006e90:	f000f800 	.word	0xf000f800

08006e94 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b084      	sub	sp, #16
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ea2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eaa:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	f003 0304 	and.w	r3, r3, #4
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d023      	beq.n	8006efe <HAL_LTDC_IRQHandler+0x6a>
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	f003 0304 	and.w	r3, r3, #4
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d01e      	beq.n	8006efe <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f022 0204 	bic.w	r2, r2, #4
 8006ece:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2204      	movs	r2, #4
 8006ed6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006ede:	f043 0201 	orr.w	r2, r3, #1
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2204      	movs	r2, #4
 8006eec:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f000 f86f 	bl	8006fdc <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f003 0302 	and.w	r3, r3, #2
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d023      	beq.n	8006f50 <HAL_LTDC_IRQHandler+0xbc>
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	f003 0302 	and.w	r3, r3, #2
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d01e      	beq.n	8006f50 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f022 0202 	bic.w	r2, r2, #2
 8006f20:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2202      	movs	r2, #2
 8006f28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006f30:	f043 0202 	orr.w	r2, r3, #2
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2204      	movs	r2, #4
 8006f3e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2200      	movs	r2, #0
 8006f46:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 f846 	bl	8006fdc <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f003 0301 	and.w	r3, r3, #1
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d01b      	beq.n	8006f92 <HAL_LTDC_IRQHandler+0xfe>
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	f003 0301 	and.w	r3, r3, #1
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d016      	beq.n	8006f92 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f022 0201 	bic.w	r2, r2, #1
 8006f72:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	2201      	movs	r2, #1
 8006f7a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f000 f82f 	bl	8006ff0 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	f003 0308 	and.w	r3, r3, #8
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d01b      	beq.n	8006fd4 <HAL_LTDC_IRQHandler+0x140>
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	f003 0308 	and.w	r3, r3, #8
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d016      	beq.n	8006fd4 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f022 0208 	bic.w	r2, r2, #8
 8006fb4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	2208      	movs	r2, #8
 8006fbc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 f818 	bl	8007004 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8006fd4:	bf00      	nop
 8006fd6:	3710      	adds	r7, #16
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}

08006fdc <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b083      	sub	sp, #12
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8006fe4:	bf00      	nop
 8006fe6:	370c      	adds	r7, #12
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr

08006ff0 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b083      	sub	sp, #12
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8006ff8:	bf00      	nop
 8006ffa:	370c      	adds	r7, #12
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007002:	4770      	bx	lr

08007004 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007004:	b480      	push	{r7}
 8007006:	b083      	sub	sp, #12
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800700c:	bf00      	nop
 800700e:	370c      	adds	r7, #12
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr

08007018 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007018:	b5b0      	push	{r4, r5, r7, lr}
 800701a:	b084      	sub	sp, #16
 800701c:	af00      	add	r7, sp, #0
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800702a:	2b01      	cmp	r3, #1
 800702c:	d101      	bne.n	8007032 <HAL_LTDC_ConfigLayer+0x1a>
 800702e:	2302      	movs	r3, #2
 8007030:	e02c      	b.n	800708c <HAL_LTDC_ConfigLayer+0x74>
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2201      	movs	r2, #1
 8007036:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2202      	movs	r2, #2
 800703e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007042:	68fa      	ldr	r2, [r7, #12]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2134      	movs	r1, #52	@ 0x34
 8007048:	fb01 f303 	mul.w	r3, r1, r3
 800704c:	4413      	add	r3, r2
 800704e:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	4614      	mov	r4, r2
 8007056:	461d      	mov	r5, r3
 8007058:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800705a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800705c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800705e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007060:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007062:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007064:	682b      	ldr	r3, [r5, #0]
 8007066:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007068:	687a      	ldr	r2, [r7, #4]
 800706a:	68b9      	ldr	r1, [r7, #8]
 800706c:	68f8      	ldr	r0, [r7, #12]
 800706e:	f000 f81f 	bl	80070b0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	2201      	movs	r2, #1
 8007078:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2201      	movs	r2, #1
 800707e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2200      	movs	r2, #0
 8007086:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800708a:	2300      	movs	r3, #0
}
 800708c:	4618      	mov	r0, r3
 800708e:	3710      	adds	r7, #16
 8007090:	46bd      	mov	sp, r7
 8007092:	bdb0      	pop	{r4, r5, r7, pc}

08007094 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8007094:	b480      	push	{r7}
 8007096:	b083      	sub	sp, #12
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80070a2:	b2db      	uxtb	r3, r3
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	370c      	adds	r7, #12
 80070a8:	46bd      	mov	sp, r7
 80070aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ae:	4770      	bx	lr

080070b0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b089      	sub	sp, #36	@ 0x24
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	60f8      	str	r0, [r7, #12]
 80070b8:	60b9      	str	r1, [r7, #8]
 80070ba:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	685a      	ldr	r2, [r3, #4]
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	0c1b      	lsrs	r3, r3, #16
 80070c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070cc:	4413      	add	r3, r2
 80070ce:	041b      	lsls	r3, r3, #16
 80070d0:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	461a      	mov	r2, r3
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	01db      	lsls	r3, r3, #7
 80070dc:	4413      	add	r3, r2
 80070de:	3384      	adds	r3, #132	@ 0x84
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	6812      	ldr	r2, [r2, #0]
 80070e6:	4611      	mov	r1, r2
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	01d2      	lsls	r2, r2, #7
 80070ec:	440a      	add	r2, r1
 80070ee:	3284      	adds	r2, #132	@ 0x84
 80070f0:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80070f4:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	68db      	ldr	r3, [r3, #12]
 8007100:	0c1b      	lsrs	r3, r3, #16
 8007102:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8007106:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007108:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4619      	mov	r1, r3
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	01db      	lsls	r3, r3, #7
 8007114:	440b      	add	r3, r1
 8007116:	3384      	adds	r3, #132	@ 0x84
 8007118:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800711e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	68da      	ldr	r2, [r3, #12]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	68db      	ldr	r3, [r3, #12]
 800712a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800712e:	4413      	add	r3, r2
 8007130:	041b      	lsls	r3, r3, #16
 8007132:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	461a      	mov	r2, r3
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	01db      	lsls	r3, r3, #7
 800713e:	4413      	add	r3, r2
 8007140:	3384      	adds	r3, #132	@ 0x84
 8007142:	689b      	ldr	r3, [r3, #8]
 8007144:	68fa      	ldr	r2, [r7, #12]
 8007146:	6812      	ldr	r2, [r2, #0]
 8007148:	4611      	mov	r1, r2
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	01d2      	lsls	r2, r2, #7
 800714e:	440a      	add	r2, r1
 8007150:	3284      	adds	r2, #132	@ 0x84
 8007152:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8007156:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	689a      	ldr	r2, [r3, #8]
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	68db      	ldr	r3, [r3, #12]
 8007162:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007166:	4413      	add	r3, r2
 8007168:	1c5a      	adds	r2, r3, #1
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4619      	mov	r1, r3
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	01db      	lsls	r3, r3, #7
 8007174:	440b      	add	r3, r1
 8007176:	3384      	adds	r3, #132	@ 0x84
 8007178:	4619      	mov	r1, r3
 800717a:	69fb      	ldr	r3, [r7, #28]
 800717c:	4313      	orrs	r3, r2
 800717e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	461a      	mov	r2, r3
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	01db      	lsls	r3, r3, #7
 800718a:	4413      	add	r3, r2
 800718c:	3384      	adds	r3, #132	@ 0x84
 800718e:	691b      	ldr	r3, [r3, #16]
 8007190:	68fa      	ldr	r2, [r7, #12]
 8007192:	6812      	ldr	r2, [r2, #0]
 8007194:	4611      	mov	r1, r2
 8007196:	687a      	ldr	r2, [r7, #4]
 8007198:	01d2      	lsls	r2, r2, #7
 800719a:	440a      	add	r2, r1
 800719c:	3284      	adds	r2, #132	@ 0x84
 800719e:	f023 0307 	bic.w	r3, r3, #7
 80071a2:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	461a      	mov	r2, r3
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	01db      	lsls	r3, r3, #7
 80071ae:	4413      	add	r3, r2
 80071b0:	3384      	adds	r3, #132	@ 0x84
 80071b2:	461a      	mov	r2, r3
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	691b      	ldr	r3, [r3, #16]
 80071b8:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80071c0:	021b      	lsls	r3, r3, #8
 80071c2:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80071ca:	041b      	lsls	r3, r3, #16
 80071cc:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	699b      	ldr	r3, [r3, #24]
 80071d2:	061b      	lsls	r3, r3, #24
 80071d4:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	461a      	mov	r2, r3
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	01db      	lsls	r3, r3, #7
 80071e0:	4413      	add	r3, r2
 80071e2:	3384      	adds	r3, #132	@ 0x84
 80071e4:	699b      	ldr	r3, [r3, #24]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	461a      	mov	r2, r3
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	01db      	lsls	r3, r3, #7
 80071f0:	4413      	add	r3, r2
 80071f2:	3384      	adds	r3, #132	@ 0x84
 80071f4:	461a      	mov	r2, r3
 80071f6:	2300      	movs	r3, #0
 80071f8:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007200:	461a      	mov	r2, r3
 8007202:	69fb      	ldr	r3, [r7, #28]
 8007204:	431a      	orrs	r2, r3
 8007206:	69bb      	ldr	r3, [r7, #24]
 8007208:	431a      	orrs	r2, r3
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4619      	mov	r1, r3
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	01db      	lsls	r3, r3, #7
 8007214:	440b      	add	r3, r1
 8007216:	3384      	adds	r3, #132	@ 0x84
 8007218:	4619      	mov	r1, r3
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	4313      	orrs	r3, r2
 800721e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	461a      	mov	r2, r3
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	01db      	lsls	r3, r3, #7
 800722a:	4413      	add	r3, r2
 800722c:	3384      	adds	r3, #132	@ 0x84
 800722e:	695b      	ldr	r3, [r3, #20]
 8007230:	68fa      	ldr	r2, [r7, #12]
 8007232:	6812      	ldr	r2, [r2, #0]
 8007234:	4611      	mov	r1, r2
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	01d2      	lsls	r2, r2, #7
 800723a:	440a      	add	r2, r1
 800723c:	3284      	adds	r2, #132	@ 0x84
 800723e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007242:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	461a      	mov	r2, r3
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	01db      	lsls	r3, r3, #7
 800724e:	4413      	add	r3, r2
 8007250:	3384      	adds	r3, #132	@ 0x84
 8007252:	461a      	mov	r2, r3
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	695b      	ldr	r3, [r3, #20]
 8007258:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	461a      	mov	r2, r3
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	01db      	lsls	r3, r3, #7
 8007264:	4413      	add	r3, r2
 8007266:	3384      	adds	r3, #132	@ 0x84
 8007268:	69da      	ldr	r2, [r3, #28]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	4619      	mov	r1, r3
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	01db      	lsls	r3, r3, #7
 8007274:	440b      	add	r3, r1
 8007276:	3384      	adds	r3, #132	@ 0x84
 8007278:	4619      	mov	r1, r3
 800727a:	4b58      	ldr	r3, [pc, #352]	@ (80073dc <LTDC_SetConfig+0x32c>)
 800727c:	4013      	ands	r3, r2
 800727e:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	69da      	ldr	r2, [r3, #28]
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	6a1b      	ldr	r3, [r3, #32]
 8007288:	68f9      	ldr	r1, [r7, #12]
 800728a:	6809      	ldr	r1, [r1, #0]
 800728c:	4608      	mov	r0, r1
 800728e:	6879      	ldr	r1, [r7, #4]
 8007290:	01c9      	lsls	r1, r1, #7
 8007292:	4401      	add	r1, r0
 8007294:	3184      	adds	r1, #132	@ 0x84
 8007296:	4313      	orrs	r3, r2
 8007298:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	461a      	mov	r2, r3
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	01db      	lsls	r3, r3, #7
 80072a4:	4413      	add	r3, r2
 80072a6:	3384      	adds	r3, #132	@ 0x84
 80072a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	461a      	mov	r2, r3
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	01db      	lsls	r3, r3, #7
 80072b4:	4413      	add	r3, r2
 80072b6:	3384      	adds	r3, #132	@ 0x84
 80072b8:	461a      	mov	r2, r3
 80072ba:	2300      	movs	r3, #0
 80072bc:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	461a      	mov	r2, r3
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	01db      	lsls	r3, r3, #7
 80072c8:	4413      	add	r3, r2
 80072ca:	3384      	adds	r3, #132	@ 0x84
 80072cc:	461a      	mov	r2, r3
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072d2:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	691b      	ldr	r3, [r3, #16]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d102      	bne.n	80072e2 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 80072dc:	2304      	movs	r3, #4
 80072de:	61fb      	str	r3, [r7, #28]
 80072e0:	e01b      	b.n	800731a <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	691b      	ldr	r3, [r3, #16]
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	d102      	bne.n	80072f0 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 80072ea:	2303      	movs	r3, #3
 80072ec:	61fb      	str	r3, [r7, #28]
 80072ee:	e014      	b.n	800731a <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	691b      	ldr	r3, [r3, #16]
 80072f4:	2b04      	cmp	r3, #4
 80072f6:	d00b      	beq.n	8007310 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80072fc:	2b02      	cmp	r3, #2
 80072fe:	d007      	beq.n	8007310 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007304:	2b03      	cmp	r3, #3
 8007306:	d003      	beq.n	8007310 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800730c:	2b07      	cmp	r3, #7
 800730e:	d102      	bne.n	8007316 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8007310:	2302      	movs	r3, #2
 8007312:	61fb      	str	r3, [r7, #28]
 8007314:	e001      	b.n	800731a <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8007316:	2301      	movs	r3, #1
 8007318:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	461a      	mov	r2, r3
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	01db      	lsls	r3, r3, #7
 8007324:	4413      	add	r3, r2
 8007326:	3384      	adds	r3, #132	@ 0x84
 8007328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	6812      	ldr	r2, [r2, #0]
 800732e:	4611      	mov	r1, r2
 8007330:	687a      	ldr	r2, [r7, #4]
 8007332:	01d2      	lsls	r2, r2, #7
 8007334:	440a      	add	r2, r1
 8007336:	3284      	adds	r2, #132	@ 0x84
 8007338:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800733c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007342:	69fa      	ldr	r2, [r7, #28]
 8007344:	fb02 f303 	mul.w	r3, r2, r3
 8007348:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	6859      	ldr	r1, [r3, #4]
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	1acb      	subs	r3, r1, r3
 8007354:	69f9      	ldr	r1, [r7, #28]
 8007356:	fb01 f303 	mul.w	r3, r1, r3
 800735a:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800735c:	68f9      	ldr	r1, [r7, #12]
 800735e:	6809      	ldr	r1, [r1, #0]
 8007360:	4608      	mov	r0, r1
 8007362:	6879      	ldr	r1, [r7, #4]
 8007364:	01c9      	lsls	r1, r1, #7
 8007366:	4401      	add	r1, r0
 8007368:	3184      	adds	r1, #132	@ 0x84
 800736a:	4313      	orrs	r3, r2
 800736c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	461a      	mov	r2, r3
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	01db      	lsls	r3, r3, #7
 8007378:	4413      	add	r3, r2
 800737a:	3384      	adds	r3, #132	@ 0x84
 800737c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4619      	mov	r1, r3
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	01db      	lsls	r3, r3, #7
 8007388:	440b      	add	r3, r1
 800738a:	3384      	adds	r3, #132	@ 0x84
 800738c:	4619      	mov	r1, r3
 800738e:	4b14      	ldr	r3, [pc, #80]	@ (80073e0 <LTDC_SetConfig+0x330>)
 8007390:	4013      	ands	r3, r2
 8007392:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	461a      	mov	r2, r3
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	01db      	lsls	r3, r3, #7
 800739e:	4413      	add	r3, r2
 80073a0:	3384      	adds	r3, #132	@ 0x84
 80073a2:	461a      	mov	r2, r3
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073a8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	461a      	mov	r2, r3
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	01db      	lsls	r3, r3, #7
 80073b4:	4413      	add	r3, r2
 80073b6:	3384      	adds	r3, #132	@ 0x84
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68fa      	ldr	r2, [r7, #12]
 80073bc:	6812      	ldr	r2, [r2, #0]
 80073be:	4611      	mov	r1, r2
 80073c0:	687a      	ldr	r2, [r7, #4]
 80073c2:	01d2      	lsls	r2, r2, #7
 80073c4:	440a      	add	r2, r1
 80073c6:	3284      	adds	r2, #132	@ 0x84
 80073c8:	f043 0301 	orr.w	r3, r3, #1
 80073cc:	6013      	str	r3, [r2, #0]
}
 80073ce:	bf00      	nop
 80073d0:	3724      	adds	r7, #36	@ 0x24
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr
 80073da:	bf00      	nop
 80073dc:	fffff8f8 	.word	0xfffff8f8
 80073e0:	fffff800 	.word	0xfffff800

080073e4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80073e4:	b480      	push	{r7}
 80073e6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80073e8:	4b05      	ldr	r3, [pc, #20]	@ (8007400 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a04      	ldr	r2, [pc, #16]	@ (8007400 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80073ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073f2:	6013      	str	r3, [r2, #0]
}
 80073f4:	bf00      	nop
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr
 80073fe:	bf00      	nop
 8007400:	40007000 	.word	0x40007000

08007404 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b082      	sub	sp, #8
 8007408:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800740a:	2300      	movs	r3, #0
 800740c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800740e:	4b23      	ldr	r3, [pc, #140]	@ (800749c <HAL_PWREx_EnableOverDrive+0x98>)
 8007410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007412:	4a22      	ldr	r2, [pc, #136]	@ (800749c <HAL_PWREx_EnableOverDrive+0x98>)
 8007414:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007418:	6413      	str	r3, [r2, #64]	@ 0x40
 800741a:	4b20      	ldr	r3, [pc, #128]	@ (800749c <HAL_PWREx_EnableOverDrive+0x98>)
 800741c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800741e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007422:	603b      	str	r3, [r7, #0]
 8007424:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007426:	4b1e      	ldr	r3, [pc, #120]	@ (80074a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a1d      	ldr	r2, [pc, #116]	@ (80074a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800742c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007430:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007432:	f7fd f83b 	bl	80044ac <HAL_GetTick>
 8007436:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007438:	e009      	b.n	800744e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800743a:	f7fd f837 	bl	80044ac <HAL_GetTick>
 800743e:	4602      	mov	r2, r0
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	1ad3      	subs	r3, r2, r3
 8007444:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007448:	d901      	bls.n	800744e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800744a:	2303      	movs	r3, #3
 800744c:	e022      	b.n	8007494 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800744e:	4b14      	ldr	r3, [pc, #80]	@ (80074a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007456:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800745a:	d1ee      	bne.n	800743a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800745c:	4b10      	ldr	r3, [pc, #64]	@ (80074a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a0f      	ldr	r2, [pc, #60]	@ (80074a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007462:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007466:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007468:	f7fd f820 	bl	80044ac <HAL_GetTick>
 800746c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800746e:	e009      	b.n	8007484 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007470:	f7fd f81c 	bl	80044ac <HAL_GetTick>
 8007474:	4602      	mov	r2, r0
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800747e:	d901      	bls.n	8007484 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007480:	2303      	movs	r3, #3
 8007482:	e007      	b.n	8007494 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007484:	4b06      	ldr	r3, [pc, #24]	@ (80074a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800748c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007490:	d1ee      	bne.n	8007470 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8007492:	2300      	movs	r3, #0
}
 8007494:	4618      	mov	r0, r3
 8007496:	3708      	adds	r7, #8
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}
 800749c:	40023800 	.word	0x40023800
 80074a0:	40007000 	.word	0x40007000

080074a4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b086      	sub	sp, #24
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80074ac:	2300      	movs	r3, #0
 80074ae:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d101      	bne.n	80074ba <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	e291      	b.n	80079de <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f003 0301 	and.w	r3, r3, #1
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f000 8087 	beq.w	80075d6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80074c8:	4b96      	ldr	r3, [pc, #600]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	f003 030c 	and.w	r3, r3, #12
 80074d0:	2b04      	cmp	r3, #4
 80074d2:	d00c      	beq.n	80074ee <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80074d4:	4b93      	ldr	r3, [pc, #588]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	f003 030c 	and.w	r3, r3, #12
 80074dc:	2b08      	cmp	r3, #8
 80074de:	d112      	bne.n	8007506 <HAL_RCC_OscConfig+0x62>
 80074e0:	4b90      	ldr	r3, [pc, #576]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80074e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80074ec:	d10b      	bne.n	8007506 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074ee:	4b8d      	ldr	r3, [pc, #564]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d06c      	beq.n	80075d4 <HAL_RCC_OscConfig+0x130>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d168      	bne.n	80075d4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	e26b      	b.n	80079de <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800750e:	d106      	bne.n	800751e <HAL_RCC_OscConfig+0x7a>
 8007510:	4b84      	ldr	r3, [pc, #528]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a83      	ldr	r2, [pc, #524]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007516:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800751a:	6013      	str	r3, [r2, #0]
 800751c:	e02e      	b.n	800757c <HAL_RCC_OscConfig+0xd8>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d10c      	bne.n	8007540 <HAL_RCC_OscConfig+0x9c>
 8007526:	4b7f      	ldr	r3, [pc, #508]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a7e      	ldr	r2, [pc, #504]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 800752c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007530:	6013      	str	r3, [r2, #0]
 8007532:	4b7c      	ldr	r3, [pc, #496]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a7b      	ldr	r2, [pc, #492]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007538:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800753c:	6013      	str	r3, [r2, #0]
 800753e:	e01d      	b.n	800757c <HAL_RCC_OscConfig+0xd8>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007548:	d10c      	bne.n	8007564 <HAL_RCC_OscConfig+0xc0>
 800754a:	4b76      	ldr	r3, [pc, #472]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a75      	ldr	r2, [pc, #468]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007550:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007554:	6013      	str	r3, [r2, #0]
 8007556:	4b73      	ldr	r3, [pc, #460]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4a72      	ldr	r2, [pc, #456]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 800755c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007560:	6013      	str	r3, [r2, #0]
 8007562:	e00b      	b.n	800757c <HAL_RCC_OscConfig+0xd8>
 8007564:	4b6f      	ldr	r3, [pc, #444]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	4a6e      	ldr	r2, [pc, #440]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 800756a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800756e:	6013      	str	r3, [r2, #0]
 8007570:	4b6c      	ldr	r3, [pc, #432]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	4a6b      	ldr	r2, [pc, #428]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007576:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800757a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d013      	beq.n	80075ac <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007584:	f7fc ff92 	bl	80044ac <HAL_GetTick>
 8007588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800758a:	e008      	b.n	800759e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800758c:	f7fc ff8e 	bl	80044ac <HAL_GetTick>
 8007590:	4602      	mov	r2, r0
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	1ad3      	subs	r3, r2, r3
 8007596:	2b64      	cmp	r3, #100	@ 0x64
 8007598:	d901      	bls.n	800759e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800759a:	2303      	movs	r3, #3
 800759c:	e21f      	b.n	80079de <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800759e:	4b61      	ldr	r3, [pc, #388]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d0f0      	beq.n	800758c <HAL_RCC_OscConfig+0xe8>
 80075aa:	e014      	b.n	80075d6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075ac:	f7fc ff7e 	bl	80044ac <HAL_GetTick>
 80075b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075b2:	e008      	b.n	80075c6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80075b4:	f7fc ff7a 	bl	80044ac <HAL_GetTick>
 80075b8:	4602      	mov	r2, r0
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	1ad3      	subs	r3, r2, r3
 80075be:	2b64      	cmp	r3, #100	@ 0x64
 80075c0:	d901      	bls.n	80075c6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80075c2:	2303      	movs	r3, #3
 80075c4:	e20b      	b.n	80079de <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075c6:	4b57      	ldr	r3, [pc, #348]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d1f0      	bne.n	80075b4 <HAL_RCC_OscConfig+0x110>
 80075d2:	e000      	b.n	80075d6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f003 0302 	and.w	r3, r3, #2
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d069      	beq.n	80076b6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80075e2:	4b50      	ldr	r3, [pc, #320]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	f003 030c 	and.w	r3, r3, #12
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d00b      	beq.n	8007606 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80075ee:	4b4d      	ldr	r3, [pc, #308]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	f003 030c 	and.w	r3, r3, #12
 80075f6:	2b08      	cmp	r3, #8
 80075f8:	d11c      	bne.n	8007634 <HAL_RCC_OscConfig+0x190>
 80075fa:	4b4a      	ldr	r3, [pc, #296]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007602:	2b00      	cmp	r3, #0
 8007604:	d116      	bne.n	8007634 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007606:	4b47      	ldr	r3, [pc, #284]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f003 0302 	and.w	r3, r3, #2
 800760e:	2b00      	cmp	r3, #0
 8007610:	d005      	beq.n	800761e <HAL_RCC_OscConfig+0x17a>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	68db      	ldr	r3, [r3, #12]
 8007616:	2b01      	cmp	r3, #1
 8007618:	d001      	beq.n	800761e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800761a:	2301      	movs	r3, #1
 800761c:	e1df      	b.n	80079de <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800761e:	4b41      	ldr	r3, [pc, #260]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	691b      	ldr	r3, [r3, #16]
 800762a:	00db      	lsls	r3, r3, #3
 800762c:	493d      	ldr	r1, [pc, #244]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 800762e:	4313      	orrs	r3, r2
 8007630:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007632:	e040      	b.n	80076b6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	68db      	ldr	r3, [r3, #12]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d023      	beq.n	8007684 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800763c:	4b39      	ldr	r3, [pc, #228]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	4a38      	ldr	r2, [pc, #224]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007642:	f043 0301 	orr.w	r3, r3, #1
 8007646:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007648:	f7fc ff30 	bl	80044ac <HAL_GetTick>
 800764c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800764e:	e008      	b.n	8007662 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007650:	f7fc ff2c 	bl	80044ac <HAL_GetTick>
 8007654:	4602      	mov	r2, r0
 8007656:	693b      	ldr	r3, [r7, #16]
 8007658:	1ad3      	subs	r3, r2, r3
 800765a:	2b02      	cmp	r3, #2
 800765c:	d901      	bls.n	8007662 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800765e:	2303      	movs	r3, #3
 8007660:	e1bd      	b.n	80079de <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007662:	4b30      	ldr	r3, [pc, #192]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f003 0302 	and.w	r3, r3, #2
 800766a:	2b00      	cmp	r3, #0
 800766c:	d0f0      	beq.n	8007650 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800766e:	4b2d      	ldr	r3, [pc, #180]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	691b      	ldr	r3, [r3, #16]
 800767a:	00db      	lsls	r3, r3, #3
 800767c:	4929      	ldr	r1, [pc, #164]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 800767e:	4313      	orrs	r3, r2
 8007680:	600b      	str	r3, [r1, #0]
 8007682:	e018      	b.n	80076b6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007684:	4b27      	ldr	r3, [pc, #156]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a26      	ldr	r2, [pc, #152]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 800768a:	f023 0301 	bic.w	r3, r3, #1
 800768e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007690:	f7fc ff0c 	bl	80044ac <HAL_GetTick>
 8007694:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007696:	e008      	b.n	80076aa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007698:	f7fc ff08 	bl	80044ac <HAL_GetTick>
 800769c:	4602      	mov	r2, r0
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	1ad3      	subs	r3, r2, r3
 80076a2:	2b02      	cmp	r3, #2
 80076a4:	d901      	bls.n	80076aa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80076a6:	2303      	movs	r3, #3
 80076a8:	e199      	b.n	80079de <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076aa:	4b1e      	ldr	r3, [pc, #120]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f003 0302 	and.w	r3, r3, #2
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d1f0      	bne.n	8007698 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f003 0308 	and.w	r3, r3, #8
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d038      	beq.n	8007734 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	695b      	ldr	r3, [r3, #20]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d019      	beq.n	80076fe <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80076ca:	4b16      	ldr	r3, [pc, #88]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 80076cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076ce:	4a15      	ldr	r2, [pc, #84]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 80076d0:	f043 0301 	orr.w	r3, r3, #1
 80076d4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076d6:	f7fc fee9 	bl	80044ac <HAL_GetTick>
 80076da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076dc:	e008      	b.n	80076f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076de:	f7fc fee5 	bl	80044ac <HAL_GetTick>
 80076e2:	4602      	mov	r2, r0
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	2b02      	cmp	r3, #2
 80076ea:	d901      	bls.n	80076f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80076ec:	2303      	movs	r3, #3
 80076ee:	e176      	b.n	80079de <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076f0:	4b0c      	ldr	r3, [pc, #48]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 80076f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076f4:	f003 0302 	and.w	r3, r3, #2
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d0f0      	beq.n	80076de <HAL_RCC_OscConfig+0x23a>
 80076fc:	e01a      	b.n	8007734 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80076fe:	4b09      	ldr	r3, [pc, #36]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007700:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007702:	4a08      	ldr	r2, [pc, #32]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 8007704:	f023 0301 	bic.w	r3, r3, #1
 8007708:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800770a:	f7fc fecf 	bl	80044ac <HAL_GetTick>
 800770e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007710:	e00a      	b.n	8007728 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007712:	f7fc fecb 	bl	80044ac <HAL_GetTick>
 8007716:	4602      	mov	r2, r0
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	1ad3      	subs	r3, r2, r3
 800771c:	2b02      	cmp	r3, #2
 800771e:	d903      	bls.n	8007728 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007720:	2303      	movs	r3, #3
 8007722:	e15c      	b.n	80079de <HAL_RCC_OscConfig+0x53a>
 8007724:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007728:	4b91      	ldr	r3, [pc, #580]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 800772a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800772c:	f003 0302 	and.w	r3, r3, #2
 8007730:	2b00      	cmp	r3, #0
 8007732:	d1ee      	bne.n	8007712 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f003 0304 	and.w	r3, r3, #4
 800773c:	2b00      	cmp	r3, #0
 800773e:	f000 80a4 	beq.w	800788a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007742:	4b8b      	ldr	r3, [pc, #556]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 8007744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800774a:	2b00      	cmp	r3, #0
 800774c:	d10d      	bne.n	800776a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800774e:	4b88      	ldr	r3, [pc, #544]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 8007750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007752:	4a87      	ldr	r2, [pc, #540]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 8007754:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007758:	6413      	str	r3, [r2, #64]	@ 0x40
 800775a:	4b85      	ldr	r3, [pc, #532]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 800775c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800775e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007762:	60bb      	str	r3, [r7, #8]
 8007764:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007766:	2301      	movs	r3, #1
 8007768:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800776a:	4b82      	ldr	r3, [pc, #520]	@ (8007974 <HAL_RCC_OscConfig+0x4d0>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007772:	2b00      	cmp	r3, #0
 8007774:	d118      	bne.n	80077a8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007776:	4b7f      	ldr	r3, [pc, #508]	@ (8007974 <HAL_RCC_OscConfig+0x4d0>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a7e      	ldr	r2, [pc, #504]	@ (8007974 <HAL_RCC_OscConfig+0x4d0>)
 800777c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007780:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007782:	f7fc fe93 	bl	80044ac <HAL_GetTick>
 8007786:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007788:	e008      	b.n	800779c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800778a:	f7fc fe8f 	bl	80044ac <HAL_GetTick>
 800778e:	4602      	mov	r2, r0
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	1ad3      	subs	r3, r2, r3
 8007794:	2b64      	cmp	r3, #100	@ 0x64
 8007796:	d901      	bls.n	800779c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007798:	2303      	movs	r3, #3
 800779a:	e120      	b.n	80079de <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800779c:	4b75      	ldr	r3, [pc, #468]	@ (8007974 <HAL_RCC_OscConfig+0x4d0>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d0f0      	beq.n	800778a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d106      	bne.n	80077be <HAL_RCC_OscConfig+0x31a>
 80077b0:	4b6f      	ldr	r3, [pc, #444]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 80077b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077b4:	4a6e      	ldr	r2, [pc, #440]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 80077b6:	f043 0301 	orr.w	r3, r3, #1
 80077ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80077bc:	e02d      	b.n	800781a <HAL_RCC_OscConfig+0x376>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d10c      	bne.n	80077e0 <HAL_RCC_OscConfig+0x33c>
 80077c6:	4b6a      	ldr	r3, [pc, #424]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 80077c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077ca:	4a69      	ldr	r2, [pc, #420]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 80077cc:	f023 0301 	bic.w	r3, r3, #1
 80077d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80077d2:	4b67      	ldr	r3, [pc, #412]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 80077d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077d6:	4a66      	ldr	r2, [pc, #408]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 80077d8:	f023 0304 	bic.w	r3, r3, #4
 80077dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80077de:	e01c      	b.n	800781a <HAL_RCC_OscConfig+0x376>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	2b05      	cmp	r3, #5
 80077e6:	d10c      	bne.n	8007802 <HAL_RCC_OscConfig+0x35e>
 80077e8:	4b61      	ldr	r3, [pc, #388]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 80077ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077ec:	4a60      	ldr	r2, [pc, #384]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 80077ee:	f043 0304 	orr.w	r3, r3, #4
 80077f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80077f4:	4b5e      	ldr	r3, [pc, #376]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 80077f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077f8:	4a5d      	ldr	r2, [pc, #372]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 80077fa:	f043 0301 	orr.w	r3, r3, #1
 80077fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8007800:	e00b      	b.n	800781a <HAL_RCC_OscConfig+0x376>
 8007802:	4b5b      	ldr	r3, [pc, #364]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 8007804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007806:	4a5a      	ldr	r2, [pc, #360]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 8007808:	f023 0301 	bic.w	r3, r3, #1
 800780c:	6713      	str	r3, [r2, #112]	@ 0x70
 800780e:	4b58      	ldr	r3, [pc, #352]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 8007810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007812:	4a57      	ldr	r2, [pc, #348]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 8007814:	f023 0304 	bic.w	r3, r3, #4
 8007818:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	689b      	ldr	r3, [r3, #8]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d015      	beq.n	800784e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007822:	f7fc fe43 	bl	80044ac <HAL_GetTick>
 8007826:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007828:	e00a      	b.n	8007840 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800782a:	f7fc fe3f 	bl	80044ac <HAL_GetTick>
 800782e:	4602      	mov	r2, r0
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	1ad3      	subs	r3, r2, r3
 8007834:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007838:	4293      	cmp	r3, r2
 800783a:	d901      	bls.n	8007840 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800783c:	2303      	movs	r3, #3
 800783e:	e0ce      	b.n	80079de <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007840:	4b4b      	ldr	r3, [pc, #300]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 8007842:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007844:	f003 0302 	and.w	r3, r3, #2
 8007848:	2b00      	cmp	r3, #0
 800784a:	d0ee      	beq.n	800782a <HAL_RCC_OscConfig+0x386>
 800784c:	e014      	b.n	8007878 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800784e:	f7fc fe2d 	bl	80044ac <HAL_GetTick>
 8007852:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007854:	e00a      	b.n	800786c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007856:	f7fc fe29 	bl	80044ac <HAL_GetTick>
 800785a:	4602      	mov	r2, r0
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	1ad3      	subs	r3, r2, r3
 8007860:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007864:	4293      	cmp	r3, r2
 8007866:	d901      	bls.n	800786c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007868:	2303      	movs	r3, #3
 800786a:	e0b8      	b.n	80079de <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800786c:	4b40      	ldr	r3, [pc, #256]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 800786e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007870:	f003 0302 	and.w	r3, r3, #2
 8007874:	2b00      	cmp	r3, #0
 8007876:	d1ee      	bne.n	8007856 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007878:	7dfb      	ldrb	r3, [r7, #23]
 800787a:	2b01      	cmp	r3, #1
 800787c:	d105      	bne.n	800788a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800787e:	4b3c      	ldr	r3, [pc, #240]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 8007880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007882:	4a3b      	ldr	r2, [pc, #236]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 8007884:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007888:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	699b      	ldr	r3, [r3, #24]
 800788e:	2b00      	cmp	r3, #0
 8007890:	f000 80a4 	beq.w	80079dc <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007894:	4b36      	ldr	r3, [pc, #216]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	f003 030c 	and.w	r3, r3, #12
 800789c:	2b08      	cmp	r3, #8
 800789e:	d06b      	beq.n	8007978 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	699b      	ldr	r3, [r3, #24]
 80078a4:	2b02      	cmp	r3, #2
 80078a6:	d149      	bne.n	800793c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078a8:	4b31      	ldr	r3, [pc, #196]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4a30      	ldr	r2, [pc, #192]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 80078ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80078b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078b4:	f7fc fdfa 	bl	80044ac <HAL_GetTick>
 80078b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078ba:	e008      	b.n	80078ce <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078bc:	f7fc fdf6 	bl	80044ac <HAL_GetTick>
 80078c0:	4602      	mov	r2, r0
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	1ad3      	subs	r3, r2, r3
 80078c6:	2b02      	cmp	r3, #2
 80078c8:	d901      	bls.n	80078ce <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80078ca:	2303      	movs	r3, #3
 80078cc:	e087      	b.n	80079de <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078ce:	4b28      	ldr	r3, [pc, #160]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d1f0      	bne.n	80078bc <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	69da      	ldr	r2, [r3, #28]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6a1b      	ldr	r3, [r3, #32]
 80078e2:	431a      	orrs	r2, r3
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078e8:	019b      	lsls	r3, r3, #6
 80078ea:	431a      	orrs	r2, r3
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078f0:	085b      	lsrs	r3, r3, #1
 80078f2:	3b01      	subs	r3, #1
 80078f4:	041b      	lsls	r3, r3, #16
 80078f6:	431a      	orrs	r2, r3
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078fc:	061b      	lsls	r3, r3, #24
 80078fe:	4313      	orrs	r3, r2
 8007900:	4a1b      	ldr	r2, [pc, #108]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 8007902:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007906:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007908:	4b19      	ldr	r3, [pc, #100]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	4a18      	ldr	r2, [pc, #96]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 800790e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007912:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007914:	f7fc fdca 	bl	80044ac <HAL_GetTick>
 8007918:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800791a:	e008      	b.n	800792e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800791c:	f7fc fdc6 	bl	80044ac <HAL_GetTick>
 8007920:	4602      	mov	r2, r0
 8007922:	693b      	ldr	r3, [r7, #16]
 8007924:	1ad3      	subs	r3, r2, r3
 8007926:	2b02      	cmp	r3, #2
 8007928:	d901      	bls.n	800792e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800792a:	2303      	movs	r3, #3
 800792c:	e057      	b.n	80079de <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800792e:	4b10      	ldr	r3, [pc, #64]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007936:	2b00      	cmp	r3, #0
 8007938:	d0f0      	beq.n	800791c <HAL_RCC_OscConfig+0x478>
 800793a:	e04f      	b.n	80079dc <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800793c:	4b0c      	ldr	r3, [pc, #48]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a0b      	ldr	r2, [pc, #44]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 8007942:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007946:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007948:	f7fc fdb0 	bl	80044ac <HAL_GetTick>
 800794c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800794e:	e008      	b.n	8007962 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007950:	f7fc fdac 	bl	80044ac <HAL_GetTick>
 8007954:	4602      	mov	r2, r0
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	1ad3      	subs	r3, r2, r3
 800795a:	2b02      	cmp	r3, #2
 800795c:	d901      	bls.n	8007962 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800795e:	2303      	movs	r3, #3
 8007960:	e03d      	b.n	80079de <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007962:	4b03      	ldr	r3, [pc, #12]	@ (8007970 <HAL_RCC_OscConfig+0x4cc>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800796a:	2b00      	cmp	r3, #0
 800796c:	d1f0      	bne.n	8007950 <HAL_RCC_OscConfig+0x4ac>
 800796e:	e035      	b.n	80079dc <HAL_RCC_OscConfig+0x538>
 8007970:	40023800 	.word	0x40023800
 8007974:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007978:	4b1b      	ldr	r3, [pc, #108]	@ (80079e8 <HAL_RCC_OscConfig+0x544>)
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	699b      	ldr	r3, [r3, #24]
 8007982:	2b01      	cmp	r3, #1
 8007984:	d028      	beq.n	80079d8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007990:	429a      	cmp	r2, r3
 8007992:	d121      	bne.n	80079d8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800799e:	429a      	cmp	r2, r3
 80079a0:	d11a      	bne.n	80079d8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80079a2:	68fa      	ldr	r2, [r7, #12]
 80079a4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80079a8:	4013      	ands	r3, r2
 80079aa:	687a      	ldr	r2, [r7, #4]
 80079ac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80079ae:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d111      	bne.n	80079d8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079be:	085b      	lsrs	r3, r3, #1
 80079c0:	3b01      	subs	r3, #1
 80079c2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d107      	bne.n	80079d8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079d2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d001      	beq.n	80079dc <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80079d8:	2301      	movs	r3, #1
 80079da:	e000      	b.n	80079de <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80079dc:	2300      	movs	r3, #0
}
 80079de:	4618      	mov	r0, r3
 80079e0:	3718      	adds	r7, #24
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}
 80079e6:	bf00      	nop
 80079e8:	40023800 	.word	0x40023800

080079ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b084      	sub	sp, #16
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80079f6:	2300      	movs	r3, #0
 80079f8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d101      	bne.n	8007a04 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007a00:	2301      	movs	r3, #1
 8007a02:	e0d0      	b.n	8007ba6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007a04:	4b6a      	ldr	r3, [pc, #424]	@ (8007bb0 <HAL_RCC_ClockConfig+0x1c4>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f003 030f 	and.w	r3, r3, #15
 8007a0c:	683a      	ldr	r2, [r7, #0]
 8007a0e:	429a      	cmp	r2, r3
 8007a10:	d910      	bls.n	8007a34 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a12:	4b67      	ldr	r3, [pc, #412]	@ (8007bb0 <HAL_RCC_ClockConfig+0x1c4>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f023 020f 	bic.w	r2, r3, #15
 8007a1a:	4965      	ldr	r1, [pc, #404]	@ (8007bb0 <HAL_RCC_ClockConfig+0x1c4>)
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a22:	4b63      	ldr	r3, [pc, #396]	@ (8007bb0 <HAL_RCC_ClockConfig+0x1c4>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f003 030f 	and.w	r3, r3, #15
 8007a2a:	683a      	ldr	r2, [r7, #0]
 8007a2c:	429a      	cmp	r2, r3
 8007a2e:	d001      	beq.n	8007a34 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007a30:	2301      	movs	r3, #1
 8007a32:	e0b8      	b.n	8007ba6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f003 0302 	and.w	r3, r3, #2
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d020      	beq.n	8007a82 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f003 0304 	and.w	r3, r3, #4
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d005      	beq.n	8007a58 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a4c:	4b59      	ldr	r3, [pc, #356]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	4a58      	ldr	r2, [pc, #352]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007a52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007a56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f003 0308 	and.w	r3, r3, #8
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d005      	beq.n	8007a70 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a64:	4b53      	ldr	r3, [pc, #332]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007a66:	689b      	ldr	r3, [r3, #8]
 8007a68:	4a52      	ldr	r2, [pc, #328]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007a6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007a6e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a70:	4b50      	ldr	r3, [pc, #320]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007a72:	689b      	ldr	r3, [r3, #8]
 8007a74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	494d      	ldr	r1, [pc, #308]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f003 0301 	and.w	r3, r3, #1
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d040      	beq.n	8007b10 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	d107      	bne.n	8007aa6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a96:	4b47      	ldr	r3, [pc, #284]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d115      	bne.n	8007ace <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	e07f      	b.n	8007ba6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	2b02      	cmp	r3, #2
 8007aac:	d107      	bne.n	8007abe <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007aae:	4b41      	ldr	r3, [pc, #260]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d109      	bne.n	8007ace <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007aba:	2301      	movs	r3, #1
 8007abc:	e073      	b.n	8007ba6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007abe:	4b3d      	ldr	r3, [pc, #244]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 0302 	and.w	r3, r3, #2
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d101      	bne.n	8007ace <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	e06b      	b.n	8007ba6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007ace:	4b39      	ldr	r3, [pc, #228]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007ad0:	689b      	ldr	r3, [r3, #8]
 8007ad2:	f023 0203 	bic.w	r2, r3, #3
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	4936      	ldr	r1, [pc, #216]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007adc:	4313      	orrs	r3, r2
 8007ade:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ae0:	f7fc fce4 	bl	80044ac <HAL_GetTick>
 8007ae4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ae6:	e00a      	b.n	8007afe <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ae8:	f7fc fce0 	bl	80044ac <HAL_GetTick>
 8007aec:	4602      	mov	r2, r0
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	1ad3      	subs	r3, r2, r3
 8007af2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d901      	bls.n	8007afe <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007afa:	2303      	movs	r3, #3
 8007afc:	e053      	b.n	8007ba6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007afe:	4b2d      	ldr	r3, [pc, #180]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007b00:	689b      	ldr	r3, [r3, #8]
 8007b02:	f003 020c 	and.w	r2, r3, #12
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	685b      	ldr	r3, [r3, #4]
 8007b0a:	009b      	lsls	r3, r3, #2
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d1eb      	bne.n	8007ae8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007b10:	4b27      	ldr	r3, [pc, #156]	@ (8007bb0 <HAL_RCC_ClockConfig+0x1c4>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f003 030f 	and.w	r3, r3, #15
 8007b18:	683a      	ldr	r2, [r7, #0]
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d210      	bcs.n	8007b40 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b1e:	4b24      	ldr	r3, [pc, #144]	@ (8007bb0 <HAL_RCC_ClockConfig+0x1c4>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f023 020f 	bic.w	r2, r3, #15
 8007b26:	4922      	ldr	r1, [pc, #136]	@ (8007bb0 <HAL_RCC_ClockConfig+0x1c4>)
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	4313      	orrs	r3, r2
 8007b2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b2e:	4b20      	ldr	r3, [pc, #128]	@ (8007bb0 <HAL_RCC_ClockConfig+0x1c4>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f003 030f 	and.w	r3, r3, #15
 8007b36:	683a      	ldr	r2, [r7, #0]
 8007b38:	429a      	cmp	r2, r3
 8007b3a:	d001      	beq.n	8007b40 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	e032      	b.n	8007ba6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f003 0304 	and.w	r3, r3, #4
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d008      	beq.n	8007b5e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b4c:	4b19      	ldr	r3, [pc, #100]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007b4e:	689b      	ldr	r3, [r3, #8]
 8007b50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	68db      	ldr	r3, [r3, #12]
 8007b58:	4916      	ldr	r1, [pc, #88]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f003 0308 	and.w	r3, r3, #8
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d009      	beq.n	8007b7e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007b6a:	4b12      	ldr	r3, [pc, #72]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007b6c:	689b      	ldr	r3, [r3, #8]
 8007b6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	691b      	ldr	r3, [r3, #16]
 8007b76:	00db      	lsls	r3, r3, #3
 8007b78:	490e      	ldr	r1, [pc, #56]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007b7e:	f000 f821 	bl	8007bc4 <HAL_RCC_GetSysClockFreq>
 8007b82:	4602      	mov	r2, r0
 8007b84:	4b0b      	ldr	r3, [pc, #44]	@ (8007bb4 <HAL_RCC_ClockConfig+0x1c8>)
 8007b86:	689b      	ldr	r3, [r3, #8]
 8007b88:	091b      	lsrs	r3, r3, #4
 8007b8a:	f003 030f 	and.w	r3, r3, #15
 8007b8e:	490a      	ldr	r1, [pc, #40]	@ (8007bb8 <HAL_RCC_ClockConfig+0x1cc>)
 8007b90:	5ccb      	ldrb	r3, [r1, r3]
 8007b92:	fa22 f303 	lsr.w	r3, r2, r3
 8007b96:	4a09      	ldr	r2, [pc, #36]	@ (8007bbc <HAL_RCC_ClockConfig+0x1d0>)
 8007b98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007b9a:	4b09      	ldr	r3, [pc, #36]	@ (8007bc0 <HAL_RCC_ClockConfig+0x1d4>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f7fb ff5e 	bl	8003a60 <HAL_InitTick>

  return HAL_OK;
 8007ba4:	2300      	movs	r3, #0
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3710      	adds	r7, #16
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}
 8007bae:	bf00      	nop
 8007bb0:	40023c00 	.word	0x40023c00
 8007bb4:	40023800 	.word	0x40023800
 8007bb8:	08011b18 	.word	0x08011b18
 8007bbc:	20000034 	.word	0x20000034
 8007bc0:	20000038 	.word	0x20000038

08007bc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007bc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007bc8:	b090      	sub	sp, #64	@ 0x40
 8007bca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007bcc:	2300      	movs	r3, #0
 8007bce:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007bdc:	4b59      	ldr	r3, [pc, #356]	@ (8007d44 <HAL_RCC_GetSysClockFreq+0x180>)
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	f003 030c 	and.w	r3, r3, #12
 8007be4:	2b08      	cmp	r3, #8
 8007be6:	d00d      	beq.n	8007c04 <HAL_RCC_GetSysClockFreq+0x40>
 8007be8:	2b08      	cmp	r3, #8
 8007bea:	f200 80a1 	bhi.w	8007d30 <HAL_RCC_GetSysClockFreq+0x16c>
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d002      	beq.n	8007bf8 <HAL_RCC_GetSysClockFreq+0x34>
 8007bf2:	2b04      	cmp	r3, #4
 8007bf4:	d003      	beq.n	8007bfe <HAL_RCC_GetSysClockFreq+0x3a>
 8007bf6:	e09b      	b.n	8007d30 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007bf8:	4b53      	ldr	r3, [pc, #332]	@ (8007d48 <HAL_RCC_GetSysClockFreq+0x184>)
 8007bfa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007bfc:	e09b      	b.n	8007d36 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007bfe:	4b53      	ldr	r3, [pc, #332]	@ (8007d4c <HAL_RCC_GetSysClockFreq+0x188>)
 8007c00:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007c02:	e098      	b.n	8007d36 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007c04:	4b4f      	ldr	r3, [pc, #316]	@ (8007d44 <HAL_RCC_GetSysClockFreq+0x180>)
 8007c06:	685b      	ldr	r3, [r3, #4]
 8007c08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007c0c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007c0e:	4b4d      	ldr	r3, [pc, #308]	@ (8007d44 <HAL_RCC_GetSysClockFreq+0x180>)
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d028      	beq.n	8007c6c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c1a:	4b4a      	ldr	r3, [pc, #296]	@ (8007d44 <HAL_RCC_GetSysClockFreq+0x180>)
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	099b      	lsrs	r3, r3, #6
 8007c20:	2200      	movs	r2, #0
 8007c22:	623b      	str	r3, [r7, #32]
 8007c24:	627a      	str	r2, [r7, #36]	@ 0x24
 8007c26:	6a3b      	ldr	r3, [r7, #32]
 8007c28:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007c2c:	2100      	movs	r1, #0
 8007c2e:	4b47      	ldr	r3, [pc, #284]	@ (8007d4c <HAL_RCC_GetSysClockFreq+0x188>)
 8007c30:	fb03 f201 	mul.w	r2, r3, r1
 8007c34:	2300      	movs	r3, #0
 8007c36:	fb00 f303 	mul.w	r3, r0, r3
 8007c3a:	4413      	add	r3, r2
 8007c3c:	4a43      	ldr	r2, [pc, #268]	@ (8007d4c <HAL_RCC_GetSysClockFreq+0x188>)
 8007c3e:	fba0 1202 	umull	r1, r2, r0, r2
 8007c42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c44:	460a      	mov	r2, r1
 8007c46:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007c48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c4a:	4413      	add	r3, r2
 8007c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c50:	2200      	movs	r2, #0
 8007c52:	61bb      	str	r3, [r7, #24]
 8007c54:	61fa      	str	r2, [r7, #28]
 8007c56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007c5a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007c5e:	f7f8 fb27 	bl	80002b0 <__aeabi_uldivmod>
 8007c62:	4602      	mov	r2, r0
 8007c64:	460b      	mov	r3, r1
 8007c66:	4613      	mov	r3, r2
 8007c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c6a:	e053      	b.n	8007d14 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c6c:	4b35      	ldr	r3, [pc, #212]	@ (8007d44 <HAL_RCC_GetSysClockFreq+0x180>)
 8007c6e:	685b      	ldr	r3, [r3, #4]
 8007c70:	099b      	lsrs	r3, r3, #6
 8007c72:	2200      	movs	r2, #0
 8007c74:	613b      	str	r3, [r7, #16]
 8007c76:	617a      	str	r2, [r7, #20]
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007c7e:	f04f 0b00 	mov.w	fp, #0
 8007c82:	4652      	mov	r2, sl
 8007c84:	465b      	mov	r3, fp
 8007c86:	f04f 0000 	mov.w	r0, #0
 8007c8a:	f04f 0100 	mov.w	r1, #0
 8007c8e:	0159      	lsls	r1, r3, #5
 8007c90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007c94:	0150      	lsls	r0, r2, #5
 8007c96:	4602      	mov	r2, r0
 8007c98:	460b      	mov	r3, r1
 8007c9a:	ebb2 080a 	subs.w	r8, r2, sl
 8007c9e:	eb63 090b 	sbc.w	r9, r3, fp
 8007ca2:	f04f 0200 	mov.w	r2, #0
 8007ca6:	f04f 0300 	mov.w	r3, #0
 8007caa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007cae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007cb2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007cb6:	ebb2 0408 	subs.w	r4, r2, r8
 8007cba:	eb63 0509 	sbc.w	r5, r3, r9
 8007cbe:	f04f 0200 	mov.w	r2, #0
 8007cc2:	f04f 0300 	mov.w	r3, #0
 8007cc6:	00eb      	lsls	r3, r5, #3
 8007cc8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007ccc:	00e2      	lsls	r2, r4, #3
 8007cce:	4614      	mov	r4, r2
 8007cd0:	461d      	mov	r5, r3
 8007cd2:	eb14 030a 	adds.w	r3, r4, sl
 8007cd6:	603b      	str	r3, [r7, #0]
 8007cd8:	eb45 030b 	adc.w	r3, r5, fp
 8007cdc:	607b      	str	r3, [r7, #4]
 8007cde:	f04f 0200 	mov.w	r2, #0
 8007ce2:	f04f 0300 	mov.w	r3, #0
 8007ce6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007cea:	4629      	mov	r1, r5
 8007cec:	028b      	lsls	r3, r1, #10
 8007cee:	4621      	mov	r1, r4
 8007cf0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007cf4:	4621      	mov	r1, r4
 8007cf6:	028a      	lsls	r2, r1, #10
 8007cf8:	4610      	mov	r0, r2
 8007cfa:	4619      	mov	r1, r3
 8007cfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cfe:	2200      	movs	r2, #0
 8007d00:	60bb      	str	r3, [r7, #8]
 8007d02:	60fa      	str	r2, [r7, #12]
 8007d04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007d08:	f7f8 fad2 	bl	80002b0 <__aeabi_uldivmod>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	460b      	mov	r3, r1
 8007d10:	4613      	mov	r3, r2
 8007d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007d14:	4b0b      	ldr	r3, [pc, #44]	@ (8007d44 <HAL_RCC_GetSysClockFreq+0x180>)
 8007d16:	685b      	ldr	r3, [r3, #4]
 8007d18:	0c1b      	lsrs	r3, r3, #16
 8007d1a:	f003 0303 	and.w	r3, r3, #3
 8007d1e:	3301      	adds	r3, #1
 8007d20:	005b      	lsls	r3, r3, #1
 8007d22:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007d24:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007d2e:	e002      	b.n	8007d36 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007d30:	4b05      	ldr	r3, [pc, #20]	@ (8007d48 <HAL_RCC_GetSysClockFreq+0x184>)
 8007d32:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007d34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3740      	adds	r7, #64	@ 0x40
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d42:	bf00      	nop
 8007d44:	40023800 	.word	0x40023800
 8007d48:	00f42400 	.word	0x00f42400
 8007d4c:	017d7840 	.word	0x017d7840

08007d50 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d50:	b480      	push	{r7}
 8007d52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d54:	4b03      	ldr	r3, [pc, #12]	@ (8007d64 <HAL_RCC_GetHCLKFreq+0x14>)
 8007d56:	681b      	ldr	r3, [r3, #0]
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d60:	4770      	bx	lr
 8007d62:	bf00      	nop
 8007d64:	20000034 	.word	0x20000034

08007d68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007d6c:	f7ff fff0 	bl	8007d50 <HAL_RCC_GetHCLKFreq>
 8007d70:	4602      	mov	r2, r0
 8007d72:	4b05      	ldr	r3, [pc, #20]	@ (8007d88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	0a9b      	lsrs	r3, r3, #10
 8007d78:	f003 0307 	and.w	r3, r3, #7
 8007d7c:	4903      	ldr	r1, [pc, #12]	@ (8007d8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d7e:	5ccb      	ldrb	r3, [r1, r3]
 8007d80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d84:	4618      	mov	r0, r3
 8007d86:	bd80      	pop	{r7, pc}
 8007d88:	40023800 	.word	0x40023800
 8007d8c:	08011b28 	.word	0x08011b28

08007d90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007d94:	f7ff ffdc 	bl	8007d50 <HAL_RCC_GetHCLKFreq>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	4b05      	ldr	r3, [pc, #20]	@ (8007db0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007d9c:	689b      	ldr	r3, [r3, #8]
 8007d9e:	0b5b      	lsrs	r3, r3, #13
 8007da0:	f003 0307 	and.w	r3, r3, #7
 8007da4:	4903      	ldr	r1, [pc, #12]	@ (8007db4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007da6:	5ccb      	ldrb	r3, [r1, r3]
 8007da8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	bd80      	pop	{r7, pc}
 8007db0:	40023800 	.word	0x40023800
 8007db4:	08011b28 	.word	0x08011b28

08007db8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b083      	sub	sp, #12
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	220f      	movs	r2, #15
 8007dc6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007dc8:	4b12      	ldr	r3, [pc, #72]	@ (8007e14 <HAL_RCC_GetClockConfig+0x5c>)
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	f003 0203 	and.w	r2, r3, #3
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8007e14 <HAL_RCC_GetClockConfig+0x5c>)
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007de0:	4b0c      	ldr	r3, [pc, #48]	@ (8007e14 <HAL_RCC_GetClockConfig+0x5c>)
 8007de2:	689b      	ldr	r3, [r3, #8]
 8007de4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007dec:	4b09      	ldr	r3, [pc, #36]	@ (8007e14 <HAL_RCC_GetClockConfig+0x5c>)
 8007dee:	689b      	ldr	r3, [r3, #8]
 8007df0:	08db      	lsrs	r3, r3, #3
 8007df2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007dfa:	4b07      	ldr	r3, [pc, #28]	@ (8007e18 <HAL_RCC_GetClockConfig+0x60>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f003 020f 	and.w	r2, r3, #15
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	601a      	str	r2, [r3, #0]
}
 8007e06:	bf00      	nop
 8007e08:	370c      	adds	r7, #12
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop
 8007e14:	40023800 	.word	0x40023800
 8007e18:	40023c00 	.word	0x40023c00

08007e1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b088      	sub	sp, #32
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007e24:	2300      	movs	r3, #0
 8007e26:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007e30:	2300      	movs	r3, #0
 8007e32:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007e34:	2300      	movs	r3, #0
 8007e36:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f003 0301 	and.w	r3, r3, #1
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d012      	beq.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007e44:	4b69      	ldr	r3, [pc, #420]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e46:	689b      	ldr	r3, [r3, #8]
 8007e48:	4a68      	ldr	r2, [pc, #416]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e4a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007e4e:	6093      	str	r3, [r2, #8]
 8007e50:	4b66      	ldr	r3, [pc, #408]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e52:	689a      	ldr	r2, [r3, #8]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e58:	4964      	ldr	r1, [pc, #400]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d101      	bne.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8007e66:	2301      	movs	r3, #1
 8007e68:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d017      	beq.n	8007ea6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007e76:	4b5d      	ldr	r3, [pc, #372]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e7c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e84:	4959      	ldr	r1, [pc, #356]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007e86:	4313      	orrs	r3, r2
 8007e88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e90:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e94:	d101      	bne.n	8007e9a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8007e96:	2301      	movs	r3, #1
 8007e98:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d101      	bne.n	8007ea6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d017      	beq.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007eb2:	4b4e      	ldr	r3, [pc, #312]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007eb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007eb8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ec0:	494a      	ldr	r1, [pc, #296]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ecc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007ed0:	d101      	bne.n	8007ed6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d101      	bne.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d001      	beq.n	8007ef2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f003 0320 	and.w	r3, r3, #32
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	f000 808b 	beq.w	8008016 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007f00:	4b3a      	ldr	r3, [pc, #232]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f04:	4a39      	ldr	r2, [pc, #228]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f0a:	6413      	str	r3, [r2, #64]	@ 0x40
 8007f0c:	4b37      	ldr	r3, [pc, #220]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f14:	60bb      	str	r3, [r7, #8]
 8007f16:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8007f18:	4b35      	ldr	r3, [pc, #212]	@ (8007ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a34      	ldr	r2, [pc, #208]	@ (8007ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007f1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f24:	f7fc fac2 	bl	80044ac <HAL_GetTick>
 8007f28:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007f2a:	e008      	b.n	8007f3e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f2c:	f7fc fabe 	bl	80044ac <HAL_GetTick>
 8007f30:	4602      	mov	r2, r0
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	1ad3      	subs	r3, r2, r3
 8007f36:	2b64      	cmp	r3, #100	@ 0x64
 8007f38:	d901      	bls.n	8007f3e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007f3a:	2303      	movs	r3, #3
 8007f3c:	e357      	b.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007f3e:	4b2c      	ldr	r3, [pc, #176]	@ (8007ff0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d0f0      	beq.n	8007f2c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007f4a:	4b28      	ldr	r3, [pc, #160]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f52:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d035      	beq.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f62:	693a      	ldr	r2, [r7, #16]
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d02e      	beq.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007f68:	4b20      	ldr	r3, [pc, #128]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f70:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007f72:	4b1e      	ldr	r3, [pc, #120]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f76:	4a1d      	ldr	r2, [pc, #116]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f7c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f82:	4a1a      	ldr	r2, [pc, #104]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007f88:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007f8a:	4a18      	ldr	r2, [pc, #96]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007f90:	4b16      	ldr	r3, [pc, #88]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007f92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f94:	f003 0301 	and.w	r3, r3, #1
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d114      	bne.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f9c:	f7fc fa86 	bl	80044ac <HAL_GetTick>
 8007fa0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007fa2:	e00a      	b.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007fa4:	f7fc fa82 	bl	80044ac <HAL_GetTick>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	1ad3      	subs	r3, r2, r3
 8007fae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d901      	bls.n	8007fba <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007fb6:	2303      	movs	r3, #3
 8007fb8:	e319      	b.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007fba:	4b0c      	ldr	r3, [pc, #48]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fbe:	f003 0302 	and.w	r3, r3, #2
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d0ee      	beq.n	8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007fce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007fd2:	d111      	bne.n	8007ff8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007fd4:	4b05      	ldr	r3, [pc, #20]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007fe0:	4b04      	ldr	r3, [pc, #16]	@ (8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007fe2:	400b      	ands	r3, r1
 8007fe4:	4901      	ldr	r1, [pc, #4]	@ (8007fec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	608b      	str	r3, [r1, #8]
 8007fea:	e00b      	b.n	8008004 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007fec:	40023800 	.word	0x40023800
 8007ff0:	40007000 	.word	0x40007000
 8007ff4:	0ffffcff 	.word	0x0ffffcff
 8007ff8:	4baa      	ldr	r3, [pc, #680]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ffa:	689b      	ldr	r3, [r3, #8]
 8007ffc:	4aa9      	ldr	r2, [pc, #676]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ffe:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008002:	6093      	str	r3, [r2, #8]
 8008004:	4ba7      	ldr	r3, [pc, #668]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008006:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800800c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008010:	49a4      	ldr	r1, [pc, #656]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008012:	4313      	orrs	r3, r2
 8008014:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f003 0310 	and.w	r3, r3, #16
 800801e:	2b00      	cmp	r3, #0
 8008020:	d010      	beq.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008022:	4ba0      	ldr	r3, [pc, #640]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008024:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008028:	4a9e      	ldr	r2, [pc, #632]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800802a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800802e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8008032:	4b9c      	ldr	r3, [pc, #624]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008034:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800803c:	4999      	ldr	r1, [pc, #612]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800803e:	4313      	orrs	r3, r2
 8008040:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800804c:	2b00      	cmp	r3, #0
 800804e:	d00a      	beq.n	8008066 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008050:	4b94      	ldr	r3, [pc, #592]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008056:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800805e:	4991      	ldr	r1, [pc, #580]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008060:	4313      	orrs	r3, r2
 8008062:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800806e:	2b00      	cmp	r3, #0
 8008070:	d00a      	beq.n	8008088 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008072:	4b8c      	ldr	r3, [pc, #560]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008074:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008078:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008080:	4988      	ldr	r1, [pc, #544]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008082:	4313      	orrs	r3, r2
 8008084:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008090:	2b00      	cmp	r3, #0
 8008092:	d00a      	beq.n	80080aa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008094:	4b83      	ldr	r3, [pc, #524]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800809a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080a2:	4980      	ldr	r1, [pc, #512]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080a4:	4313      	orrs	r3, r2
 80080a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00a      	beq.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80080b6:	4b7b      	ldr	r3, [pc, #492]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080bc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80080c4:	4977      	ldr	r1, [pc, #476]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080c6:	4313      	orrs	r3, r2
 80080c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d00a      	beq.n	80080ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80080d8:	4b72      	ldr	r3, [pc, #456]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080de:	f023 0203 	bic.w	r2, r3, #3
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080e6:	496f      	ldr	r1, [pc, #444]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080e8:	4313      	orrs	r3, r2
 80080ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d00a      	beq.n	8008110 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80080fa:	4b6a      	ldr	r3, [pc, #424]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80080fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008100:	f023 020c 	bic.w	r2, r3, #12
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008108:	4966      	ldr	r1, [pc, #408]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800810a:	4313      	orrs	r3, r2
 800810c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008118:	2b00      	cmp	r3, #0
 800811a:	d00a      	beq.n	8008132 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800811c:	4b61      	ldr	r3, [pc, #388]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800811e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008122:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800812a:	495e      	ldr	r1, [pc, #376]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800812c:	4313      	orrs	r3, r2
 800812e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800813a:	2b00      	cmp	r3, #0
 800813c:	d00a      	beq.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800813e:	4b59      	ldr	r3, [pc, #356]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008144:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800814c:	4955      	ldr	r1, [pc, #340]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800814e:	4313      	orrs	r3, r2
 8008150:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800815c:	2b00      	cmp	r3, #0
 800815e:	d00a      	beq.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008160:	4b50      	ldr	r3, [pc, #320]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008166:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800816e:	494d      	ldr	r1, [pc, #308]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008170:	4313      	orrs	r3, r2
 8008172:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800817e:	2b00      	cmp	r3, #0
 8008180:	d00a      	beq.n	8008198 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8008182:	4b48      	ldr	r3, [pc, #288]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008184:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008188:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008190:	4944      	ldr	r1, [pc, #272]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8008192:	4313      	orrs	r3, r2
 8008194:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d00a      	beq.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80081a4:	4b3f      	ldr	r3, [pc, #252]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081aa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081b2:	493c      	ldr	r1, [pc, #240]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081b4:	4313      	orrs	r3, r2
 80081b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d00a      	beq.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80081c6:	4b37      	ldr	r3, [pc, #220]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081cc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081d4:	4933      	ldr	r1, [pc, #204]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081d6:	4313      	orrs	r3, r2
 80081d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d00a      	beq.n	80081fe <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80081e8:	4b2e      	ldr	r3, [pc, #184]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081ee:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80081f6:	492b      	ldr	r1, [pc, #172]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80081f8:	4313      	orrs	r3, r2
 80081fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008206:	2b00      	cmp	r3, #0
 8008208:	d011      	beq.n	800822e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800820a:	4b26      	ldr	r3, [pc, #152]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800820c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008210:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008218:	4922      	ldr	r1, [pc, #136]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800821a:	4313      	orrs	r3, r2
 800821c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008224:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008228:	d101      	bne.n	800822e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800822a:	2301      	movs	r3, #1
 800822c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f003 0308 	and.w	r3, r3, #8
 8008236:	2b00      	cmp	r3, #0
 8008238:	d001      	beq.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800823a:	2301      	movs	r3, #1
 800823c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008246:	2b00      	cmp	r3, #0
 8008248:	d00a      	beq.n	8008260 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800824a:	4b16      	ldr	r3, [pc, #88]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800824c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008250:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008258:	4912      	ldr	r1, [pc, #72]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800825a:	4313      	orrs	r3, r2
 800825c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008268:	2b00      	cmp	r3, #0
 800826a:	d00b      	beq.n	8008284 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800826c:	4b0d      	ldr	r3, [pc, #52]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800826e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008272:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800827c:	4909      	ldr	r1, [pc, #36]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800827e:	4313      	orrs	r3, r2
 8008280:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008284:	69fb      	ldr	r3, [r7, #28]
 8008286:	2b01      	cmp	r3, #1
 8008288:	d006      	beq.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008292:	2b00      	cmp	r3, #0
 8008294:	f000 80d9 	beq.w	800844a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008298:	4b02      	ldr	r3, [pc, #8]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a01      	ldr	r2, [pc, #4]	@ (80082a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800829e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80082a2:	e001      	b.n	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80082a4:	40023800 	.word	0x40023800
 80082a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082aa:	f7fc f8ff 	bl	80044ac <HAL_GetTick>
 80082ae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80082b0:	e008      	b.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80082b2:	f7fc f8fb 	bl	80044ac <HAL_GetTick>
 80082b6:	4602      	mov	r2, r0
 80082b8:	697b      	ldr	r3, [r7, #20]
 80082ba:	1ad3      	subs	r3, r2, r3
 80082bc:	2b64      	cmp	r3, #100	@ 0x64
 80082be:	d901      	bls.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80082c0:	2303      	movs	r3, #3
 80082c2:	e194      	b.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80082c4:	4b6c      	ldr	r3, [pc, #432]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d1f0      	bne.n	80082b2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f003 0301 	and.w	r3, r3, #1
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d021      	beq.n	8008320 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d11d      	bne.n	8008320 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80082e4:	4b64      	ldr	r3, [pc, #400]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80082ea:	0c1b      	lsrs	r3, r3, #16
 80082ec:	f003 0303 	and.w	r3, r3, #3
 80082f0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80082f2:	4b61      	ldr	r3, [pc, #388]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80082f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80082f8:	0e1b      	lsrs	r3, r3, #24
 80082fa:	f003 030f 	and.w	r3, r3, #15
 80082fe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	685b      	ldr	r3, [r3, #4]
 8008304:	019a      	lsls	r2, r3, #6
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	041b      	lsls	r3, r3, #16
 800830a:	431a      	orrs	r2, r3
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	061b      	lsls	r3, r3, #24
 8008310:	431a      	orrs	r2, r3
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	689b      	ldr	r3, [r3, #8]
 8008316:	071b      	lsls	r3, r3, #28
 8008318:	4957      	ldr	r1, [pc, #348]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800831a:	4313      	orrs	r3, r2
 800831c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008328:	2b00      	cmp	r3, #0
 800832a:	d004      	beq.n	8008336 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008330:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008334:	d00a      	beq.n	800834c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800833e:	2b00      	cmp	r3, #0
 8008340:	d02e      	beq.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008346:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800834a:	d129      	bne.n	80083a0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800834c:	4b4a      	ldr	r3, [pc, #296]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800834e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008352:	0c1b      	lsrs	r3, r3, #16
 8008354:	f003 0303 	and.w	r3, r3, #3
 8008358:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800835a:	4b47      	ldr	r3, [pc, #284]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800835c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008360:	0f1b      	lsrs	r3, r3, #28
 8008362:	f003 0307 	and.w	r3, r3, #7
 8008366:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	685b      	ldr	r3, [r3, #4]
 800836c:	019a      	lsls	r2, r3, #6
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	041b      	lsls	r3, r3, #16
 8008372:	431a      	orrs	r2, r3
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	68db      	ldr	r3, [r3, #12]
 8008378:	061b      	lsls	r3, r3, #24
 800837a:	431a      	orrs	r2, r3
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	071b      	lsls	r3, r3, #28
 8008380:	493d      	ldr	r1, [pc, #244]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008382:	4313      	orrs	r3, r2
 8008384:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008388:	4b3b      	ldr	r3, [pc, #236]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800838a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800838e:	f023 021f 	bic.w	r2, r3, #31
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008396:	3b01      	subs	r3, #1
 8008398:	4937      	ldr	r1, [pc, #220]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800839a:	4313      	orrs	r3, r2
 800839c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d01d      	beq.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80083ac:	4b32      	ldr	r3, [pc, #200]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083b2:	0e1b      	lsrs	r3, r3, #24
 80083b4:	f003 030f 	and.w	r3, r3, #15
 80083b8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80083ba:	4b2f      	ldr	r3, [pc, #188]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80083c0:	0f1b      	lsrs	r3, r3, #28
 80083c2:	f003 0307 	and.w	r3, r3, #7
 80083c6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	019a      	lsls	r2, r3, #6
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	691b      	ldr	r3, [r3, #16]
 80083d2:	041b      	lsls	r3, r3, #16
 80083d4:	431a      	orrs	r2, r3
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	061b      	lsls	r3, r3, #24
 80083da:	431a      	orrs	r2, r3
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	071b      	lsls	r3, r3, #28
 80083e0:	4925      	ldr	r1, [pc, #148]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80083e2:	4313      	orrs	r3, r2
 80083e4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d011      	beq.n	8008418 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	019a      	lsls	r2, r3, #6
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	691b      	ldr	r3, [r3, #16]
 80083fe:	041b      	lsls	r3, r3, #16
 8008400:	431a      	orrs	r2, r3
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	68db      	ldr	r3, [r3, #12]
 8008406:	061b      	lsls	r3, r3, #24
 8008408:	431a      	orrs	r2, r3
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	689b      	ldr	r3, [r3, #8]
 800840e:	071b      	lsls	r3, r3, #28
 8008410:	4919      	ldr	r1, [pc, #100]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008412:	4313      	orrs	r3, r2
 8008414:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008418:	4b17      	ldr	r3, [pc, #92]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a16      	ldr	r2, [pc, #88]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800841e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008422:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008424:	f7fc f842 	bl	80044ac <HAL_GetTick>
 8008428:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800842a:	e008      	b.n	800843e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800842c:	f7fc f83e 	bl	80044ac <HAL_GetTick>
 8008430:	4602      	mov	r2, r0
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	1ad3      	subs	r3, r2, r3
 8008436:	2b64      	cmp	r3, #100	@ 0x64
 8008438:	d901      	bls.n	800843e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800843a:	2303      	movs	r3, #3
 800843c:	e0d7      	b.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800843e:	4b0e      	ldr	r3, [pc, #56]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008446:	2b00      	cmp	r3, #0
 8008448:	d0f0      	beq.n	800842c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800844a:	69bb      	ldr	r3, [r7, #24]
 800844c:	2b01      	cmp	r3, #1
 800844e:	f040 80cd 	bne.w	80085ec <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8008452:	4b09      	ldr	r3, [pc, #36]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a08      	ldr	r2, [pc, #32]	@ (8008478 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008458:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800845c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800845e:	f7fc f825 	bl	80044ac <HAL_GetTick>
 8008462:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008464:	e00a      	b.n	800847c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008466:	f7fc f821 	bl	80044ac <HAL_GetTick>
 800846a:	4602      	mov	r2, r0
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	1ad3      	subs	r3, r2, r3
 8008470:	2b64      	cmp	r3, #100	@ 0x64
 8008472:	d903      	bls.n	800847c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008474:	2303      	movs	r3, #3
 8008476:	e0ba      	b.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8008478:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800847c:	4b5e      	ldr	r3, [pc, #376]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008484:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008488:	d0ed      	beq.n	8008466 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008492:	2b00      	cmp	r3, #0
 8008494:	d003      	beq.n	800849e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800849a:	2b00      	cmp	r3, #0
 800849c:	d009      	beq.n	80084b2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d02e      	beq.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d12a      	bne.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80084b2:	4b51      	ldr	r3, [pc, #324]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084b8:	0c1b      	lsrs	r3, r3, #16
 80084ba:	f003 0303 	and.w	r3, r3, #3
 80084be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80084c0:	4b4d      	ldr	r3, [pc, #308]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084c6:	0f1b      	lsrs	r3, r3, #28
 80084c8:	f003 0307 	and.w	r3, r3, #7
 80084cc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	695b      	ldr	r3, [r3, #20]
 80084d2:	019a      	lsls	r2, r3, #6
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	041b      	lsls	r3, r3, #16
 80084d8:	431a      	orrs	r2, r3
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	699b      	ldr	r3, [r3, #24]
 80084de:	061b      	lsls	r3, r3, #24
 80084e0:	431a      	orrs	r2, r3
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	071b      	lsls	r3, r3, #28
 80084e6:	4944      	ldr	r1, [pc, #272]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084e8:	4313      	orrs	r3, r2
 80084ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80084ee:	4b42      	ldr	r3, [pc, #264]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80084f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80084f4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084fc:	3b01      	subs	r3, #1
 80084fe:	021b      	lsls	r3, r3, #8
 8008500:	493d      	ldr	r1, [pc, #244]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008502:	4313      	orrs	r3, r2
 8008504:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008510:	2b00      	cmp	r3, #0
 8008512:	d022      	beq.n	800855a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008518:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800851c:	d11d      	bne.n	800855a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800851e:	4b36      	ldr	r3, [pc, #216]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008520:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008524:	0e1b      	lsrs	r3, r3, #24
 8008526:	f003 030f 	and.w	r3, r3, #15
 800852a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800852c:	4b32      	ldr	r3, [pc, #200]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800852e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008532:	0f1b      	lsrs	r3, r3, #28
 8008534:	f003 0307 	and.w	r3, r3, #7
 8008538:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	695b      	ldr	r3, [r3, #20]
 800853e:	019a      	lsls	r2, r3, #6
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6a1b      	ldr	r3, [r3, #32]
 8008544:	041b      	lsls	r3, r3, #16
 8008546:	431a      	orrs	r2, r3
 8008548:	693b      	ldr	r3, [r7, #16]
 800854a:	061b      	lsls	r3, r3, #24
 800854c:	431a      	orrs	r2, r3
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	071b      	lsls	r3, r3, #28
 8008552:	4929      	ldr	r1, [pc, #164]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008554:	4313      	orrs	r3, r2
 8008556:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f003 0308 	and.w	r3, r3, #8
 8008562:	2b00      	cmp	r3, #0
 8008564:	d028      	beq.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008566:	4b24      	ldr	r3, [pc, #144]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008568:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800856c:	0e1b      	lsrs	r3, r3, #24
 800856e:	f003 030f 	and.w	r3, r3, #15
 8008572:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008574:	4b20      	ldr	r3, [pc, #128]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008576:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800857a:	0c1b      	lsrs	r3, r3, #16
 800857c:	f003 0303 	and.w	r3, r3, #3
 8008580:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	695b      	ldr	r3, [r3, #20]
 8008586:	019a      	lsls	r2, r3, #6
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	041b      	lsls	r3, r3, #16
 800858c:	431a      	orrs	r2, r3
 800858e:	693b      	ldr	r3, [r7, #16]
 8008590:	061b      	lsls	r3, r3, #24
 8008592:	431a      	orrs	r2, r3
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	69db      	ldr	r3, [r3, #28]
 8008598:	071b      	lsls	r3, r3, #28
 800859a:	4917      	ldr	r1, [pc, #92]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800859c:	4313      	orrs	r3, r2
 800859e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80085a2:	4b15      	ldr	r3, [pc, #84]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085a8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085b0:	4911      	ldr	r1, [pc, #68]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085b2:	4313      	orrs	r3, r2
 80085b4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80085b8:	4b0f      	ldr	r3, [pc, #60]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a0e      	ldr	r2, [pc, #56]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80085c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085c4:	f7fb ff72 	bl	80044ac <HAL_GetTick>
 80085c8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80085ca:	e008      	b.n	80085de <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80085cc:	f7fb ff6e 	bl	80044ac <HAL_GetTick>
 80085d0:	4602      	mov	r2, r0
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	1ad3      	subs	r3, r2, r3
 80085d6:	2b64      	cmp	r3, #100	@ 0x64
 80085d8:	d901      	bls.n	80085de <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80085da:	2303      	movs	r3, #3
 80085dc:	e007      	b.n	80085ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80085de:	4b06      	ldr	r3, [pc, #24]	@ (80085f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80085e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085ea:	d1ef      	bne.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80085ec:	2300      	movs	r3, #0
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3720      	adds	r7, #32
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}
 80085f6:	bf00      	nop
 80085f8:	40023800 	.word	0x40023800

080085fc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b084      	sub	sp, #16
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008604:	2301      	movs	r3, #1
 8008606:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d101      	bne.n	8008612 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800860e:	2301      	movs	r3, #1
 8008610:	e071      	b.n	80086f6 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	7f5b      	ldrb	r3, [r3, #29]
 8008616:	b2db      	uxtb	r3, r3
 8008618:	2b00      	cmp	r3, #0
 800861a:	d105      	bne.n	8008628 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2200      	movs	r2, #0
 8008620:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f7f9 fdb6 	bl	8002194 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2202      	movs	r2, #2
 800862c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	68db      	ldr	r3, [r3, #12]
 8008634:	f003 0310 	and.w	r3, r3, #16
 8008638:	2b10      	cmp	r3, #16
 800863a:	d053      	beq.n	80086e4 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	22ca      	movs	r2, #202	@ 0xca
 8008642:	625a      	str	r2, [r3, #36]	@ 0x24
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	2253      	movs	r2, #83	@ 0x53
 800864a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 fac9 	bl	8008be4 <RTC_EnterInitMode>
 8008652:	4603      	mov	r3, r0
 8008654:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8008656:	7bfb      	ldrb	r3, [r7, #15]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d12a      	bne.n	80086b2 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	6899      	ldr	r1, [r3, #8]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681a      	ldr	r2, [r3, #0]
 8008666:	4b26      	ldr	r3, [pc, #152]	@ (8008700 <HAL_RTC_Init+0x104>)
 8008668:	400b      	ands	r3, r1
 800866a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	6899      	ldr	r1, [r3, #8]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	685a      	ldr	r2, [r3, #4]
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	691b      	ldr	r3, [r3, #16]
 800867a:	431a      	orrs	r2, r3
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	695b      	ldr	r3, [r3, #20]
 8008680:	431a      	orrs	r2, r3
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	430a      	orrs	r2, r1
 8008688:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	68d2      	ldr	r2, [r2, #12]
 8008692:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	6919      	ldr	r1, [r3, #16]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	041a      	lsls	r2, r3, #16
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	430a      	orrs	r2, r1
 80086a6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 fad2 	bl	8008c52 <RTC_ExitInitMode>
 80086ae:	4603      	mov	r3, r0
 80086b0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80086b2:	7bfb      	ldrb	r3, [r7, #15]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d110      	bne.n	80086da <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	f022 0208 	bic.w	r2, r2, #8
 80086c6:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	699a      	ldr	r2, [r3, #24]
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	430a      	orrs	r2, r1
 80086d8:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	22ff      	movs	r2, #255	@ 0xff
 80086e0:	625a      	str	r2, [r3, #36]	@ 0x24
 80086e2:	e001      	b.n	80086e8 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80086e4:	2300      	movs	r3, #0
 80086e6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80086e8:	7bfb      	ldrb	r3, [r7, #15]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d102      	bne.n	80086f4 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2201      	movs	r2, #1
 80086f2:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80086f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	3710      	adds	r7, #16
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}
 80086fe:	bf00      	nop
 8008700:	ff8fffbf 	.word	0xff8fffbf

08008704 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008704:	b590      	push	{r4, r7, lr}
 8008706:	b087      	sub	sp, #28
 8008708:	af00      	add	r7, sp, #0
 800870a:	60f8      	str	r0, [r7, #12]
 800870c:	60b9      	str	r1, [r7, #8]
 800870e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008710:	2300      	movs	r3, #0
 8008712:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	7f1b      	ldrb	r3, [r3, #28]
 8008718:	2b01      	cmp	r3, #1
 800871a:	d101      	bne.n	8008720 <HAL_RTC_SetTime+0x1c>
 800871c:	2302      	movs	r3, #2
 800871e:	e085      	b.n	800882c <HAL_RTC_SetTime+0x128>
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	2201      	movs	r2, #1
 8008724:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	2202      	movs	r2, #2
 800872a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d126      	bne.n	8008780 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800873c:	2b00      	cmp	r3, #0
 800873e:	d102      	bne.n	8008746 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	2200      	movs	r2, #0
 8008744:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	4618      	mov	r0, r3
 800874c:	f000 faa6 	bl	8008c9c <RTC_ByteToBcd2>
 8008750:	4603      	mov	r3, r0
 8008752:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	785b      	ldrb	r3, [r3, #1]
 8008758:	4618      	mov	r0, r3
 800875a:	f000 fa9f 	bl	8008c9c <RTC_ByteToBcd2>
 800875e:	4603      	mov	r3, r0
 8008760:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008762:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	789b      	ldrb	r3, [r3, #2]
 8008768:	4618      	mov	r0, r3
 800876a:	f000 fa97 	bl	8008c9c <RTC_ByteToBcd2>
 800876e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008770:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	78db      	ldrb	r3, [r3, #3]
 8008778:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800877a:	4313      	orrs	r3, r2
 800877c:	617b      	str	r3, [r7, #20]
 800877e:	e018      	b.n	80087b2 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	689b      	ldr	r3, [r3, #8]
 8008786:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800878a:	2b00      	cmp	r3, #0
 800878c:	d102      	bne.n	8008794 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	2200      	movs	r2, #0
 8008792:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	781b      	ldrb	r3, [r3, #0]
 8008798:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	785b      	ldrb	r3, [r3, #1]
 800879e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80087a0:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80087a2:	68ba      	ldr	r2, [r7, #8]
 80087a4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80087a6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	78db      	ldrb	r3, [r3, #3]
 80087ac:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80087ae:	4313      	orrs	r3, r2
 80087b0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	22ca      	movs	r2, #202	@ 0xca
 80087b8:	625a      	str	r2, [r3, #36]	@ 0x24
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	2253      	movs	r2, #83	@ 0x53
 80087c0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80087c2:	68f8      	ldr	r0, [r7, #12]
 80087c4:	f000 fa0e 	bl	8008be4 <RTC_EnterInitMode>
 80087c8:	4603      	mov	r3, r0
 80087ca:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80087cc:	7cfb      	ldrb	r3, [r7, #19]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d11e      	bne.n	8008810 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681a      	ldr	r2, [r3, #0]
 80087d6:	6979      	ldr	r1, [r7, #20]
 80087d8:	4b16      	ldr	r3, [pc, #88]	@ (8008834 <HAL_RTC_SetTime+0x130>)
 80087da:	400b      	ands	r3, r1
 80087dc:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	689a      	ldr	r2, [r3, #8]
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80087ec:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	6899      	ldr	r1, [r3, #8]
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	68da      	ldr	r2, [r3, #12]
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	691b      	ldr	r3, [r3, #16]
 80087fc:	431a      	orrs	r2, r3
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	430a      	orrs	r2, r1
 8008804:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008806:	68f8      	ldr	r0, [r7, #12]
 8008808:	f000 fa23 	bl	8008c52 <RTC_ExitInitMode>
 800880c:	4603      	mov	r3, r0
 800880e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008810:	7cfb      	ldrb	r3, [r7, #19]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d102      	bne.n	800881c <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	2201      	movs	r2, #1
 800881a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	22ff      	movs	r2, #255	@ 0xff
 8008822:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	2200      	movs	r2, #0
 8008828:	771a      	strb	r2, [r3, #28]

  return status;
 800882a:	7cfb      	ldrb	r3, [r7, #19]
}
 800882c:	4618      	mov	r0, r3
 800882e:	371c      	adds	r7, #28
 8008830:	46bd      	mov	sp, r7
 8008832:	bd90      	pop	{r4, r7, pc}
 8008834:	007f7f7f 	.word	0x007f7f7f

08008838 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008838:	b590      	push	{r4, r7, lr}
 800883a:	b087      	sub	sp, #28
 800883c:	af00      	add	r7, sp, #0
 800883e:	60f8      	str	r0, [r7, #12]
 8008840:	60b9      	str	r1, [r7, #8]
 8008842:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008844:	2300      	movs	r3, #0
 8008846:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	7f1b      	ldrb	r3, [r3, #28]
 800884c:	2b01      	cmp	r3, #1
 800884e:	d101      	bne.n	8008854 <HAL_RTC_SetDate+0x1c>
 8008850:	2302      	movs	r3, #2
 8008852:	e06f      	b.n	8008934 <HAL_RTC_SetDate+0xfc>
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2201      	movs	r2, #1
 8008858:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	2202      	movs	r2, #2
 800885e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d10e      	bne.n	8008884 <HAL_RTC_SetDate+0x4c>
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	785b      	ldrb	r3, [r3, #1]
 800886a:	f003 0310 	and.w	r3, r3, #16
 800886e:	2b00      	cmp	r3, #0
 8008870:	d008      	beq.n	8008884 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	785b      	ldrb	r3, [r3, #1]
 8008876:	f023 0310 	bic.w	r3, r3, #16
 800887a:	b2db      	uxtb	r3, r3
 800887c:	330a      	adds	r3, #10
 800887e:	b2da      	uxtb	r2, r3
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d11c      	bne.n	80088c4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	78db      	ldrb	r3, [r3, #3]
 800888e:	4618      	mov	r0, r3
 8008890:	f000 fa04 	bl	8008c9c <RTC_ByteToBcd2>
 8008894:	4603      	mov	r3, r0
 8008896:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	785b      	ldrb	r3, [r3, #1]
 800889c:	4618      	mov	r0, r3
 800889e:	f000 f9fd 	bl	8008c9c <RTC_ByteToBcd2>
 80088a2:	4603      	mov	r3, r0
 80088a4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80088a6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80088a8:	68bb      	ldr	r3, [r7, #8]
 80088aa:	789b      	ldrb	r3, [r3, #2]
 80088ac:	4618      	mov	r0, r3
 80088ae:	f000 f9f5 	bl	8008c9c <RTC_ByteToBcd2>
 80088b2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80088b4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	781b      	ldrb	r3, [r3, #0]
 80088bc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80088be:	4313      	orrs	r3, r2
 80088c0:	617b      	str	r3, [r7, #20]
 80088c2:	e00e      	b.n	80088e2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	78db      	ldrb	r3, [r3, #3]
 80088c8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	785b      	ldrb	r3, [r3, #1]
 80088ce:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80088d0:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80088d2:	68ba      	ldr	r2, [r7, #8]
 80088d4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80088d6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	781b      	ldrb	r3, [r3, #0]
 80088dc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80088de:	4313      	orrs	r3, r2
 80088e0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	22ca      	movs	r2, #202	@ 0xca
 80088e8:	625a      	str	r2, [r3, #36]	@ 0x24
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	2253      	movs	r2, #83	@ 0x53
 80088f0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80088f2:	68f8      	ldr	r0, [r7, #12]
 80088f4:	f000 f976 	bl	8008be4 <RTC_EnterInitMode>
 80088f8:	4603      	mov	r3, r0
 80088fa:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80088fc:	7cfb      	ldrb	r3, [r7, #19]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d10a      	bne.n	8008918 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681a      	ldr	r2, [r3, #0]
 8008906:	6979      	ldr	r1, [r7, #20]
 8008908:	4b0c      	ldr	r3, [pc, #48]	@ (800893c <HAL_RTC_SetDate+0x104>)
 800890a:	400b      	ands	r3, r1
 800890c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800890e:	68f8      	ldr	r0, [r7, #12]
 8008910:	f000 f99f 	bl	8008c52 <RTC_ExitInitMode>
 8008914:	4603      	mov	r3, r0
 8008916:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008918:	7cfb      	ldrb	r3, [r7, #19]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d102      	bne.n	8008924 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2201      	movs	r2, #1
 8008922:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	22ff      	movs	r2, #255	@ 0xff
 800892a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2200      	movs	r2, #0
 8008930:	771a      	strb	r2, [r3, #28]

  return status;
 8008932:	7cfb      	ldrb	r3, [r7, #19]
}
 8008934:	4618      	mov	r0, r3
 8008936:	371c      	adds	r7, #28
 8008938:	46bd      	mov	sp, r7
 800893a:	bd90      	pop	{r4, r7, pc}
 800893c:	00ffff3f 	.word	0x00ffff3f

08008940 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8008940:	b590      	push	{r4, r7, lr}
 8008942:	b089      	sub	sp, #36	@ 0x24
 8008944:	af00      	add	r7, sp, #0
 8008946:	60f8      	str	r0, [r7, #12]
 8008948:	60b9      	str	r1, [r7, #8]
 800894a:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800894c:	2300      	movs	r3, #0
 800894e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 8008950:	2300      	movs	r3, #0
 8008952:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 8008954:	2300      	movs	r3, #0
 8008956:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	7f1b      	ldrb	r3, [r3, #28]
 800895c:	2b01      	cmp	r3, #1
 800895e:	d101      	bne.n	8008964 <HAL_RTC_SetAlarm+0x24>
 8008960:	2302      	movs	r3, #2
 8008962:	e113      	b.n	8008b8c <HAL_RTC_SetAlarm+0x24c>
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2201      	movs	r2, #1
 8008968:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2202      	movs	r2, #2
 800896e:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d137      	bne.n	80089e6 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008980:	2b00      	cmp	r3, #0
 8008982:	d102      	bne.n	800898a <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	2200      	movs	r2, #0
 8008988:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	781b      	ldrb	r3, [r3, #0]
 800898e:	4618      	mov	r0, r3
 8008990:	f000 f984 	bl	8008c9c <RTC_ByteToBcd2>
 8008994:	4603      	mov	r3, r0
 8008996:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	785b      	ldrb	r3, [r3, #1]
 800899c:	4618      	mov	r0, r3
 800899e:	f000 f97d 	bl	8008c9c <RTC_ByteToBcd2>
 80089a2:	4603      	mov	r3, r0
 80089a4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80089a6:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	789b      	ldrb	r3, [r3, #2]
 80089ac:	4618      	mov	r0, r3
 80089ae:	f000 f975 	bl	8008c9c <RTC_ByteToBcd2>
 80089b2:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80089b4:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	78db      	ldrb	r3, [r3, #3]
 80089bc:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80089be:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80089c8:	4618      	mov	r0, r3
 80089ca:	f000 f967 	bl	8008c9c <RTC_ByteToBcd2>
 80089ce:	4603      	mov	r3, r0
 80089d0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80089d2:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80089da:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80089e0:	4313      	orrs	r3, r2
 80089e2:	61fb      	str	r3, [r7, #28]
 80089e4:	e023      	b.n	8008a2e <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	689b      	ldr	r3, [r3, #8]
 80089ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d102      	bne.n	80089fa <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	2200      	movs	r2, #0
 80089f8:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	781b      	ldrb	r3, [r3, #0]
 80089fe:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	785b      	ldrb	r3, [r3, #1]
 8008a04:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008a06:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8008a08:	68ba      	ldr	r2, [r7, #8]
 8008a0a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8008a0c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	78db      	ldrb	r3, [r3, #3]
 8008a12:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8008a14:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008a1c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8008a1e:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8008a24:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8008a36:	4313      	orrs	r3, r2
 8008a38:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	22ca      	movs	r2, #202	@ 0xca
 8008a40:	625a      	str	r2, [r3, #36]	@ 0x24
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	2253      	movs	r2, #83	@ 0x53
 8008a48:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a52:	d148      	bne.n	8008ae6 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	689a      	ldr	r2, [r3, #8]
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008a62:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	689a      	ldr	r2, [r3, #8]
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008a72:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	68db      	ldr	r3, [r3, #12]
 8008a7a:	b2da      	uxtb	r2, r3
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8008a84:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008a86:	f7fb fd11 	bl	80044ac <HAL_GetTick>
 8008a8a:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008a8c:	e013      	b.n	8008ab6 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008a8e:	f7fb fd0d 	bl	80044ac <HAL_GetTick>
 8008a92:	4602      	mov	r2, r0
 8008a94:	69bb      	ldr	r3, [r7, #24]
 8008a96:	1ad3      	subs	r3, r2, r3
 8008a98:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008a9c:	d90b      	bls.n	8008ab6 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	22ff      	movs	r2, #255	@ 0xff
 8008aa4:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2203      	movs	r2, #3
 8008aaa:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008ab2:	2303      	movs	r3, #3
 8008ab4:	e06a      	b.n	8008b8c <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	68db      	ldr	r3, [r3, #12]
 8008abc:	f003 0301 	and.w	r3, r3, #1
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d0e4      	beq.n	8008a8e <HAL_RTC_SetAlarm+0x14e>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	69fa      	ldr	r2, [r7, #28]
 8008aca:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	697a      	ldr	r2, [r7, #20]
 8008ad2:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	689a      	ldr	r2, [r3, #8]
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008ae2:	609a      	str	r2, [r3, #8]
 8008ae4:	e047      	b.n	8008b76 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	689a      	ldr	r2, [r3, #8]
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008af4:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	689a      	ldr	r2, [r3, #8]
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008b04:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	68db      	ldr	r3, [r3, #12]
 8008b0c:	b2da      	uxtb	r2, r3
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8008b16:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008b18:	f7fb fcc8 	bl	80044ac <HAL_GetTick>
 8008b1c:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008b1e:	e013      	b.n	8008b48 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008b20:	f7fb fcc4 	bl	80044ac <HAL_GetTick>
 8008b24:	4602      	mov	r2, r0
 8008b26:	69bb      	ldr	r3, [r7, #24]
 8008b28:	1ad3      	subs	r3, r2, r3
 8008b2a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008b2e:	d90b      	bls.n	8008b48 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	22ff      	movs	r2, #255	@ 0xff
 8008b36:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	2203      	movs	r2, #3
 8008b3c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	2200      	movs	r2, #0
 8008b42:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008b44:	2303      	movs	r3, #3
 8008b46:	e021      	b.n	8008b8c <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	68db      	ldr	r3, [r3, #12]
 8008b4e:	f003 0302 	and.w	r3, r3, #2
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d0e4      	beq.n	8008b20 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	69fa      	ldr	r2, [r7, #28]
 8008b5c:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	697a      	ldr	r2, [r7, #20]
 8008b64:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	689a      	ldr	r2, [r3, #8]
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b74:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	22ff      	movs	r2, #255	@ 0xff
 8008b7c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2201      	movs	r2, #1
 8008b82:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	2200      	movs	r2, #0
 8008b88:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008b8a:	2300      	movs	r3, #0
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3724      	adds	r7, #36	@ 0x24
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd90      	pop	{r4, r7, pc}

08008b94 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b084      	sub	sp, #16
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	68da      	ldr	r2, [r3, #12]
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8008bae:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008bb0:	f7fb fc7c 	bl	80044ac <HAL_GetTick>
 8008bb4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008bb6:	e009      	b.n	8008bcc <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008bb8:	f7fb fc78 	bl	80044ac <HAL_GetTick>
 8008bbc:	4602      	mov	r2, r0
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	1ad3      	subs	r3, r2, r3
 8008bc2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008bc6:	d901      	bls.n	8008bcc <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008bc8:	2303      	movs	r3, #3
 8008bca:	e007      	b.n	8008bdc <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	68db      	ldr	r3, [r3, #12]
 8008bd2:	f003 0320 	and.w	r3, r3, #32
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d0ee      	beq.n	8008bb8 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008bda:	2300      	movs	r3, #0
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3710      	adds	r7, #16
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b084      	sub	sp, #16
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008bec:	2300      	movs	r3, #0
 8008bee:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	68db      	ldr	r3, [r3, #12]
 8008bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d122      	bne.n	8008c48 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	68da      	ldr	r2, [r3, #12]
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008c10:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008c12:	f7fb fc4b 	bl	80044ac <HAL_GetTick>
 8008c16:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008c18:	e00c      	b.n	8008c34 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008c1a:	f7fb fc47 	bl	80044ac <HAL_GetTick>
 8008c1e:	4602      	mov	r2, r0
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	1ad3      	subs	r3, r2, r3
 8008c24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008c28:	d904      	bls.n	8008c34 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2204      	movs	r2, #4
 8008c2e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8008c30:	2301      	movs	r3, #1
 8008c32:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	68db      	ldr	r3, [r3, #12]
 8008c3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d102      	bne.n	8008c48 <RTC_EnterInitMode+0x64>
 8008c42:	7bfb      	ldrb	r3, [r7, #15]
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	d1e8      	bne.n	8008c1a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	3710      	adds	r7, #16
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	bd80      	pop	{r7, pc}

08008c52 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008c52:	b580      	push	{r7, lr}
 8008c54:	b084      	sub	sp, #16
 8008c56:	af00      	add	r7, sp, #0
 8008c58:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	68da      	ldr	r2, [r3, #12]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008c6c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	689b      	ldr	r3, [r3, #8]
 8008c74:	f003 0320 	and.w	r3, r3, #32
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d10a      	bne.n	8008c92 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f7ff ff89 	bl	8008b94 <HAL_RTC_WaitForSynchro>
 8008c82:	4603      	mov	r3, r0
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d004      	beq.n	8008c92 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2204      	movs	r2, #4
 8008c8c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3710      	adds	r7, #16
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}

08008c9c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b085      	sub	sp, #20
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8008caa:	e005      	b.n	8008cb8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	3301      	adds	r3, #1
 8008cb0:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8008cb2:	79fb      	ldrb	r3, [r7, #7]
 8008cb4:	3b0a      	subs	r3, #10
 8008cb6:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8008cb8:	79fb      	ldrb	r3, [r7, #7]
 8008cba:	2b09      	cmp	r3, #9
 8008cbc:	d8f6      	bhi.n	8008cac <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	b2db      	uxtb	r3, r3
 8008cc2:	011b      	lsls	r3, r3, #4
 8008cc4:	b2da      	uxtb	r2, r3
 8008cc6:	79fb      	ldrb	r3, [r7, #7]
 8008cc8:	4313      	orrs	r3, r2
 8008cca:	b2db      	uxtb	r3, r3
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3714      	adds	r7, #20
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd6:	4770      	bx	lr

08008cd8 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8008cd8:	b480      	push	{r7}
 8008cda:	b087      	sub	sp, #28
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	60f8      	str	r0, [r7, #12]
 8008ce0:	60b9      	str	r1, [r7, #8]
 8008ce2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	7f1b      	ldrb	r3, [r3, #28]
 8008cec:	2b01      	cmp	r3, #1
 8008cee:	d101      	bne.n	8008cf4 <HAL_RTCEx_SetTimeStamp+0x1c>
 8008cf0:	2302      	movs	r3, #2
 8008cf2:	e050      	b.n	8008d96 <HAL_RTCEx_SetTimeStamp+0xbe>
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2202      	movs	r2, #2
 8008cfe:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f022 0206 	bic.w	r2, r2, #6
 8008d0e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	687a      	ldr	r2, [r7, #4]
 8008d1c:	430a      	orrs	r2, r1
 8008d1e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	689a      	ldr	r2, [r3, #8]
 8008d26:	4b1f      	ldr	r3, [pc, #124]	@ (8008da4 <HAL_RTCEx_SetTimeStamp+0xcc>)
 8008d28:	4013      	ands	r3, r2
 8008d2a:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 8008d2c:	697a      	ldr	r2, [r7, #20]
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	4313      	orrs	r3, r2
 8008d32:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	22ca      	movs	r2, #202	@ 0xca
 8008d3a:	625a      	str	r2, [r3, #36]	@ 0x24
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	2253      	movs	r2, #83	@ 0x53
 8008d42:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	697a      	ldr	r2, [r7, #20]
 8008d4a:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	68db      	ldr	r3, [r3, #12]
 8008d52:	b2da      	uxtb	r2, r3
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 8008d5c:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	68db      	ldr	r3, [r3, #12]
 8008d64:	b2da      	uxtb	r2, r3
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 8008d6e:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	689a      	ldr	r2, [r3, #8]
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008d7e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	22ff      	movs	r2, #255	@ 0xff
 8008d86:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2200      	movs	r2, #0
 8008d92:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008d94:	2300      	movs	r3, #0
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	371c      	adds	r7, #28
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da0:	4770      	bx	lr
 8008da2:	bf00      	nop
 8008da4:	fffff7f7 	.word	0xfffff7f7

08008da8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b082      	sub	sp, #8
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d101      	bne.n	8008dba <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	e022      	b.n	8008e00 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008dc0:	b2db      	uxtb	r3, r3
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d105      	bne.n	8008dd2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f7f9 fa2f 	bl	8002230 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2203      	movs	r2, #3
 8008dd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f000 f814 	bl	8008e08 <HAL_SD_InitCard>
 8008de0:	4603      	mov	r3, r0
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d001      	beq.n	8008dea <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8008de6:	2301      	movs	r3, #1
 8008de8:	e00a      	b.n	8008e00 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2200      	movs	r2, #0
 8008dee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2200      	movs	r2, #0
 8008df4:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2201      	movs	r2, #1
 8008dfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008dfe:	2300      	movs	r3, #0
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	3708      	adds	r7, #8
 8008e04:	46bd      	mov	sp, r7
 8008e06:	bd80      	pop	{r7, pc}

08008e08 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008e08:	b5b0      	push	{r4, r5, r7, lr}
 8008e0a:	b08e      	sub	sp, #56	@ 0x38
 8008e0c:	af04      	add	r7, sp, #16
 8008e0e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8008e10:	2300      	movs	r3, #0
 8008e12:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8008e14:	2300      	movs	r3, #0
 8008e16:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8008e18:	2300      	movs	r3, #0
 8008e1a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8008e20:	2300      	movs	r3, #0
 8008e22:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8008e24:	2376      	movs	r3, #118	@ 0x76
 8008e26:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681d      	ldr	r5, [r3, #0]
 8008e2c:	466c      	mov	r4, sp
 8008e2e:	f107 0314 	add.w	r3, r7, #20
 8008e32:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008e36:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008e3a:	f107 0308 	add.w	r3, r7, #8
 8008e3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008e40:	4628      	mov	r0, r5
 8008e42:	f003 f831 	bl	800bea8 <SDMMC_Init>
 8008e46:	4603      	mov	r3, r0
 8008e48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 8008e4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d001      	beq.n	8008e58 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8008e54:	2301      	movs	r3, #1
 8008e56:	e059      	b.n	8008f0c <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	685a      	ldr	r2, [r3, #4]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008e66:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f003 f847 	bl	800bf00 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	685a      	ldr	r2, [r3, #4]
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008e80:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8008e82:	2002      	movs	r0, #2
 8008e84:	f7fb fb1e 	bl	80044c4 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 fd75 	bl	8009978 <SD_PowerON>
 8008e8e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e90:	6a3b      	ldr	r3, [r7, #32]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d00b      	beq.n	8008eae <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2201      	movs	r2, #1
 8008e9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ea2:	6a3b      	ldr	r3, [r7, #32]
 8008ea4:	431a      	orrs	r2, r3
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008eaa:	2301      	movs	r3, #1
 8008eac:	e02e      	b.n	8008f0c <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f000 fc94 	bl	80097dc <SD_InitCard>
 8008eb4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008eb6:	6a3b      	ldr	r3, [r7, #32]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d00b      	beq.n	8008ed4 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2201      	movs	r2, #1
 8008ec0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ec8:	6a3b      	ldr	r3, [r7, #32]
 8008eca:	431a      	orrs	r2, r3
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	e01b      	b.n	8008f0c <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008edc:	4618      	mov	r0, r3
 8008ede:	f003 f8a1 	bl	800c024 <SDMMC_CmdBlockLength>
 8008ee2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008ee4:	6a3b      	ldr	r3, [r7, #32]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d00f      	beq.n	8008f0a <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	4a09      	ldr	r2, [pc, #36]	@ (8008f14 <HAL_SD_InitCard+0x10c>)
 8008ef0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ef6:	6a3b      	ldr	r3, [r7, #32]
 8008ef8:	431a      	orrs	r2, r3
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2201      	movs	r2, #1
 8008f02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008f06:	2301      	movs	r3, #1
 8008f08:	e000      	b.n	8008f0c <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 8008f0a:	2300      	movs	r3, #0
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	3728      	adds	r7, #40	@ 0x28
 8008f10:	46bd      	mov	sp, r7
 8008f12:	bdb0      	pop	{r4, r5, r7, pc}
 8008f14:	004005ff 	.word	0x004005ff

08008f18 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b08c      	sub	sp, #48	@ 0x30
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	60f8      	str	r0, [r7, #12]
 8008f20:	60b9      	str	r1, [r7, #8]
 8008f22:	607a      	str	r2, [r7, #4]
 8008f24:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d107      	bne.n	8008f40 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f34:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	e0c3      	b.n	80090c8 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	f040 80bc 	bne.w	80090c6 <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	2200      	movs	r2, #0
 8008f52:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008f54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	441a      	add	r2, r3
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	d907      	bls.n	8008f72 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f66:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	e0aa      	b.n	80090c8 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	2203      	movs	r2, #3
 8008f76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8008f90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f96:	4a4e      	ldr	r2, [pc, #312]	@ (80090d0 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8008f98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f9e:	4a4d      	ldr	r2, [pc, #308]	@ (80090d4 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8008fa0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fae:	2200      	movs	r2, #0
 8008fb0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fc2:	689a      	ldr	r2, [r3, #8]
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	430a      	orrs	r2, r1
 8008fcc:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	3380      	adds	r3, #128	@ 0x80
 8008fd8:	4619      	mov	r1, r3
 8008fda:	68ba      	ldr	r2, [r7, #8]
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	025b      	lsls	r3, r3, #9
 8008fe0:	089b      	lsrs	r3, r3, #2
 8008fe2:	f7fb fff5 	bl	8004fd0 <HAL_DMA_Start_IT>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d017      	beq.n	800901c <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8008ffa:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	4a35      	ldr	r2, [pc, #212]	@ (80090d8 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8009002:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009008:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	2201      	movs	r2, #1
 8009014:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8009018:	2301      	movs	r3, #1
 800901a:	e055      	b.n	80090c8 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f042 0208 	orr.w	r2, r2, #8
 800902a:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009030:	2b01      	cmp	r3, #1
 8009032:	d002      	beq.n	800903a <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 8009034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009036:	025b      	lsls	r3, r3, #9
 8009038:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800903a:	f04f 33ff 	mov.w	r3, #4294967295
 800903e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	025b      	lsls	r3, r3, #9
 8009044:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8009046:	2390      	movs	r3, #144	@ 0x90
 8009048:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800904a:	2302      	movs	r3, #2
 800904c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800904e:	2300      	movs	r3, #0
 8009050:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8009052:	2301      	movs	r3, #1
 8009054:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f107 0210 	add.w	r2, r7, #16
 800905e:	4611      	mov	r1, r2
 8009060:	4618      	mov	r0, r3
 8009062:	f002 ffb3 	bl	800bfcc <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	2b01      	cmp	r3, #1
 800906a:	d90a      	bls.n	8009082 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2282      	movs	r2, #130	@ 0x82
 8009070:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009078:	4618      	mov	r0, r3
 800907a:	f003 f817 	bl	800c0ac <SDMMC_CmdReadMultiBlock>
 800907e:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8009080:	e009      	b.n	8009096 <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	2281      	movs	r2, #129	@ 0x81
 8009086:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800908e:	4618      	mov	r0, r3
 8009090:	f002 ffea 	bl	800c068 <SDMMC_CmdReadSingleBlock>
 8009094:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8009096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009098:	2b00      	cmp	r3, #0
 800909a:	d012      	beq.n	80090c2 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a0d      	ldr	r2, [pc, #52]	@ (80090d8 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80090a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80090a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090aa:	431a      	orrs	r2, r3
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	2201      	movs	r2, #1
 80090b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	2200      	movs	r2, #0
 80090bc:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80090be:	2301      	movs	r3, #1
 80090c0:	e002      	b.n	80090c8 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 80090c2:	2300      	movs	r3, #0
 80090c4:	e000      	b.n	80090c8 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 80090c6:	2302      	movs	r3, #2
  }
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3730      	adds	r7, #48	@ 0x30
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}
 80090d0:	080096c7 	.word	0x080096c7
 80090d4:	08009739 	.word	0x08009739
 80090d8:	004005ff 	.word	0x004005ff

080090dc <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b08c      	sub	sp, #48	@ 0x30
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	60f8      	str	r0, [r7, #12]
 80090e4:	60b9      	str	r1, [r7, #8]
 80090e6:	607a      	str	r2, [r7, #4]
 80090e8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d107      	bne.n	8009104 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090f8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8009100:	2301      	movs	r3, #1
 8009102:	e0c6      	b.n	8009292 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800910a:	b2db      	uxtb	r3, r3
 800910c:	2b01      	cmp	r3, #1
 800910e:	f040 80bf 	bne.w	8009290 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	2200      	movs	r2, #0
 8009116:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8009118:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	441a      	add	r2, r3
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009122:	429a      	cmp	r2, r3
 8009124:	d907      	bls.n	8009136 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800912a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8009132:	2301      	movs	r3, #1
 8009134:	e0ad      	b.n	8009292 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	2203      	movs	r2, #3
 800913a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	2200      	movs	r2, #0
 8009144:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f042 021a 	orr.w	r2, r2, #26
 8009154:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800915a:	4a50      	ldr	r2, [pc, #320]	@ (800929c <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800915c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009162:	4a4f      	ldr	r2, [pc, #316]	@ (80092a0 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8009164:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800916a:	2200      	movs	r2, #0
 800916c:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009172:	2b01      	cmp	r3, #1
 8009174:	d002      	beq.n	800917c <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8009176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009178:	025b      	lsls	r3, r3, #9
 800917a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	2b01      	cmp	r3, #1
 8009180:	d90a      	bls.n	8009198 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	22a0      	movs	r2, #160	@ 0xa0
 8009186:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800918e:	4618      	mov	r0, r3
 8009190:	f002 ffd0 	bl	800c134 <SDMMC_CmdWriteMultiBlock>
 8009194:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8009196:	e009      	b.n	80091ac <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	2290      	movs	r2, #144	@ 0x90
 800919c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80091a4:	4618      	mov	r0, r3
 80091a6:	f002 ffa3 	bl	800c0f0 <SDMMC_CmdWriteSingleBlock>
 80091aa:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80091ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d012      	beq.n	80091d8 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	4a3b      	ldr	r2, [pc, #236]	@ (80092a4 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80091b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091c0:	431a      	orrs	r2, r3
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	2201      	movs	r2, #1
 80091ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	2200      	movs	r2, #0
 80091d2:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80091d4:	2301      	movs	r3, #1
 80091d6:	e05c      	b.n	8009292 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	f042 0208 	orr.w	r2, r2, #8
 80091e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091ec:	2240      	movs	r2, #64	@ 0x40
 80091ee:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009200:	689a      	ldr	r2, [r3, #8]
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	430a      	orrs	r2, r1
 800920a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8009210:	68b9      	ldr	r1, [r7, #8]
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	3380      	adds	r3, #128	@ 0x80
 8009218:	461a      	mov	r2, r3
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	025b      	lsls	r3, r3, #9
 800921e:	089b      	lsrs	r3, r3, #2
 8009220:	f7fb fed6 	bl	8004fd0 <HAL_DMA_Start_IT>
 8009224:	4603      	mov	r3, r0
 8009226:	2b00      	cmp	r3, #0
 8009228:	d01a      	beq.n	8009260 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	f022 021a 	bic.w	r2, r2, #26
 8009238:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	4a19      	ldr	r2, [pc, #100]	@ (80092a4 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8009240:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009246:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2201      	movs	r2, #1
 8009252:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	2200      	movs	r2, #0
 800925a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800925c:	2301      	movs	r3, #1
 800925e:	e018      	b.n	8009292 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009260:	f04f 33ff 	mov.w	r3, #4294967295
 8009264:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	025b      	lsls	r3, r3, #9
 800926a:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800926c:	2390      	movs	r3, #144	@ 0x90
 800926e:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8009270:	2300      	movs	r3, #0
 8009272:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8009274:	2300      	movs	r3, #0
 8009276:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8009278:	2301      	movs	r3, #1
 800927a:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f107 0210 	add.w	r2, r7, #16
 8009284:	4611      	mov	r1, r2
 8009286:	4618      	mov	r0, r3
 8009288:	f002 fea0 	bl	800bfcc <SDMMC_ConfigData>

      return HAL_OK;
 800928c:	2300      	movs	r3, #0
 800928e:	e000      	b.n	8009292 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8009290:	2302      	movs	r3, #2
  }
}
 8009292:	4618      	mov	r0, r3
 8009294:	3730      	adds	r7, #48	@ 0x30
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}
 800929a:	bf00      	nop
 800929c:	0800969d 	.word	0x0800969d
 80092a0:	08009739 	.word	0x08009739
 80092a4:	004005ff 	.word	0x004005ff

080092a8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80092a8:	b480      	push	{r7}
 80092aa:	b083      	sub	sp, #12
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80092b0:	bf00      	nop
 80092b2:	370c      	adds	r7, #12
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr

080092bc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80092bc:	b480      	push	{r7}
 80092be:	b083      	sub	sp, #12
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
 80092c4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80092ca:	0f9b      	lsrs	r3, r3, #30
 80092cc:	b2da      	uxtb	r2, r3
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80092d6:	0e9b      	lsrs	r3, r3, #26
 80092d8:	b2db      	uxtb	r3, r3
 80092da:	f003 030f 	and.w	r3, r3, #15
 80092de:	b2da      	uxtb	r2, r3
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80092e8:	0e1b      	lsrs	r3, r3, #24
 80092ea:	b2db      	uxtb	r3, r3
 80092ec:	f003 0303 	and.w	r3, r3, #3
 80092f0:	b2da      	uxtb	r2, r3
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80092fa:	0c1b      	lsrs	r3, r3, #16
 80092fc:	b2da      	uxtb	r2, r3
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009306:	0a1b      	lsrs	r3, r3, #8
 8009308:	b2da      	uxtb	r2, r3
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009312:	b2da      	uxtb	r2, r3
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800931c:	0d1b      	lsrs	r3, r3, #20
 800931e:	b29a      	uxth	r2, r3
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009328:	0c1b      	lsrs	r3, r3, #16
 800932a:	b2db      	uxtb	r3, r3
 800932c:	f003 030f 	and.w	r3, r3, #15
 8009330:	b2da      	uxtb	r2, r3
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800933a:	0bdb      	lsrs	r3, r3, #15
 800933c:	b2db      	uxtb	r3, r3
 800933e:	f003 0301 	and.w	r3, r3, #1
 8009342:	b2da      	uxtb	r2, r3
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800934c:	0b9b      	lsrs	r3, r3, #14
 800934e:	b2db      	uxtb	r3, r3
 8009350:	f003 0301 	and.w	r3, r3, #1
 8009354:	b2da      	uxtb	r2, r3
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800935e:	0b5b      	lsrs	r3, r3, #13
 8009360:	b2db      	uxtb	r3, r3
 8009362:	f003 0301 	and.w	r3, r3, #1
 8009366:	b2da      	uxtb	r2, r3
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009370:	0b1b      	lsrs	r3, r3, #12
 8009372:	b2db      	uxtb	r3, r3
 8009374:	f003 0301 	and.w	r3, r3, #1
 8009378:	b2da      	uxtb	r2, r3
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	2200      	movs	r2, #0
 8009382:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009388:	2b00      	cmp	r3, #0
 800938a:	d163      	bne.n	8009454 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009390:	009a      	lsls	r2, r3, #2
 8009392:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8009396:	4013      	ands	r3, r2
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800939c:	0f92      	lsrs	r2, r2, #30
 800939e:	431a      	orrs	r2, r3
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093a8:	0edb      	lsrs	r3, r3, #27
 80093aa:	b2db      	uxtb	r3, r3
 80093ac:	f003 0307 	and.w	r3, r3, #7
 80093b0:	b2da      	uxtb	r2, r3
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093ba:	0e1b      	lsrs	r3, r3, #24
 80093bc:	b2db      	uxtb	r3, r3
 80093be:	f003 0307 	and.w	r3, r3, #7
 80093c2:	b2da      	uxtb	r2, r3
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093cc:	0d5b      	lsrs	r3, r3, #21
 80093ce:	b2db      	uxtb	r3, r3
 80093d0:	f003 0307 	and.w	r3, r3, #7
 80093d4:	b2da      	uxtb	r2, r3
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093de:	0c9b      	lsrs	r3, r3, #18
 80093e0:	b2db      	uxtb	r3, r3
 80093e2:	f003 0307 	and.w	r3, r3, #7
 80093e6:	b2da      	uxtb	r2, r3
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80093f0:	0bdb      	lsrs	r3, r3, #15
 80093f2:	b2db      	uxtb	r3, r3
 80093f4:	f003 0307 	and.w	r3, r3, #7
 80093f8:	b2da      	uxtb	r2, r3
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	691b      	ldr	r3, [r3, #16]
 8009402:	1c5a      	adds	r2, r3, #1
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	7e1b      	ldrb	r3, [r3, #24]
 800940c:	b2db      	uxtb	r3, r3
 800940e:	f003 0307 	and.w	r3, r3, #7
 8009412:	3302      	adds	r3, #2
 8009414:	2201      	movs	r2, #1
 8009416:	fa02 f303 	lsl.w	r3, r2, r3
 800941a:	687a      	ldr	r2, [r7, #4]
 800941c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800941e:	fb03 f202 	mul.w	r2, r3, r2
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	7a1b      	ldrb	r3, [r3, #8]
 800942a:	b2db      	uxtb	r3, r3
 800942c:	f003 030f 	and.w	r3, r3, #15
 8009430:	2201      	movs	r2, #1
 8009432:	409a      	lsls	r2, r3
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800943c:	687a      	ldr	r2, [r7, #4]
 800943e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8009440:	0a52      	lsrs	r2, r2, #9
 8009442:	fb03 f202 	mul.w	r2, r3, r2
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009450:	661a      	str	r2, [r3, #96]	@ 0x60
 8009452:	e031      	b.n	80094b8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009458:	2b01      	cmp	r3, #1
 800945a:	d11d      	bne.n	8009498 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009460:	041b      	lsls	r3, r3, #16
 8009462:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800946a:	0c1b      	lsrs	r3, r3, #16
 800946c:	431a      	orrs	r2, r3
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	691b      	ldr	r3, [r3, #16]
 8009476:	3301      	adds	r3, #1
 8009478:	029a      	lsls	r2, r3, #10
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800948c:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	661a      	str	r2, [r3, #96]	@ 0x60
 8009496:	e00f      	b.n	80094b8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4a58      	ldr	r2, [pc, #352]	@ (8009600 <HAL_SD_GetCardCSD+0x344>)
 800949e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094a4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2201      	movs	r2, #1
 80094b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80094b4:	2301      	movs	r3, #1
 80094b6:	e09d      	b.n	80095f4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094bc:	0b9b      	lsrs	r3, r3, #14
 80094be:	b2db      	uxtb	r3, r3
 80094c0:	f003 0301 	and.w	r3, r3, #1
 80094c4:	b2da      	uxtb	r2, r3
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094ce:	09db      	lsrs	r3, r3, #7
 80094d0:	b2db      	uxtb	r3, r3
 80094d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094d6:	b2da      	uxtb	r2, r3
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094e0:	b2db      	uxtb	r3, r3
 80094e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094e6:	b2da      	uxtb	r2, r3
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094f0:	0fdb      	lsrs	r3, r3, #31
 80094f2:	b2da      	uxtb	r2, r3
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80094fc:	0f5b      	lsrs	r3, r3, #29
 80094fe:	b2db      	uxtb	r3, r3
 8009500:	f003 0303 	and.w	r3, r3, #3
 8009504:	b2da      	uxtb	r2, r3
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800950e:	0e9b      	lsrs	r3, r3, #26
 8009510:	b2db      	uxtb	r3, r3
 8009512:	f003 0307 	and.w	r3, r3, #7
 8009516:	b2da      	uxtb	r2, r3
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009520:	0d9b      	lsrs	r3, r3, #22
 8009522:	b2db      	uxtb	r3, r3
 8009524:	f003 030f 	and.w	r3, r3, #15
 8009528:	b2da      	uxtb	r2, r3
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009532:	0d5b      	lsrs	r3, r3, #21
 8009534:	b2db      	uxtb	r3, r3
 8009536:	f003 0301 	and.w	r3, r3, #1
 800953a:	b2da      	uxtb	r2, r3
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	2200      	movs	r2, #0
 8009546:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800954e:	0c1b      	lsrs	r3, r3, #16
 8009550:	b2db      	uxtb	r3, r3
 8009552:	f003 0301 	and.w	r3, r3, #1
 8009556:	b2da      	uxtb	r2, r3
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009562:	0bdb      	lsrs	r3, r3, #15
 8009564:	b2db      	uxtb	r3, r3
 8009566:	f003 0301 	and.w	r3, r3, #1
 800956a:	b2da      	uxtb	r2, r3
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009576:	0b9b      	lsrs	r3, r3, #14
 8009578:	b2db      	uxtb	r3, r3
 800957a:	f003 0301 	and.w	r3, r3, #1
 800957e:	b2da      	uxtb	r2, r3
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800958a:	0b5b      	lsrs	r3, r3, #13
 800958c:	b2db      	uxtb	r3, r3
 800958e:	f003 0301 	and.w	r3, r3, #1
 8009592:	b2da      	uxtb	r2, r3
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800959e:	0b1b      	lsrs	r3, r3, #12
 80095a0:	b2db      	uxtb	r3, r3
 80095a2:	f003 0301 	and.w	r3, r3, #1
 80095a6:	b2da      	uxtb	r2, r3
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095b2:	0a9b      	lsrs	r3, r3, #10
 80095b4:	b2db      	uxtb	r3, r3
 80095b6:	f003 0303 	and.w	r3, r3, #3
 80095ba:	b2da      	uxtb	r2, r3
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095c6:	0a1b      	lsrs	r3, r3, #8
 80095c8:	b2db      	uxtb	r3, r3
 80095ca:	f003 0303 	and.w	r3, r3, #3
 80095ce:	b2da      	uxtb	r2, r3
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095da:	085b      	lsrs	r3, r3, #1
 80095dc:	b2db      	uxtb	r3, r3
 80095de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095e2:	b2da      	uxtb	r2, r3
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	2201      	movs	r2, #1
 80095ee:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80095f2:	2300      	movs	r3, #0
}
 80095f4:	4618      	mov	r0, r3
 80095f6:	370c      	adds	r7, #12
 80095f8:	46bd      	mov	sp, r7
 80095fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fe:	4770      	bx	lr
 8009600:	004005ff 	.word	0x004005ff

08009604 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8009604:	b480      	push	{r7}
 8009606:	b083      	sub	sp, #12
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
 800960c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800964e:	2300      	movs	r3, #0
}
 8009650:	4618      	mov	r0, r3
 8009652:	370c      	adds	r7, #12
 8009654:	46bd      	mov	sp, r7
 8009656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965a:	4770      	bx	lr

0800965c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b086      	sub	sp, #24
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009664:	2300      	movs	r3, #0
 8009666:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009668:	f107 030c 	add.w	r3, r7, #12
 800966c:	4619      	mov	r1, r3
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f000 fa10 	bl	8009a94 <SD_SendStatus>
 8009674:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d005      	beq.n	8009688 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	431a      	orrs	r2, r3
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	0a5b      	lsrs	r3, r3, #9
 800968c:	f003 030f 	and.w	r3, r3, #15
 8009690:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009692:	693b      	ldr	r3, [r7, #16]
}
 8009694:	4618      	mov	r0, r3
 8009696:	3718      	adds	r7, #24
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}

0800969c <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800969c:	b480      	push	{r7}
 800969e:	b085      	sub	sp, #20
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096a8:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80096b8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80096ba:	bf00      	nop
 80096bc:	3714      	adds	r7, #20
 80096be:	46bd      	mov	sp, r7
 80096c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c4:	4770      	bx	lr

080096c6 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80096c6:	b580      	push	{r7, lr}
 80096c8:	b084      	sub	sp, #16
 80096ca:	af00      	add	r7, sp, #0
 80096cc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096d2:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096d8:	2b82      	cmp	r3, #130	@ 0x82
 80096da:	d111      	bne.n	8009700 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	4618      	mov	r0, r3
 80096e2:	f002 fd49 	bl	800c178 <SDMMC_CmdStopTransfer>
 80096e6:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d008      	beq.n	8009700 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	431a      	orrs	r2, r3
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80096fa:	68f8      	ldr	r0, [r7, #12]
 80096fc:	f7ff fdd4 	bl	80092a8 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f022 0208 	bic.w	r2, r2, #8
 800970e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009718:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	2201      	movs	r2, #1
 800971e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	2200      	movs	r2, #0
 8009726:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8009728:	68f8      	ldr	r0, [r7, #12]
 800972a:	f003 f94d 	bl	800c9c8 <HAL_SD_RxCpltCallback>
#endif
}
 800972e:	bf00      	nop
 8009730:	3710      	adds	r7, #16
 8009732:	46bd      	mov	sp, r7
 8009734:	bd80      	pop	{r7, pc}
	...

08009738 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b086      	sub	sp, #24
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009744:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8009746:	6878      	ldr	r0, [r7, #4]
 8009748:	f7fb fd34 	bl	80051b4 <HAL_DMA_GetError>
 800974c:	4603      	mov	r3, r0
 800974e:	2b02      	cmp	r3, #2
 8009750:	d03e      	beq.n	80097d0 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8009752:	697b      	ldr	r3, [r7, #20]
 8009754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009756:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009758:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800975a:	697b      	ldr	r3, [r7, #20]
 800975c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800975e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009760:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	2b01      	cmp	r3, #1
 8009766:	d002      	beq.n	800976e <SD_DMAError+0x36>
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	2b01      	cmp	r3, #1
 800976c:	d12d      	bne.n	80097ca <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	4a19      	ldr	r2, [pc, #100]	@ (80097d8 <SD_DMAError+0xa0>)
 8009774:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8009776:	697b      	ldr	r3, [r7, #20]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800977c:	697b      	ldr	r3, [r7, #20]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8009784:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800978a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800978e:	697b      	ldr	r3, [r7, #20]
 8009790:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8009792:	6978      	ldr	r0, [r7, #20]
 8009794:	f7ff ff62 	bl	800965c <HAL_SD_GetCardState>
 8009798:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	2b06      	cmp	r3, #6
 800979e:	d002      	beq.n	80097a6 <SD_DMAError+0x6e>
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	2b05      	cmp	r3, #5
 80097a4:	d10a      	bne.n	80097bc <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80097a6:	697b      	ldr	r3, [r7, #20]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	4618      	mov	r0, r3
 80097ac:	f002 fce4 	bl	800c178 <SDMMC_CmdStopTransfer>
 80097b0:	4602      	mov	r2, r0
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097b6:	431a      	orrs	r2, r3
 80097b8:	697b      	ldr	r3, [r7, #20]
 80097ba:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80097bc:	697b      	ldr	r3, [r7, #20]
 80097be:	2201      	movs	r2, #1
 80097c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	2200      	movs	r2, #0
 80097c8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80097ca:	6978      	ldr	r0, [r7, #20]
 80097cc:	f7ff fd6c 	bl	80092a8 <HAL_SD_ErrorCallback>
#endif
  }
}
 80097d0:	bf00      	nop
 80097d2:	3718      	adds	r7, #24
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bd80      	pop	{r7, pc}
 80097d8:	004005ff 	.word	0x004005ff

080097dc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80097dc:	b5b0      	push	{r4, r5, r7, lr}
 80097de:	b094      	sub	sp, #80	@ 0x50
 80097e0:	af04      	add	r7, sp, #16
 80097e2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80097e4:	2301      	movs	r3, #1
 80097e6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4618      	mov	r0, r3
 80097ee:	f002 fb95 	bl	800bf1c <SDMMC_GetPowerState>
 80097f2:	4603      	mov	r3, r0
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d102      	bne.n	80097fe <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80097f8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80097fc:	e0b8      	b.n	8009970 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009802:	2b03      	cmp	r3, #3
 8009804:	d02f      	beq.n	8009866 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4618      	mov	r0, r3
 800980c:	f002 fd7c 	bl	800c308 <SDMMC_CmdSendCID>
 8009810:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009814:	2b00      	cmp	r3, #0
 8009816:	d001      	beq.n	800981c <SD_InitCard+0x40>
    {
      return errorstate;
 8009818:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800981a:	e0a9      	b.n	8009970 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	2100      	movs	r1, #0
 8009822:	4618      	mov	r0, r3
 8009824:	f002 fbbf 	bl	800bfa6 <SDMMC_GetResponse>
 8009828:	4602      	mov	r2, r0
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	2104      	movs	r1, #4
 8009834:	4618      	mov	r0, r3
 8009836:	f002 fbb6 	bl	800bfa6 <SDMMC_GetResponse>
 800983a:	4602      	mov	r2, r0
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	2108      	movs	r1, #8
 8009846:	4618      	mov	r0, r3
 8009848:	f002 fbad 	bl	800bfa6 <SDMMC_GetResponse>
 800984c:	4602      	mov	r2, r0
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	210c      	movs	r1, #12
 8009858:	4618      	mov	r0, r3
 800985a:	f002 fba4 	bl	800bfa6 <SDMMC_GetResponse>
 800985e:	4602      	mov	r2, r0
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800986a:	2b03      	cmp	r3, #3
 800986c:	d00d      	beq.n	800988a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f107 020e 	add.w	r2, r7, #14
 8009876:	4611      	mov	r1, r2
 8009878:	4618      	mov	r0, r3
 800987a:	f002 fd82 	bl	800c382 <SDMMC_CmdSetRelAdd>
 800987e:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009880:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009882:	2b00      	cmp	r3, #0
 8009884:	d001      	beq.n	800988a <SD_InitCard+0xae>
    {
      return errorstate;
 8009886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009888:	e072      	b.n	8009970 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800988e:	2b03      	cmp	r3, #3
 8009890:	d036      	beq.n	8009900 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8009892:	89fb      	ldrh	r3, [r7, #14]
 8009894:	461a      	mov	r2, r3
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681a      	ldr	r2, [r3, #0]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098a2:	041b      	lsls	r3, r3, #16
 80098a4:	4619      	mov	r1, r3
 80098a6:	4610      	mov	r0, r2
 80098a8:	f002 fd4c 	bl	800c344 <SDMMC_CmdSendCSD>
 80098ac:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80098ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d001      	beq.n	80098b8 <SD_InitCard+0xdc>
    {
      return errorstate;
 80098b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098b6:	e05b      	b.n	8009970 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	2100      	movs	r1, #0
 80098be:	4618      	mov	r0, r3
 80098c0:	f002 fb71 	bl	800bfa6 <SDMMC_GetResponse>
 80098c4:	4602      	mov	r2, r0
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	2104      	movs	r1, #4
 80098d0:	4618      	mov	r0, r3
 80098d2:	f002 fb68 	bl	800bfa6 <SDMMC_GetResponse>
 80098d6:	4602      	mov	r2, r0
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	2108      	movs	r1, #8
 80098e2:	4618      	mov	r0, r3
 80098e4:	f002 fb5f 	bl	800bfa6 <SDMMC_GetResponse>
 80098e8:	4602      	mov	r2, r0
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	210c      	movs	r1, #12
 80098f4:	4618      	mov	r0, r3
 80098f6:	f002 fb56 	bl	800bfa6 <SDMMC_GetResponse>
 80098fa:	4602      	mov	r2, r0
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	2104      	movs	r1, #4
 8009906:	4618      	mov	r0, r3
 8009908:	f002 fb4d 	bl	800bfa6 <SDMMC_GetResponse>
 800990c:	4603      	mov	r3, r0
 800990e:	0d1a      	lsrs	r2, r3, #20
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009914:	f107 0310 	add.w	r3, r7, #16
 8009918:	4619      	mov	r1, r3
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f7ff fcce 	bl	80092bc <HAL_SD_GetCardCSD>
 8009920:	4603      	mov	r3, r0
 8009922:	2b00      	cmp	r3, #0
 8009924:	d002      	beq.n	800992c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009926:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800992a:	e021      	b.n	8009970 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	6819      	ldr	r1, [r3, #0]
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009934:	041b      	lsls	r3, r3, #16
 8009936:	2200      	movs	r2, #0
 8009938:	461c      	mov	r4, r3
 800993a:	4615      	mov	r5, r2
 800993c:	4622      	mov	r2, r4
 800993e:	462b      	mov	r3, r5
 8009940:	4608      	mov	r0, r1
 8009942:	f002 fc3b 	bl	800c1bc <SDMMC_CmdSelDesel>
 8009946:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009948:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800994a:	2b00      	cmp	r3, #0
 800994c:	d001      	beq.n	8009952 <SD_InitCard+0x176>
  {
    return errorstate;
 800994e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009950:	e00e      	b.n	8009970 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681d      	ldr	r5, [r3, #0]
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	466c      	mov	r4, sp
 800995a:	f103 0210 	add.w	r2, r3, #16
 800995e:	ca07      	ldmia	r2, {r0, r1, r2}
 8009960:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009964:	3304      	adds	r3, #4
 8009966:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009968:	4628      	mov	r0, r5
 800996a:	f002 fa9d 	bl	800bea8 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800996e:	2300      	movs	r3, #0
}
 8009970:	4618      	mov	r0, r3
 8009972:	3740      	adds	r7, #64	@ 0x40
 8009974:	46bd      	mov	sp, r7
 8009976:	bdb0      	pop	{r4, r5, r7, pc}

08009978 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b086      	sub	sp, #24
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009980:	2300      	movs	r3, #0
 8009982:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8009984:	2300      	movs	r3, #0
 8009986:	617b      	str	r3, [r7, #20]
 8009988:	2300      	movs	r3, #0
 800998a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	4618      	mov	r0, r3
 8009992:	f002 fc36 	bl	800c202 <SDMMC_CmdGoIdleState>
 8009996:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d001      	beq.n	80099a2 <SD_PowerON+0x2a>
  {
    return errorstate;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	e072      	b.n	8009a88 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	4618      	mov	r0, r3
 80099a8:	f002 fc49 	bl	800c23e <SDMMC_CmdOperCond>
 80099ac:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d00d      	beq.n	80099d0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2200      	movs	r2, #0
 80099b8:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	4618      	mov	r0, r3
 80099c0:	f002 fc1f 	bl	800c202 <SDMMC_CmdGoIdleState>
 80099c4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d004      	beq.n	80099d6 <SD_PowerON+0x5e>
    {
      return errorstate;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	e05b      	b.n	8009a88 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2201      	movs	r2, #1
 80099d4:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099da:	2b01      	cmp	r3, #1
 80099dc:	d137      	bne.n	8009a4e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	2100      	movs	r1, #0
 80099e4:	4618      	mov	r0, r3
 80099e6:	f002 fc49 	bl	800c27c <SDMMC_CmdAppCommand>
 80099ea:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d02d      	beq.n	8009a4e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80099f2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80099f6:	e047      	b.n	8009a88 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	2100      	movs	r1, #0
 80099fe:	4618      	mov	r0, r3
 8009a00:	f002 fc3c 	bl	800c27c <SDMMC_CmdAppCommand>
 8009a04:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d001      	beq.n	8009a10 <SD_PowerON+0x98>
    {
      return errorstate;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	e03b      	b.n	8009a88 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	491e      	ldr	r1, [pc, #120]	@ (8009a90 <SD_PowerON+0x118>)
 8009a16:	4618      	mov	r0, r3
 8009a18:	f002 fc52 	bl	800c2c0 <SDMMC_CmdAppOperCommand>
 8009a1c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d002      	beq.n	8009a2a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009a24:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009a28:	e02e      	b.n	8009a88 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	2100      	movs	r1, #0
 8009a30:	4618      	mov	r0, r3
 8009a32:	f002 fab8 	bl	800bfa6 <SDMMC_GetResponse>
 8009a36:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	0fdb      	lsrs	r3, r3, #31
 8009a3c:	2b01      	cmp	r3, #1
 8009a3e:	d101      	bne.n	8009a44 <SD_PowerON+0xcc>
 8009a40:	2301      	movs	r3, #1
 8009a42:	e000      	b.n	8009a46 <SD_PowerON+0xce>
 8009a44:	2300      	movs	r3, #0
 8009a46:	613b      	str	r3, [r7, #16]

    count++;
 8009a48:	68bb      	ldr	r3, [r7, #8]
 8009a4a:	3301      	adds	r3, #1
 8009a4c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d802      	bhi.n	8009a5e <SD_PowerON+0xe6>
 8009a58:	693b      	ldr	r3, [r7, #16]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d0cc      	beq.n	80099f8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d902      	bls.n	8009a6e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009a68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a6c:	e00c      	b.n	8009a88 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d003      	beq.n	8009a80 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2201      	movs	r2, #1
 8009a7c:	645a      	str	r2, [r3, #68]	@ 0x44
 8009a7e:	e002      	b.n	8009a86 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2200      	movs	r2, #0
 8009a84:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8009a86:	2300      	movs	r3, #0
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3718      	adds	r7, #24
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bd80      	pop	{r7, pc}
 8009a90:	c1100000 	.word	0xc1100000

08009a94 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b084      	sub	sp, #16
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
 8009a9c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d102      	bne.n	8009aaa <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009aa4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009aa8:	e018      	b.n	8009adc <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681a      	ldr	r2, [r3, #0]
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ab2:	041b      	lsls	r3, r3, #16
 8009ab4:	4619      	mov	r1, r3
 8009ab6:	4610      	mov	r0, r2
 8009ab8:	f002 fc84 	bl	800c3c4 <SDMMC_CmdSendStatus>
 8009abc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d001      	beq.n	8009ac8 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	e009      	b.n	8009adc <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	2100      	movs	r1, #0
 8009ace:	4618      	mov	r0, r3
 8009ad0:	f002 fa69 	bl	800bfa6 <SDMMC_GetResponse>
 8009ad4:	4602      	mov	r2, r0
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009ada:	2300      	movs	r3, #0
}
 8009adc:	4618      	mov	r0, r3
 8009ade:	3710      	adds	r7, #16
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	bd80      	pop	{r7, pc}

08009ae4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b082      	sub	sp, #8
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
 8009aec:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d101      	bne.n	8009af8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8009af4:	2301      	movs	r3, #1
 8009af6:	e025      	b.n	8009b44 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009afe:	b2db      	uxtb	r3, r3
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d106      	bne.n	8009b12 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2200      	movs	r2, #0
 8009b08:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009b0c:	6878      	ldr	r0, [r7, #4]
 8009b0e:	f7f7 f803 	bl	8000b18 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2202      	movs	r2, #2
 8009b16:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681a      	ldr	r2, [r3, #0]
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	3304      	adds	r3, #4
 8009b22:	4619      	mov	r1, r3
 8009b24:	4610      	mov	r0, r2
 8009b26:	f002 f8bd 	bl	800bca4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6818      	ldr	r0, [r3, #0]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	685b      	ldr	r3, [r3, #4]
 8009b32:	461a      	mov	r2, r3
 8009b34:	6839      	ldr	r1, [r7, #0]
 8009b36:	f002 f911 	bl	800bd5c <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8009b42:	2300      	movs	r3, #0
}
 8009b44:	4618      	mov	r0, r3
 8009b46:	3708      	adds	r7, #8
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bd80      	pop	{r7, pc}

08009b4c <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b086      	sub	sp, #24
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	60f8      	str	r0, [r7, #12]
 8009b54:	60b9      	str	r1, [r7, #8]
 8009b56:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009b5e:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8009b60:	7dfb      	ldrb	r3, [r7, #23]
 8009b62:	2b02      	cmp	r3, #2
 8009b64:	d101      	bne.n	8009b6a <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8009b66:	2302      	movs	r3, #2
 8009b68:	e021      	b.n	8009bae <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8009b6a:	7dfb      	ldrb	r3, [r7, #23]
 8009b6c:	2b01      	cmp	r3, #1
 8009b6e:	d002      	beq.n	8009b76 <HAL_SDRAM_SendCommand+0x2a>
 8009b70:	7dfb      	ldrb	r3, [r7, #23]
 8009b72:	2b05      	cmp	r3, #5
 8009b74:	d118      	bne.n	8009ba8 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	2202      	movs	r2, #2
 8009b7a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	687a      	ldr	r2, [r7, #4]
 8009b84:	68b9      	ldr	r1, [r7, #8]
 8009b86:	4618      	mov	r0, r3
 8009b88:	f002 f952 	bl	800be30 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	2b02      	cmp	r3, #2
 8009b92:	d104      	bne.n	8009b9e <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	2205      	movs	r2, #5
 8009b98:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009b9c:	e006      	b.n	8009bac <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	2201      	movs	r2, #1
 8009ba2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009ba6:	e001      	b.n	8009bac <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8009ba8:	2301      	movs	r3, #1
 8009baa:	e000      	b.n	8009bae <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8009bac:	2300      	movs	r3, #0
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3718      	adds	r7, #24
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}

08009bb6 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8009bb6:	b580      	push	{r7, lr}
 8009bb8:	b082      	sub	sp, #8
 8009bba:	af00      	add	r7, sp, #0
 8009bbc:	6078      	str	r0, [r7, #4]
 8009bbe:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009bc6:	b2db      	uxtb	r3, r3
 8009bc8:	2b02      	cmp	r3, #2
 8009bca:	d101      	bne.n	8009bd0 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8009bcc:	2302      	movs	r3, #2
 8009bce:	e016      	b.n	8009bfe <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009bd6:	b2db      	uxtb	r3, r3
 8009bd8:	2b01      	cmp	r3, #1
 8009bda:	d10f      	bne.n	8009bfc <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2202      	movs	r2, #2
 8009be0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	6839      	ldr	r1, [r7, #0]
 8009bea:	4618      	mov	r0, r3
 8009bec:	f002 f944 	bl	800be78 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2201      	movs	r2, #1
 8009bf4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	e000      	b.n	8009bfe <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8009bfc:	2301      	movs	r3, #1
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	3708      	adds	r7, #8
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}

08009c06 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009c06:	b580      	push	{r7, lr}
 8009c08:	b084      	sub	sp, #16
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d101      	bne.n	8009c18 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009c14:	2301      	movs	r3, #1
 8009c16:	e09d      	b.n	8009d54 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d108      	bne.n	8009c32 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	685b      	ldr	r3, [r3, #4]
 8009c24:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009c28:	d009      	beq.n	8009c3e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	61da      	str	r2, [r3, #28]
 8009c30:	e005      	b.n	8009c3e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2200      	movs	r2, #0
 8009c36:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2200      	movs	r2, #0
 8009c42:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009c4a:	b2db      	uxtb	r3, r3
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d106      	bne.n	8009c5e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2200      	movs	r2, #0
 8009c54:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009c58:	6878      	ldr	r0, [r7, #4]
 8009c5a:	f7f8 fb89 	bl	8002370 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2202      	movs	r2, #2
 8009c62:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	681a      	ldr	r2, [r3, #0]
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c74:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	68db      	ldr	r3, [r3, #12]
 8009c7a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009c7e:	d902      	bls.n	8009c86 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009c80:	2300      	movs	r3, #0
 8009c82:	60fb      	str	r3, [r7, #12]
 8009c84:	e002      	b.n	8009c8c <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009c86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009c8a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	68db      	ldr	r3, [r3, #12]
 8009c90:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8009c94:	d007      	beq.n	8009ca6 <HAL_SPI_Init+0xa0>
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	68db      	ldr	r3, [r3, #12]
 8009c9a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009c9e:	d002      	beq.n	8009ca6 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	685b      	ldr	r3, [r3, #4]
 8009caa:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	689b      	ldr	r3, [r3, #8]
 8009cb2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009cb6:	431a      	orrs	r2, r3
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	691b      	ldr	r3, [r3, #16]
 8009cbc:	f003 0302 	and.w	r3, r3, #2
 8009cc0:	431a      	orrs	r2, r3
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	695b      	ldr	r3, [r3, #20]
 8009cc6:	f003 0301 	and.w	r3, r3, #1
 8009cca:	431a      	orrs	r2, r3
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	699b      	ldr	r3, [r3, #24]
 8009cd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009cd4:	431a      	orrs	r2, r3
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	69db      	ldr	r3, [r3, #28]
 8009cda:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009cde:	431a      	orrs	r2, r3
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6a1b      	ldr	r3, [r3, #32]
 8009ce4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ce8:	ea42 0103 	orr.w	r1, r2, r3
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cf0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	430a      	orrs	r2, r1
 8009cfa:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	699b      	ldr	r3, [r3, #24]
 8009d00:	0c1b      	lsrs	r3, r3, #16
 8009d02:	f003 0204 	and.w	r2, r3, #4
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d0a:	f003 0310 	and.w	r3, r3, #16
 8009d0e:	431a      	orrs	r2, r3
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d14:	f003 0308 	and.w	r3, r3, #8
 8009d18:	431a      	orrs	r2, r3
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	68db      	ldr	r3, [r3, #12]
 8009d1e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009d22:	ea42 0103 	orr.w	r1, r2, r3
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	430a      	orrs	r2, r1
 8009d32:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	69da      	ldr	r2, [r3, #28]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009d42:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	2200      	movs	r2, #0
 8009d48:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2201      	movs	r2, #1
 8009d4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009d52:	2300      	movs	r3, #0
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3710      	adds	r7, #16
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}

08009d5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b082      	sub	sp, #8
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d101      	bne.n	8009d6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	e049      	b.n	8009e02 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d74:	b2db      	uxtb	r3, r3
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d106      	bne.n	8009d88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f7fa f90e 	bl	8003fa4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2202      	movs	r2, #2
 8009d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681a      	ldr	r2, [r3, #0]
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	3304      	adds	r3, #4
 8009d98:	4619      	mov	r1, r3
 8009d9a:	4610      	mov	r0, r2
 8009d9c:	f000 fac0 	bl	800a320 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2201      	movs	r2, #1
 8009da4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2201      	movs	r2, #1
 8009dac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2201      	movs	r2, #1
 8009db4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	2201      	movs	r2, #1
 8009dbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2201      	movs	r2, #1
 8009dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2201      	movs	r2, #1
 8009dcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2201      	movs	r2, #1
 8009dd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2201      	movs	r2, #1
 8009ddc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2201      	movs	r2, #1
 8009de4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2201      	movs	r2, #1
 8009dec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2201      	movs	r2, #1
 8009df4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009e00:	2300      	movs	r3, #0
}
 8009e02:	4618      	mov	r0, r3
 8009e04:	3708      	adds	r7, #8
 8009e06:	46bd      	mov	sp, r7
 8009e08:	bd80      	pop	{r7, pc}
	...

08009e0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009e0c:	b480      	push	{r7}
 8009e0e:	b085      	sub	sp, #20
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009e1a:	b2db      	uxtb	r3, r3
 8009e1c:	2b01      	cmp	r3, #1
 8009e1e:	d001      	beq.n	8009e24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009e20:	2301      	movs	r3, #1
 8009e22:	e054      	b.n	8009ece <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	2202      	movs	r2, #2
 8009e28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	68da      	ldr	r2, [r3, #12]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	f042 0201 	orr.w	r2, r2, #1
 8009e3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	4a26      	ldr	r2, [pc, #152]	@ (8009edc <HAL_TIM_Base_Start_IT+0xd0>)
 8009e42:	4293      	cmp	r3, r2
 8009e44:	d022      	beq.n	8009e8c <HAL_TIM_Base_Start_IT+0x80>
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e4e:	d01d      	beq.n	8009e8c <HAL_TIM_Base_Start_IT+0x80>
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	4a22      	ldr	r2, [pc, #136]	@ (8009ee0 <HAL_TIM_Base_Start_IT+0xd4>)
 8009e56:	4293      	cmp	r3, r2
 8009e58:	d018      	beq.n	8009e8c <HAL_TIM_Base_Start_IT+0x80>
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	4a21      	ldr	r2, [pc, #132]	@ (8009ee4 <HAL_TIM_Base_Start_IT+0xd8>)
 8009e60:	4293      	cmp	r3, r2
 8009e62:	d013      	beq.n	8009e8c <HAL_TIM_Base_Start_IT+0x80>
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	4a1f      	ldr	r2, [pc, #124]	@ (8009ee8 <HAL_TIM_Base_Start_IT+0xdc>)
 8009e6a:	4293      	cmp	r3, r2
 8009e6c:	d00e      	beq.n	8009e8c <HAL_TIM_Base_Start_IT+0x80>
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	4a1e      	ldr	r2, [pc, #120]	@ (8009eec <HAL_TIM_Base_Start_IT+0xe0>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	d009      	beq.n	8009e8c <HAL_TIM_Base_Start_IT+0x80>
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4a1c      	ldr	r2, [pc, #112]	@ (8009ef0 <HAL_TIM_Base_Start_IT+0xe4>)
 8009e7e:	4293      	cmp	r3, r2
 8009e80:	d004      	beq.n	8009e8c <HAL_TIM_Base_Start_IT+0x80>
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	4a1b      	ldr	r2, [pc, #108]	@ (8009ef4 <HAL_TIM_Base_Start_IT+0xe8>)
 8009e88:	4293      	cmp	r3, r2
 8009e8a:	d115      	bne.n	8009eb8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	689a      	ldr	r2, [r3, #8]
 8009e92:	4b19      	ldr	r3, [pc, #100]	@ (8009ef8 <HAL_TIM_Base_Start_IT+0xec>)
 8009e94:	4013      	ands	r3, r2
 8009e96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	2b06      	cmp	r3, #6
 8009e9c:	d015      	beq.n	8009eca <HAL_TIM_Base_Start_IT+0xbe>
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ea4:	d011      	beq.n	8009eca <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	681a      	ldr	r2, [r3, #0]
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	f042 0201 	orr.w	r2, r2, #1
 8009eb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009eb6:	e008      	b.n	8009eca <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	681a      	ldr	r2, [r3, #0]
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f042 0201 	orr.w	r2, r2, #1
 8009ec6:	601a      	str	r2, [r3, #0]
 8009ec8:	e000      	b.n	8009ecc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009eca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009ecc:	2300      	movs	r3, #0
}
 8009ece:	4618      	mov	r0, r3
 8009ed0:	3714      	adds	r7, #20
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed8:	4770      	bx	lr
 8009eda:	bf00      	nop
 8009edc:	40010000 	.word	0x40010000
 8009ee0:	40000400 	.word	0x40000400
 8009ee4:	40000800 	.word	0x40000800
 8009ee8:	40000c00 	.word	0x40000c00
 8009eec:	40010400 	.word	0x40010400
 8009ef0:	40014000 	.word	0x40014000
 8009ef4:	40001800 	.word	0x40001800
 8009ef8:	00010007 	.word	0x00010007

08009efc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b082      	sub	sp, #8
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	691b      	ldr	r3, [r3, #16]
 8009f0a:	f003 0302 	and.w	r3, r3, #2
 8009f0e:	2b02      	cmp	r3, #2
 8009f10:	d122      	bne.n	8009f58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	68db      	ldr	r3, [r3, #12]
 8009f18:	f003 0302 	and.w	r3, r3, #2
 8009f1c:	2b02      	cmp	r3, #2
 8009f1e:	d11b      	bne.n	8009f58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f06f 0202 	mvn.w	r2, #2
 8009f28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	699b      	ldr	r3, [r3, #24]
 8009f36:	f003 0303 	and.w	r3, r3, #3
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d003      	beq.n	8009f46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f000 f9d0 	bl	800a2e4 <HAL_TIM_IC_CaptureCallback>
 8009f44:	e005      	b.n	8009f52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f000 f9c2 	bl	800a2d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f000 f9d3 	bl	800a2f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2200      	movs	r2, #0
 8009f56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	691b      	ldr	r3, [r3, #16]
 8009f5e:	f003 0304 	and.w	r3, r3, #4
 8009f62:	2b04      	cmp	r3, #4
 8009f64:	d122      	bne.n	8009fac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	68db      	ldr	r3, [r3, #12]
 8009f6c:	f003 0304 	and.w	r3, r3, #4
 8009f70:	2b04      	cmp	r3, #4
 8009f72:	d11b      	bne.n	8009fac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f06f 0204 	mvn.w	r2, #4
 8009f7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2202      	movs	r2, #2
 8009f82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	699b      	ldr	r3, [r3, #24]
 8009f8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d003      	beq.n	8009f9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f000 f9a6 	bl	800a2e4 <HAL_TIM_IC_CaptureCallback>
 8009f98:	e005      	b.n	8009fa6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f9a:	6878      	ldr	r0, [r7, #4]
 8009f9c:	f000 f998 	bl	800a2d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009fa0:	6878      	ldr	r0, [r7, #4]
 8009fa2:	f000 f9a9 	bl	800a2f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	691b      	ldr	r3, [r3, #16]
 8009fb2:	f003 0308 	and.w	r3, r3, #8
 8009fb6:	2b08      	cmp	r3, #8
 8009fb8:	d122      	bne.n	800a000 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	68db      	ldr	r3, [r3, #12]
 8009fc0:	f003 0308 	and.w	r3, r3, #8
 8009fc4:	2b08      	cmp	r3, #8
 8009fc6:	d11b      	bne.n	800a000 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f06f 0208 	mvn.w	r2, #8
 8009fd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2204      	movs	r2, #4
 8009fd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	69db      	ldr	r3, [r3, #28]
 8009fde:	f003 0303 	and.w	r3, r3, #3
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d003      	beq.n	8009fee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009fe6:	6878      	ldr	r0, [r7, #4]
 8009fe8:	f000 f97c 	bl	800a2e4 <HAL_TIM_IC_CaptureCallback>
 8009fec:	e005      	b.n	8009ffa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009fee:	6878      	ldr	r0, [r7, #4]
 8009ff0:	f000 f96e 	bl	800a2d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	f000 f97f 	bl	800a2f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	691b      	ldr	r3, [r3, #16]
 800a006:	f003 0310 	and.w	r3, r3, #16
 800a00a:	2b10      	cmp	r3, #16
 800a00c:	d122      	bne.n	800a054 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	68db      	ldr	r3, [r3, #12]
 800a014:	f003 0310 	and.w	r3, r3, #16
 800a018:	2b10      	cmp	r3, #16
 800a01a:	d11b      	bne.n	800a054 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	f06f 0210 	mvn.w	r2, #16
 800a024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2208      	movs	r2, #8
 800a02a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	69db      	ldr	r3, [r3, #28]
 800a032:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a036:	2b00      	cmp	r3, #0
 800a038:	d003      	beq.n	800a042 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	f000 f952 	bl	800a2e4 <HAL_TIM_IC_CaptureCallback>
 800a040:	e005      	b.n	800a04e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f000 f944 	bl	800a2d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f000 f955 	bl	800a2f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2200      	movs	r2, #0
 800a052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	691b      	ldr	r3, [r3, #16]
 800a05a:	f003 0301 	and.w	r3, r3, #1
 800a05e:	2b01      	cmp	r3, #1
 800a060:	d10e      	bne.n	800a080 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	68db      	ldr	r3, [r3, #12]
 800a068:	f003 0301 	and.w	r3, r3, #1
 800a06c:	2b01      	cmp	r3, #1
 800a06e:	d107      	bne.n	800a080 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f06f 0201 	mvn.w	r2, #1
 800a078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a07a:	6878      	ldr	r0, [r7, #4]
 800a07c:	f7f7 ffce 	bl	800201c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	691b      	ldr	r3, [r3, #16]
 800a086:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a08a:	2b80      	cmp	r3, #128	@ 0x80
 800a08c:	d10e      	bne.n	800a0ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	68db      	ldr	r3, [r3, #12]
 800a094:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a098:	2b80      	cmp	r3, #128	@ 0x80
 800a09a:	d107      	bne.n	800a0ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800a0a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a0a6:	6878      	ldr	r0, [r7, #4]
 800a0a8:	f000 fb0c 	bl	800a6c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	691b      	ldr	r3, [r3, #16]
 800a0b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a0b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a0ba:	d10e      	bne.n	800a0da <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	68db      	ldr	r3, [r3, #12]
 800a0c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a0c6:	2b80      	cmp	r3, #128	@ 0x80
 800a0c8:	d107      	bne.n	800a0da <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a0d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a0d4:	6878      	ldr	r0, [r7, #4]
 800a0d6:	f000 faff 	bl	800a6d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	691b      	ldr	r3, [r3, #16]
 800a0e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0e4:	2b40      	cmp	r3, #64	@ 0x40
 800a0e6:	d10e      	bne.n	800a106 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	68db      	ldr	r3, [r3, #12]
 800a0ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0f2:	2b40      	cmp	r3, #64	@ 0x40
 800a0f4:	d107      	bne.n	800a106 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a0fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f000 f903 	bl	800a30c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	691b      	ldr	r3, [r3, #16]
 800a10c:	f003 0320 	and.w	r3, r3, #32
 800a110:	2b20      	cmp	r3, #32
 800a112:	d10e      	bne.n	800a132 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	68db      	ldr	r3, [r3, #12]
 800a11a:	f003 0320 	and.w	r3, r3, #32
 800a11e:	2b20      	cmp	r3, #32
 800a120:	d107      	bne.n	800a132 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f06f 0220 	mvn.w	r2, #32
 800a12a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f000 fabf 	bl	800a6b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a132:	bf00      	nop
 800a134:	3708      	adds	r7, #8
 800a136:	46bd      	mov	sp, r7
 800a138:	bd80      	pop	{r7, pc}
	...

0800a13c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b084      	sub	sp, #16
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
 800a144:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a146:	2300      	movs	r3, #0
 800a148:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a150:	2b01      	cmp	r3, #1
 800a152:	d101      	bne.n	800a158 <HAL_TIM_ConfigClockSource+0x1c>
 800a154:	2302      	movs	r3, #2
 800a156:	e0b4      	b.n	800a2c2 <HAL_TIM_ConfigClockSource+0x186>
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2201      	movs	r2, #1
 800a15c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2202      	movs	r2, #2
 800a164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	689b      	ldr	r3, [r3, #8]
 800a16e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a170:	68ba      	ldr	r2, [r7, #8]
 800a172:	4b56      	ldr	r3, [pc, #344]	@ (800a2cc <HAL_TIM_ConfigClockSource+0x190>)
 800a174:	4013      	ands	r3, r2
 800a176:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a178:	68bb      	ldr	r3, [r7, #8]
 800a17a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a17e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	68ba      	ldr	r2, [r7, #8]
 800a186:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a190:	d03e      	beq.n	800a210 <HAL_TIM_ConfigClockSource+0xd4>
 800a192:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a196:	f200 8087 	bhi.w	800a2a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a19a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a19e:	f000 8086 	beq.w	800a2ae <HAL_TIM_ConfigClockSource+0x172>
 800a1a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1a6:	d87f      	bhi.n	800a2a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a1a8:	2b70      	cmp	r3, #112	@ 0x70
 800a1aa:	d01a      	beq.n	800a1e2 <HAL_TIM_ConfigClockSource+0xa6>
 800a1ac:	2b70      	cmp	r3, #112	@ 0x70
 800a1ae:	d87b      	bhi.n	800a2a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a1b0:	2b60      	cmp	r3, #96	@ 0x60
 800a1b2:	d050      	beq.n	800a256 <HAL_TIM_ConfigClockSource+0x11a>
 800a1b4:	2b60      	cmp	r3, #96	@ 0x60
 800a1b6:	d877      	bhi.n	800a2a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a1b8:	2b50      	cmp	r3, #80	@ 0x50
 800a1ba:	d03c      	beq.n	800a236 <HAL_TIM_ConfigClockSource+0xfa>
 800a1bc:	2b50      	cmp	r3, #80	@ 0x50
 800a1be:	d873      	bhi.n	800a2a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a1c0:	2b40      	cmp	r3, #64	@ 0x40
 800a1c2:	d058      	beq.n	800a276 <HAL_TIM_ConfigClockSource+0x13a>
 800a1c4:	2b40      	cmp	r3, #64	@ 0x40
 800a1c6:	d86f      	bhi.n	800a2a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a1c8:	2b30      	cmp	r3, #48	@ 0x30
 800a1ca:	d064      	beq.n	800a296 <HAL_TIM_ConfigClockSource+0x15a>
 800a1cc:	2b30      	cmp	r3, #48	@ 0x30
 800a1ce:	d86b      	bhi.n	800a2a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a1d0:	2b20      	cmp	r3, #32
 800a1d2:	d060      	beq.n	800a296 <HAL_TIM_ConfigClockSource+0x15a>
 800a1d4:	2b20      	cmp	r3, #32
 800a1d6:	d867      	bhi.n	800a2a8 <HAL_TIM_ConfigClockSource+0x16c>
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d05c      	beq.n	800a296 <HAL_TIM_ConfigClockSource+0x15a>
 800a1dc:	2b10      	cmp	r3, #16
 800a1de:	d05a      	beq.n	800a296 <HAL_TIM_ConfigClockSource+0x15a>
 800a1e0:	e062      	b.n	800a2a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a1f2:	f000 f9af 	bl	800a554 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	689b      	ldr	r3, [r3, #8]
 800a1fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a204:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	68ba      	ldr	r2, [r7, #8]
 800a20c:	609a      	str	r2, [r3, #8]
      break;
 800a20e:	e04f      	b.n	800a2b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a214:	683b      	ldr	r3, [r7, #0]
 800a216:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a220:	f000 f998 	bl	800a554 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	689a      	ldr	r2, [r3, #8]
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a232:	609a      	str	r2, [r3, #8]
      break;
 800a234:	e03c      	b.n	800a2b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a242:	461a      	mov	r2, r3
 800a244:	f000 f90c 	bl	800a460 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	2150      	movs	r1, #80	@ 0x50
 800a24e:	4618      	mov	r0, r3
 800a250:	f000 f965 	bl	800a51e <TIM_ITRx_SetConfig>
      break;
 800a254:	e02c      	b.n	800a2b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a262:	461a      	mov	r2, r3
 800a264:	f000 f92b 	bl	800a4be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	2160      	movs	r1, #96	@ 0x60
 800a26e:	4618      	mov	r0, r3
 800a270:	f000 f955 	bl	800a51e <TIM_ITRx_SetConfig>
      break;
 800a274:	e01c      	b.n	800a2b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a282:	461a      	mov	r2, r3
 800a284:	f000 f8ec 	bl	800a460 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	2140      	movs	r1, #64	@ 0x40
 800a28e:	4618      	mov	r0, r3
 800a290:	f000 f945 	bl	800a51e <TIM_ITRx_SetConfig>
      break;
 800a294:	e00c      	b.n	800a2b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681a      	ldr	r2, [r3, #0]
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	4619      	mov	r1, r3
 800a2a0:	4610      	mov	r0, r2
 800a2a2:	f000 f93c 	bl	800a51e <TIM_ITRx_SetConfig>
      break;
 800a2a6:	e003      	b.n	800a2b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	73fb      	strb	r3, [r7, #15]
      break;
 800a2ac:	e000      	b.n	800a2b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a2ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2201      	movs	r2, #1
 800a2b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a2c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	3710      	adds	r7, #16
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}
 800a2ca:	bf00      	nop
 800a2cc:	fffeff88 	.word	0xfffeff88

0800a2d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b083      	sub	sp, #12
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a2d8:	bf00      	nop
 800a2da:	370c      	adds	r7, #12
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e2:	4770      	bx	lr

0800a2e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b083      	sub	sp, #12
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a2ec:	bf00      	nop
 800a2ee:	370c      	adds	r7, #12
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f6:	4770      	bx	lr

0800a2f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b083      	sub	sp, #12
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a300:	bf00      	nop
 800a302:	370c      	adds	r7, #12
 800a304:	46bd      	mov	sp, r7
 800a306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30a:	4770      	bx	lr

0800a30c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a30c:	b480      	push	{r7}
 800a30e:	b083      	sub	sp, #12
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a314:	bf00      	nop
 800a316:	370c      	adds	r7, #12
 800a318:	46bd      	mov	sp, r7
 800a31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31e:	4770      	bx	lr

0800a320 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a320:	b480      	push	{r7}
 800a322:	b085      	sub	sp, #20
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
 800a328:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	4a40      	ldr	r2, [pc, #256]	@ (800a434 <TIM_Base_SetConfig+0x114>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d013      	beq.n	800a360 <TIM_Base_SetConfig+0x40>
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a33e:	d00f      	beq.n	800a360 <TIM_Base_SetConfig+0x40>
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	4a3d      	ldr	r2, [pc, #244]	@ (800a438 <TIM_Base_SetConfig+0x118>)
 800a344:	4293      	cmp	r3, r2
 800a346:	d00b      	beq.n	800a360 <TIM_Base_SetConfig+0x40>
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	4a3c      	ldr	r2, [pc, #240]	@ (800a43c <TIM_Base_SetConfig+0x11c>)
 800a34c:	4293      	cmp	r3, r2
 800a34e:	d007      	beq.n	800a360 <TIM_Base_SetConfig+0x40>
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	4a3b      	ldr	r2, [pc, #236]	@ (800a440 <TIM_Base_SetConfig+0x120>)
 800a354:	4293      	cmp	r3, r2
 800a356:	d003      	beq.n	800a360 <TIM_Base_SetConfig+0x40>
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	4a3a      	ldr	r2, [pc, #232]	@ (800a444 <TIM_Base_SetConfig+0x124>)
 800a35c:	4293      	cmp	r3, r2
 800a35e:	d108      	bne.n	800a372 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a366:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	685b      	ldr	r3, [r3, #4]
 800a36c:	68fa      	ldr	r2, [r7, #12]
 800a36e:	4313      	orrs	r3, r2
 800a370:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	4a2f      	ldr	r2, [pc, #188]	@ (800a434 <TIM_Base_SetConfig+0x114>)
 800a376:	4293      	cmp	r3, r2
 800a378:	d02b      	beq.n	800a3d2 <TIM_Base_SetConfig+0xb2>
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a380:	d027      	beq.n	800a3d2 <TIM_Base_SetConfig+0xb2>
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	4a2c      	ldr	r2, [pc, #176]	@ (800a438 <TIM_Base_SetConfig+0x118>)
 800a386:	4293      	cmp	r3, r2
 800a388:	d023      	beq.n	800a3d2 <TIM_Base_SetConfig+0xb2>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	4a2b      	ldr	r2, [pc, #172]	@ (800a43c <TIM_Base_SetConfig+0x11c>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d01f      	beq.n	800a3d2 <TIM_Base_SetConfig+0xb2>
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	4a2a      	ldr	r2, [pc, #168]	@ (800a440 <TIM_Base_SetConfig+0x120>)
 800a396:	4293      	cmp	r3, r2
 800a398:	d01b      	beq.n	800a3d2 <TIM_Base_SetConfig+0xb2>
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	4a29      	ldr	r2, [pc, #164]	@ (800a444 <TIM_Base_SetConfig+0x124>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d017      	beq.n	800a3d2 <TIM_Base_SetConfig+0xb2>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	4a28      	ldr	r2, [pc, #160]	@ (800a448 <TIM_Base_SetConfig+0x128>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d013      	beq.n	800a3d2 <TIM_Base_SetConfig+0xb2>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	4a27      	ldr	r2, [pc, #156]	@ (800a44c <TIM_Base_SetConfig+0x12c>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d00f      	beq.n	800a3d2 <TIM_Base_SetConfig+0xb2>
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	4a26      	ldr	r2, [pc, #152]	@ (800a450 <TIM_Base_SetConfig+0x130>)
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	d00b      	beq.n	800a3d2 <TIM_Base_SetConfig+0xb2>
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	4a25      	ldr	r2, [pc, #148]	@ (800a454 <TIM_Base_SetConfig+0x134>)
 800a3be:	4293      	cmp	r3, r2
 800a3c0:	d007      	beq.n	800a3d2 <TIM_Base_SetConfig+0xb2>
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	4a24      	ldr	r2, [pc, #144]	@ (800a458 <TIM_Base_SetConfig+0x138>)
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	d003      	beq.n	800a3d2 <TIM_Base_SetConfig+0xb2>
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	4a23      	ldr	r2, [pc, #140]	@ (800a45c <TIM_Base_SetConfig+0x13c>)
 800a3ce:	4293      	cmp	r3, r2
 800a3d0:	d108      	bne.n	800a3e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a3d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	68db      	ldr	r3, [r3, #12]
 800a3de:	68fa      	ldr	r2, [r7, #12]
 800a3e0:	4313      	orrs	r3, r2
 800a3e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	695b      	ldr	r3, [r3, #20]
 800a3ee:	4313      	orrs	r3, r2
 800a3f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	68fa      	ldr	r2, [r7, #12]
 800a3f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	689a      	ldr	r2, [r3, #8]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	681a      	ldr	r2, [r3, #0]
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	4a0a      	ldr	r2, [pc, #40]	@ (800a434 <TIM_Base_SetConfig+0x114>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d003      	beq.n	800a418 <TIM_Base_SetConfig+0xf8>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	4a0c      	ldr	r2, [pc, #48]	@ (800a444 <TIM_Base_SetConfig+0x124>)
 800a414:	4293      	cmp	r3, r2
 800a416:	d103      	bne.n	800a420 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	691a      	ldr	r2, [r3, #16]
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2201      	movs	r2, #1
 800a424:	615a      	str	r2, [r3, #20]
}
 800a426:	bf00      	nop
 800a428:	3714      	adds	r7, #20
 800a42a:	46bd      	mov	sp, r7
 800a42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a430:	4770      	bx	lr
 800a432:	bf00      	nop
 800a434:	40010000 	.word	0x40010000
 800a438:	40000400 	.word	0x40000400
 800a43c:	40000800 	.word	0x40000800
 800a440:	40000c00 	.word	0x40000c00
 800a444:	40010400 	.word	0x40010400
 800a448:	40014000 	.word	0x40014000
 800a44c:	40014400 	.word	0x40014400
 800a450:	40014800 	.word	0x40014800
 800a454:	40001800 	.word	0x40001800
 800a458:	40001c00 	.word	0x40001c00
 800a45c:	40002000 	.word	0x40002000

0800a460 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a460:	b480      	push	{r7}
 800a462:	b087      	sub	sp, #28
 800a464:	af00      	add	r7, sp, #0
 800a466:	60f8      	str	r0, [r7, #12]
 800a468:	60b9      	str	r1, [r7, #8]
 800a46a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	6a1b      	ldr	r3, [r3, #32]
 800a470:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	6a1b      	ldr	r3, [r3, #32]
 800a476:	f023 0201 	bic.w	r2, r3, #1
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	699b      	ldr	r3, [r3, #24]
 800a482:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a484:	693b      	ldr	r3, [r7, #16]
 800a486:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a48a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	011b      	lsls	r3, r3, #4
 800a490:	693a      	ldr	r2, [r7, #16]
 800a492:	4313      	orrs	r3, r2
 800a494:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a496:	697b      	ldr	r3, [r7, #20]
 800a498:	f023 030a 	bic.w	r3, r3, #10
 800a49c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a49e:	697a      	ldr	r2, [r7, #20]
 800a4a0:	68bb      	ldr	r3, [r7, #8]
 800a4a2:	4313      	orrs	r3, r2
 800a4a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	693a      	ldr	r2, [r7, #16]
 800a4aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	697a      	ldr	r2, [r7, #20]
 800a4b0:	621a      	str	r2, [r3, #32]
}
 800a4b2:	bf00      	nop
 800a4b4:	371c      	adds	r7, #28
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4bc:	4770      	bx	lr

0800a4be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a4be:	b480      	push	{r7}
 800a4c0:	b087      	sub	sp, #28
 800a4c2:	af00      	add	r7, sp, #0
 800a4c4:	60f8      	str	r0, [r7, #12]
 800a4c6:	60b9      	str	r1, [r7, #8]
 800a4c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	6a1b      	ldr	r3, [r3, #32]
 800a4ce:	f023 0210 	bic.w	r2, r3, #16
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	699b      	ldr	r3, [r3, #24]
 800a4da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	6a1b      	ldr	r3, [r3, #32]
 800a4e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a4e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	031b      	lsls	r3, r3, #12
 800a4ee:	697a      	ldr	r2, [r7, #20]
 800a4f0:	4313      	orrs	r3, r2
 800a4f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a4f4:	693b      	ldr	r3, [r7, #16]
 800a4f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a4fa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	011b      	lsls	r3, r3, #4
 800a500:	693a      	ldr	r2, [r7, #16]
 800a502:	4313      	orrs	r3, r2
 800a504:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	697a      	ldr	r2, [r7, #20]
 800a50a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	693a      	ldr	r2, [r7, #16]
 800a510:	621a      	str	r2, [r3, #32]
}
 800a512:	bf00      	nop
 800a514:	371c      	adds	r7, #28
 800a516:	46bd      	mov	sp, r7
 800a518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51c:	4770      	bx	lr

0800a51e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a51e:	b480      	push	{r7}
 800a520:	b085      	sub	sp, #20
 800a522:	af00      	add	r7, sp, #0
 800a524:	6078      	str	r0, [r7, #4]
 800a526:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	689b      	ldr	r3, [r3, #8]
 800a52c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a534:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a536:	683a      	ldr	r2, [r7, #0]
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	4313      	orrs	r3, r2
 800a53c:	f043 0307 	orr.w	r3, r3, #7
 800a540:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	68fa      	ldr	r2, [r7, #12]
 800a546:	609a      	str	r2, [r3, #8]
}
 800a548:	bf00      	nop
 800a54a:	3714      	adds	r7, #20
 800a54c:	46bd      	mov	sp, r7
 800a54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a552:	4770      	bx	lr

0800a554 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a554:	b480      	push	{r7}
 800a556:	b087      	sub	sp, #28
 800a558:	af00      	add	r7, sp, #0
 800a55a:	60f8      	str	r0, [r7, #12]
 800a55c:	60b9      	str	r1, [r7, #8]
 800a55e:	607a      	str	r2, [r7, #4]
 800a560:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	689b      	ldr	r3, [r3, #8]
 800a566:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a56e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	021a      	lsls	r2, r3, #8
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	431a      	orrs	r2, r3
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	4313      	orrs	r3, r2
 800a57c:	697a      	ldr	r2, [r7, #20]
 800a57e:	4313      	orrs	r3, r2
 800a580:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	697a      	ldr	r2, [r7, #20]
 800a586:	609a      	str	r2, [r3, #8]
}
 800a588:	bf00      	nop
 800a58a:	371c      	adds	r7, #28
 800a58c:	46bd      	mov	sp, r7
 800a58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a592:	4770      	bx	lr

0800a594 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a594:	b480      	push	{r7}
 800a596:	b085      	sub	sp, #20
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
 800a59c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a5a4:	2b01      	cmp	r3, #1
 800a5a6:	d101      	bne.n	800a5ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a5a8:	2302      	movs	r3, #2
 800a5aa:	e06d      	b.n	800a688 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2202      	movs	r2, #2
 800a5b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	685b      	ldr	r3, [r3, #4]
 800a5c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	689b      	ldr	r3, [r3, #8]
 800a5ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	4a30      	ldr	r2, [pc, #192]	@ (800a694 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d004      	beq.n	800a5e0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	4a2f      	ldr	r2, [pc, #188]	@ (800a698 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a5dc:	4293      	cmp	r3, r2
 800a5de:	d108      	bne.n	800a5f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a5e6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	685b      	ldr	r3, [r3, #4]
 800a5ec:	68fa      	ldr	r2, [r7, #12]
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5f8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	68fa      	ldr	r2, [r7, #12]
 800a600:	4313      	orrs	r3, r2
 800a602:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	68fa      	ldr	r2, [r7, #12]
 800a60a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	4a20      	ldr	r2, [pc, #128]	@ (800a694 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a612:	4293      	cmp	r3, r2
 800a614:	d022      	beq.n	800a65c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a61e:	d01d      	beq.n	800a65c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	4a1d      	ldr	r2, [pc, #116]	@ (800a69c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a626:	4293      	cmp	r3, r2
 800a628:	d018      	beq.n	800a65c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	4a1c      	ldr	r2, [pc, #112]	@ (800a6a0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a630:	4293      	cmp	r3, r2
 800a632:	d013      	beq.n	800a65c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	4a1a      	ldr	r2, [pc, #104]	@ (800a6a4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a63a:	4293      	cmp	r3, r2
 800a63c:	d00e      	beq.n	800a65c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	4a15      	ldr	r2, [pc, #84]	@ (800a698 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a644:	4293      	cmp	r3, r2
 800a646:	d009      	beq.n	800a65c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	4a16      	ldr	r2, [pc, #88]	@ (800a6a8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a64e:	4293      	cmp	r3, r2
 800a650:	d004      	beq.n	800a65c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	4a15      	ldr	r2, [pc, #84]	@ (800a6ac <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a658:	4293      	cmp	r3, r2
 800a65a:	d10c      	bne.n	800a676 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a662:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a664:	683b      	ldr	r3, [r7, #0]
 800a666:	689b      	ldr	r3, [r3, #8]
 800a668:	68ba      	ldr	r2, [r7, #8]
 800a66a:	4313      	orrs	r3, r2
 800a66c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	68ba      	ldr	r2, [r7, #8]
 800a674:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2201      	movs	r2, #1
 800a67a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2200      	movs	r2, #0
 800a682:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a686:	2300      	movs	r3, #0
}
 800a688:	4618      	mov	r0, r3
 800a68a:	3714      	adds	r7, #20
 800a68c:	46bd      	mov	sp, r7
 800a68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a692:	4770      	bx	lr
 800a694:	40010000 	.word	0x40010000
 800a698:	40010400 	.word	0x40010400
 800a69c:	40000400 	.word	0x40000400
 800a6a0:	40000800 	.word	0x40000800
 800a6a4:	40000c00 	.word	0x40000c00
 800a6a8:	40014000 	.word	0x40014000
 800a6ac:	40001800 	.word	0x40001800

0800a6b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	b083      	sub	sp, #12
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a6b8:	bf00      	nop
 800a6ba:	370c      	adds	r7, #12
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c2:	4770      	bx	lr

0800a6c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b083      	sub	sp, #12
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a6cc:	bf00      	nop
 800a6ce:	370c      	adds	r7, #12
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d6:	4770      	bx	lr

0800a6d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a6d8:	b480      	push	{r7}
 800a6da:	b083      	sub	sp, #12
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a6e0:	bf00      	nop
 800a6e2:	370c      	adds	r7, #12
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ea:	4770      	bx	lr

0800a6ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b082      	sub	sp, #8
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d101      	bne.n	800a6fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	e040      	b.n	800a780 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a702:	2b00      	cmp	r3, #0
 800a704:	d106      	bne.n	800a714 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2200      	movs	r2, #0
 800a70a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a70e:	6878      	ldr	r0, [r7, #4]
 800a710:	f7f9 fd6a 	bl	80041e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2224      	movs	r2, #36	@ 0x24
 800a718:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	681a      	ldr	r2, [r3, #0]
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f022 0201 	bic.w	r2, r2, #1
 800a728:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f000 fbe6 	bl	800aefc <UART_SetConfig>
 800a730:	4603      	mov	r3, r0
 800a732:	2b01      	cmp	r3, #1
 800a734:	d101      	bne.n	800a73a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a736:	2301      	movs	r3, #1
 800a738:	e022      	b.n	800a780 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d002      	beq.n	800a748 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a742:	6878      	ldr	r0, [r7, #4]
 800a744:	f000 fe3e 	bl	800b3c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	685a      	ldr	r2, [r3, #4]
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a756:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	689a      	ldr	r2, [r3, #8]
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a766:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	681a      	ldr	r2, [r3, #0]
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	f042 0201 	orr.w	r2, r2, #1
 800a776:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f000 fec5 	bl	800b508 <UART_CheckIdleState>
 800a77e:	4603      	mov	r3, r0
}
 800a780:	4618      	mov	r0, r3
 800a782:	3708      	adds	r7, #8
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}

0800a788 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b08a      	sub	sp, #40	@ 0x28
 800a78c:	af02      	add	r7, sp, #8
 800a78e:	60f8      	str	r0, [r7, #12]
 800a790:	60b9      	str	r1, [r7, #8]
 800a792:	603b      	str	r3, [r7, #0]
 800a794:	4613      	mov	r3, r2
 800a796:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a79c:	2b20      	cmp	r3, #32
 800a79e:	d171      	bne.n	800a884 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d002      	beq.n	800a7ac <HAL_UART_Transmit+0x24>
 800a7a6:	88fb      	ldrh	r3, [r7, #6]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d101      	bne.n	800a7b0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	e06a      	b.n	800a886 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	2221      	movs	r2, #33	@ 0x21
 800a7bc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a7be:	f7f9 fe75 	bl	80044ac <HAL_GetTick>
 800a7c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	88fa      	ldrh	r2, [r7, #6]
 800a7c8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	88fa      	ldrh	r2, [r7, #6]
 800a7d0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	689b      	ldr	r3, [r3, #8]
 800a7d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a7dc:	d108      	bne.n	800a7f0 <HAL_UART_Transmit+0x68>
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	691b      	ldr	r3, [r3, #16]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d104      	bne.n	800a7f0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	61bb      	str	r3, [r7, #24]
 800a7ee:	e003      	b.n	800a7f8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a7f8:	e02c      	b.n	800a854 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	9300      	str	r3, [sp, #0]
 800a7fe:	697b      	ldr	r3, [r7, #20]
 800a800:	2200      	movs	r2, #0
 800a802:	2180      	movs	r1, #128	@ 0x80
 800a804:	68f8      	ldr	r0, [r7, #12]
 800a806:	f000 feb6 	bl	800b576 <UART_WaitOnFlagUntilTimeout>
 800a80a:	4603      	mov	r3, r0
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d001      	beq.n	800a814 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 800a810:	2303      	movs	r3, #3
 800a812:	e038      	b.n	800a886 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800a814:	69fb      	ldr	r3, [r7, #28]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d10b      	bne.n	800a832 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a81a:	69bb      	ldr	r3, [r7, #24]
 800a81c:	881b      	ldrh	r3, [r3, #0]
 800a81e:	461a      	mov	r2, r3
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a828:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a82a:	69bb      	ldr	r3, [r7, #24]
 800a82c:	3302      	adds	r3, #2
 800a82e:	61bb      	str	r3, [r7, #24]
 800a830:	e007      	b.n	800a842 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a832:	69fb      	ldr	r3, [r7, #28]
 800a834:	781a      	ldrb	r2, [r3, #0]
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a83c:	69fb      	ldr	r3, [r7, #28]
 800a83e:	3301      	adds	r3, #1
 800a840:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800a848:	b29b      	uxth	r3, r3
 800a84a:	3b01      	subs	r3, #1
 800a84c:	b29a      	uxth	r2, r3
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800a85a:	b29b      	uxth	r3, r3
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d1cc      	bne.n	800a7fa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	9300      	str	r3, [sp, #0]
 800a864:	697b      	ldr	r3, [r7, #20]
 800a866:	2200      	movs	r2, #0
 800a868:	2140      	movs	r1, #64	@ 0x40
 800a86a:	68f8      	ldr	r0, [r7, #12]
 800a86c:	f000 fe83 	bl	800b576 <UART_WaitOnFlagUntilTimeout>
 800a870:	4603      	mov	r3, r0
 800a872:	2b00      	cmp	r3, #0
 800a874:	d001      	beq.n	800a87a <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800a876:	2303      	movs	r3, #3
 800a878:	e005      	b.n	800a886 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	2220      	movs	r2, #32
 800a87e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800a880:	2300      	movs	r3, #0
 800a882:	e000      	b.n	800a886 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800a884:	2302      	movs	r3, #2
  }
}
 800a886:	4618      	mov	r0, r3
 800a888:	3720      	adds	r7, #32
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}

0800a88e <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a88e:	b580      	push	{r7, lr}
 800a890:	b08a      	sub	sp, #40	@ 0x28
 800a892:	af00      	add	r7, sp, #0
 800a894:	60f8      	str	r0, [r7, #12]
 800a896:	60b9      	str	r1, [r7, #8]
 800a898:	4613      	mov	r3, r2
 800a89a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8a2:	2b20      	cmp	r3, #32
 800a8a4:	d132      	bne.n	800a90c <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d002      	beq.n	800a8b2 <HAL_UART_Receive_IT+0x24>
 800a8ac:	88fb      	ldrh	r3, [r7, #6]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d101      	bne.n	800a8b6 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a8b2:	2301      	movs	r3, #1
 800a8b4:	e02b      	b.n	800a90e <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	685b      	ldr	r3, [r3, #4]
 800a8c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d018      	beq.n	800a8fc <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8d0:	697b      	ldr	r3, [r7, #20]
 800a8d2:	e853 3f00 	ldrex	r3, [r3]
 800a8d6:	613b      	str	r3, [r7, #16]
   return(result);
 800a8d8:	693b      	ldr	r3, [r7, #16]
 800a8da:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a8de:	627b      	str	r3, [r7, #36]	@ 0x24
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	461a      	mov	r2, r3
 800a8e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e8:	623b      	str	r3, [r7, #32]
 800a8ea:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8ec:	69f9      	ldr	r1, [r7, #28]
 800a8ee:	6a3a      	ldr	r2, [r7, #32]
 800a8f0:	e841 2300 	strex	r3, r2, [r1]
 800a8f4:	61bb      	str	r3, [r7, #24]
   return(result);
 800a8f6:	69bb      	ldr	r3, [r7, #24]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d1e6      	bne.n	800a8ca <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a8fc:	88fb      	ldrh	r3, [r7, #6]
 800a8fe:	461a      	mov	r2, r3
 800a900:	68b9      	ldr	r1, [r7, #8]
 800a902:	68f8      	ldr	r0, [r7, #12]
 800a904:	f000 fefe 	bl	800b704 <UART_Start_Receive_IT>
 800a908:	4603      	mov	r3, r0
 800a90a:	e000      	b.n	800a90e <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800a90c:	2302      	movs	r3, #2
  }
}
 800a90e:	4618      	mov	r0, r3
 800a910:	3728      	adds	r7, #40	@ 0x28
 800a912:	46bd      	mov	sp, r7
 800a914:	bd80      	pop	{r7, pc}
	...

0800a918 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b0ba      	sub	sp, #232	@ 0xe8
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	69db      	ldr	r3, [r3, #28]
 800a926:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	689b      	ldr	r3, [r3, #8]
 800a93a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a93e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a942:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a946:	4013      	ands	r3, r2
 800a948:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a94c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a950:	2b00      	cmp	r3, #0
 800a952:	d115      	bne.n	800a980 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a954:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a958:	f003 0320 	and.w	r3, r3, #32
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d00f      	beq.n	800a980 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a960:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a964:	f003 0320 	and.w	r3, r3, #32
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d009      	beq.n	800a980 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a970:	2b00      	cmp	r3, #0
 800a972:	f000 8297 	beq.w	800aea4 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a97a:	6878      	ldr	r0, [r7, #4]
 800a97c:	4798      	blx	r3
      }
      return;
 800a97e:	e291      	b.n	800aea4 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a980:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a984:	2b00      	cmp	r3, #0
 800a986:	f000 8117 	beq.w	800abb8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a98a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a98e:	f003 0301 	and.w	r3, r3, #1
 800a992:	2b00      	cmp	r3, #0
 800a994:	d106      	bne.n	800a9a4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800a996:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a99a:	4b85      	ldr	r3, [pc, #532]	@ (800abb0 <HAL_UART_IRQHandler+0x298>)
 800a99c:	4013      	ands	r3, r2
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	f000 810a 	beq.w	800abb8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a9a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9a8:	f003 0301 	and.w	r3, r3, #1
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d011      	beq.n	800a9d4 <HAL_UART_IRQHandler+0xbc>
 800a9b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d00b      	beq.n	800a9d4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	2201      	movs	r2, #1
 800a9c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9ca:	f043 0201 	orr.w	r2, r3, #1
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a9d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9d8:	f003 0302 	and.w	r3, r3, #2
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d011      	beq.n	800aa04 <HAL_UART_IRQHandler+0xec>
 800a9e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a9e4:	f003 0301 	and.w	r3, r3, #1
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d00b      	beq.n	800aa04 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	2202      	movs	r2, #2
 800a9f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9fa:	f043 0204 	orr.w	r2, r3, #4
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aa04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa08:	f003 0304 	and.w	r3, r3, #4
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d011      	beq.n	800aa34 <HAL_UART_IRQHandler+0x11c>
 800aa10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aa14:	f003 0301 	and.w	r3, r3, #1
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d00b      	beq.n	800aa34 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	2204      	movs	r2, #4
 800aa22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aa2a:	f043 0202 	orr.w	r2, r3, #2
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800aa34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa38:	f003 0308 	and.w	r3, r3, #8
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d017      	beq.n	800aa70 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800aa40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa44:	f003 0320 	and.w	r3, r3, #32
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d105      	bne.n	800aa58 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800aa4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aa50:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d00b      	beq.n	800aa70 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	2208      	movs	r2, #8
 800aa5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aa66:	f043 0208 	orr.w	r2, r3, #8
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800aa70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d012      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x18a>
 800aa7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa80:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d00c      	beq.n	800aaa2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aa90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aa98:	f043 0220 	orr.w	r2, r3, #32
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	f000 81fd 	beq.w	800aea8 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800aaae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aab2:	f003 0320 	and.w	r3, r3, #32
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d00d      	beq.n	800aad6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800aaba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aabe:	f003 0320 	and.w	r3, r3, #32
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d007      	beq.n	800aad6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d003      	beq.n	800aad6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800aad2:	6878      	ldr	r0, [r7, #4]
 800aad4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aadc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	689b      	ldr	r3, [r3, #8]
 800aae6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aaea:	2b40      	cmp	r3, #64	@ 0x40
 800aaec:	d005      	beq.n	800aafa <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800aaee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aaf2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d04f      	beq.n	800ab9a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	f000 fec8 	bl	800b890 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	689b      	ldr	r3, [r3, #8]
 800ab06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab0a:	2b40      	cmp	r3, #64	@ 0x40
 800ab0c:	d141      	bne.n	800ab92 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	3308      	adds	r3, #8
 800ab14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ab1c:	e853 3f00 	ldrex	r3, [r3]
 800ab20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ab24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ab28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	3308      	adds	r3, #8
 800ab36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ab3a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ab3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ab46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ab4a:	e841 2300 	strex	r3, r2, [r1]
 800ab4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ab52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d1d9      	bne.n	800ab0e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d013      	beq.n	800ab8a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab66:	4a13      	ldr	r2, [pc, #76]	@ (800abb4 <HAL_UART_IRQHandler+0x29c>)
 800ab68:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab6e:	4618      	mov	r0, r3
 800ab70:	f7fa fafe 	bl	8005170 <HAL_DMA_Abort_IT>
 800ab74:	4603      	mov	r3, r0
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d017      	beq.n	800abaa <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab80:	687a      	ldr	r2, [r7, #4]
 800ab82:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800ab84:	4610      	mov	r0, r2
 800ab86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab88:	e00f      	b.n	800abaa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f000 f9a0 	bl	800aed0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab90:	e00b      	b.n	800abaa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ab92:	6878      	ldr	r0, [r7, #4]
 800ab94:	f000 f99c 	bl	800aed0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab98:	e007      	b.n	800abaa <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ab9a:	6878      	ldr	r0, [r7, #4]
 800ab9c:	f000 f998 	bl	800aed0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2200      	movs	r2, #0
 800aba4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800aba8:	e17e      	b.n	800aea8 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abaa:	bf00      	nop
    return;
 800abac:	e17c      	b.n	800aea8 <HAL_UART_IRQHandler+0x590>
 800abae:	bf00      	nop
 800abb0:	04000120 	.word	0x04000120
 800abb4:	0800b959 	.word	0x0800b959

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800abbc:	2b01      	cmp	r3, #1
 800abbe:	f040 814c 	bne.w	800ae5a <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800abc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abc6:	f003 0310 	and.w	r3, r3, #16
 800abca:	2b00      	cmp	r3, #0
 800abcc:	f000 8145 	beq.w	800ae5a <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800abd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800abd4:	f003 0310 	and.w	r3, r3, #16
 800abd8:	2b00      	cmp	r3, #0
 800abda:	f000 813e 	beq.w	800ae5a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	2210      	movs	r2, #16
 800abe4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	689b      	ldr	r3, [r3, #8]
 800abec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800abf0:	2b40      	cmp	r3, #64	@ 0x40
 800abf2:	f040 80b6 	bne.w	800ad62 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	685b      	ldr	r3, [r3, #4]
 800abfe:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ac02:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	f000 8150 	beq.w	800aeac <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ac12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ac16:	429a      	cmp	r2, r3
 800ac18:	f080 8148 	bcs.w	800aeac <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ac22:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ac2a:	69db      	ldr	r3, [r3, #28]
 800ac2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac30:	f000 8086 	beq.w	800ad40 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ac40:	e853 3f00 	ldrex	r3, [r3]
 800ac44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ac48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ac4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ac50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	461a      	mov	r2, r3
 800ac5a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ac5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ac62:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ac6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ac6e:	e841 2300 	strex	r3, r2, [r1]
 800ac72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ac76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d1da      	bne.n	800ac34 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	3308      	adds	r3, #8
 800ac84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ac88:	e853 3f00 	ldrex	r3, [r3]
 800ac8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ac8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ac90:	f023 0301 	bic.w	r3, r3, #1
 800ac94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	3308      	adds	r3, #8
 800ac9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800aca2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800aca6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aca8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800acaa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800acae:	e841 2300 	strex	r3, r2, [r1]
 800acb2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800acb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d1e1      	bne.n	800ac7e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	3308      	adds	r3, #8
 800acc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800acc4:	e853 3f00 	ldrex	r3, [r3]
 800acc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800acca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800accc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800acd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	3308      	adds	r3, #8
 800acda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800acde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ace0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ace2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ace4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ace6:	e841 2300 	strex	r3, r2, [r1]
 800acea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800acec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d1e3      	bne.n	800acba <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2220      	movs	r2, #32
 800acf6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2200      	movs	r2, #0
 800acfe:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ad08:	e853 3f00 	ldrex	r3, [r3]
 800ad0c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ad0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad10:	f023 0310 	bic.w	r3, r3, #16
 800ad14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	461a      	mov	r2, r3
 800ad1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad22:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ad24:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad26:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ad28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ad2a:	e841 2300 	strex	r3, r2, [r1]
 800ad2e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ad30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d1e4      	bne.n	800ad00 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	f7fa f9a8 	bl	8005090 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	2202      	movs	r2, #2
 800ad44:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800ad52:	b29b      	uxth	r3, r3
 800ad54:	1ad3      	subs	r3, r2, r3
 800ad56:	b29b      	uxth	r3, r3
 800ad58:	4619      	mov	r1, r3
 800ad5a:	6878      	ldr	r0, [r7, #4]
 800ad5c:	f000 f8c2 	bl	800aee4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ad60:	e0a4      	b.n	800aeac <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800ad6e:	b29b      	uxth	r3, r3
 800ad70:	1ad3      	subs	r3, r2, r3
 800ad72:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800ad7c:	b29b      	uxth	r3, r3
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	f000 8096 	beq.w	800aeb0 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 800ad84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	f000 8091 	beq.w	800aeb0 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad96:	e853 3f00 	ldrex	r3, [r3]
 800ad9a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ad9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ada2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	461a      	mov	r2, r3
 800adac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800adb0:	647b      	str	r3, [r7, #68]	@ 0x44
 800adb2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adb4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800adb6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800adb8:	e841 2300 	strex	r3, r2, [r1]
 800adbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800adbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d1e4      	bne.n	800ad8e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	3308      	adds	r3, #8
 800adca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adce:	e853 3f00 	ldrex	r3, [r3]
 800add2:	623b      	str	r3, [r7, #32]
   return(result);
 800add4:	6a3b      	ldr	r3, [r7, #32]
 800add6:	f023 0301 	bic.w	r3, r3, #1
 800adda:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	3308      	adds	r3, #8
 800ade4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ade8:	633a      	str	r2, [r7, #48]	@ 0x30
 800adea:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800adee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800adf0:	e841 2300 	strex	r3, r2, [r1]
 800adf4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800adf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d1e3      	bne.n	800adc4 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2220      	movs	r2, #32
 800ae00:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2200      	movs	r2, #0
 800ae08:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae16:	693b      	ldr	r3, [r7, #16]
 800ae18:	e853 3f00 	ldrex	r3, [r3]
 800ae1c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	f023 0310 	bic.w	r3, r3, #16
 800ae24:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	461a      	mov	r2, r3
 800ae2e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ae32:	61fb      	str	r3, [r7, #28]
 800ae34:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae36:	69b9      	ldr	r1, [r7, #24]
 800ae38:	69fa      	ldr	r2, [r7, #28]
 800ae3a:	e841 2300 	strex	r3, r2, [r1]
 800ae3e:	617b      	str	r3, [r7, #20]
   return(result);
 800ae40:	697b      	ldr	r3, [r7, #20]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d1e4      	bne.n	800ae10 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	2202      	movs	r2, #2
 800ae4a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ae4c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ae50:	4619      	mov	r1, r3
 800ae52:	6878      	ldr	r0, [r7, #4]
 800ae54:	f000 f846 	bl	800aee4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ae58:	e02a      	b.n	800aeb0 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800ae5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d00e      	beq.n	800ae84 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800ae66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d008      	beq.n	800ae84 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d01c      	beq.n	800aeb4 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae7e:	6878      	ldr	r0, [r7, #4]
 800ae80:	4798      	blx	r3
    }
    return;
 800ae82:	e017      	b.n	800aeb4 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ae84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d012      	beq.n	800aeb6 <HAL_UART_IRQHandler+0x59e>
 800ae90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d00c      	beq.n	800aeb6 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	f000 fd71 	bl	800b984 <UART_EndTransmit_IT>
    return;
 800aea2:	e008      	b.n	800aeb6 <HAL_UART_IRQHandler+0x59e>
      return;
 800aea4:	bf00      	nop
 800aea6:	e006      	b.n	800aeb6 <HAL_UART_IRQHandler+0x59e>
    return;
 800aea8:	bf00      	nop
 800aeaa:	e004      	b.n	800aeb6 <HAL_UART_IRQHandler+0x59e>
      return;
 800aeac:	bf00      	nop
 800aeae:	e002      	b.n	800aeb6 <HAL_UART_IRQHandler+0x59e>
      return;
 800aeb0:	bf00      	nop
 800aeb2:	e000      	b.n	800aeb6 <HAL_UART_IRQHandler+0x59e>
    return;
 800aeb4:	bf00      	nop
  }

}
 800aeb6:	37e8      	adds	r7, #232	@ 0xe8
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}

0800aebc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800aebc:	b480      	push	{r7}
 800aebe:	b083      	sub	sp, #12
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800aec4:	bf00      	nop
 800aec6:	370c      	adds	r7, #12
 800aec8:	46bd      	mov	sp, r7
 800aeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aece:	4770      	bx	lr

0800aed0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800aed0:	b480      	push	{r7}
 800aed2:	b083      	sub	sp, #12
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800aed8:	bf00      	nop
 800aeda:	370c      	adds	r7, #12
 800aedc:	46bd      	mov	sp, r7
 800aede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee2:	4770      	bx	lr

0800aee4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800aee4:	b480      	push	{r7}
 800aee6:	b083      	sub	sp, #12
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
 800aeec:	460b      	mov	r3, r1
 800aeee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800aef0:	bf00      	nop
 800aef2:	370c      	adds	r7, #12
 800aef4:	46bd      	mov	sp, r7
 800aef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefa:	4770      	bx	lr

0800aefc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b088      	sub	sp, #32
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800af04:	2300      	movs	r3, #0
 800af06:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	689a      	ldr	r2, [r3, #8]
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	691b      	ldr	r3, [r3, #16]
 800af10:	431a      	orrs	r2, r3
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	695b      	ldr	r3, [r3, #20]
 800af16:	431a      	orrs	r2, r3
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	69db      	ldr	r3, [r3, #28]
 800af1c:	4313      	orrs	r3, r2
 800af1e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	681a      	ldr	r2, [r3, #0]
 800af26:	4ba6      	ldr	r3, [pc, #664]	@ (800b1c0 <UART_SetConfig+0x2c4>)
 800af28:	4013      	ands	r3, r2
 800af2a:	687a      	ldr	r2, [r7, #4]
 800af2c:	6812      	ldr	r2, [r2, #0]
 800af2e:	6979      	ldr	r1, [r7, #20]
 800af30:	430b      	orrs	r3, r1
 800af32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	685b      	ldr	r3, [r3, #4]
 800af3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	68da      	ldr	r2, [r3, #12]
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	430a      	orrs	r2, r1
 800af48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	699b      	ldr	r3, [r3, #24]
 800af4e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	6a1b      	ldr	r3, [r3, #32]
 800af54:	697a      	ldr	r2, [r7, #20]
 800af56:	4313      	orrs	r3, r2
 800af58:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	689b      	ldr	r3, [r3, #8]
 800af60:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	697a      	ldr	r2, [r7, #20]
 800af6a:	430a      	orrs	r2, r1
 800af6c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	4a94      	ldr	r2, [pc, #592]	@ (800b1c4 <UART_SetConfig+0x2c8>)
 800af74:	4293      	cmp	r3, r2
 800af76:	d120      	bne.n	800afba <UART_SetConfig+0xbe>
 800af78:	4b93      	ldr	r3, [pc, #588]	@ (800b1c8 <UART_SetConfig+0x2cc>)
 800af7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af7e:	f003 0303 	and.w	r3, r3, #3
 800af82:	2b03      	cmp	r3, #3
 800af84:	d816      	bhi.n	800afb4 <UART_SetConfig+0xb8>
 800af86:	a201      	add	r2, pc, #4	@ (adr r2, 800af8c <UART_SetConfig+0x90>)
 800af88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af8c:	0800af9d 	.word	0x0800af9d
 800af90:	0800afa9 	.word	0x0800afa9
 800af94:	0800afa3 	.word	0x0800afa3
 800af98:	0800afaf 	.word	0x0800afaf
 800af9c:	2301      	movs	r3, #1
 800af9e:	77fb      	strb	r3, [r7, #31]
 800afa0:	e150      	b.n	800b244 <UART_SetConfig+0x348>
 800afa2:	2302      	movs	r3, #2
 800afa4:	77fb      	strb	r3, [r7, #31]
 800afa6:	e14d      	b.n	800b244 <UART_SetConfig+0x348>
 800afa8:	2304      	movs	r3, #4
 800afaa:	77fb      	strb	r3, [r7, #31]
 800afac:	e14a      	b.n	800b244 <UART_SetConfig+0x348>
 800afae:	2308      	movs	r3, #8
 800afb0:	77fb      	strb	r3, [r7, #31]
 800afb2:	e147      	b.n	800b244 <UART_SetConfig+0x348>
 800afb4:	2310      	movs	r3, #16
 800afb6:	77fb      	strb	r3, [r7, #31]
 800afb8:	e144      	b.n	800b244 <UART_SetConfig+0x348>
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	4a83      	ldr	r2, [pc, #524]	@ (800b1cc <UART_SetConfig+0x2d0>)
 800afc0:	4293      	cmp	r3, r2
 800afc2:	d132      	bne.n	800b02a <UART_SetConfig+0x12e>
 800afc4:	4b80      	ldr	r3, [pc, #512]	@ (800b1c8 <UART_SetConfig+0x2cc>)
 800afc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afca:	f003 030c 	and.w	r3, r3, #12
 800afce:	2b0c      	cmp	r3, #12
 800afd0:	d828      	bhi.n	800b024 <UART_SetConfig+0x128>
 800afd2:	a201      	add	r2, pc, #4	@ (adr r2, 800afd8 <UART_SetConfig+0xdc>)
 800afd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afd8:	0800b00d 	.word	0x0800b00d
 800afdc:	0800b025 	.word	0x0800b025
 800afe0:	0800b025 	.word	0x0800b025
 800afe4:	0800b025 	.word	0x0800b025
 800afe8:	0800b019 	.word	0x0800b019
 800afec:	0800b025 	.word	0x0800b025
 800aff0:	0800b025 	.word	0x0800b025
 800aff4:	0800b025 	.word	0x0800b025
 800aff8:	0800b013 	.word	0x0800b013
 800affc:	0800b025 	.word	0x0800b025
 800b000:	0800b025 	.word	0x0800b025
 800b004:	0800b025 	.word	0x0800b025
 800b008:	0800b01f 	.word	0x0800b01f
 800b00c:	2300      	movs	r3, #0
 800b00e:	77fb      	strb	r3, [r7, #31]
 800b010:	e118      	b.n	800b244 <UART_SetConfig+0x348>
 800b012:	2302      	movs	r3, #2
 800b014:	77fb      	strb	r3, [r7, #31]
 800b016:	e115      	b.n	800b244 <UART_SetConfig+0x348>
 800b018:	2304      	movs	r3, #4
 800b01a:	77fb      	strb	r3, [r7, #31]
 800b01c:	e112      	b.n	800b244 <UART_SetConfig+0x348>
 800b01e:	2308      	movs	r3, #8
 800b020:	77fb      	strb	r3, [r7, #31]
 800b022:	e10f      	b.n	800b244 <UART_SetConfig+0x348>
 800b024:	2310      	movs	r3, #16
 800b026:	77fb      	strb	r3, [r7, #31]
 800b028:	e10c      	b.n	800b244 <UART_SetConfig+0x348>
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	4a68      	ldr	r2, [pc, #416]	@ (800b1d0 <UART_SetConfig+0x2d4>)
 800b030:	4293      	cmp	r3, r2
 800b032:	d120      	bne.n	800b076 <UART_SetConfig+0x17a>
 800b034:	4b64      	ldr	r3, [pc, #400]	@ (800b1c8 <UART_SetConfig+0x2cc>)
 800b036:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b03a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b03e:	2b30      	cmp	r3, #48	@ 0x30
 800b040:	d013      	beq.n	800b06a <UART_SetConfig+0x16e>
 800b042:	2b30      	cmp	r3, #48	@ 0x30
 800b044:	d814      	bhi.n	800b070 <UART_SetConfig+0x174>
 800b046:	2b20      	cmp	r3, #32
 800b048:	d009      	beq.n	800b05e <UART_SetConfig+0x162>
 800b04a:	2b20      	cmp	r3, #32
 800b04c:	d810      	bhi.n	800b070 <UART_SetConfig+0x174>
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d002      	beq.n	800b058 <UART_SetConfig+0x15c>
 800b052:	2b10      	cmp	r3, #16
 800b054:	d006      	beq.n	800b064 <UART_SetConfig+0x168>
 800b056:	e00b      	b.n	800b070 <UART_SetConfig+0x174>
 800b058:	2300      	movs	r3, #0
 800b05a:	77fb      	strb	r3, [r7, #31]
 800b05c:	e0f2      	b.n	800b244 <UART_SetConfig+0x348>
 800b05e:	2302      	movs	r3, #2
 800b060:	77fb      	strb	r3, [r7, #31]
 800b062:	e0ef      	b.n	800b244 <UART_SetConfig+0x348>
 800b064:	2304      	movs	r3, #4
 800b066:	77fb      	strb	r3, [r7, #31]
 800b068:	e0ec      	b.n	800b244 <UART_SetConfig+0x348>
 800b06a:	2308      	movs	r3, #8
 800b06c:	77fb      	strb	r3, [r7, #31]
 800b06e:	e0e9      	b.n	800b244 <UART_SetConfig+0x348>
 800b070:	2310      	movs	r3, #16
 800b072:	77fb      	strb	r3, [r7, #31]
 800b074:	e0e6      	b.n	800b244 <UART_SetConfig+0x348>
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	4a56      	ldr	r2, [pc, #344]	@ (800b1d4 <UART_SetConfig+0x2d8>)
 800b07c:	4293      	cmp	r3, r2
 800b07e:	d120      	bne.n	800b0c2 <UART_SetConfig+0x1c6>
 800b080:	4b51      	ldr	r3, [pc, #324]	@ (800b1c8 <UART_SetConfig+0x2cc>)
 800b082:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b086:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b08a:	2bc0      	cmp	r3, #192	@ 0xc0
 800b08c:	d013      	beq.n	800b0b6 <UART_SetConfig+0x1ba>
 800b08e:	2bc0      	cmp	r3, #192	@ 0xc0
 800b090:	d814      	bhi.n	800b0bc <UART_SetConfig+0x1c0>
 800b092:	2b80      	cmp	r3, #128	@ 0x80
 800b094:	d009      	beq.n	800b0aa <UART_SetConfig+0x1ae>
 800b096:	2b80      	cmp	r3, #128	@ 0x80
 800b098:	d810      	bhi.n	800b0bc <UART_SetConfig+0x1c0>
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d002      	beq.n	800b0a4 <UART_SetConfig+0x1a8>
 800b09e:	2b40      	cmp	r3, #64	@ 0x40
 800b0a0:	d006      	beq.n	800b0b0 <UART_SetConfig+0x1b4>
 800b0a2:	e00b      	b.n	800b0bc <UART_SetConfig+0x1c0>
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	77fb      	strb	r3, [r7, #31]
 800b0a8:	e0cc      	b.n	800b244 <UART_SetConfig+0x348>
 800b0aa:	2302      	movs	r3, #2
 800b0ac:	77fb      	strb	r3, [r7, #31]
 800b0ae:	e0c9      	b.n	800b244 <UART_SetConfig+0x348>
 800b0b0:	2304      	movs	r3, #4
 800b0b2:	77fb      	strb	r3, [r7, #31]
 800b0b4:	e0c6      	b.n	800b244 <UART_SetConfig+0x348>
 800b0b6:	2308      	movs	r3, #8
 800b0b8:	77fb      	strb	r3, [r7, #31]
 800b0ba:	e0c3      	b.n	800b244 <UART_SetConfig+0x348>
 800b0bc:	2310      	movs	r3, #16
 800b0be:	77fb      	strb	r3, [r7, #31]
 800b0c0:	e0c0      	b.n	800b244 <UART_SetConfig+0x348>
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	4a44      	ldr	r2, [pc, #272]	@ (800b1d8 <UART_SetConfig+0x2dc>)
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	d125      	bne.n	800b118 <UART_SetConfig+0x21c>
 800b0cc:	4b3e      	ldr	r3, [pc, #248]	@ (800b1c8 <UART_SetConfig+0x2cc>)
 800b0ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b0d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b0da:	d017      	beq.n	800b10c <UART_SetConfig+0x210>
 800b0dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b0e0:	d817      	bhi.n	800b112 <UART_SetConfig+0x216>
 800b0e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b0e6:	d00b      	beq.n	800b100 <UART_SetConfig+0x204>
 800b0e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b0ec:	d811      	bhi.n	800b112 <UART_SetConfig+0x216>
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d003      	beq.n	800b0fa <UART_SetConfig+0x1fe>
 800b0f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b0f6:	d006      	beq.n	800b106 <UART_SetConfig+0x20a>
 800b0f8:	e00b      	b.n	800b112 <UART_SetConfig+0x216>
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	77fb      	strb	r3, [r7, #31]
 800b0fe:	e0a1      	b.n	800b244 <UART_SetConfig+0x348>
 800b100:	2302      	movs	r3, #2
 800b102:	77fb      	strb	r3, [r7, #31]
 800b104:	e09e      	b.n	800b244 <UART_SetConfig+0x348>
 800b106:	2304      	movs	r3, #4
 800b108:	77fb      	strb	r3, [r7, #31]
 800b10a:	e09b      	b.n	800b244 <UART_SetConfig+0x348>
 800b10c:	2308      	movs	r3, #8
 800b10e:	77fb      	strb	r3, [r7, #31]
 800b110:	e098      	b.n	800b244 <UART_SetConfig+0x348>
 800b112:	2310      	movs	r3, #16
 800b114:	77fb      	strb	r3, [r7, #31]
 800b116:	e095      	b.n	800b244 <UART_SetConfig+0x348>
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	4a2f      	ldr	r2, [pc, #188]	@ (800b1dc <UART_SetConfig+0x2e0>)
 800b11e:	4293      	cmp	r3, r2
 800b120:	d125      	bne.n	800b16e <UART_SetConfig+0x272>
 800b122:	4b29      	ldr	r3, [pc, #164]	@ (800b1c8 <UART_SetConfig+0x2cc>)
 800b124:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b128:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b12c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b130:	d017      	beq.n	800b162 <UART_SetConfig+0x266>
 800b132:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b136:	d817      	bhi.n	800b168 <UART_SetConfig+0x26c>
 800b138:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b13c:	d00b      	beq.n	800b156 <UART_SetConfig+0x25a>
 800b13e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b142:	d811      	bhi.n	800b168 <UART_SetConfig+0x26c>
 800b144:	2b00      	cmp	r3, #0
 800b146:	d003      	beq.n	800b150 <UART_SetConfig+0x254>
 800b148:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b14c:	d006      	beq.n	800b15c <UART_SetConfig+0x260>
 800b14e:	e00b      	b.n	800b168 <UART_SetConfig+0x26c>
 800b150:	2301      	movs	r3, #1
 800b152:	77fb      	strb	r3, [r7, #31]
 800b154:	e076      	b.n	800b244 <UART_SetConfig+0x348>
 800b156:	2302      	movs	r3, #2
 800b158:	77fb      	strb	r3, [r7, #31]
 800b15a:	e073      	b.n	800b244 <UART_SetConfig+0x348>
 800b15c:	2304      	movs	r3, #4
 800b15e:	77fb      	strb	r3, [r7, #31]
 800b160:	e070      	b.n	800b244 <UART_SetConfig+0x348>
 800b162:	2308      	movs	r3, #8
 800b164:	77fb      	strb	r3, [r7, #31]
 800b166:	e06d      	b.n	800b244 <UART_SetConfig+0x348>
 800b168:	2310      	movs	r3, #16
 800b16a:	77fb      	strb	r3, [r7, #31]
 800b16c:	e06a      	b.n	800b244 <UART_SetConfig+0x348>
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	4a1b      	ldr	r2, [pc, #108]	@ (800b1e0 <UART_SetConfig+0x2e4>)
 800b174:	4293      	cmp	r3, r2
 800b176:	d138      	bne.n	800b1ea <UART_SetConfig+0x2ee>
 800b178:	4b13      	ldr	r3, [pc, #76]	@ (800b1c8 <UART_SetConfig+0x2cc>)
 800b17a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b17e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800b182:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b186:	d017      	beq.n	800b1b8 <UART_SetConfig+0x2bc>
 800b188:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b18c:	d82a      	bhi.n	800b1e4 <UART_SetConfig+0x2e8>
 800b18e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b192:	d00b      	beq.n	800b1ac <UART_SetConfig+0x2b0>
 800b194:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b198:	d824      	bhi.n	800b1e4 <UART_SetConfig+0x2e8>
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d003      	beq.n	800b1a6 <UART_SetConfig+0x2aa>
 800b19e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b1a2:	d006      	beq.n	800b1b2 <UART_SetConfig+0x2b6>
 800b1a4:	e01e      	b.n	800b1e4 <UART_SetConfig+0x2e8>
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	77fb      	strb	r3, [r7, #31]
 800b1aa:	e04b      	b.n	800b244 <UART_SetConfig+0x348>
 800b1ac:	2302      	movs	r3, #2
 800b1ae:	77fb      	strb	r3, [r7, #31]
 800b1b0:	e048      	b.n	800b244 <UART_SetConfig+0x348>
 800b1b2:	2304      	movs	r3, #4
 800b1b4:	77fb      	strb	r3, [r7, #31]
 800b1b6:	e045      	b.n	800b244 <UART_SetConfig+0x348>
 800b1b8:	2308      	movs	r3, #8
 800b1ba:	77fb      	strb	r3, [r7, #31]
 800b1bc:	e042      	b.n	800b244 <UART_SetConfig+0x348>
 800b1be:	bf00      	nop
 800b1c0:	efff69f3 	.word	0xefff69f3
 800b1c4:	40011000 	.word	0x40011000
 800b1c8:	40023800 	.word	0x40023800
 800b1cc:	40004400 	.word	0x40004400
 800b1d0:	40004800 	.word	0x40004800
 800b1d4:	40004c00 	.word	0x40004c00
 800b1d8:	40005000 	.word	0x40005000
 800b1dc:	40011400 	.word	0x40011400
 800b1e0:	40007800 	.word	0x40007800
 800b1e4:	2310      	movs	r3, #16
 800b1e6:	77fb      	strb	r3, [r7, #31]
 800b1e8:	e02c      	b.n	800b244 <UART_SetConfig+0x348>
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	4a72      	ldr	r2, [pc, #456]	@ (800b3b8 <UART_SetConfig+0x4bc>)
 800b1f0:	4293      	cmp	r3, r2
 800b1f2:	d125      	bne.n	800b240 <UART_SetConfig+0x344>
 800b1f4:	4b71      	ldr	r3, [pc, #452]	@ (800b3bc <UART_SetConfig+0x4c0>)
 800b1f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1fa:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b1fe:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b202:	d017      	beq.n	800b234 <UART_SetConfig+0x338>
 800b204:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b208:	d817      	bhi.n	800b23a <UART_SetConfig+0x33e>
 800b20a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b20e:	d00b      	beq.n	800b228 <UART_SetConfig+0x32c>
 800b210:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b214:	d811      	bhi.n	800b23a <UART_SetConfig+0x33e>
 800b216:	2b00      	cmp	r3, #0
 800b218:	d003      	beq.n	800b222 <UART_SetConfig+0x326>
 800b21a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b21e:	d006      	beq.n	800b22e <UART_SetConfig+0x332>
 800b220:	e00b      	b.n	800b23a <UART_SetConfig+0x33e>
 800b222:	2300      	movs	r3, #0
 800b224:	77fb      	strb	r3, [r7, #31]
 800b226:	e00d      	b.n	800b244 <UART_SetConfig+0x348>
 800b228:	2302      	movs	r3, #2
 800b22a:	77fb      	strb	r3, [r7, #31]
 800b22c:	e00a      	b.n	800b244 <UART_SetConfig+0x348>
 800b22e:	2304      	movs	r3, #4
 800b230:	77fb      	strb	r3, [r7, #31]
 800b232:	e007      	b.n	800b244 <UART_SetConfig+0x348>
 800b234:	2308      	movs	r3, #8
 800b236:	77fb      	strb	r3, [r7, #31]
 800b238:	e004      	b.n	800b244 <UART_SetConfig+0x348>
 800b23a:	2310      	movs	r3, #16
 800b23c:	77fb      	strb	r3, [r7, #31]
 800b23e:	e001      	b.n	800b244 <UART_SetConfig+0x348>
 800b240:	2310      	movs	r3, #16
 800b242:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	69db      	ldr	r3, [r3, #28]
 800b248:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b24c:	d15b      	bne.n	800b306 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800b24e:	7ffb      	ldrb	r3, [r7, #31]
 800b250:	2b08      	cmp	r3, #8
 800b252:	d828      	bhi.n	800b2a6 <UART_SetConfig+0x3aa>
 800b254:	a201      	add	r2, pc, #4	@ (adr r2, 800b25c <UART_SetConfig+0x360>)
 800b256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b25a:	bf00      	nop
 800b25c:	0800b281 	.word	0x0800b281
 800b260:	0800b289 	.word	0x0800b289
 800b264:	0800b291 	.word	0x0800b291
 800b268:	0800b2a7 	.word	0x0800b2a7
 800b26c:	0800b297 	.word	0x0800b297
 800b270:	0800b2a7 	.word	0x0800b2a7
 800b274:	0800b2a7 	.word	0x0800b2a7
 800b278:	0800b2a7 	.word	0x0800b2a7
 800b27c:	0800b29f 	.word	0x0800b29f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b280:	f7fc fd72 	bl	8007d68 <HAL_RCC_GetPCLK1Freq>
 800b284:	61b8      	str	r0, [r7, #24]
        break;
 800b286:	e013      	b.n	800b2b0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b288:	f7fc fd82 	bl	8007d90 <HAL_RCC_GetPCLK2Freq>
 800b28c:	61b8      	str	r0, [r7, #24]
        break;
 800b28e:	e00f      	b.n	800b2b0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b290:	4b4b      	ldr	r3, [pc, #300]	@ (800b3c0 <UART_SetConfig+0x4c4>)
 800b292:	61bb      	str	r3, [r7, #24]
        break;
 800b294:	e00c      	b.n	800b2b0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b296:	f7fc fc95 	bl	8007bc4 <HAL_RCC_GetSysClockFreq>
 800b29a:	61b8      	str	r0, [r7, #24]
        break;
 800b29c:	e008      	b.n	800b2b0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b29e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b2a2:	61bb      	str	r3, [r7, #24]
        break;
 800b2a4:	e004      	b.n	800b2b0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	77bb      	strb	r3, [r7, #30]
        break;
 800b2ae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b2b0:	69bb      	ldr	r3, [r7, #24]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d074      	beq.n	800b3a0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b2b6:	69bb      	ldr	r3, [r7, #24]
 800b2b8:	005a      	lsls	r2, r3, #1
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	685b      	ldr	r3, [r3, #4]
 800b2be:	085b      	lsrs	r3, r3, #1
 800b2c0:	441a      	add	r2, r3
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	685b      	ldr	r3, [r3, #4]
 800b2c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b2ca:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b2cc:	693b      	ldr	r3, [r7, #16]
 800b2ce:	2b0f      	cmp	r3, #15
 800b2d0:	d916      	bls.n	800b300 <UART_SetConfig+0x404>
 800b2d2:	693b      	ldr	r3, [r7, #16]
 800b2d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2d8:	d212      	bcs.n	800b300 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b2da:	693b      	ldr	r3, [r7, #16]
 800b2dc:	b29b      	uxth	r3, r3
 800b2de:	f023 030f 	bic.w	r3, r3, #15
 800b2e2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b2e4:	693b      	ldr	r3, [r7, #16]
 800b2e6:	085b      	lsrs	r3, r3, #1
 800b2e8:	b29b      	uxth	r3, r3
 800b2ea:	f003 0307 	and.w	r3, r3, #7
 800b2ee:	b29a      	uxth	r2, r3
 800b2f0:	89fb      	ldrh	r3, [r7, #14]
 800b2f2:	4313      	orrs	r3, r2
 800b2f4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	89fa      	ldrh	r2, [r7, #14]
 800b2fc:	60da      	str	r2, [r3, #12]
 800b2fe:	e04f      	b.n	800b3a0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b300:	2301      	movs	r3, #1
 800b302:	77bb      	strb	r3, [r7, #30]
 800b304:	e04c      	b.n	800b3a0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b306:	7ffb      	ldrb	r3, [r7, #31]
 800b308:	2b08      	cmp	r3, #8
 800b30a:	d828      	bhi.n	800b35e <UART_SetConfig+0x462>
 800b30c:	a201      	add	r2, pc, #4	@ (adr r2, 800b314 <UART_SetConfig+0x418>)
 800b30e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b312:	bf00      	nop
 800b314:	0800b339 	.word	0x0800b339
 800b318:	0800b341 	.word	0x0800b341
 800b31c:	0800b349 	.word	0x0800b349
 800b320:	0800b35f 	.word	0x0800b35f
 800b324:	0800b34f 	.word	0x0800b34f
 800b328:	0800b35f 	.word	0x0800b35f
 800b32c:	0800b35f 	.word	0x0800b35f
 800b330:	0800b35f 	.word	0x0800b35f
 800b334:	0800b357 	.word	0x0800b357
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b338:	f7fc fd16 	bl	8007d68 <HAL_RCC_GetPCLK1Freq>
 800b33c:	61b8      	str	r0, [r7, #24]
        break;
 800b33e:	e013      	b.n	800b368 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b340:	f7fc fd26 	bl	8007d90 <HAL_RCC_GetPCLK2Freq>
 800b344:	61b8      	str	r0, [r7, #24]
        break;
 800b346:	e00f      	b.n	800b368 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b348:	4b1d      	ldr	r3, [pc, #116]	@ (800b3c0 <UART_SetConfig+0x4c4>)
 800b34a:	61bb      	str	r3, [r7, #24]
        break;
 800b34c:	e00c      	b.n	800b368 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b34e:	f7fc fc39 	bl	8007bc4 <HAL_RCC_GetSysClockFreq>
 800b352:	61b8      	str	r0, [r7, #24]
        break;
 800b354:	e008      	b.n	800b368 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b356:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b35a:	61bb      	str	r3, [r7, #24]
        break;
 800b35c:	e004      	b.n	800b368 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800b35e:	2300      	movs	r3, #0
 800b360:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b362:	2301      	movs	r3, #1
 800b364:	77bb      	strb	r3, [r7, #30]
        break;
 800b366:	bf00      	nop
    }

    if (pclk != 0U)
 800b368:	69bb      	ldr	r3, [r7, #24]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d018      	beq.n	800b3a0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	685b      	ldr	r3, [r3, #4]
 800b372:	085a      	lsrs	r2, r3, #1
 800b374:	69bb      	ldr	r3, [r7, #24]
 800b376:	441a      	add	r2, r3
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	685b      	ldr	r3, [r3, #4]
 800b37c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b380:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b382:	693b      	ldr	r3, [r7, #16]
 800b384:	2b0f      	cmp	r3, #15
 800b386:	d909      	bls.n	800b39c <UART_SetConfig+0x4a0>
 800b388:	693b      	ldr	r3, [r7, #16]
 800b38a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b38e:	d205      	bcs.n	800b39c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b390:	693b      	ldr	r3, [r7, #16]
 800b392:	b29a      	uxth	r2, r3
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	60da      	str	r2, [r3, #12]
 800b39a:	e001      	b.n	800b3a0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b39c:	2301      	movs	r3, #1
 800b39e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800b3ac:	7fbb      	ldrb	r3, [r7, #30]
}
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	3720      	adds	r7, #32
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	bd80      	pop	{r7, pc}
 800b3b6:	bf00      	nop
 800b3b8:	40007c00 	.word	0x40007c00
 800b3bc:	40023800 	.word	0x40023800
 800b3c0:	00f42400 	.word	0x00f42400

0800b3c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b3c4:	b480      	push	{r7}
 800b3c6:	b083      	sub	sp, #12
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3d0:	f003 0301 	and.w	r3, r3, #1
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d00a      	beq.n	800b3ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	685b      	ldr	r3, [r3, #4]
 800b3de:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	430a      	orrs	r2, r1
 800b3ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3f2:	f003 0302 	and.w	r3, r3, #2
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d00a      	beq.n	800b410 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	685b      	ldr	r3, [r3, #4]
 800b400:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	430a      	orrs	r2, r1
 800b40e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b414:	f003 0304 	and.w	r3, r3, #4
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d00a      	beq.n	800b432 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	685b      	ldr	r3, [r3, #4]
 800b422:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	430a      	orrs	r2, r1
 800b430:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b436:	f003 0308 	and.w	r3, r3, #8
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d00a      	beq.n	800b454 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	685b      	ldr	r3, [r3, #4]
 800b444:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	430a      	orrs	r2, r1
 800b452:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b458:	f003 0310 	and.w	r3, r3, #16
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d00a      	beq.n	800b476 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	689b      	ldr	r3, [r3, #8]
 800b466:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	430a      	orrs	r2, r1
 800b474:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b47a:	f003 0320 	and.w	r3, r3, #32
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d00a      	beq.n	800b498 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	689b      	ldr	r3, [r3, #8]
 800b488:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	430a      	orrs	r2, r1
 800b496:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b49c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d01a      	beq.n	800b4da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	685b      	ldr	r3, [r3, #4]
 800b4aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	430a      	orrs	r2, r1
 800b4b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b4c2:	d10a      	bne.n	800b4da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	685b      	ldr	r3, [r3, #4]
 800b4ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	430a      	orrs	r2, r1
 800b4d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d00a      	beq.n	800b4fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	685b      	ldr	r3, [r3, #4]
 800b4ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	430a      	orrs	r2, r1
 800b4fa:	605a      	str	r2, [r3, #4]
  }
}
 800b4fc:	bf00      	nop
 800b4fe:	370c      	adds	r7, #12
 800b500:	46bd      	mov	sp, r7
 800b502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b506:	4770      	bx	lr

0800b508 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b086      	sub	sp, #24
 800b50c:	af02      	add	r7, sp, #8
 800b50e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2200      	movs	r2, #0
 800b514:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b518:	f7f8 ffc8 	bl	80044ac <HAL_GetTick>
 800b51c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	f003 0308 	and.w	r3, r3, #8
 800b528:	2b08      	cmp	r3, #8
 800b52a:	d10e      	bne.n	800b54a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b52c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b530:	9300      	str	r3, [sp, #0]
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	2200      	movs	r2, #0
 800b536:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b53a:	6878      	ldr	r0, [r7, #4]
 800b53c:	f000 f81b 	bl	800b576 <UART_WaitOnFlagUntilTimeout>
 800b540:	4603      	mov	r3, r0
 800b542:	2b00      	cmp	r3, #0
 800b544:	d001      	beq.n	800b54a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b546:	2303      	movs	r3, #3
 800b548:	e011      	b.n	800b56e <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	2220      	movs	r2, #32
 800b54e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	2220      	movs	r2, #32
 800b554:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	2200      	movs	r2, #0
 800b55c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	2200      	movs	r2, #0
 800b562:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2200      	movs	r2, #0
 800b568:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800b56c:	2300      	movs	r3, #0
}
 800b56e:	4618      	mov	r0, r3
 800b570:	3710      	adds	r7, #16
 800b572:	46bd      	mov	sp, r7
 800b574:	bd80      	pop	{r7, pc}

0800b576 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b576:	b580      	push	{r7, lr}
 800b578:	b09c      	sub	sp, #112	@ 0x70
 800b57a:	af00      	add	r7, sp, #0
 800b57c:	60f8      	str	r0, [r7, #12]
 800b57e:	60b9      	str	r1, [r7, #8]
 800b580:	603b      	str	r3, [r7, #0]
 800b582:	4613      	mov	r3, r2
 800b584:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b586:	e0a7      	b.n	800b6d8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b588:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b58a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b58e:	f000 80a3 	beq.w	800b6d8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b592:	f7f8 ff8b 	bl	80044ac <HAL_GetTick>
 800b596:	4602      	mov	r2, r0
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	1ad3      	subs	r3, r2, r3
 800b59c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800b59e:	429a      	cmp	r2, r3
 800b5a0:	d302      	bcc.n	800b5a8 <UART_WaitOnFlagUntilTimeout+0x32>
 800b5a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d13f      	bne.n	800b628 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b5b0:	e853 3f00 	ldrex	r3, [r3]
 800b5b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b5b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b5b8:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800b5bc:	667b      	str	r3, [r7, #100]	@ 0x64
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	461a      	mov	r2, r3
 800b5c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b5c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b5c8:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5ca:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b5cc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b5ce:	e841 2300 	strex	r3, r2, [r1]
 800b5d2:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800b5d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d1e6      	bne.n	800b5a8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	3308      	adds	r3, #8
 800b5e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5e4:	e853 3f00 	ldrex	r3, [r3]
 800b5e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b5ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5ec:	f023 0301 	bic.w	r3, r3, #1
 800b5f0:	663b      	str	r3, [r7, #96]	@ 0x60
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	3308      	adds	r3, #8
 800b5f8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b5fa:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b5fc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5fe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b600:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b602:	e841 2300 	strex	r3, r2, [r1]
 800b606:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b608:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d1e5      	bne.n	800b5da <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	2220      	movs	r2, #32
 800b612:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	2220      	movs	r2, #32
 800b618:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	2200      	movs	r2, #0
 800b620:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 800b624:	2303      	movs	r3, #3
 800b626:	e068      	b.n	800b6fa <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	f003 0304 	and.w	r3, r3, #4
 800b632:	2b00      	cmp	r3, #0
 800b634:	d050      	beq.n	800b6d8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	69db      	ldr	r3, [r3, #28]
 800b63c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b640:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b644:	d148      	bne.n	800b6d8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b64e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b658:	e853 3f00 	ldrex	r3, [r3]
 800b65c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b65e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b660:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800b664:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	461a      	mov	r2, r3
 800b66c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b66e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b670:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b672:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b674:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b676:	e841 2300 	strex	r3, r2, [r1]
 800b67a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b67c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d1e6      	bne.n	800b650 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	3308      	adds	r3, #8
 800b688:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	e853 3f00 	ldrex	r3, [r3]
 800b690:	613b      	str	r3, [r7, #16]
   return(result);
 800b692:	693b      	ldr	r3, [r7, #16]
 800b694:	f023 0301 	bic.w	r3, r3, #1
 800b698:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	3308      	adds	r3, #8
 800b6a0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b6a2:	623a      	str	r2, [r7, #32]
 800b6a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6a6:	69f9      	ldr	r1, [r7, #28]
 800b6a8:	6a3a      	ldr	r2, [r7, #32]
 800b6aa:	e841 2300 	strex	r3, r2, [r1]
 800b6ae:	61bb      	str	r3, [r7, #24]
   return(result);
 800b6b0:	69bb      	ldr	r3, [r7, #24]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d1e5      	bne.n	800b682 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	2220      	movs	r2, #32
 800b6ba:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	2220      	movs	r2, #32
 800b6c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	2220      	movs	r2, #32
 800b6c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800b6d4:	2303      	movs	r3, #3
 800b6d6:	e010      	b.n	800b6fa <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	69da      	ldr	r2, [r3, #28]
 800b6de:	68bb      	ldr	r3, [r7, #8]
 800b6e0:	4013      	ands	r3, r2
 800b6e2:	68ba      	ldr	r2, [r7, #8]
 800b6e4:	429a      	cmp	r2, r3
 800b6e6:	bf0c      	ite	eq
 800b6e8:	2301      	moveq	r3, #1
 800b6ea:	2300      	movne	r3, #0
 800b6ec:	b2db      	uxtb	r3, r3
 800b6ee:	461a      	mov	r2, r3
 800b6f0:	79fb      	ldrb	r3, [r7, #7]
 800b6f2:	429a      	cmp	r2, r3
 800b6f4:	f43f af48 	beq.w	800b588 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b6f8:	2300      	movs	r3, #0
}
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	3770      	adds	r7, #112	@ 0x70
 800b6fe:	46bd      	mov	sp, r7
 800b700:	bd80      	pop	{r7, pc}
	...

0800b704 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b704:	b480      	push	{r7}
 800b706:	b097      	sub	sp, #92	@ 0x5c
 800b708:	af00      	add	r7, sp, #0
 800b70a:	60f8      	str	r0, [r7, #12]
 800b70c:	60b9      	str	r1, [r7, #8]
 800b70e:	4613      	mov	r3, r2
 800b710:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	68ba      	ldr	r2, [r7, #8]
 800b716:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	88fa      	ldrh	r2, [r7, #6]
 800b71c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	88fa      	ldrh	r2, [r7, #6]
 800b724:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	2200      	movs	r2, #0
 800b72c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	689b      	ldr	r3, [r3, #8]
 800b732:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b736:	d10e      	bne.n	800b756 <UART_Start_Receive_IT+0x52>
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	691b      	ldr	r3, [r3, #16]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d105      	bne.n	800b74c <UART_Start_Receive_IT+0x48>
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b746:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b74a:	e02d      	b.n	800b7a8 <UART_Start_Receive_IT+0xa4>
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	22ff      	movs	r2, #255	@ 0xff
 800b750:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b754:	e028      	b.n	800b7a8 <UART_Start_Receive_IT+0xa4>
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	689b      	ldr	r3, [r3, #8]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d10d      	bne.n	800b77a <UART_Start_Receive_IT+0x76>
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	691b      	ldr	r3, [r3, #16]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d104      	bne.n	800b770 <UART_Start_Receive_IT+0x6c>
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	22ff      	movs	r2, #255	@ 0xff
 800b76a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b76e:	e01b      	b.n	800b7a8 <UART_Start_Receive_IT+0xa4>
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	227f      	movs	r2, #127	@ 0x7f
 800b774:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b778:	e016      	b.n	800b7a8 <UART_Start_Receive_IT+0xa4>
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	689b      	ldr	r3, [r3, #8]
 800b77e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b782:	d10d      	bne.n	800b7a0 <UART_Start_Receive_IT+0x9c>
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	691b      	ldr	r3, [r3, #16]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d104      	bne.n	800b796 <UART_Start_Receive_IT+0x92>
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	227f      	movs	r2, #127	@ 0x7f
 800b790:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b794:	e008      	b.n	800b7a8 <UART_Start_Receive_IT+0xa4>
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	223f      	movs	r2, #63	@ 0x3f
 800b79a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800b79e:	e003      	b.n	800b7a8 <UART_Start_Receive_IT+0xa4>
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	2222      	movs	r2, #34	@ 0x22
 800b7b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	3308      	adds	r3, #8
 800b7be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b7c2:	e853 3f00 	ldrex	r3, [r3]
 800b7c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b7c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7ca:	f043 0301 	orr.w	r3, r3, #1
 800b7ce:	657b      	str	r3, [r7, #84]	@ 0x54
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	3308      	adds	r3, #8
 800b7d6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b7d8:	64ba      	str	r2, [r7, #72]	@ 0x48
 800b7da:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7dc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b7de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b7e0:	e841 2300 	strex	r3, r2, [r1]
 800b7e4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b7e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d1e5      	bne.n	800b7b8 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	689b      	ldr	r3, [r3, #8]
 800b7f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b7f4:	d107      	bne.n	800b806 <UART_Start_Receive_IT+0x102>
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	691b      	ldr	r3, [r3, #16]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d103      	bne.n	800b806 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	4a21      	ldr	r2, [pc, #132]	@ (800b888 <UART_Start_Receive_IT+0x184>)
 800b802:	669a      	str	r2, [r3, #104]	@ 0x68
 800b804:	e002      	b.n	800b80c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	4a20      	ldr	r2, [pc, #128]	@ (800b88c <UART_Start_Receive_IT+0x188>)
 800b80a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	691b      	ldr	r3, [r3, #16]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d019      	beq.n	800b848 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b81a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b81c:	e853 3f00 	ldrex	r3, [r3]
 800b820:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b824:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800b828:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	461a      	mov	r2, r3
 800b830:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b832:	637b      	str	r3, [r7, #52]	@ 0x34
 800b834:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b836:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b838:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b83a:	e841 2300 	strex	r3, r2, [r1]
 800b83e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b842:	2b00      	cmp	r3, #0
 800b844:	d1e6      	bne.n	800b814 <UART_Start_Receive_IT+0x110>
 800b846:	e018      	b.n	800b87a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b84e:	697b      	ldr	r3, [r7, #20]
 800b850:	e853 3f00 	ldrex	r3, [r3]
 800b854:	613b      	str	r3, [r7, #16]
   return(result);
 800b856:	693b      	ldr	r3, [r7, #16]
 800b858:	f043 0320 	orr.w	r3, r3, #32
 800b85c:	653b      	str	r3, [r7, #80]	@ 0x50
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	461a      	mov	r2, r3
 800b864:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b866:	623b      	str	r3, [r7, #32]
 800b868:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b86a:	69f9      	ldr	r1, [r7, #28]
 800b86c:	6a3a      	ldr	r2, [r7, #32]
 800b86e:	e841 2300 	strex	r3, r2, [r1]
 800b872:	61bb      	str	r3, [r7, #24]
   return(result);
 800b874:	69bb      	ldr	r3, [r7, #24]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d1e6      	bne.n	800b848 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800b87a:	2300      	movs	r3, #0
}
 800b87c:	4618      	mov	r0, r3
 800b87e:	375c      	adds	r7, #92	@ 0x5c
 800b880:	46bd      	mov	sp, r7
 800b882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b886:	4770      	bx	lr
 800b888:	0800bb3f 	.word	0x0800bb3f
 800b88c:	0800b9d9 	.word	0x0800b9d9

0800b890 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b890:	b480      	push	{r7}
 800b892:	b095      	sub	sp, #84	@ 0x54
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b89e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8a0:	e853 3f00 	ldrex	r3, [r3]
 800b8a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b8a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b8ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	461a      	mov	r2, r3
 800b8b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8b6:	643b      	str	r3, [r7, #64]	@ 0x40
 800b8b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b8bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b8be:	e841 2300 	strex	r3, r2, [r1]
 800b8c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b8c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d1e6      	bne.n	800b898 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	3308      	adds	r3, #8
 800b8d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8d2:	6a3b      	ldr	r3, [r7, #32]
 800b8d4:	e853 3f00 	ldrex	r3, [r3]
 800b8d8:	61fb      	str	r3, [r7, #28]
   return(result);
 800b8da:	69fb      	ldr	r3, [r7, #28]
 800b8dc:	f023 0301 	bic.w	r3, r3, #1
 800b8e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	3308      	adds	r3, #8
 800b8e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b8ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b8ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b8f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8f2:	e841 2300 	strex	r3, r2, [r1]
 800b8f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b8f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d1e5      	bne.n	800b8ca <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b902:	2b01      	cmp	r3, #1
 800b904:	d118      	bne.n	800b938 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	e853 3f00 	ldrex	r3, [r3]
 800b912:	60bb      	str	r3, [r7, #8]
   return(result);
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	f023 0310 	bic.w	r3, r3, #16
 800b91a:	647b      	str	r3, [r7, #68]	@ 0x44
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	461a      	mov	r2, r3
 800b922:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b924:	61bb      	str	r3, [r7, #24]
 800b926:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b928:	6979      	ldr	r1, [r7, #20]
 800b92a:	69ba      	ldr	r2, [r7, #24]
 800b92c:	e841 2300 	strex	r3, r2, [r1]
 800b930:	613b      	str	r3, [r7, #16]
   return(result);
 800b932:	693b      	ldr	r3, [r7, #16]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d1e6      	bne.n	800b906 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2220      	movs	r2, #32
 800b93c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2200      	movs	r2, #0
 800b944:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	2200      	movs	r2, #0
 800b94a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800b94c:	bf00      	nop
 800b94e:	3754      	adds	r7, #84	@ 0x54
 800b950:	46bd      	mov	sp, r7
 800b952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b956:	4770      	bx	lr

0800b958 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b958:	b580      	push	{r7, lr}
 800b95a:	b084      	sub	sp, #16
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b964:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	2200      	movs	r2, #0
 800b96a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	2200      	movs	r2, #0
 800b972:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b976:	68f8      	ldr	r0, [r7, #12]
 800b978:	f7ff faaa 	bl	800aed0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b97c:	bf00      	nop
 800b97e:	3710      	adds	r7, #16
 800b980:	46bd      	mov	sp, r7
 800b982:	bd80      	pop	{r7, pc}

0800b984 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b088      	sub	sp, #32
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	e853 3f00 	ldrex	r3, [r3]
 800b998:	60bb      	str	r3, [r7, #8]
   return(result);
 800b99a:	68bb      	ldr	r3, [r7, #8]
 800b99c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b9a0:	61fb      	str	r3, [r7, #28]
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	461a      	mov	r2, r3
 800b9a8:	69fb      	ldr	r3, [r7, #28]
 800b9aa:	61bb      	str	r3, [r7, #24]
 800b9ac:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9ae:	6979      	ldr	r1, [r7, #20]
 800b9b0:	69ba      	ldr	r2, [r7, #24]
 800b9b2:	e841 2300 	strex	r3, r2, [r1]
 800b9b6:	613b      	str	r3, [r7, #16]
   return(result);
 800b9b8:	693b      	ldr	r3, [r7, #16]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d1e6      	bne.n	800b98c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	2220      	movs	r2, #32
 800b9c2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b9ca:	6878      	ldr	r0, [r7, #4]
 800b9cc:	f7ff fa76 	bl	800aebc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b9d0:	bf00      	nop
 800b9d2:	3720      	adds	r7, #32
 800b9d4:	46bd      	mov	sp, r7
 800b9d6:	bd80      	pop	{r7, pc}

0800b9d8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b096      	sub	sp, #88	@ 0x58
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b9e6:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b9f0:	2b22      	cmp	r3, #34	@ 0x22
 800b9f2:	f040 8098 	bne.w	800bb26 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9fc:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ba00:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800ba04:	b2d9      	uxtb	r1, r3
 800ba06:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800ba0a:	b2da      	uxtb	r2, r3
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba10:	400a      	ands	r2, r1
 800ba12:	b2d2      	uxtb	r2, r2
 800ba14:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba1a:	1c5a      	adds	r2, r3, #1
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800ba26:	b29b      	uxth	r3, r3
 800ba28:	3b01      	subs	r3, #1
 800ba2a:	b29a      	uxth	r2, r3
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800ba38:	b29b      	uxth	r3, r3
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d17b      	bne.n	800bb36 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba46:	e853 3f00 	ldrex	r3, [r3]
 800ba4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ba4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ba52:	653b      	str	r3, [r7, #80]	@ 0x50
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	461a      	mov	r2, r3
 800ba5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba5c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ba5e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ba62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ba64:	e841 2300 	strex	r3, r2, [r1]
 800ba68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ba6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d1e6      	bne.n	800ba3e <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	3308      	adds	r3, #8
 800ba76:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba7a:	e853 3f00 	ldrex	r3, [r3]
 800ba7e:	623b      	str	r3, [r7, #32]
   return(result);
 800ba80:	6a3b      	ldr	r3, [r7, #32]
 800ba82:	f023 0301 	bic.w	r3, r3, #1
 800ba86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	3308      	adds	r3, #8
 800ba8e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ba90:	633a      	str	r2, [r7, #48]	@ 0x30
 800ba92:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba94:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ba96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba98:	e841 2300 	strex	r3, r2, [r1]
 800ba9c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ba9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d1e5      	bne.n	800ba70 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2220      	movs	r2, #32
 800baa8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	2200      	movs	r2, #0
 800bab0:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	2200      	movs	r2, #0
 800bab6:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800babc:	2b01      	cmp	r3, #1
 800babe:	d12e      	bne.n	800bb1e <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	2200      	movs	r2, #0
 800bac4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bacc:	693b      	ldr	r3, [r7, #16]
 800bace:	e853 3f00 	ldrex	r3, [r3]
 800bad2:	60fb      	str	r3, [r7, #12]
   return(result);
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	f023 0310 	bic.w	r3, r3, #16
 800bada:	64bb      	str	r3, [r7, #72]	@ 0x48
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	461a      	mov	r2, r3
 800bae2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bae4:	61fb      	str	r3, [r7, #28]
 800bae6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bae8:	69b9      	ldr	r1, [r7, #24]
 800baea:	69fa      	ldr	r2, [r7, #28]
 800baec:	e841 2300 	strex	r3, r2, [r1]
 800baf0:	617b      	str	r3, [r7, #20]
   return(result);
 800baf2:	697b      	ldr	r3, [r7, #20]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d1e6      	bne.n	800bac6 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	69db      	ldr	r3, [r3, #28]
 800bafe:	f003 0310 	and.w	r3, r3, #16
 800bb02:	2b10      	cmp	r3, #16
 800bb04:	d103      	bne.n	800bb0e <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	2210      	movs	r2, #16
 800bb0c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bb14:	4619      	mov	r1, r3
 800bb16:	6878      	ldr	r0, [r7, #4]
 800bb18:	f7ff f9e4 	bl	800aee4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bb1c:	e00b      	b.n	800bb36 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800bb1e:	6878      	ldr	r0, [r7, #4]
 800bb20:	f7f6 fa56 	bl	8001fd0 <HAL_UART_RxCpltCallback>
}
 800bb24:	e007      	b.n	800bb36 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	699a      	ldr	r2, [r3, #24]
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	f042 0208 	orr.w	r2, r2, #8
 800bb34:	619a      	str	r2, [r3, #24]
}
 800bb36:	bf00      	nop
 800bb38:	3758      	adds	r7, #88	@ 0x58
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}

0800bb3e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800bb3e:	b580      	push	{r7, lr}
 800bb40:	b096      	sub	sp, #88	@ 0x58
 800bb42:	af00      	add	r7, sp, #0
 800bb44:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bb4c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bb56:	2b22      	cmp	r3, #34	@ 0x22
 800bb58:	f040 8098 	bne.w	800bc8c <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb62:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb6a:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800bb6c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 800bb70:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800bb74:	4013      	ands	r3, r2
 800bb76:	b29a      	uxth	r2, r3
 800bb78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb7a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb80:	1c9a      	adds	r2, r3, #2
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bb8c:	b29b      	uxth	r3, r3
 800bb8e:	3b01      	subs	r3, #1
 800bb90:	b29a      	uxth	r2, r3
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800bb9e:	b29b      	uxth	r3, r3
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d17b      	bne.n	800bc9c <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbac:	e853 3f00 	ldrex	r3, [r3]
 800bbb0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bbb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbb4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bbb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	461a      	mov	r2, r3
 800bbc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bbc2:	643b      	str	r3, [r7, #64]	@ 0x40
 800bbc4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbc6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bbc8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bbca:	e841 2300 	strex	r3, r2, [r1]
 800bbce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bbd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d1e6      	bne.n	800bba4 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	3308      	adds	r3, #8
 800bbdc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbde:	6a3b      	ldr	r3, [r7, #32]
 800bbe0:	e853 3f00 	ldrex	r3, [r3]
 800bbe4:	61fb      	str	r3, [r7, #28]
   return(result);
 800bbe6:	69fb      	ldr	r3, [r7, #28]
 800bbe8:	f023 0301 	bic.w	r3, r3, #1
 800bbec:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	3308      	adds	r3, #8
 800bbf4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bbf6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bbf8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbfa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bbfc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bbfe:	e841 2300 	strex	r3, r2, [r1]
 800bc02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bc04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d1e5      	bne.n	800bbd6 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	2220      	movs	r2, #32
 800bc0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	2200      	movs	r2, #0
 800bc16:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc22:	2b01      	cmp	r3, #1
 800bc24:	d12e      	bne.n	800bc84 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	2200      	movs	r2, #0
 800bc2a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	e853 3f00 	ldrex	r3, [r3]
 800bc38:	60bb      	str	r3, [r7, #8]
   return(result);
 800bc3a:	68bb      	ldr	r3, [r7, #8]
 800bc3c:	f023 0310 	bic.w	r3, r3, #16
 800bc40:	647b      	str	r3, [r7, #68]	@ 0x44
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	461a      	mov	r2, r3
 800bc48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bc4a:	61bb      	str	r3, [r7, #24]
 800bc4c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc4e:	6979      	ldr	r1, [r7, #20]
 800bc50:	69ba      	ldr	r2, [r7, #24]
 800bc52:	e841 2300 	strex	r3, r2, [r1]
 800bc56:	613b      	str	r3, [r7, #16]
   return(result);
 800bc58:	693b      	ldr	r3, [r7, #16]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d1e6      	bne.n	800bc2c <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	69db      	ldr	r3, [r3, #28]
 800bc64:	f003 0310 	and.w	r3, r3, #16
 800bc68:	2b10      	cmp	r3, #16
 800bc6a:	d103      	bne.n	800bc74 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	2210      	movs	r2, #16
 800bc72:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800bc7a:	4619      	mov	r1, r3
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	f7ff f931 	bl	800aee4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bc82:	e00b      	b.n	800bc9c <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800bc84:	6878      	ldr	r0, [r7, #4]
 800bc86:	f7f6 f9a3 	bl	8001fd0 <HAL_UART_RxCpltCallback>
}
 800bc8a:	e007      	b.n	800bc9c <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	699a      	ldr	r2, [r3, #24]
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f042 0208 	orr.w	r2, r2, #8
 800bc9a:	619a      	str	r2, [r3, #24]
}
 800bc9c:	bf00      	nop
 800bc9e:	3758      	adds	r7, #88	@ 0x58
 800bca0:	46bd      	mov	sp, r7
 800bca2:	bd80      	pop	{r7, pc}

0800bca4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800bca4:	b480      	push	{r7}
 800bca6:	b083      	sub	sp, #12
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]
 800bcac:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d121      	bne.n	800bcfa <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681a      	ldr	r2, [r3, #0]
 800bcba:	4b27      	ldr	r3, [pc, #156]	@ (800bd58 <FMC_SDRAM_Init+0xb4>)
 800bcbc:	4013      	ands	r3, r2
 800bcbe:	683a      	ldr	r2, [r7, #0]
 800bcc0:	6851      	ldr	r1, [r2, #4]
 800bcc2:	683a      	ldr	r2, [r7, #0]
 800bcc4:	6892      	ldr	r2, [r2, #8]
 800bcc6:	4311      	orrs	r1, r2
 800bcc8:	683a      	ldr	r2, [r7, #0]
 800bcca:	68d2      	ldr	r2, [r2, #12]
 800bccc:	4311      	orrs	r1, r2
 800bcce:	683a      	ldr	r2, [r7, #0]
 800bcd0:	6912      	ldr	r2, [r2, #16]
 800bcd2:	4311      	orrs	r1, r2
 800bcd4:	683a      	ldr	r2, [r7, #0]
 800bcd6:	6952      	ldr	r2, [r2, #20]
 800bcd8:	4311      	orrs	r1, r2
 800bcda:	683a      	ldr	r2, [r7, #0]
 800bcdc:	6992      	ldr	r2, [r2, #24]
 800bcde:	4311      	orrs	r1, r2
 800bce0:	683a      	ldr	r2, [r7, #0]
 800bce2:	69d2      	ldr	r2, [r2, #28]
 800bce4:	4311      	orrs	r1, r2
 800bce6:	683a      	ldr	r2, [r7, #0]
 800bce8:	6a12      	ldr	r2, [r2, #32]
 800bcea:	4311      	orrs	r1, r2
 800bcec:	683a      	ldr	r2, [r7, #0]
 800bcee:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800bcf0:	430a      	orrs	r2, r1
 800bcf2:	431a      	orrs	r2, r3
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	601a      	str	r2, [r3, #0]
 800bcf8:	e026      	b.n	800bd48 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	69d9      	ldr	r1, [r3, #28]
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	6a1b      	ldr	r3, [r3, #32]
 800bd0a:	4319      	orrs	r1, r3
 800bd0c:	683b      	ldr	r3, [r7, #0]
 800bd0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd10:	430b      	orrs	r3, r1
 800bd12:	431a      	orrs	r2, r3
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	685a      	ldr	r2, [r3, #4]
 800bd1c:	4b0e      	ldr	r3, [pc, #56]	@ (800bd58 <FMC_SDRAM_Init+0xb4>)
 800bd1e:	4013      	ands	r3, r2
 800bd20:	683a      	ldr	r2, [r7, #0]
 800bd22:	6851      	ldr	r1, [r2, #4]
 800bd24:	683a      	ldr	r2, [r7, #0]
 800bd26:	6892      	ldr	r2, [r2, #8]
 800bd28:	4311      	orrs	r1, r2
 800bd2a:	683a      	ldr	r2, [r7, #0]
 800bd2c:	68d2      	ldr	r2, [r2, #12]
 800bd2e:	4311      	orrs	r1, r2
 800bd30:	683a      	ldr	r2, [r7, #0]
 800bd32:	6912      	ldr	r2, [r2, #16]
 800bd34:	4311      	orrs	r1, r2
 800bd36:	683a      	ldr	r2, [r7, #0]
 800bd38:	6952      	ldr	r2, [r2, #20]
 800bd3a:	4311      	orrs	r1, r2
 800bd3c:	683a      	ldr	r2, [r7, #0]
 800bd3e:	6992      	ldr	r2, [r2, #24]
 800bd40:	430a      	orrs	r2, r1
 800bd42:	431a      	orrs	r2, r3
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800bd48:	2300      	movs	r3, #0
}
 800bd4a:	4618      	mov	r0, r3
 800bd4c:	370c      	adds	r7, #12
 800bd4e:	46bd      	mov	sp, r7
 800bd50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd54:	4770      	bx	lr
 800bd56:	bf00      	nop
 800bd58:	ffff8000 	.word	0xffff8000

0800bd5c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800bd5c:	b480      	push	{r7}
 800bd5e:	b085      	sub	sp, #20
 800bd60:	af00      	add	r7, sp, #0
 800bd62:	60f8      	str	r0, [r7, #12]
 800bd64:	60b9      	str	r1, [r7, #8]
 800bd66:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d128      	bne.n	800bdc0 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	689b      	ldr	r3, [r3, #8]
 800bd72:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800bd76:	68bb      	ldr	r3, [r7, #8]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	1e59      	subs	r1, r3, #1
 800bd7c:	68bb      	ldr	r3, [r7, #8]
 800bd7e:	685b      	ldr	r3, [r3, #4]
 800bd80:	3b01      	subs	r3, #1
 800bd82:	011b      	lsls	r3, r3, #4
 800bd84:	4319      	orrs	r1, r3
 800bd86:	68bb      	ldr	r3, [r7, #8]
 800bd88:	689b      	ldr	r3, [r3, #8]
 800bd8a:	3b01      	subs	r3, #1
 800bd8c:	021b      	lsls	r3, r3, #8
 800bd8e:	4319      	orrs	r1, r3
 800bd90:	68bb      	ldr	r3, [r7, #8]
 800bd92:	68db      	ldr	r3, [r3, #12]
 800bd94:	3b01      	subs	r3, #1
 800bd96:	031b      	lsls	r3, r3, #12
 800bd98:	4319      	orrs	r1, r3
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	691b      	ldr	r3, [r3, #16]
 800bd9e:	3b01      	subs	r3, #1
 800bda0:	041b      	lsls	r3, r3, #16
 800bda2:	4319      	orrs	r1, r3
 800bda4:	68bb      	ldr	r3, [r7, #8]
 800bda6:	695b      	ldr	r3, [r3, #20]
 800bda8:	3b01      	subs	r3, #1
 800bdaa:	051b      	lsls	r3, r3, #20
 800bdac:	4319      	orrs	r1, r3
 800bdae:	68bb      	ldr	r3, [r7, #8]
 800bdb0:	699b      	ldr	r3, [r3, #24]
 800bdb2:	3b01      	subs	r3, #1
 800bdb4:	061b      	lsls	r3, r3, #24
 800bdb6:	430b      	orrs	r3, r1
 800bdb8:	431a      	orrs	r2, r3
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	609a      	str	r2, [r3, #8]
 800bdbe:	e02d      	b.n	800be1c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	689a      	ldr	r2, [r3, #8]
 800bdc4:	4b19      	ldr	r3, [pc, #100]	@ (800be2c <FMC_SDRAM_Timing_Init+0xd0>)
 800bdc6:	4013      	ands	r3, r2
 800bdc8:	68ba      	ldr	r2, [r7, #8]
 800bdca:	68d2      	ldr	r2, [r2, #12]
 800bdcc:	3a01      	subs	r2, #1
 800bdce:	0311      	lsls	r1, r2, #12
 800bdd0:	68ba      	ldr	r2, [r7, #8]
 800bdd2:	6952      	ldr	r2, [r2, #20]
 800bdd4:	3a01      	subs	r2, #1
 800bdd6:	0512      	lsls	r2, r2, #20
 800bdd8:	430a      	orrs	r2, r1
 800bdda:	431a      	orrs	r2, r3
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	68db      	ldr	r3, [r3, #12]
 800bde4:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	1e59      	subs	r1, r3, #1
 800bdee:	68bb      	ldr	r3, [r7, #8]
 800bdf0:	685b      	ldr	r3, [r3, #4]
 800bdf2:	3b01      	subs	r3, #1
 800bdf4:	011b      	lsls	r3, r3, #4
 800bdf6:	4319      	orrs	r1, r3
 800bdf8:	68bb      	ldr	r3, [r7, #8]
 800bdfa:	689b      	ldr	r3, [r3, #8]
 800bdfc:	3b01      	subs	r3, #1
 800bdfe:	021b      	lsls	r3, r3, #8
 800be00:	4319      	orrs	r1, r3
 800be02:	68bb      	ldr	r3, [r7, #8]
 800be04:	691b      	ldr	r3, [r3, #16]
 800be06:	3b01      	subs	r3, #1
 800be08:	041b      	lsls	r3, r3, #16
 800be0a:	4319      	orrs	r1, r3
 800be0c:	68bb      	ldr	r3, [r7, #8]
 800be0e:	699b      	ldr	r3, [r3, #24]
 800be10:	3b01      	subs	r3, #1
 800be12:	061b      	lsls	r3, r3, #24
 800be14:	430b      	orrs	r3, r1
 800be16:	431a      	orrs	r2, r3
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800be1c:	2300      	movs	r3, #0
}
 800be1e:	4618      	mov	r0, r3
 800be20:	3714      	adds	r7, #20
 800be22:	46bd      	mov	sp, r7
 800be24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be28:	4770      	bx	lr
 800be2a:	bf00      	nop
 800be2c:	ff0f0fff 	.word	0xff0f0fff

0800be30 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800be30:	b480      	push	{r7}
 800be32:	b085      	sub	sp, #20
 800be34:	af00      	add	r7, sp, #0
 800be36:	60f8      	str	r0, [r7, #12]
 800be38:	60b9      	str	r1, [r7, #8]
 800be3a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	691a      	ldr	r2, [r3, #16]
 800be40:	4b0c      	ldr	r3, [pc, #48]	@ (800be74 <FMC_SDRAM_SendCommand+0x44>)
 800be42:	4013      	ands	r3, r2
 800be44:	68ba      	ldr	r2, [r7, #8]
 800be46:	6811      	ldr	r1, [r2, #0]
 800be48:	68ba      	ldr	r2, [r7, #8]
 800be4a:	6852      	ldr	r2, [r2, #4]
 800be4c:	4311      	orrs	r1, r2
 800be4e:	68ba      	ldr	r2, [r7, #8]
 800be50:	6892      	ldr	r2, [r2, #8]
 800be52:	3a01      	subs	r2, #1
 800be54:	0152      	lsls	r2, r2, #5
 800be56:	4311      	orrs	r1, r2
 800be58:	68ba      	ldr	r2, [r7, #8]
 800be5a:	68d2      	ldr	r2, [r2, #12]
 800be5c:	0252      	lsls	r2, r2, #9
 800be5e:	430a      	orrs	r2, r1
 800be60:	431a      	orrs	r2, r3
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800be66:	2300      	movs	r3, #0
}
 800be68:	4618      	mov	r0, r3
 800be6a:	3714      	adds	r7, #20
 800be6c:	46bd      	mov	sp, r7
 800be6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be72:	4770      	bx	lr
 800be74:	ffc00000 	.word	0xffc00000

0800be78 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800be78:	b480      	push	{r7}
 800be7a:	b083      	sub	sp, #12
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
 800be80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	695a      	ldr	r2, [r3, #20]
 800be86:	4b07      	ldr	r3, [pc, #28]	@ (800bea4 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800be88:	4013      	ands	r3, r2
 800be8a:	683a      	ldr	r2, [r7, #0]
 800be8c:	0052      	lsls	r2, r2, #1
 800be8e:	431a      	orrs	r2, r3
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800be94:	2300      	movs	r3, #0
}
 800be96:	4618      	mov	r0, r3
 800be98:	370c      	adds	r7, #12
 800be9a:	46bd      	mov	sp, r7
 800be9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea0:	4770      	bx	lr
 800bea2:	bf00      	nop
 800bea4:	ffffc001 	.word	0xffffc001

0800bea8 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800bea8:	b084      	sub	sp, #16
 800beaa:	b480      	push	{r7}
 800beac:	b085      	sub	sp, #20
 800beae:	af00      	add	r7, sp, #0
 800beb0:	6078      	str	r0, [r7, #4]
 800beb2:	f107 001c 	add.w	r0, r7, #28
 800beb6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800beba:	2300      	movs	r3, #0
 800bebc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800bebe:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800bec0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800bec2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800bec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800bec6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800bec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800beca:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800becc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800bece:	431a      	orrs	r2, r3
             Init.ClockDiv
 800bed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800bed2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800bed4:	68fa      	ldr	r2, [r7, #12]
 800bed6:	4313      	orrs	r3, r2
 800bed8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	685a      	ldr	r2, [r3, #4]
 800bede:	4b07      	ldr	r3, [pc, #28]	@ (800befc <SDMMC_Init+0x54>)
 800bee0:	4013      	ands	r3, r2
 800bee2:	68fa      	ldr	r2, [r7, #12]
 800bee4:	431a      	orrs	r2, r3
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800beea:	2300      	movs	r3, #0
}
 800beec:	4618      	mov	r0, r3
 800beee:	3714      	adds	r7, #20
 800bef0:	46bd      	mov	sp, r7
 800bef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bef6:	b004      	add	sp, #16
 800bef8:	4770      	bx	lr
 800befa:	bf00      	nop
 800befc:	ffff8100 	.word	0xffff8100

0800bf00 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800bf00:	b480      	push	{r7}
 800bf02:	b083      	sub	sp, #12
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	2203      	movs	r2, #3
 800bf0c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800bf0e:	2300      	movs	r3, #0
}
 800bf10:	4618      	mov	r0, r3
 800bf12:	370c      	adds	r7, #12
 800bf14:	46bd      	mov	sp, r7
 800bf16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1a:	4770      	bx	lr

0800bf1c <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800bf1c:	b480      	push	{r7}
 800bf1e:	b083      	sub	sp, #12
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	f003 0303 	and.w	r3, r3, #3
}
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	370c      	adds	r7, #12
 800bf30:	46bd      	mov	sp, r7
 800bf32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf36:	4770      	bx	lr

0800bf38 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800bf38:	b480      	push	{r7}
 800bf3a:	b085      	sub	sp, #20
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	6078      	str	r0, [r7, #4]
 800bf40:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800bf42:	2300      	movs	r3, #0
 800bf44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800bf46:	683b      	ldr	r3, [r7, #0]
 800bf48:	681a      	ldr	r2, [r3, #0]
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800bf4e:	683b      	ldr	r3, [r7, #0]
 800bf50:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800bf52:	683b      	ldr	r3, [r7, #0]
 800bf54:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800bf56:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800bf5c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800bf5e:	683b      	ldr	r3, [r7, #0]
 800bf60:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800bf62:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800bf64:	68fa      	ldr	r2, [r7, #12]
 800bf66:	4313      	orrs	r3, r2
 800bf68:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	68da      	ldr	r2, [r3, #12]
 800bf6e:	4b06      	ldr	r3, [pc, #24]	@ (800bf88 <SDMMC_SendCommand+0x50>)
 800bf70:	4013      	ands	r3, r2
 800bf72:	68fa      	ldr	r2, [r7, #12]
 800bf74:	431a      	orrs	r2, r3
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800bf7a:	2300      	movs	r3, #0
}
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	3714      	adds	r7, #20
 800bf80:	46bd      	mov	sp, r7
 800bf82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf86:	4770      	bx	lr
 800bf88:	fffff000 	.word	0xfffff000

0800bf8c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800bf8c:	b480      	push	{r7}
 800bf8e:	b083      	sub	sp, #12
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	691b      	ldr	r3, [r3, #16]
 800bf98:	b2db      	uxtb	r3, r3
}
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	370c      	adds	r7, #12
 800bf9e:	46bd      	mov	sp, r7
 800bfa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfa4:	4770      	bx	lr

0800bfa6 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800bfa6:	b480      	push	{r7}
 800bfa8:	b085      	sub	sp, #20
 800bfaa:	af00      	add	r7, sp, #0
 800bfac:	6078      	str	r0, [r7, #4]
 800bfae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	3314      	adds	r3, #20
 800bfb4:	461a      	mov	r2, r3
 800bfb6:	683b      	ldr	r3, [r7, #0]
 800bfb8:	4413      	add	r3, r2
 800bfba:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	681b      	ldr	r3, [r3, #0]
}  
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	3714      	adds	r7, #20
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfca:	4770      	bx	lr

0800bfcc <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800bfcc:	b480      	push	{r7}
 800bfce:	b085      	sub	sp, #20
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
 800bfd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800bfda:	683b      	ldr	r3, [r7, #0]
 800bfdc:	681a      	ldr	r2, [r3, #0]
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800bfe2:	683b      	ldr	r3, [r7, #0]
 800bfe4:	685a      	ldr	r2, [r3, #4]
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800bfee:	683b      	ldr	r3, [r7, #0]
 800bff0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800bff2:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800bff4:	683b      	ldr	r3, [r7, #0]
 800bff6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800bff8:	431a      	orrs	r2, r3
                       Data->DPSM);
 800bffa:	683b      	ldr	r3, [r7, #0]
 800bffc:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800bffe:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800c000:	68fa      	ldr	r2, [r7, #12]
 800c002:	4313      	orrs	r3, r2
 800c004:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c00a:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	431a      	orrs	r2, r3
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800c016:	2300      	movs	r3, #0

}
 800c018:	4618      	mov	r0, r3
 800c01a:	3714      	adds	r7, #20
 800c01c:	46bd      	mov	sp, r7
 800c01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c022:	4770      	bx	lr

0800c024 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800c024:	b580      	push	{r7, lr}
 800c026:	b088      	sub	sp, #32
 800c028:	af00      	add	r7, sp, #0
 800c02a:	6078      	str	r0, [r7, #4]
 800c02c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800c02e:	683b      	ldr	r3, [r7, #0]
 800c030:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800c032:	2310      	movs	r3, #16
 800c034:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c036:	2340      	movs	r3, #64	@ 0x40
 800c038:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c03a:	2300      	movs	r3, #0
 800c03c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c03e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c042:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c044:	f107 0308 	add.w	r3, r7, #8
 800c048:	4619      	mov	r1, r3
 800c04a:	6878      	ldr	r0, [r7, #4]
 800c04c:	f7ff ff74 	bl	800bf38 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800c050:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c054:	2110      	movs	r1, #16
 800c056:	6878      	ldr	r0, [r7, #4]
 800c058:	f000 f9d6 	bl	800c408 <SDMMC_GetCmdResp1>
 800c05c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c05e:	69fb      	ldr	r3, [r7, #28]
}
 800c060:	4618      	mov	r0, r3
 800c062:	3720      	adds	r7, #32
 800c064:	46bd      	mov	sp, r7
 800c066:	bd80      	pop	{r7, pc}

0800c068 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b088      	sub	sp, #32
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
 800c070:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800c072:	683b      	ldr	r3, [r7, #0]
 800c074:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800c076:	2311      	movs	r3, #17
 800c078:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c07a:	2340      	movs	r3, #64	@ 0x40
 800c07c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c07e:	2300      	movs	r3, #0
 800c080:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c082:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c086:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c088:	f107 0308 	add.w	r3, r7, #8
 800c08c:	4619      	mov	r1, r3
 800c08e:	6878      	ldr	r0, [r7, #4]
 800c090:	f7ff ff52 	bl	800bf38 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800c094:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c098:	2111      	movs	r1, #17
 800c09a:	6878      	ldr	r0, [r7, #4]
 800c09c:	f000 f9b4 	bl	800c408 <SDMMC_GetCmdResp1>
 800c0a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c0a2:	69fb      	ldr	r3, [r7, #28]
}
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	3720      	adds	r7, #32
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	bd80      	pop	{r7, pc}

0800c0ac <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800c0ac:	b580      	push	{r7, lr}
 800c0ae:	b088      	sub	sp, #32
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	6078      	str	r0, [r7, #4]
 800c0b4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800c0b6:	683b      	ldr	r3, [r7, #0]
 800c0b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800c0ba:	2312      	movs	r3, #18
 800c0bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c0be:	2340      	movs	r3, #64	@ 0x40
 800c0c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c0c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c0ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c0cc:	f107 0308 	add.w	r3, r7, #8
 800c0d0:	4619      	mov	r1, r3
 800c0d2:	6878      	ldr	r0, [r7, #4]
 800c0d4:	f7ff ff30 	bl	800bf38 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800c0d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c0dc:	2112      	movs	r1, #18
 800c0de:	6878      	ldr	r0, [r7, #4]
 800c0e0:	f000 f992 	bl	800c408 <SDMMC_GetCmdResp1>
 800c0e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c0e6:	69fb      	ldr	r3, [r7, #28]
}
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	3720      	adds	r7, #32
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	bd80      	pop	{r7, pc}

0800c0f0 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b088      	sub	sp, #32
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
 800c0f8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800c0fa:	683b      	ldr	r3, [r7, #0]
 800c0fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800c0fe:	2318      	movs	r3, #24
 800c100:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c102:	2340      	movs	r3, #64	@ 0x40
 800c104:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c106:	2300      	movs	r3, #0
 800c108:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c10a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c10e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c110:	f107 0308 	add.w	r3, r7, #8
 800c114:	4619      	mov	r1, r3
 800c116:	6878      	ldr	r0, [r7, #4]
 800c118:	f7ff ff0e 	bl	800bf38 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800c11c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c120:	2118      	movs	r1, #24
 800c122:	6878      	ldr	r0, [r7, #4]
 800c124:	f000 f970 	bl	800c408 <SDMMC_GetCmdResp1>
 800c128:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c12a:	69fb      	ldr	r3, [r7, #28]
}
 800c12c:	4618      	mov	r0, r3
 800c12e:	3720      	adds	r7, #32
 800c130:	46bd      	mov	sp, r7
 800c132:	bd80      	pop	{r7, pc}

0800c134 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b088      	sub	sp, #32
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
 800c13c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800c13e:	683b      	ldr	r3, [r7, #0]
 800c140:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800c142:	2319      	movs	r3, #25
 800c144:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c146:	2340      	movs	r3, #64	@ 0x40
 800c148:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c14a:	2300      	movs	r3, #0
 800c14c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c14e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c152:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c154:	f107 0308 	add.w	r3, r7, #8
 800c158:	4619      	mov	r1, r3
 800c15a:	6878      	ldr	r0, [r7, #4]
 800c15c:	f7ff feec 	bl	800bf38 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800c160:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c164:	2119      	movs	r1, #25
 800c166:	6878      	ldr	r0, [r7, #4]
 800c168:	f000 f94e 	bl	800c408 <SDMMC_GetCmdResp1>
 800c16c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c16e:	69fb      	ldr	r3, [r7, #28]
}
 800c170:	4618      	mov	r0, r3
 800c172:	3720      	adds	r7, #32
 800c174:	46bd      	mov	sp, r7
 800c176:	bd80      	pop	{r7, pc}

0800c178 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b088      	sub	sp, #32
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800c180:	2300      	movs	r3, #0
 800c182:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800c184:	230c      	movs	r3, #12
 800c186:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c188:	2340      	movs	r3, #64	@ 0x40
 800c18a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c18c:	2300      	movs	r3, #0
 800c18e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c190:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c194:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c196:	f107 0308 	add.w	r3, r7, #8
 800c19a:	4619      	mov	r1, r3
 800c19c:	6878      	ldr	r0, [r7, #4]
 800c19e:	f7ff fecb 	bl	800bf38 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800c1a2:	4a05      	ldr	r2, [pc, #20]	@ (800c1b8 <SDMMC_CmdStopTransfer+0x40>)
 800c1a4:	210c      	movs	r1, #12
 800c1a6:	6878      	ldr	r0, [r7, #4]
 800c1a8:	f000 f92e 	bl	800c408 <SDMMC_GetCmdResp1>
 800c1ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c1ae:	69fb      	ldr	r3, [r7, #28]
}
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	3720      	adds	r7, #32
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	bd80      	pop	{r7, pc}
 800c1b8:	05f5e100 	.word	0x05f5e100

0800c1bc <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b08a      	sub	sp, #40	@ 0x28
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	60f8      	str	r0, [r7, #12]
 800c1c4:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800c1cc:	2307      	movs	r3, #7
 800c1ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c1d0:	2340      	movs	r3, #64	@ 0x40
 800c1d2:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c1d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c1dc:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c1de:	f107 0310 	add.w	r3, r7, #16
 800c1e2:	4619      	mov	r1, r3
 800c1e4:	68f8      	ldr	r0, [r7, #12]
 800c1e6:	f7ff fea7 	bl	800bf38 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800c1ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c1ee:	2107      	movs	r1, #7
 800c1f0:	68f8      	ldr	r0, [r7, #12]
 800c1f2:	f000 f909 	bl	800c408 <SDMMC_GetCmdResp1>
 800c1f6:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800c1f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	3728      	adds	r7, #40	@ 0x28
 800c1fe:	46bd      	mov	sp, r7
 800c200:	bd80      	pop	{r7, pc}

0800c202 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800c202:	b580      	push	{r7, lr}
 800c204:	b088      	sub	sp, #32
 800c206:	af00      	add	r7, sp, #0
 800c208:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800c20a:	2300      	movs	r3, #0
 800c20c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800c20e:	2300      	movs	r3, #0
 800c210:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800c212:	2300      	movs	r3, #0
 800c214:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c216:	2300      	movs	r3, #0
 800c218:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c21a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c21e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c220:	f107 0308 	add.w	r3, r7, #8
 800c224:	4619      	mov	r1, r3
 800c226:	6878      	ldr	r0, [r7, #4]
 800c228:	f7ff fe86 	bl	800bf38 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f000 fb23 	bl	800c878 <SDMMC_GetCmdError>
 800c232:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c234:	69fb      	ldr	r3, [r7, #28]
}
 800c236:	4618      	mov	r0, r3
 800c238:	3720      	adds	r7, #32
 800c23a:	46bd      	mov	sp, r7
 800c23c:	bd80      	pop	{r7, pc}

0800c23e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800c23e:	b580      	push	{r7, lr}
 800c240:	b088      	sub	sp, #32
 800c242:	af00      	add	r7, sp, #0
 800c244:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800c246:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800c24a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800c24c:	2308      	movs	r3, #8
 800c24e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c250:	2340      	movs	r3, #64	@ 0x40
 800c252:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c254:	2300      	movs	r3, #0
 800c256:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c258:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c25c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c25e:	f107 0308 	add.w	r3, r7, #8
 800c262:	4619      	mov	r1, r3
 800c264:	6878      	ldr	r0, [r7, #4]
 800c266:	f7ff fe67 	bl	800bf38 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800c26a:	6878      	ldr	r0, [r7, #4]
 800c26c:	f000 fab6 	bl	800c7dc <SDMMC_GetCmdResp7>
 800c270:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c272:	69fb      	ldr	r3, [r7, #28]
}
 800c274:	4618      	mov	r0, r3
 800c276:	3720      	adds	r7, #32
 800c278:	46bd      	mov	sp, r7
 800c27a:	bd80      	pop	{r7, pc}

0800c27c <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b088      	sub	sp, #32
 800c280:	af00      	add	r7, sp, #0
 800c282:	6078      	str	r0, [r7, #4]
 800c284:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800c286:	683b      	ldr	r3, [r7, #0]
 800c288:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800c28a:	2337      	movs	r3, #55	@ 0x37
 800c28c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c28e:	2340      	movs	r3, #64	@ 0x40
 800c290:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c292:	2300      	movs	r3, #0
 800c294:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c296:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c29a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c29c:	f107 0308 	add.w	r3, r7, #8
 800c2a0:	4619      	mov	r1, r3
 800c2a2:	6878      	ldr	r0, [r7, #4]
 800c2a4:	f7ff fe48 	bl	800bf38 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800c2a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c2ac:	2137      	movs	r1, #55	@ 0x37
 800c2ae:	6878      	ldr	r0, [r7, #4]
 800c2b0:	f000 f8aa 	bl	800c408 <SDMMC_GetCmdResp1>
 800c2b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c2b6:	69fb      	ldr	r3, [r7, #28]
}
 800c2b8:	4618      	mov	r0, r3
 800c2ba:	3720      	adds	r7, #32
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	bd80      	pop	{r7, pc}

0800c2c0 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b088      	sub	sp, #32
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
 800c2c8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800c2ca:	683a      	ldr	r2, [r7, #0]
 800c2cc:	4b0d      	ldr	r3, [pc, #52]	@ (800c304 <SDMMC_CmdAppOperCommand+0x44>)
 800c2ce:	4313      	orrs	r3, r2
 800c2d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800c2d2:	2329      	movs	r3, #41	@ 0x29
 800c2d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c2d6:	2340      	movs	r3, #64	@ 0x40
 800c2d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c2da:	2300      	movs	r3, #0
 800c2dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c2de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c2e2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c2e4:	f107 0308 	add.w	r3, r7, #8
 800c2e8:	4619      	mov	r1, r3
 800c2ea:	6878      	ldr	r0, [r7, #4]
 800c2ec:	f7ff fe24 	bl	800bf38 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800c2f0:	6878      	ldr	r0, [r7, #4]
 800c2f2:	f000 f9bf 	bl	800c674 <SDMMC_GetCmdResp3>
 800c2f6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c2f8:	69fb      	ldr	r3, [r7, #28]
}
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	3720      	adds	r7, #32
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bd80      	pop	{r7, pc}
 800c302:	bf00      	nop
 800c304:	80100000 	.word	0x80100000

0800c308 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b088      	sub	sp, #32
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800c310:	2300      	movs	r3, #0
 800c312:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800c314:	2302      	movs	r3, #2
 800c316:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c318:	23c0      	movs	r3, #192	@ 0xc0
 800c31a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c31c:	2300      	movs	r3, #0
 800c31e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c320:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c324:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c326:	f107 0308 	add.w	r3, r7, #8
 800c32a:	4619      	mov	r1, r3
 800c32c:	6878      	ldr	r0, [r7, #4]
 800c32e:	f7ff fe03 	bl	800bf38 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800c332:	6878      	ldr	r0, [r7, #4]
 800c334:	f000 f956 	bl	800c5e4 <SDMMC_GetCmdResp2>
 800c338:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c33a:	69fb      	ldr	r3, [r7, #28]
}
 800c33c:	4618      	mov	r0, r3
 800c33e:	3720      	adds	r7, #32
 800c340:	46bd      	mov	sp, r7
 800c342:	bd80      	pop	{r7, pc}

0800c344 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	b088      	sub	sp, #32
 800c348:	af00      	add	r7, sp, #0
 800c34a:	6078      	str	r0, [r7, #4]
 800c34c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800c34e:	683b      	ldr	r3, [r7, #0]
 800c350:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800c352:	2309      	movs	r3, #9
 800c354:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800c356:	23c0      	movs	r3, #192	@ 0xc0
 800c358:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c35a:	2300      	movs	r3, #0
 800c35c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c35e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c362:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c364:	f107 0308 	add.w	r3, r7, #8
 800c368:	4619      	mov	r1, r3
 800c36a:	6878      	ldr	r0, [r7, #4]
 800c36c:	f7ff fde4 	bl	800bf38 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800c370:	6878      	ldr	r0, [r7, #4]
 800c372:	f000 f937 	bl	800c5e4 <SDMMC_GetCmdResp2>
 800c376:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c378:	69fb      	ldr	r3, [r7, #28]
}
 800c37a:	4618      	mov	r0, r3
 800c37c:	3720      	adds	r7, #32
 800c37e:	46bd      	mov	sp, r7
 800c380:	bd80      	pop	{r7, pc}

0800c382 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800c382:	b580      	push	{r7, lr}
 800c384:	b088      	sub	sp, #32
 800c386:	af00      	add	r7, sp, #0
 800c388:	6078      	str	r0, [r7, #4]
 800c38a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800c38c:	2300      	movs	r3, #0
 800c38e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800c390:	2303      	movs	r3, #3
 800c392:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c394:	2340      	movs	r3, #64	@ 0x40
 800c396:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c398:	2300      	movs	r3, #0
 800c39a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c39c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c3a0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c3a2:	f107 0308 	add.w	r3, r7, #8
 800c3a6:	4619      	mov	r1, r3
 800c3a8:	6878      	ldr	r0, [r7, #4]
 800c3aa:	f7ff fdc5 	bl	800bf38 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800c3ae:	683a      	ldr	r2, [r7, #0]
 800c3b0:	2103      	movs	r1, #3
 800c3b2:	6878      	ldr	r0, [r7, #4]
 800c3b4:	f000 f99c 	bl	800c6f0 <SDMMC_GetCmdResp6>
 800c3b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c3ba:	69fb      	ldr	r3, [r7, #28]
}
 800c3bc:	4618      	mov	r0, r3
 800c3be:	3720      	adds	r7, #32
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	bd80      	pop	{r7, pc}

0800c3c4 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b088      	sub	sp, #32
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	6078      	str	r0, [r7, #4]
 800c3cc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800c3ce:	683b      	ldr	r3, [r7, #0]
 800c3d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800c3d2:	230d      	movs	r3, #13
 800c3d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800c3d6:	2340      	movs	r3, #64	@ 0x40
 800c3d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800c3da:	2300      	movs	r3, #0
 800c3dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800c3de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c3e2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800c3e4:	f107 0308 	add.w	r3, r7, #8
 800c3e8:	4619      	mov	r1, r3
 800c3ea:	6878      	ldr	r0, [r7, #4]
 800c3ec:	f7ff fda4 	bl	800bf38 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800c3f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c3f4:	210d      	movs	r1, #13
 800c3f6:	6878      	ldr	r0, [r7, #4]
 800c3f8:	f000 f806 	bl	800c408 <SDMMC_GetCmdResp1>
 800c3fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c3fe:	69fb      	ldr	r3, [r7, #28]
}
 800c400:	4618      	mov	r0, r3
 800c402:	3720      	adds	r7, #32
 800c404:	46bd      	mov	sp, r7
 800c406:	bd80      	pop	{r7, pc}

0800c408 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800c408:	b580      	push	{r7, lr}
 800c40a:	b088      	sub	sp, #32
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	60f8      	str	r0, [r7, #12]
 800c410:	460b      	mov	r3, r1
 800c412:	607a      	str	r2, [r7, #4]
 800c414:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800c416:	4b70      	ldr	r3, [pc, #448]	@ (800c5d8 <SDMMC_GetCmdResp1+0x1d0>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	4a70      	ldr	r2, [pc, #448]	@ (800c5dc <SDMMC_GetCmdResp1+0x1d4>)
 800c41c:	fba2 2303 	umull	r2, r3, r2, r3
 800c420:	0a5a      	lsrs	r2, r3, #9
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	fb02 f303 	mul.w	r3, r2, r3
 800c428:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800c42a:	69fb      	ldr	r3, [r7, #28]
 800c42c:	1e5a      	subs	r2, r3, #1
 800c42e:	61fa      	str	r2, [r7, #28]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d102      	bne.n	800c43a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c434:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c438:	e0c9      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c43e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c440:	69bb      	ldr	r3, [r7, #24]
 800c442:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c446:	2b00      	cmp	r3, #0
 800c448:	d0ef      	beq.n	800c42a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800c44a:	69bb      	ldr	r3, [r7, #24]
 800c44c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c450:	2b00      	cmp	r3, #0
 800c452:	d1ea      	bne.n	800c42a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c458:	f003 0304 	and.w	r3, r3, #4
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d004      	beq.n	800c46a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	2204      	movs	r2, #4
 800c464:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c466:	2304      	movs	r3, #4
 800c468:	e0b1      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c46e:	f003 0301 	and.w	r3, r3, #1
 800c472:	2b00      	cmp	r3, #0
 800c474:	d004      	beq.n	800c480 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	2201      	movs	r2, #1
 800c47a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c47c:	2301      	movs	r3, #1
 800c47e:	e0a6      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	22c5      	movs	r2, #197	@ 0xc5
 800c484:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c486:	68f8      	ldr	r0, [r7, #12]
 800c488:	f7ff fd80 	bl	800bf8c <SDMMC_GetCommandResponse>
 800c48c:	4603      	mov	r3, r0
 800c48e:	461a      	mov	r2, r3
 800c490:	7afb      	ldrb	r3, [r7, #11]
 800c492:	4293      	cmp	r3, r2
 800c494:	d001      	beq.n	800c49a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c496:	2301      	movs	r3, #1
 800c498:	e099      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800c49a:	2100      	movs	r1, #0
 800c49c:	68f8      	ldr	r0, [r7, #12]
 800c49e:	f7ff fd82 	bl	800bfa6 <SDMMC_GetResponse>
 800c4a2:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c4a4:	697a      	ldr	r2, [r7, #20]
 800c4a6:	4b4e      	ldr	r3, [pc, #312]	@ (800c5e0 <SDMMC_GetCmdResp1+0x1d8>)
 800c4a8:	4013      	ands	r3, r2
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d101      	bne.n	800c4b2 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	e08d      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c4b2:	697b      	ldr	r3, [r7, #20]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	da02      	bge.n	800c4be <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c4b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c4bc:	e087      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c4be:	697b      	ldr	r3, [r7, #20]
 800c4c0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d001      	beq.n	800c4cc <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800c4c8:	2340      	movs	r3, #64	@ 0x40
 800c4ca:	e080      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c4cc:	697b      	ldr	r3, [r7, #20]
 800c4ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d001      	beq.n	800c4da <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800c4d6:	2380      	movs	r3, #128	@ 0x80
 800c4d8:	e079      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c4da:	697b      	ldr	r3, [r7, #20]
 800c4dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d002      	beq.n	800c4ea <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c4e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c4e8:	e071      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c4ea:	697b      	ldr	r3, [r7, #20]
 800c4ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d002      	beq.n	800c4fa <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c4f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c4f8:	e069      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c4fa:	697b      	ldr	r3, [r7, #20]
 800c4fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c500:	2b00      	cmp	r3, #0
 800c502:	d002      	beq.n	800c50a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c504:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c508:	e061      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c50a:	697b      	ldr	r3, [r7, #20]
 800c50c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c510:	2b00      	cmp	r3, #0
 800c512:	d002      	beq.n	800c51a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c514:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c518:	e059      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c51a:	697b      	ldr	r3, [r7, #20]
 800c51c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c520:	2b00      	cmp	r3, #0
 800c522:	d002      	beq.n	800c52a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c524:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c528:	e051      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c52a:	697b      	ldr	r3, [r7, #20]
 800c52c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c530:	2b00      	cmp	r3, #0
 800c532:	d002      	beq.n	800c53a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c534:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c538:	e049      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c53a:	697b      	ldr	r3, [r7, #20]
 800c53c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c540:	2b00      	cmp	r3, #0
 800c542:	d002      	beq.n	800c54a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c544:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c548:	e041      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c54a:	697b      	ldr	r3, [r7, #20]
 800c54c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c550:	2b00      	cmp	r3, #0
 800c552:	d002      	beq.n	800c55a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800c554:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c558:	e039      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c55a:	697b      	ldr	r3, [r7, #20]
 800c55c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c560:	2b00      	cmp	r3, #0
 800c562:	d002      	beq.n	800c56a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800c564:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800c568:	e031      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c56a:	697b      	ldr	r3, [r7, #20]
 800c56c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c570:	2b00      	cmp	r3, #0
 800c572:	d002      	beq.n	800c57a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800c574:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800c578:	e029      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c57a:	697b      	ldr	r3, [r7, #20]
 800c57c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c580:	2b00      	cmp	r3, #0
 800c582:	d002      	beq.n	800c58a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800c584:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c588:	e021      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c58a:	697b      	ldr	r3, [r7, #20]
 800c58c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c590:	2b00      	cmp	r3, #0
 800c592:	d002      	beq.n	800c59a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c594:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800c598:	e019      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c59a:	697b      	ldr	r3, [r7, #20]
 800c59c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d002      	beq.n	800c5aa <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c5a4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800c5a8:	e011      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c5aa:	697b      	ldr	r3, [r7, #20]
 800c5ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d002      	beq.n	800c5ba <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800c5b4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800c5b8:	e009      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800c5ba:	697b      	ldr	r3, [r7, #20]
 800c5bc:	f003 0308 	and.w	r3, r3, #8
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d002      	beq.n	800c5ca <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c5c4:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800c5c8:	e001      	b.n	800c5ce <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c5ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	3720      	adds	r7, #32
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	bd80      	pop	{r7, pc}
 800c5d6:	bf00      	nop
 800c5d8:	20000034 	.word	0x20000034
 800c5dc:	10624dd3 	.word	0x10624dd3
 800c5e0:	fdffe008 	.word	0xfdffe008

0800c5e4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800c5e4:	b480      	push	{r7}
 800c5e6:	b085      	sub	sp, #20
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c5ec:	4b1f      	ldr	r3, [pc, #124]	@ (800c66c <SDMMC_GetCmdResp2+0x88>)
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	4a1f      	ldr	r2, [pc, #124]	@ (800c670 <SDMMC_GetCmdResp2+0x8c>)
 800c5f2:	fba2 2303 	umull	r2, r3, r2, r3
 800c5f6:	0a5b      	lsrs	r3, r3, #9
 800c5f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c5fc:	fb02 f303 	mul.w	r3, r2, r3
 800c600:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	1e5a      	subs	r2, r3, #1
 800c606:	60fa      	str	r2, [r7, #12]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d102      	bne.n	800c612 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c60c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c610:	e026      	b.n	800c660 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c616:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d0ef      	beq.n	800c602 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d1ea      	bne.n	800c602 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c630:	f003 0304 	and.w	r3, r3, #4
 800c634:	2b00      	cmp	r3, #0
 800c636:	d004      	beq.n	800c642 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	2204      	movs	r2, #4
 800c63c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c63e:	2304      	movs	r3, #4
 800c640:	e00e      	b.n	800c660 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c646:	f003 0301 	and.w	r3, r3, #1
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d004      	beq.n	800c658 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	2201      	movs	r2, #1
 800c652:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c654:	2301      	movs	r3, #1
 800c656:	e003      	b.n	800c660 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	22c5      	movs	r2, #197	@ 0xc5
 800c65c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800c65e:	2300      	movs	r3, #0
}
 800c660:	4618      	mov	r0, r3
 800c662:	3714      	adds	r7, #20
 800c664:	46bd      	mov	sp, r7
 800c666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66a:	4770      	bx	lr
 800c66c:	20000034 	.word	0x20000034
 800c670:	10624dd3 	.word	0x10624dd3

0800c674 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800c674:	b480      	push	{r7}
 800c676:	b085      	sub	sp, #20
 800c678:	af00      	add	r7, sp, #0
 800c67a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c67c:	4b1a      	ldr	r3, [pc, #104]	@ (800c6e8 <SDMMC_GetCmdResp3+0x74>)
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	4a1a      	ldr	r2, [pc, #104]	@ (800c6ec <SDMMC_GetCmdResp3+0x78>)
 800c682:	fba2 2303 	umull	r2, r3, r2, r3
 800c686:	0a5b      	lsrs	r3, r3, #9
 800c688:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c68c:	fb02 f303 	mul.w	r3, r2, r3
 800c690:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	1e5a      	subs	r2, r3, #1
 800c696:	60fa      	str	r2, [r7, #12]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d102      	bne.n	800c6a2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c69c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c6a0:	e01b      	b.n	800c6da <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c6a6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c6a8:	68bb      	ldr	r3, [r7, #8]
 800c6aa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d0ef      	beq.n	800c692 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800c6b2:	68bb      	ldr	r3, [r7, #8]
 800c6b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d1ea      	bne.n	800c692 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c6c0:	f003 0304 	and.w	r3, r3, #4
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d004      	beq.n	800c6d2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	2204      	movs	r2, #4
 800c6cc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c6ce:	2304      	movs	r3, #4
 800c6d0:	e003      	b.n	800c6da <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	22c5      	movs	r2, #197	@ 0xc5
 800c6d6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800c6d8:	2300      	movs	r3, #0
}
 800c6da:	4618      	mov	r0, r3
 800c6dc:	3714      	adds	r7, #20
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e4:	4770      	bx	lr
 800c6e6:	bf00      	nop
 800c6e8:	20000034 	.word	0x20000034
 800c6ec:	10624dd3 	.word	0x10624dd3

0800c6f0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b088      	sub	sp, #32
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	60f8      	str	r0, [r7, #12]
 800c6f8:	460b      	mov	r3, r1
 800c6fa:	607a      	str	r2, [r7, #4]
 800c6fc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c6fe:	4b35      	ldr	r3, [pc, #212]	@ (800c7d4 <SDMMC_GetCmdResp6+0xe4>)
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	4a35      	ldr	r2, [pc, #212]	@ (800c7d8 <SDMMC_GetCmdResp6+0xe8>)
 800c704:	fba2 2303 	umull	r2, r3, r2, r3
 800c708:	0a5b      	lsrs	r3, r3, #9
 800c70a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c70e:	fb02 f303 	mul.w	r3, r2, r3
 800c712:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800c714:	69fb      	ldr	r3, [r7, #28]
 800c716:	1e5a      	subs	r2, r3, #1
 800c718:	61fa      	str	r2, [r7, #28]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d102      	bne.n	800c724 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c71e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c722:	e052      	b.n	800c7ca <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c728:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c72a:	69bb      	ldr	r3, [r7, #24]
 800c72c:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c730:	2b00      	cmp	r3, #0
 800c732:	d0ef      	beq.n	800c714 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800c734:	69bb      	ldr	r3, [r7, #24]
 800c736:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d1ea      	bne.n	800c714 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c742:	f003 0304 	and.w	r3, r3, #4
 800c746:	2b00      	cmp	r3, #0
 800c748:	d004      	beq.n	800c754 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	2204      	movs	r2, #4
 800c74e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c750:	2304      	movs	r3, #4
 800c752:	e03a      	b.n	800c7ca <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c758:	f003 0301 	and.w	r3, r3, #1
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d004      	beq.n	800c76a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	2201      	movs	r2, #1
 800c764:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c766:	2301      	movs	r3, #1
 800c768:	e02f      	b.n	800c7ca <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800c76a:	68f8      	ldr	r0, [r7, #12]
 800c76c:	f7ff fc0e 	bl	800bf8c <SDMMC_GetCommandResponse>
 800c770:	4603      	mov	r3, r0
 800c772:	461a      	mov	r2, r3
 800c774:	7afb      	ldrb	r3, [r7, #11]
 800c776:	4293      	cmp	r3, r2
 800c778:	d001      	beq.n	800c77e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c77a:	2301      	movs	r3, #1
 800c77c:	e025      	b.n	800c7ca <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	22c5      	movs	r2, #197	@ 0xc5
 800c782:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800c784:	2100      	movs	r1, #0
 800c786:	68f8      	ldr	r0, [r7, #12]
 800c788:	f7ff fc0d 	bl	800bfa6 <SDMMC_GetResponse>
 800c78c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800c78e:	697b      	ldr	r3, [r7, #20]
 800c790:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800c794:	2b00      	cmp	r3, #0
 800c796:	d106      	bne.n	800c7a6 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800c798:	697b      	ldr	r3, [r7, #20]
 800c79a:	0c1b      	lsrs	r3, r3, #16
 800c79c:	b29a      	uxth	r2, r3
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	e011      	b.n	800c7ca <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800c7a6:	697b      	ldr	r3, [r7, #20]
 800c7a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d002      	beq.n	800c7b6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c7b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c7b4:	e009      	b.n	800c7ca <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800c7b6:	697b      	ldr	r3, [r7, #20]
 800c7b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d002      	beq.n	800c7c6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c7c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c7c4:	e001      	b.n	800c7ca <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c7c6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	3720      	adds	r7, #32
 800c7ce:	46bd      	mov	sp, r7
 800c7d0:	bd80      	pop	{r7, pc}
 800c7d2:	bf00      	nop
 800c7d4:	20000034 	.word	0x20000034
 800c7d8:	10624dd3 	.word	0x10624dd3

0800c7dc <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800c7dc:	b480      	push	{r7}
 800c7de:	b085      	sub	sp, #20
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c7e4:	4b22      	ldr	r3, [pc, #136]	@ (800c870 <SDMMC_GetCmdResp7+0x94>)
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	4a22      	ldr	r2, [pc, #136]	@ (800c874 <SDMMC_GetCmdResp7+0x98>)
 800c7ea:	fba2 2303 	umull	r2, r3, r2, r3
 800c7ee:	0a5b      	lsrs	r3, r3, #9
 800c7f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c7f4:	fb02 f303 	mul.w	r3, r2, r3
 800c7f8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	1e5a      	subs	r2, r3, #1
 800c7fe:	60fa      	str	r2, [r7, #12]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d102      	bne.n	800c80a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c804:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c808:	e02c      	b.n	800c864 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c80e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c810:	68bb      	ldr	r3, [r7, #8]
 800c812:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c816:	2b00      	cmp	r3, #0
 800c818:	d0ef      	beq.n	800c7fa <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800c81a:	68bb      	ldr	r3, [r7, #8]
 800c81c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800c820:	2b00      	cmp	r3, #0
 800c822:	d1ea      	bne.n	800c7fa <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c828:	f003 0304 	and.w	r3, r3, #4
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d004      	beq.n	800c83a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	2204      	movs	r2, #4
 800c834:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c836:	2304      	movs	r3, #4
 800c838:	e014      	b.n	800c864 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c83e:	f003 0301 	and.w	r3, r3, #1
 800c842:	2b00      	cmp	r3, #0
 800c844:	d004      	beq.n	800c850 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	2201      	movs	r2, #1
 800c84a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c84c:	2301      	movs	r3, #1
 800c84e:	e009      	b.n	800c864 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d002      	beq.n	800c862 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	2240      	movs	r2, #64	@ 0x40
 800c860:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800c862:	2300      	movs	r3, #0
  
}
 800c864:	4618      	mov	r0, r3
 800c866:	3714      	adds	r7, #20
 800c868:	46bd      	mov	sp, r7
 800c86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c86e:	4770      	bx	lr
 800c870:	20000034 	.word	0x20000034
 800c874:	10624dd3 	.word	0x10624dd3

0800c878 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800c878:	b480      	push	{r7}
 800c87a:	b085      	sub	sp, #20
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c880:	4b11      	ldr	r3, [pc, #68]	@ (800c8c8 <SDMMC_GetCmdError+0x50>)
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	4a11      	ldr	r2, [pc, #68]	@ (800c8cc <SDMMC_GetCmdError+0x54>)
 800c886:	fba2 2303 	umull	r2, r3, r2, r3
 800c88a:	0a5b      	lsrs	r3, r3, #9
 800c88c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c890:	fb02 f303 	mul.w	r3, r2, r3
 800c894:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	1e5a      	subs	r2, r3, #1
 800c89a:	60fa      	str	r2, [r7, #12]
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d102      	bne.n	800c8a6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c8a0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c8a4:	e009      	b.n	800c8ba <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c8aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d0f1      	beq.n	800c896 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	22c5      	movs	r2, #197	@ 0xc5
 800c8b6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800c8b8:	2300      	movs	r3, #0
}
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	3714      	adds	r7, #20
 800c8be:	46bd      	mov	sp, r7
 800c8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8c4:	4770      	bx	lr
 800c8c6:	bf00      	nop
 800c8c8:	20000034 	.word	0x20000034
 800c8cc:	10624dd3 	.word	0x10624dd3

0800c8d0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800c8d4:	4904      	ldr	r1, [pc, #16]	@ (800c8e8 <MX_FATFS_Init+0x18>)
 800c8d6:	4805      	ldr	r0, [pc, #20]	@ (800c8ec <MX_FATFS_Init+0x1c>)
 800c8d8:	f000 fa88 	bl	800cdec <FATFS_LinkDriver>
 800c8dc:	4603      	mov	r3, r0
 800c8de:	461a      	mov	r2, r3
 800c8e0:	4b03      	ldr	r3, [pc, #12]	@ (800c8f0 <MX_FATFS_Init+0x20>)
 800c8e2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c8e4:	bf00      	nop
 800c8e6:	bd80      	pop	{r7, pc}
 800c8e8:	20000d2c 	.word	0x20000d2c
 800c8ec:	08011b38 	.word	0x08011b38
 800c8f0:	20000d28 	.word	0x20000d28

0800c8f4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b082      	sub	sp, #8
 800c8f8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c8fe:	f000 f86d 	bl	800c9dc <BSP_SD_IsDetected>
 800c902:	4603      	mov	r3, r0
 800c904:	2b01      	cmp	r3, #1
 800c906:	d001      	beq.n	800c90c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800c908:	2302      	movs	r3, #2
 800c90a:	e005      	b.n	800c918 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800c90c:	4804      	ldr	r0, [pc, #16]	@ (800c920 <BSP_SD_Init+0x2c>)
 800c90e:	f7fc fa4b 	bl	8008da8 <HAL_SD_Init>
 800c912:	4603      	mov	r3, r0
 800c914:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800c916:	79fb      	ldrb	r3, [r7, #7]
}
 800c918:	4618      	mov	r0, r3
 800c91a:	3708      	adds	r7, #8
 800c91c:	46bd      	mov	sp, r7
 800c91e:	bd80      	pop	{r7, pc}
 800c920:	20000608 	.word	0x20000608

0800c924 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800c924:	b580      	push	{r7, lr}
 800c926:	b086      	sub	sp, #24
 800c928:	af00      	add	r7, sp, #0
 800c92a:	60f8      	str	r0, [r7, #12]
 800c92c:	60b9      	str	r1, [r7, #8]
 800c92e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c930:	2300      	movs	r3, #0
 800c932:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	68ba      	ldr	r2, [r7, #8]
 800c938:	68f9      	ldr	r1, [r7, #12]
 800c93a:	4806      	ldr	r0, [pc, #24]	@ (800c954 <BSP_SD_ReadBlocks_DMA+0x30>)
 800c93c:	f7fc faec 	bl	8008f18 <HAL_SD_ReadBlocks_DMA>
 800c940:	4603      	mov	r3, r0
 800c942:	2b00      	cmp	r3, #0
 800c944:	d001      	beq.n	800c94a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c946:	2301      	movs	r3, #1
 800c948:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c94a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c94c:	4618      	mov	r0, r3
 800c94e:	3718      	adds	r7, #24
 800c950:	46bd      	mov	sp, r7
 800c952:	bd80      	pop	{r7, pc}
 800c954:	20000608 	.word	0x20000608

0800c958 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800c958:	b580      	push	{r7, lr}
 800c95a:	b086      	sub	sp, #24
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	60f8      	str	r0, [r7, #12]
 800c960:	60b9      	str	r1, [r7, #8]
 800c962:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c964:	2300      	movs	r3, #0
 800c966:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	68ba      	ldr	r2, [r7, #8]
 800c96c:	68f9      	ldr	r1, [r7, #12]
 800c96e:	4806      	ldr	r0, [pc, #24]	@ (800c988 <BSP_SD_WriteBlocks_DMA+0x30>)
 800c970:	f7fc fbb4 	bl	80090dc <HAL_SD_WriteBlocks_DMA>
 800c974:	4603      	mov	r3, r0
 800c976:	2b00      	cmp	r3, #0
 800c978:	d001      	beq.n	800c97e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c97a:	2301      	movs	r3, #1
 800c97c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c97e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c980:	4618      	mov	r0, r3
 800c982:	3718      	adds	r7, #24
 800c984:	46bd      	mov	sp, r7
 800c986:	bd80      	pop	{r7, pc}
 800c988:	20000608 	.word	0x20000608

0800c98c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800c98c:	b580      	push	{r7, lr}
 800c98e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c990:	4805      	ldr	r0, [pc, #20]	@ (800c9a8 <BSP_SD_GetCardState+0x1c>)
 800c992:	f7fc fe63 	bl	800965c <HAL_SD_GetCardState>
 800c996:	4603      	mov	r3, r0
 800c998:	2b04      	cmp	r3, #4
 800c99a:	bf14      	ite	ne
 800c99c:	2301      	movne	r3, #1
 800c99e:	2300      	moveq	r3, #0
 800c9a0:	b2db      	uxtb	r3, r3
}
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	bd80      	pop	{r7, pc}
 800c9a6:	bf00      	nop
 800c9a8:	20000608 	.word	0x20000608

0800c9ac <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c9ac:	b580      	push	{r7, lr}
 800c9ae:	b082      	sub	sp, #8
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800c9b4:	6879      	ldr	r1, [r7, #4]
 800c9b6:	4803      	ldr	r0, [pc, #12]	@ (800c9c4 <BSP_SD_GetCardInfo+0x18>)
 800c9b8:	f7fc fe24 	bl	8009604 <HAL_SD_GetCardInfo>
}
 800c9bc:	bf00      	nop
 800c9be:	3708      	adds	r7, #8
 800c9c0:	46bd      	mov	sp, r7
 800c9c2:	bd80      	pop	{r7, pc}
 800c9c4:	20000608 	.word	0x20000608

0800c9c8 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	b082      	sub	sp, #8
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800c9d0:	f000 f9b2 	bl	800cd38 <BSP_SD_ReadCpltCallback>
}
 800c9d4:	bf00      	nop
 800c9d6:	3708      	adds	r7, #8
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	bd80      	pop	{r7, pc}

0800c9dc <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b082      	sub	sp, #8
 800c9e0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800c9e6:	f000 f80b 	bl	800ca00 <BSP_PlatformIsDetected>
 800c9ea:	4603      	mov	r3, r0
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d101      	bne.n	800c9f4 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800c9f4:	79fb      	ldrb	r3, [r7, #7]
 800c9f6:	b2db      	uxtb	r3, r3
}
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	3708      	adds	r7, #8
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	bd80      	pop	{r7, pc}

0800ca00 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b082      	sub	sp, #8
 800ca04:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800ca06:	2301      	movs	r3, #1
 800ca08:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800ca0a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800ca0e:	4806      	ldr	r0, [pc, #24]	@ (800ca28 <BSP_PlatformIsDetected+0x28>)
 800ca10:	f7f9 fb10 	bl	8006034 <HAL_GPIO_ReadPin>
 800ca14:	4603      	mov	r3, r0
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d001      	beq.n	800ca1e <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800ca1e:	79fb      	ldrb	r3, [r7, #7]
}
 800ca20:	4618      	mov	r0, r3
 800ca22:	3708      	adds	r7, #8
 800ca24:	46bd      	mov	sp, r7
 800ca26:	bd80      	pop	{r7, pc}
 800ca28:	40020800 	.word	0x40020800

0800ca2c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800ca2c:	b580      	push	{r7, lr}
 800ca2e:	b084      	sub	sp, #16
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800ca34:	f000 fa26 	bl	800ce84 <osKernelSysTick>
 800ca38:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800ca3a:	e006      	b.n	800ca4a <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ca3c:	f7ff ffa6 	bl	800c98c <BSP_SD_GetCardState>
 800ca40:	4603      	mov	r3, r0
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d101      	bne.n	800ca4a <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800ca46:	2300      	movs	r3, #0
 800ca48:	e009      	b.n	800ca5e <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800ca4a:	f000 fa1b 	bl	800ce84 <osKernelSysTick>
 800ca4e:	4602      	mov	r2, r0
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	1ad3      	subs	r3, r2, r3
 800ca54:	687a      	ldr	r2, [r7, #4]
 800ca56:	429a      	cmp	r2, r3
 800ca58:	d8f0      	bhi.n	800ca3c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800ca5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ca5e:	4618      	mov	r0, r3
 800ca60:	3710      	adds	r7, #16
 800ca62:	46bd      	mov	sp, r7
 800ca64:	bd80      	pop	{r7, pc}
	...

0800ca68 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800ca68:	b580      	push	{r7, lr}
 800ca6a:	b082      	sub	sp, #8
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	4603      	mov	r3, r0
 800ca70:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800ca72:	4b0b      	ldr	r3, [pc, #44]	@ (800caa0 <SD_CheckStatus+0x38>)
 800ca74:	2201      	movs	r2, #1
 800ca76:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ca78:	f7ff ff88 	bl	800c98c <BSP_SD_GetCardState>
 800ca7c:	4603      	mov	r3, r0
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d107      	bne.n	800ca92 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800ca82:	4b07      	ldr	r3, [pc, #28]	@ (800caa0 <SD_CheckStatus+0x38>)
 800ca84:	781b      	ldrb	r3, [r3, #0]
 800ca86:	b2db      	uxtb	r3, r3
 800ca88:	f023 0301 	bic.w	r3, r3, #1
 800ca8c:	b2da      	uxtb	r2, r3
 800ca8e:	4b04      	ldr	r3, [pc, #16]	@ (800caa0 <SD_CheckStatus+0x38>)
 800ca90:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800ca92:	4b03      	ldr	r3, [pc, #12]	@ (800caa0 <SD_CheckStatus+0x38>)
 800ca94:	781b      	ldrb	r3, [r3, #0]
 800ca96:	b2db      	uxtb	r3, r3
}
 800ca98:	4618      	mov	r0, r3
 800ca9a:	3708      	adds	r7, #8
 800ca9c:	46bd      	mov	sp, r7
 800ca9e:	bd80      	pop	{r7, pc}
 800caa0:	2000003d 	.word	0x2000003d

0800caa4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800caa4:	b590      	push	{r4, r7, lr}
 800caa6:	b087      	sub	sp, #28
 800caa8:	af00      	add	r7, sp, #0
 800caaa:	4603      	mov	r3, r0
 800caac:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800caae:	4b20      	ldr	r3, [pc, #128]	@ (800cb30 <SD_initialize+0x8c>)
 800cab0:	2201      	movs	r2, #1
 800cab2:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800cab4:	f000 f9da 	bl	800ce6c <osKernelRunning>
 800cab8:	4603      	mov	r3, r0
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d030      	beq.n	800cb20 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800cabe:	f7ff ff19 	bl	800c8f4 <BSP_SD_Init>
 800cac2:	4603      	mov	r3, r0
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d107      	bne.n	800cad8 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800cac8:	79fb      	ldrb	r3, [r7, #7]
 800caca:	4618      	mov	r0, r3
 800cacc:	f7ff ffcc 	bl	800ca68 <SD_CheckStatus>
 800cad0:	4603      	mov	r3, r0
 800cad2:	461a      	mov	r2, r3
 800cad4:	4b16      	ldr	r3, [pc, #88]	@ (800cb30 <SD_initialize+0x8c>)
 800cad6:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800cad8:	4b15      	ldr	r3, [pc, #84]	@ (800cb30 <SD_initialize+0x8c>)
 800cada:	781b      	ldrb	r3, [r3, #0]
 800cadc:	b2db      	uxtb	r3, r3
 800cade:	2b01      	cmp	r3, #1
 800cae0:	d01e      	beq.n	800cb20 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800cae2:	4b14      	ldr	r3, [pc, #80]	@ (800cb34 <SD_initialize+0x90>)
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d10e      	bne.n	800cb08 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800caea:	4b13      	ldr	r3, [pc, #76]	@ (800cb38 <SD_initialize+0x94>)
 800caec:	f107 0408 	add.w	r4, r7, #8
 800caf0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800caf2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800caf6:	f107 0308 	add.w	r3, r7, #8
 800cafa:	2100      	movs	r1, #0
 800cafc:	4618      	mov	r0, r3
 800cafe:	f000 fa49 	bl	800cf94 <osMessageCreate>
 800cb02:	4603      	mov	r3, r0
 800cb04:	4a0b      	ldr	r2, [pc, #44]	@ (800cb34 <SD_initialize+0x90>)
 800cb06:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800cb08:	4b0a      	ldr	r3, [pc, #40]	@ (800cb34 <SD_initialize+0x90>)
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d107      	bne.n	800cb20 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800cb10:	4b07      	ldr	r3, [pc, #28]	@ (800cb30 <SD_initialize+0x8c>)
 800cb12:	781b      	ldrb	r3, [r3, #0]
 800cb14:	b2db      	uxtb	r3, r3
 800cb16:	f043 0301 	orr.w	r3, r3, #1
 800cb1a:	b2da      	uxtb	r2, r3
 800cb1c:	4b04      	ldr	r3, [pc, #16]	@ (800cb30 <SD_initialize+0x8c>)
 800cb1e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800cb20:	4b03      	ldr	r3, [pc, #12]	@ (800cb30 <SD_initialize+0x8c>)
 800cb22:	781b      	ldrb	r3, [r3, #0]
 800cb24:	b2db      	uxtb	r3, r3
}
 800cb26:	4618      	mov	r0, r3
 800cb28:	371c      	adds	r7, #28
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	bd90      	pop	{r4, r7, pc}
 800cb2e:	bf00      	nop
 800cb30:	2000003d 	.word	0x2000003d
 800cb34:	20000d30 	.word	0x20000d30
 800cb38:	08010048 	.word	0x08010048

0800cb3c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800cb3c:	b580      	push	{r7, lr}
 800cb3e:	b082      	sub	sp, #8
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	4603      	mov	r3, r0
 800cb44:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800cb46:	79fb      	ldrb	r3, [r7, #7]
 800cb48:	4618      	mov	r0, r3
 800cb4a:	f7ff ff8d 	bl	800ca68 <SD_CheckStatus>
 800cb4e:	4603      	mov	r3, r0
}
 800cb50:	4618      	mov	r0, r3
 800cb52:	3708      	adds	r7, #8
 800cb54:	46bd      	mov	sp, r7
 800cb56:	bd80      	pop	{r7, pc}

0800cb58 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800cb58:	b580      	push	{r7, lr}
 800cb5a:	b08a      	sub	sp, #40	@ 0x28
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	60b9      	str	r1, [r7, #8]
 800cb60:	607a      	str	r2, [r7, #4]
 800cb62:	603b      	str	r3, [r7, #0]
 800cb64:	4603      	mov	r3, r0
 800cb66:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800cb68:	2301      	movs	r3, #1
 800cb6a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800cb6e:	f247 5030 	movw	r0, #30000	@ 0x7530
 800cb72:	f7ff ff5b 	bl	800ca2c <SD_CheckStatusWithTimeout>
 800cb76:	4603      	mov	r3, r0
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	da02      	bge.n	800cb82 <SD_read+0x2a>
  {
    return res;
 800cb7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb80:	e032      	b.n	800cbe8 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800cb82:	683a      	ldr	r2, [r7, #0]
 800cb84:	6879      	ldr	r1, [r7, #4]
 800cb86:	68b8      	ldr	r0, [r7, #8]
 800cb88:	f7ff fecc 	bl	800c924 <BSP_SD_ReadBlocks_DMA>
 800cb8c:	4603      	mov	r3, r0
 800cb8e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800cb92:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d124      	bne.n	800cbe4 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800cb9a:	4b15      	ldr	r3, [pc, #84]	@ (800cbf0 <SD_read+0x98>)
 800cb9c:	6819      	ldr	r1, [r3, #0]
 800cb9e:	f107 0314 	add.w	r3, r7, #20
 800cba2:	f247 5230 	movw	r2, #30000	@ 0x7530
 800cba6:	4618      	mov	r0, r3
 800cba8:	f000 fa5c 	bl	800d064 <osMessageGet>

    if (event.status == osEventMessage)
 800cbac:	697b      	ldr	r3, [r7, #20]
 800cbae:	2b10      	cmp	r3, #16
 800cbb0:	d118      	bne.n	800cbe4 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800cbb2:	69bb      	ldr	r3, [r7, #24]
 800cbb4:	2b01      	cmp	r3, #1
 800cbb6:	d115      	bne.n	800cbe4 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800cbb8:	f000 f964 	bl	800ce84 <osKernelSysTick>
 800cbbc:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800cbbe:	e008      	b.n	800cbd2 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800cbc0:	f7ff fee4 	bl	800c98c <BSP_SD_GetCardState>
 800cbc4:	4603      	mov	r3, r0
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d103      	bne.n	800cbd2 <SD_read+0x7a>
              {
                res = RES_OK;
 800cbca:	2300      	movs	r3, #0
 800cbcc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800cbd0:	e008      	b.n	800cbe4 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800cbd2:	f000 f957 	bl	800ce84 <osKernelSysTick>
 800cbd6:	4602      	mov	r2, r0
 800cbd8:	6a3b      	ldr	r3, [r7, #32]
 800cbda:	1ad3      	subs	r3, r2, r3
 800cbdc:	f247 522f 	movw	r2, #29999	@ 0x752f
 800cbe0:	4293      	cmp	r3, r2
 800cbe2:	d9ed      	bls.n	800cbc0 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800cbe4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800cbe8:	4618      	mov	r0, r3
 800cbea:	3728      	adds	r7, #40	@ 0x28
 800cbec:	46bd      	mov	sp, r7
 800cbee:	bd80      	pop	{r7, pc}
 800cbf0:	20000d30 	.word	0x20000d30

0800cbf4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800cbf4:	b580      	push	{r7, lr}
 800cbf6:	b08a      	sub	sp, #40	@ 0x28
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	60b9      	str	r1, [r7, #8]
 800cbfc:	607a      	str	r2, [r7, #4]
 800cbfe:	603b      	str	r3, [r7, #0]
 800cc00:	4603      	mov	r3, r0
 800cc02:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800cc04:	2301      	movs	r3, #1
 800cc06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800cc0a:	f247 5030 	movw	r0, #30000	@ 0x7530
 800cc0e:	f7ff ff0d 	bl	800ca2c <SD_CheckStatusWithTimeout>
 800cc12:	4603      	mov	r3, r0
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	da02      	bge.n	800cc1e <SD_write+0x2a>
  {
    return res;
 800cc18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc1c:	e02e      	b.n	800cc7c <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800cc1e:	683a      	ldr	r2, [r7, #0]
 800cc20:	6879      	ldr	r1, [r7, #4]
 800cc22:	68b8      	ldr	r0, [r7, #8]
 800cc24:	f7ff fe98 	bl	800c958 <BSP_SD_WriteBlocks_DMA>
 800cc28:	4603      	mov	r3, r0
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d124      	bne.n	800cc78 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800cc2e:	4b15      	ldr	r3, [pc, #84]	@ (800cc84 <SD_write+0x90>)
 800cc30:	6819      	ldr	r1, [r3, #0]
 800cc32:	f107 0314 	add.w	r3, r7, #20
 800cc36:	f247 5230 	movw	r2, #30000	@ 0x7530
 800cc3a:	4618      	mov	r0, r3
 800cc3c:	f000 fa12 	bl	800d064 <osMessageGet>

    if (event.status == osEventMessage)
 800cc40:	697b      	ldr	r3, [r7, #20]
 800cc42:	2b10      	cmp	r3, #16
 800cc44:	d118      	bne.n	800cc78 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800cc46:	69bb      	ldr	r3, [r7, #24]
 800cc48:	2b02      	cmp	r3, #2
 800cc4a:	d115      	bne.n	800cc78 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800cc4c:	f000 f91a 	bl	800ce84 <osKernelSysTick>
 800cc50:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800cc52:	e008      	b.n	800cc66 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800cc54:	f7ff fe9a 	bl	800c98c <BSP_SD_GetCardState>
 800cc58:	4603      	mov	r3, r0
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d103      	bne.n	800cc66 <SD_write+0x72>
          {
            res = RES_OK;
 800cc5e:	2300      	movs	r3, #0
 800cc60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800cc64:	e008      	b.n	800cc78 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800cc66:	f000 f90d 	bl	800ce84 <osKernelSysTick>
 800cc6a:	4602      	mov	r2, r0
 800cc6c:	6a3b      	ldr	r3, [r7, #32]
 800cc6e:	1ad3      	subs	r3, r2, r3
 800cc70:	f247 522f 	movw	r2, #29999	@ 0x752f
 800cc74:	4293      	cmp	r3, r2
 800cc76:	d9ed      	bls.n	800cc54 <SD_write+0x60>
    }

  }
#endif

  return res;
 800cc78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800cc7c:	4618      	mov	r0, r3
 800cc7e:	3728      	adds	r7, #40	@ 0x28
 800cc80:	46bd      	mov	sp, r7
 800cc82:	bd80      	pop	{r7, pc}
 800cc84:	20000d30 	.word	0x20000d30

0800cc88 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800cc88:	b580      	push	{r7, lr}
 800cc8a:	b08c      	sub	sp, #48	@ 0x30
 800cc8c:	af00      	add	r7, sp, #0
 800cc8e:	4603      	mov	r3, r0
 800cc90:	603a      	str	r2, [r7, #0]
 800cc92:	71fb      	strb	r3, [r7, #7]
 800cc94:	460b      	mov	r3, r1
 800cc96:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800cc98:	2301      	movs	r3, #1
 800cc9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800cc9e:	4b25      	ldr	r3, [pc, #148]	@ (800cd34 <SD_ioctl+0xac>)
 800cca0:	781b      	ldrb	r3, [r3, #0]
 800cca2:	b2db      	uxtb	r3, r3
 800cca4:	f003 0301 	and.w	r3, r3, #1
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d001      	beq.n	800ccb0 <SD_ioctl+0x28>
 800ccac:	2303      	movs	r3, #3
 800ccae:	e03c      	b.n	800cd2a <SD_ioctl+0xa2>

  switch (cmd)
 800ccb0:	79bb      	ldrb	r3, [r7, #6]
 800ccb2:	2b03      	cmp	r3, #3
 800ccb4:	d834      	bhi.n	800cd20 <SD_ioctl+0x98>
 800ccb6:	a201      	add	r2, pc, #4	@ (adr r2, 800ccbc <SD_ioctl+0x34>)
 800ccb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccbc:	0800cccd 	.word	0x0800cccd
 800ccc0:	0800ccd5 	.word	0x0800ccd5
 800ccc4:	0800cced 	.word	0x0800cced
 800ccc8:	0800cd07 	.word	0x0800cd07
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800cccc:	2300      	movs	r3, #0
 800ccce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ccd2:	e028      	b.n	800cd26 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800ccd4:	f107 030c 	add.w	r3, r7, #12
 800ccd8:	4618      	mov	r0, r3
 800ccda:	f7ff fe67 	bl	800c9ac <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800ccde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800cce4:	2300      	movs	r3, #0
 800cce6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ccea:	e01c      	b.n	800cd26 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ccec:	f107 030c 	add.w	r3, r7, #12
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	f7ff fe5b 	bl	800c9ac <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800ccf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccf8:	b29a      	uxth	r2, r3
 800ccfa:	683b      	ldr	r3, [r7, #0]
 800ccfc:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800ccfe:	2300      	movs	r3, #0
 800cd00:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800cd04:	e00f      	b.n	800cd26 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800cd06:	f107 030c 	add.w	r3, r7, #12
 800cd0a:	4618      	mov	r0, r3
 800cd0c:	f7ff fe4e 	bl	800c9ac <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800cd10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd12:	0a5a      	lsrs	r2, r3, #9
 800cd14:	683b      	ldr	r3, [r7, #0]
 800cd16:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800cd18:	2300      	movs	r3, #0
 800cd1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800cd1e:	e002      	b.n	800cd26 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800cd20:	2304      	movs	r3, #4
 800cd22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800cd26:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	3730      	adds	r7, #48	@ 0x30
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	bd80      	pop	{r7, pc}
 800cd32:	bf00      	nop
 800cd34:	2000003d 	.word	0x2000003d

0800cd38 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800cd3c:	4b04      	ldr	r3, [pc, #16]	@ (800cd50 <BSP_SD_ReadCpltCallback+0x18>)
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	2200      	movs	r2, #0
 800cd42:	2101      	movs	r1, #1
 800cd44:	4618      	mov	r0, r3
 800cd46:	f000 f94d 	bl	800cfe4 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800cd4a:	bf00      	nop
 800cd4c:	bd80      	pop	{r7, pc}
 800cd4e:	bf00      	nop
 800cd50:	20000d30 	.word	0x20000d30

0800cd54 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800cd54:	b480      	push	{r7}
 800cd56:	b087      	sub	sp, #28
 800cd58:	af00      	add	r7, sp, #0
 800cd5a:	60f8      	str	r0, [r7, #12]
 800cd5c:	60b9      	str	r1, [r7, #8]
 800cd5e:	4613      	mov	r3, r2
 800cd60:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800cd62:	2301      	movs	r3, #1
 800cd64:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800cd66:	2300      	movs	r3, #0
 800cd68:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800cd6a:	4b1f      	ldr	r3, [pc, #124]	@ (800cde8 <FATFS_LinkDriverEx+0x94>)
 800cd6c:	7a5b      	ldrb	r3, [r3, #9]
 800cd6e:	b2db      	uxtb	r3, r3
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d131      	bne.n	800cdd8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800cd74:	4b1c      	ldr	r3, [pc, #112]	@ (800cde8 <FATFS_LinkDriverEx+0x94>)
 800cd76:	7a5b      	ldrb	r3, [r3, #9]
 800cd78:	b2db      	uxtb	r3, r3
 800cd7a:	461a      	mov	r2, r3
 800cd7c:	4b1a      	ldr	r3, [pc, #104]	@ (800cde8 <FATFS_LinkDriverEx+0x94>)
 800cd7e:	2100      	movs	r1, #0
 800cd80:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800cd82:	4b19      	ldr	r3, [pc, #100]	@ (800cde8 <FATFS_LinkDriverEx+0x94>)
 800cd84:	7a5b      	ldrb	r3, [r3, #9]
 800cd86:	b2db      	uxtb	r3, r3
 800cd88:	4a17      	ldr	r2, [pc, #92]	@ (800cde8 <FATFS_LinkDriverEx+0x94>)
 800cd8a:	009b      	lsls	r3, r3, #2
 800cd8c:	4413      	add	r3, r2
 800cd8e:	68fa      	ldr	r2, [r7, #12]
 800cd90:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800cd92:	4b15      	ldr	r3, [pc, #84]	@ (800cde8 <FATFS_LinkDriverEx+0x94>)
 800cd94:	7a5b      	ldrb	r3, [r3, #9]
 800cd96:	b2db      	uxtb	r3, r3
 800cd98:	461a      	mov	r2, r3
 800cd9a:	4b13      	ldr	r3, [pc, #76]	@ (800cde8 <FATFS_LinkDriverEx+0x94>)
 800cd9c:	4413      	add	r3, r2
 800cd9e:	79fa      	ldrb	r2, [r7, #7]
 800cda0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800cda2:	4b11      	ldr	r3, [pc, #68]	@ (800cde8 <FATFS_LinkDriverEx+0x94>)
 800cda4:	7a5b      	ldrb	r3, [r3, #9]
 800cda6:	b2db      	uxtb	r3, r3
 800cda8:	1c5a      	adds	r2, r3, #1
 800cdaa:	b2d1      	uxtb	r1, r2
 800cdac:	4a0e      	ldr	r2, [pc, #56]	@ (800cde8 <FATFS_LinkDriverEx+0x94>)
 800cdae:	7251      	strb	r1, [r2, #9]
 800cdb0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800cdb2:	7dbb      	ldrb	r3, [r7, #22]
 800cdb4:	3330      	adds	r3, #48	@ 0x30
 800cdb6:	b2da      	uxtb	r2, r3
 800cdb8:	68bb      	ldr	r3, [r7, #8]
 800cdba:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800cdbc:	68bb      	ldr	r3, [r7, #8]
 800cdbe:	3301      	adds	r3, #1
 800cdc0:	223a      	movs	r2, #58	@ 0x3a
 800cdc2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800cdc4:	68bb      	ldr	r3, [r7, #8]
 800cdc6:	3302      	adds	r3, #2
 800cdc8:	222f      	movs	r2, #47	@ 0x2f
 800cdca:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800cdcc:	68bb      	ldr	r3, [r7, #8]
 800cdce:	3303      	adds	r3, #3
 800cdd0:	2200      	movs	r2, #0
 800cdd2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800cdd4:	2300      	movs	r3, #0
 800cdd6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800cdd8:	7dfb      	ldrb	r3, [r7, #23]
}
 800cdda:	4618      	mov	r0, r3
 800cddc:	371c      	adds	r7, #28
 800cdde:	46bd      	mov	sp, r7
 800cde0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde4:	4770      	bx	lr
 800cde6:	bf00      	nop
 800cde8:	20000d34 	.word	0x20000d34

0800cdec <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b082      	sub	sp, #8
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
 800cdf4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800cdf6:	2200      	movs	r2, #0
 800cdf8:	6839      	ldr	r1, [r7, #0]
 800cdfa:	6878      	ldr	r0, [r7, #4]
 800cdfc:	f7ff ffaa 	bl	800cd54 <FATFS_LinkDriverEx>
 800ce00:	4603      	mov	r3, r0
}
 800ce02:	4618      	mov	r0, r3
 800ce04:	3708      	adds	r7, #8
 800ce06:	46bd      	mov	sp, r7
 800ce08:	bd80      	pop	{r7, pc}

0800ce0a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800ce0a:	b480      	push	{r7}
 800ce0c:	b085      	sub	sp, #20
 800ce0e:	af00      	add	r7, sp, #0
 800ce10:	4603      	mov	r3, r0
 800ce12:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800ce14:	2300      	movs	r3, #0
 800ce16:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800ce18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ce1c:	2b84      	cmp	r3, #132	@ 0x84
 800ce1e:	d005      	beq.n	800ce2c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800ce20:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	4413      	add	r3, r2
 800ce28:	3303      	adds	r3, #3
 800ce2a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800ce2c:	68fb      	ldr	r3, [r7, #12]
}
 800ce2e:	4618      	mov	r0, r3
 800ce30:	3714      	adds	r7, #20
 800ce32:	46bd      	mov	sp, r7
 800ce34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce38:	4770      	bx	lr

0800ce3a <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800ce3a:	b480      	push	{r7}
 800ce3c:	b083      	sub	sp, #12
 800ce3e:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ce40:	f3ef 8305 	mrs	r3, IPSR
 800ce44:	607b      	str	r3, [r7, #4]
  return(result);
 800ce46:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	bf14      	ite	ne
 800ce4c:	2301      	movne	r3, #1
 800ce4e:	2300      	moveq	r3, #0
 800ce50:	b2db      	uxtb	r3, r3
}
 800ce52:	4618      	mov	r0, r3
 800ce54:	370c      	adds	r7, #12
 800ce56:	46bd      	mov	sp, r7
 800ce58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce5c:	4770      	bx	lr

0800ce5e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800ce5e:	b580      	push	{r7, lr}
 800ce60:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800ce62:	f001 f9e7 	bl	800e234 <vTaskStartScheduler>
  
  return osOK;
 800ce66:	2300      	movs	r3, #0
}
 800ce68:	4618      	mov	r0, r3
 800ce6a:	bd80      	pop	{r7, pc}

0800ce6c <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 800ce70:	f001 fe36 	bl	800eae0 <xTaskGetSchedulerState>
 800ce74:	4603      	mov	r3, r0
 800ce76:	2b01      	cmp	r3, #1
 800ce78:	d101      	bne.n	800ce7e <osKernelRunning+0x12>
    return 0;
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	e000      	b.n	800ce80 <osKernelRunning+0x14>
  else
    return 1;
 800ce7e:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 800ce80:	4618      	mov	r0, r3
 800ce82:	bd80      	pop	{r7, pc}

0800ce84 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800ce84:	b580      	push	{r7, lr}
 800ce86:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800ce88:	f7ff ffd7 	bl	800ce3a <inHandlerMode>
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d003      	beq.n	800ce9a <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800ce92:	f001 fafb 	bl	800e48c <xTaskGetTickCountFromISR>
 800ce96:	4603      	mov	r3, r0
 800ce98:	e002      	b.n	800cea0 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800ce9a:	f001 fae7 	bl	800e46c <xTaskGetTickCount>
 800ce9e:	4603      	mov	r3, r0
  }
}
 800cea0:	4618      	mov	r0, r3
 800cea2:	bd80      	pop	{r7, pc}

0800cea4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800cea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cea6:	b089      	sub	sp, #36	@ 0x24
 800cea8:	af04      	add	r7, sp, #16
 800ceaa:	6078      	str	r0, [r7, #4]
 800ceac:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	695b      	ldr	r3, [r3, #20]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d020      	beq.n	800cef8 <osThreadCreate+0x54>
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	699b      	ldr	r3, [r3, #24]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d01c      	beq.n	800cef8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	685c      	ldr	r4, [r3, #4]
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	691e      	ldr	r6, [r3, #16]
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ced0:	4618      	mov	r0, r3
 800ced2:	f7ff ff9a 	bl	800ce0a <makeFreeRtosPriority>
 800ced6:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	695b      	ldr	r3, [r3, #20]
 800cedc:	687a      	ldr	r2, [r7, #4]
 800cede:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cee0:	9202      	str	r2, [sp, #8]
 800cee2:	9301      	str	r3, [sp, #4]
 800cee4:	9100      	str	r1, [sp, #0]
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	4632      	mov	r2, r6
 800ceea:	4629      	mov	r1, r5
 800ceec:	4620      	mov	r0, r4
 800ceee:	f000 ffb1 	bl	800de54 <xTaskCreateStatic>
 800cef2:	4603      	mov	r3, r0
 800cef4:	60fb      	str	r3, [r7, #12]
 800cef6:	e01c      	b.n	800cf32 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	685c      	ldr	r4, [r3, #4]
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cf04:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cf0c:	4618      	mov	r0, r3
 800cf0e:	f7ff ff7c 	bl	800ce0a <makeFreeRtosPriority>
 800cf12:	4602      	mov	r2, r0
 800cf14:	f107 030c 	add.w	r3, r7, #12
 800cf18:	9301      	str	r3, [sp, #4]
 800cf1a:	9200      	str	r2, [sp, #0]
 800cf1c:	683b      	ldr	r3, [r7, #0]
 800cf1e:	4632      	mov	r2, r6
 800cf20:	4629      	mov	r1, r5
 800cf22:	4620      	mov	r0, r4
 800cf24:	f000 fffc 	bl	800df20 <xTaskCreate>
 800cf28:	4603      	mov	r3, r0
 800cf2a:	2b01      	cmp	r3, #1
 800cf2c:	d001      	beq.n	800cf32 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800cf2e:	2300      	movs	r3, #0
 800cf30:	e000      	b.n	800cf34 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800cf32:	68fb      	ldr	r3, [r7, #12]
}
 800cf34:	4618      	mov	r0, r3
 800cf36:	3714      	adds	r7, #20
 800cf38:	46bd      	mov	sp, r7
 800cf3a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cf3c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b084      	sub	sp, #16
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d001      	beq.n	800cf52 <osDelay+0x16>
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	e000      	b.n	800cf54 <osDelay+0x18>
 800cf52:	2301      	movs	r3, #1
 800cf54:	4618      	mov	r0, r3
 800cf56:	f001 f935 	bl	800e1c4 <vTaskDelay>
  
  return osOK;
 800cf5a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800cf5c:	4618      	mov	r0, r3
 800cf5e:	3710      	adds	r7, #16
 800cf60:	46bd      	mov	sp, r7
 800cf62:	bd80      	pop	{r7, pc}

0800cf64 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b082      	sub	sp, #8
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	685b      	ldr	r3, [r3, #4]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d007      	beq.n	800cf84 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	685b      	ldr	r3, [r3, #4]
 800cf78:	4619      	mov	r1, r3
 800cf7a:	2001      	movs	r0, #1
 800cf7c:	f000 fb21 	bl	800d5c2 <xQueueCreateMutexStatic>
 800cf80:	4603      	mov	r3, r0
 800cf82:	e003      	b.n	800cf8c <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800cf84:	2001      	movs	r0, #1
 800cf86:	f000 fb04 	bl	800d592 <xQueueCreateMutex>
 800cf8a:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	3708      	adds	r7, #8
 800cf90:	46bd      	mov	sp, r7
 800cf92:	bd80      	pop	{r7, pc}

0800cf94 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800cf94:	b590      	push	{r4, r7, lr}
 800cf96:	b085      	sub	sp, #20
 800cf98:	af02      	add	r7, sp, #8
 800cf9a:	6078      	str	r0, [r7, #4]
 800cf9c:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	689b      	ldr	r3, [r3, #8]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d011      	beq.n	800cfca <osMessageCreate+0x36>
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	68db      	ldr	r3, [r3, #12]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d00d      	beq.n	800cfca <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	6818      	ldr	r0, [r3, #0]
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	6859      	ldr	r1, [r3, #4]
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	689a      	ldr	r2, [r3, #8]
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	68db      	ldr	r3, [r3, #12]
 800cfbe:	2400      	movs	r4, #0
 800cfc0:	9400      	str	r4, [sp, #0]
 800cfc2:	f000 f9e3 	bl	800d38c <xQueueGenericCreateStatic>
 800cfc6:	4603      	mov	r3, r0
 800cfc8:	e008      	b.n	800cfdc <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	6818      	ldr	r0, [r3, #0]
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	685b      	ldr	r3, [r3, #4]
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	4619      	mov	r1, r3
 800cfd6:	f000 fa60 	bl	800d49a <xQueueGenericCreate>
 800cfda:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800cfdc:	4618      	mov	r0, r3
 800cfde:	370c      	adds	r7, #12
 800cfe0:	46bd      	mov	sp, r7
 800cfe2:	bd90      	pop	{r4, r7, pc}

0800cfe4 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800cfe4:	b580      	push	{r7, lr}
 800cfe6:	b086      	sub	sp, #24
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	60f8      	str	r0, [r7, #12]
 800cfec:	60b9      	str	r1, [r7, #8]
 800cfee:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800cff0:	2300      	movs	r3, #0
 800cff2:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800cff8:	697b      	ldr	r3, [r7, #20]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d101      	bne.n	800d002 <osMessagePut+0x1e>
    ticks = 1;
 800cffe:	2301      	movs	r3, #1
 800d000:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800d002:	f7ff ff1a 	bl	800ce3a <inHandlerMode>
 800d006:	4603      	mov	r3, r0
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d018      	beq.n	800d03e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800d00c:	f107 0210 	add.w	r2, r7, #16
 800d010:	f107 0108 	add.w	r1, r7, #8
 800d014:	2300      	movs	r3, #0
 800d016:	68f8      	ldr	r0, [r7, #12]
 800d018:	f000 fbf8 	bl	800d80c <xQueueGenericSendFromISR>
 800d01c:	4603      	mov	r3, r0
 800d01e:	2b01      	cmp	r3, #1
 800d020:	d001      	beq.n	800d026 <osMessagePut+0x42>
      return osErrorOS;
 800d022:	23ff      	movs	r3, #255	@ 0xff
 800d024:	e018      	b.n	800d058 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800d026:	693b      	ldr	r3, [r7, #16]
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d014      	beq.n	800d056 <osMessagePut+0x72>
 800d02c:	4b0c      	ldr	r3, [pc, #48]	@ (800d060 <osMessagePut+0x7c>)
 800d02e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d032:	601a      	str	r2, [r3, #0]
 800d034:	f3bf 8f4f 	dsb	sy
 800d038:	f3bf 8f6f 	isb	sy
 800d03c:	e00b      	b.n	800d056 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800d03e:	f107 0108 	add.w	r1, r7, #8
 800d042:	2300      	movs	r3, #0
 800d044:	697a      	ldr	r2, [r7, #20]
 800d046:	68f8      	ldr	r0, [r7, #12]
 800d048:	f000 fad6 	bl	800d5f8 <xQueueGenericSend>
 800d04c:	4603      	mov	r3, r0
 800d04e:	2b01      	cmp	r3, #1
 800d050:	d001      	beq.n	800d056 <osMessagePut+0x72>
      return osErrorOS;
 800d052:	23ff      	movs	r3, #255	@ 0xff
 800d054:	e000      	b.n	800d058 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800d056:	2300      	movs	r3, #0
}
 800d058:	4618      	mov	r0, r3
 800d05a:	3718      	adds	r7, #24
 800d05c:	46bd      	mov	sp, r7
 800d05e:	bd80      	pop	{r7, pc}
 800d060:	e000ed04 	.word	0xe000ed04

0800d064 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800d064:	b590      	push	{r4, r7, lr}
 800d066:	b08b      	sub	sp, #44	@ 0x2c
 800d068:	af00      	add	r7, sp, #0
 800d06a:	60f8      	str	r0, [r7, #12]
 800d06c:	60b9      	str	r1, [r7, #8]
 800d06e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800d070:	68bb      	ldr	r3, [r7, #8]
 800d072:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800d074:	2300      	movs	r3, #0
 800d076:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800d078:	68bb      	ldr	r3, [r7, #8]
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d10a      	bne.n	800d094 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800d07e:	2380      	movs	r3, #128	@ 0x80
 800d080:	617b      	str	r3, [r7, #20]
    return event;
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	461c      	mov	r4, r3
 800d086:	f107 0314 	add.w	r3, r7, #20
 800d08a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d08e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d092:	e054      	b.n	800d13e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800d094:	2300      	movs	r3, #0
 800d096:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800d098:	2300      	movs	r3, #0
 800d09a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0a2:	d103      	bne.n	800d0ac <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800d0a4:	f04f 33ff 	mov.w	r3, #4294967295
 800d0a8:	627b      	str	r3, [r7, #36]	@ 0x24
 800d0aa:	e009      	b.n	800d0c0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d006      	beq.n	800d0c0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800d0b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d101      	bne.n	800d0c0 <osMessageGet+0x5c>
      ticks = 1;
 800d0bc:	2301      	movs	r3, #1
 800d0be:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800d0c0:	f7ff febb 	bl	800ce3a <inHandlerMode>
 800d0c4:	4603      	mov	r3, r0
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d01c      	beq.n	800d104 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800d0ca:	f107 0220 	add.w	r2, r7, #32
 800d0ce:	f107 0314 	add.w	r3, r7, #20
 800d0d2:	3304      	adds	r3, #4
 800d0d4:	4619      	mov	r1, r3
 800d0d6:	68b8      	ldr	r0, [r7, #8]
 800d0d8:	f000 fd24 	bl	800db24 <xQueueReceiveFromISR>
 800d0dc:	4603      	mov	r3, r0
 800d0de:	2b01      	cmp	r3, #1
 800d0e0:	d102      	bne.n	800d0e8 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800d0e2:	2310      	movs	r3, #16
 800d0e4:	617b      	str	r3, [r7, #20]
 800d0e6:	e001      	b.n	800d0ec <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800d0ec:	6a3b      	ldr	r3, [r7, #32]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d01d      	beq.n	800d12e <osMessageGet+0xca>
 800d0f2:	4b15      	ldr	r3, [pc, #84]	@ (800d148 <osMessageGet+0xe4>)
 800d0f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d0f8:	601a      	str	r2, [r3, #0]
 800d0fa:	f3bf 8f4f 	dsb	sy
 800d0fe:	f3bf 8f6f 	isb	sy
 800d102:	e014      	b.n	800d12e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800d104:	f107 0314 	add.w	r3, r7, #20
 800d108:	3304      	adds	r3, #4
 800d10a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d10c:	4619      	mov	r1, r3
 800d10e:	68b8      	ldr	r0, [r7, #8]
 800d110:	f000 fc20 	bl	800d954 <xQueueReceive>
 800d114:	4603      	mov	r3, r0
 800d116:	2b01      	cmp	r3, #1
 800d118:	d102      	bne.n	800d120 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800d11a:	2310      	movs	r3, #16
 800d11c:	617b      	str	r3, [r7, #20]
 800d11e:	e006      	b.n	800d12e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800d120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d122:	2b00      	cmp	r3, #0
 800d124:	d101      	bne.n	800d12a <osMessageGet+0xc6>
 800d126:	2300      	movs	r3, #0
 800d128:	e000      	b.n	800d12c <osMessageGet+0xc8>
 800d12a:	2340      	movs	r3, #64	@ 0x40
 800d12c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	461c      	mov	r4, r3
 800d132:	f107 0314 	add.w	r3, r7, #20
 800d136:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d13a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800d13e:	68f8      	ldr	r0, [r7, #12]
 800d140:	372c      	adds	r7, #44	@ 0x2c
 800d142:	46bd      	mov	sp, r7
 800d144:	bd90      	pop	{r4, r7, pc}
 800d146:	bf00      	nop
 800d148:	e000ed04 	.word	0xe000ed04

0800d14c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d14c:	b480      	push	{r7}
 800d14e:	b083      	sub	sp, #12
 800d150:	af00      	add	r7, sp, #0
 800d152:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	f103 0208 	add.w	r2, r3, #8
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	f04f 32ff 	mov.w	r2, #4294967295
 800d164:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	f103 0208 	add.w	r2, r3, #8
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	f103 0208 	add.w	r2, r3, #8
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	2200      	movs	r2, #0
 800d17e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d180:	bf00      	nop
 800d182:	370c      	adds	r7, #12
 800d184:	46bd      	mov	sp, r7
 800d186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18a:	4770      	bx	lr

0800d18c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d18c:	b480      	push	{r7}
 800d18e:	b083      	sub	sp, #12
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	2200      	movs	r2, #0
 800d198:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d19a:	bf00      	nop
 800d19c:	370c      	adds	r7, #12
 800d19e:	46bd      	mov	sp, r7
 800d1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a4:	4770      	bx	lr

0800d1a6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d1a6:	b480      	push	{r7}
 800d1a8:	b085      	sub	sp, #20
 800d1aa:	af00      	add	r7, sp, #0
 800d1ac:	6078      	str	r0, [r7, #4]
 800d1ae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	685b      	ldr	r3, [r3, #4]
 800d1b4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	68fa      	ldr	r2, [r7, #12]
 800d1ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	689a      	ldr	r2, [r3, #8]
 800d1c0:	683b      	ldr	r3, [r7, #0]
 800d1c2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	689b      	ldr	r3, [r3, #8]
 800d1c8:	683a      	ldr	r2, [r7, #0]
 800d1ca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	683a      	ldr	r2, [r7, #0]
 800d1d0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d1d2:	683b      	ldr	r3, [r7, #0]
 800d1d4:	687a      	ldr	r2, [r7, #4]
 800d1d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	1c5a      	adds	r2, r3, #1
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	601a      	str	r2, [r3, #0]
}
 800d1e2:	bf00      	nop
 800d1e4:	3714      	adds	r7, #20
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ec:	4770      	bx	lr

0800d1ee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d1ee:	b480      	push	{r7}
 800d1f0:	b085      	sub	sp, #20
 800d1f2:	af00      	add	r7, sp, #0
 800d1f4:	6078      	str	r0, [r7, #4]
 800d1f6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d1f8:	683b      	ldr	r3, [r7, #0]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d204:	d103      	bne.n	800d20e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	691b      	ldr	r3, [r3, #16]
 800d20a:	60fb      	str	r3, [r7, #12]
 800d20c:	e00c      	b.n	800d228 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	3308      	adds	r3, #8
 800d212:	60fb      	str	r3, [r7, #12]
 800d214:	e002      	b.n	800d21c <vListInsert+0x2e>
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	685b      	ldr	r3, [r3, #4]
 800d21a:	60fb      	str	r3, [r7, #12]
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	685b      	ldr	r3, [r3, #4]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	68ba      	ldr	r2, [r7, #8]
 800d224:	429a      	cmp	r2, r3
 800d226:	d2f6      	bcs.n	800d216 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	685a      	ldr	r2, [r3, #4]
 800d22c:	683b      	ldr	r3, [r7, #0]
 800d22e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d230:	683b      	ldr	r3, [r7, #0]
 800d232:	685b      	ldr	r3, [r3, #4]
 800d234:	683a      	ldr	r2, [r7, #0]
 800d236:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d238:	683b      	ldr	r3, [r7, #0]
 800d23a:	68fa      	ldr	r2, [r7, #12]
 800d23c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	683a      	ldr	r2, [r7, #0]
 800d242:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d244:	683b      	ldr	r3, [r7, #0]
 800d246:	687a      	ldr	r2, [r7, #4]
 800d248:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	1c5a      	adds	r2, r3, #1
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	601a      	str	r2, [r3, #0]
}
 800d254:	bf00      	nop
 800d256:	3714      	adds	r7, #20
 800d258:	46bd      	mov	sp, r7
 800d25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d25e:	4770      	bx	lr

0800d260 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d260:	b480      	push	{r7}
 800d262:	b085      	sub	sp, #20
 800d264:	af00      	add	r7, sp, #0
 800d266:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	691b      	ldr	r3, [r3, #16]
 800d26c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	685b      	ldr	r3, [r3, #4]
 800d272:	687a      	ldr	r2, [r7, #4]
 800d274:	6892      	ldr	r2, [r2, #8]
 800d276:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	689b      	ldr	r3, [r3, #8]
 800d27c:	687a      	ldr	r2, [r7, #4]
 800d27e:	6852      	ldr	r2, [r2, #4]
 800d280:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	685b      	ldr	r3, [r3, #4]
 800d286:	687a      	ldr	r2, [r7, #4]
 800d288:	429a      	cmp	r2, r3
 800d28a:	d103      	bne.n	800d294 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	689a      	ldr	r2, [r3, #8]
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	2200      	movs	r2, #0
 800d298:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	1e5a      	subs	r2, r3, #1
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	681b      	ldr	r3, [r3, #0]
}
 800d2a8:	4618      	mov	r0, r3
 800d2aa:	3714      	adds	r7, #20
 800d2ac:	46bd      	mov	sp, r7
 800d2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b2:	4770      	bx	lr

0800d2b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d2b4:	b580      	push	{r7, lr}
 800d2b6:	b084      	sub	sp, #16
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	6078      	str	r0, [r7, #4]
 800d2bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d10d      	bne.n	800d2e4 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d2c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2cc:	b672      	cpsid	i
 800d2ce:	f383 8811 	msr	BASEPRI, r3
 800d2d2:	f3bf 8f6f 	isb	sy
 800d2d6:	f3bf 8f4f 	dsb	sy
 800d2da:	b662      	cpsie	i
 800d2dc:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d2de:	bf00      	nop
 800d2e0:	bf00      	nop
 800d2e2:	e7fd      	b.n	800d2e0 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800d2e4:	f001 fe1a 	bl	800ef1c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	681a      	ldr	r2, [r3, #0]
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d2f0:	68f9      	ldr	r1, [r7, #12]
 800d2f2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d2f4:	fb01 f303 	mul.w	r3, r1, r3
 800d2f8:	441a      	add	r2, r3
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	2200      	movs	r2, #0
 800d302:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	681a      	ldr	r2, [r3, #0]
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	681a      	ldr	r2, [r3, #0]
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d314:	3b01      	subs	r3, #1
 800d316:	68f9      	ldr	r1, [r7, #12]
 800d318:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d31a:	fb01 f303 	mul.w	r3, r1, r3
 800d31e:	441a      	add	r2, r3
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	22ff      	movs	r2, #255	@ 0xff
 800d328:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	22ff      	movs	r2, #255	@ 0xff
 800d330:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800d334:	683b      	ldr	r3, [r7, #0]
 800d336:	2b00      	cmp	r3, #0
 800d338:	d114      	bne.n	800d364 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	691b      	ldr	r3, [r3, #16]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d01a      	beq.n	800d378 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	3310      	adds	r3, #16
 800d346:	4618      	mov	r0, r3
 800d348:	f001 f9fc 	bl	800e744 <xTaskRemoveFromEventList>
 800d34c:	4603      	mov	r3, r0
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d012      	beq.n	800d378 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d352:	4b0d      	ldr	r3, [pc, #52]	@ (800d388 <xQueueGenericReset+0xd4>)
 800d354:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d358:	601a      	str	r2, [r3, #0]
 800d35a:	f3bf 8f4f 	dsb	sy
 800d35e:	f3bf 8f6f 	isb	sy
 800d362:	e009      	b.n	800d378 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	3310      	adds	r3, #16
 800d368:	4618      	mov	r0, r3
 800d36a:	f7ff feef 	bl	800d14c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	3324      	adds	r3, #36	@ 0x24
 800d372:	4618      	mov	r0, r3
 800d374:	f7ff feea 	bl	800d14c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d378:	f001 fe06 	bl	800ef88 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d37c:	2301      	movs	r3, #1
}
 800d37e:	4618      	mov	r0, r3
 800d380:	3710      	adds	r7, #16
 800d382:	46bd      	mov	sp, r7
 800d384:	bd80      	pop	{r7, pc}
 800d386:	bf00      	nop
 800d388:	e000ed04 	.word	0xe000ed04

0800d38c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d38c:	b580      	push	{r7, lr}
 800d38e:	b08e      	sub	sp, #56	@ 0x38
 800d390:	af02      	add	r7, sp, #8
 800d392:	60f8      	str	r0, [r7, #12]
 800d394:	60b9      	str	r1, [r7, #8]
 800d396:	607a      	str	r2, [r7, #4]
 800d398:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d10d      	bne.n	800d3bc <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800d3a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3a4:	b672      	cpsid	i
 800d3a6:	f383 8811 	msr	BASEPRI, r3
 800d3aa:	f3bf 8f6f 	isb	sy
 800d3ae:	f3bf 8f4f 	dsb	sy
 800d3b2:	b662      	cpsie	i
 800d3b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d3b6:	bf00      	nop
 800d3b8:	bf00      	nop
 800d3ba:	e7fd      	b.n	800d3b8 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d3bc:	683b      	ldr	r3, [r7, #0]
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d10d      	bne.n	800d3de <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800d3c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3c6:	b672      	cpsid	i
 800d3c8:	f383 8811 	msr	BASEPRI, r3
 800d3cc:	f3bf 8f6f 	isb	sy
 800d3d0:	f3bf 8f4f 	dsb	sy
 800d3d4:	b662      	cpsie	i
 800d3d6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d3d8:	bf00      	nop
 800d3da:	bf00      	nop
 800d3dc:	e7fd      	b.n	800d3da <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d002      	beq.n	800d3ea <xQueueGenericCreateStatic+0x5e>
 800d3e4:	68bb      	ldr	r3, [r7, #8]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d001      	beq.n	800d3ee <xQueueGenericCreateStatic+0x62>
 800d3ea:	2301      	movs	r3, #1
 800d3ec:	e000      	b.n	800d3f0 <xQueueGenericCreateStatic+0x64>
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d10d      	bne.n	800d410 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800d3f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3f8:	b672      	cpsid	i
 800d3fa:	f383 8811 	msr	BASEPRI, r3
 800d3fe:	f3bf 8f6f 	isb	sy
 800d402:	f3bf 8f4f 	dsb	sy
 800d406:	b662      	cpsie	i
 800d408:	623b      	str	r3, [r7, #32]
}
 800d40a:	bf00      	nop
 800d40c:	bf00      	nop
 800d40e:	e7fd      	b.n	800d40c <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	2b00      	cmp	r3, #0
 800d414:	d102      	bne.n	800d41c <xQueueGenericCreateStatic+0x90>
 800d416:	68bb      	ldr	r3, [r7, #8]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	d101      	bne.n	800d420 <xQueueGenericCreateStatic+0x94>
 800d41c:	2301      	movs	r3, #1
 800d41e:	e000      	b.n	800d422 <xQueueGenericCreateStatic+0x96>
 800d420:	2300      	movs	r3, #0
 800d422:	2b00      	cmp	r3, #0
 800d424:	d10d      	bne.n	800d442 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800d426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d42a:	b672      	cpsid	i
 800d42c:	f383 8811 	msr	BASEPRI, r3
 800d430:	f3bf 8f6f 	isb	sy
 800d434:	f3bf 8f4f 	dsb	sy
 800d438:	b662      	cpsie	i
 800d43a:	61fb      	str	r3, [r7, #28]
}
 800d43c:	bf00      	nop
 800d43e:	bf00      	nop
 800d440:	e7fd      	b.n	800d43e <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d442:	2348      	movs	r3, #72	@ 0x48
 800d444:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d446:	697b      	ldr	r3, [r7, #20]
 800d448:	2b48      	cmp	r3, #72	@ 0x48
 800d44a:	d00d      	beq.n	800d468 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800d44c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d450:	b672      	cpsid	i
 800d452:	f383 8811 	msr	BASEPRI, r3
 800d456:	f3bf 8f6f 	isb	sy
 800d45a:	f3bf 8f4f 	dsb	sy
 800d45e:	b662      	cpsie	i
 800d460:	61bb      	str	r3, [r7, #24]
}
 800d462:	bf00      	nop
 800d464:	bf00      	nop
 800d466:	e7fd      	b.n	800d464 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d468:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d46a:	683b      	ldr	r3, [r7, #0]
 800d46c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800d46e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d470:	2b00      	cmp	r3, #0
 800d472:	d00d      	beq.n	800d490 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d476:	2201      	movs	r2, #1
 800d478:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d47c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800d480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d482:	9300      	str	r3, [sp, #0]
 800d484:	4613      	mov	r3, r2
 800d486:	687a      	ldr	r2, [r7, #4]
 800d488:	68b9      	ldr	r1, [r7, #8]
 800d48a:	68f8      	ldr	r0, [r7, #12]
 800d48c:	f000 f848 	bl	800d520 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800d492:	4618      	mov	r0, r3
 800d494:	3730      	adds	r7, #48	@ 0x30
 800d496:	46bd      	mov	sp, r7
 800d498:	bd80      	pop	{r7, pc}

0800d49a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d49a:	b580      	push	{r7, lr}
 800d49c:	b08a      	sub	sp, #40	@ 0x28
 800d49e:	af02      	add	r7, sp, #8
 800d4a0:	60f8      	str	r0, [r7, #12]
 800d4a2:	60b9      	str	r1, [r7, #8]
 800d4a4:	4613      	mov	r3, r2
 800d4a6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d10d      	bne.n	800d4ca <xQueueGenericCreate+0x30>
	__asm volatile
 800d4ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4b2:	b672      	cpsid	i
 800d4b4:	f383 8811 	msr	BASEPRI, r3
 800d4b8:	f3bf 8f6f 	isb	sy
 800d4bc:	f3bf 8f4f 	dsb	sy
 800d4c0:	b662      	cpsie	i
 800d4c2:	613b      	str	r3, [r7, #16]
}
 800d4c4:	bf00      	nop
 800d4c6:	bf00      	nop
 800d4c8:	e7fd      	b.n	800d4c6 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800d4ca:	68bb      	ldr	r3, [r7, #8]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d102      	bne.n	800d4d6 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800d4d0:	2300      	movs	r3, #0
 800d4d2:	61fb      	str	r3, [r7, #28]
 800d4d4:	e004      	b.n	800d4e0 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	68ba      	ldr	r2, [r7, #8]
 800d4da:	fb02 f303 	mul.w	r3, r2, r3
 800d4de:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d4e0:	69fb      	ldr	r3, [r7, #28]
 800d4e2:	3348      	adds	r3, #72	@ 0x48
 800d4e4:	4618      	mov	r0, r3
 800d4e6:	f001 fe47 	bl	800f178 <pvPortMalloc>
 800d4ea:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d4ec:	69bb      	ldr	r3, [r7, #24]
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d011      	beq.n	800d516 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d4f2:	69bb      	ldr	r3, [r7, #24]
 800d4f4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d4f6:	697b      	ldr	r3, [r7, #20]
 800d4f8:	3348      	adds	r3, #72	@ 0x48
 800d4fa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d4fc:	69bb      	ldr	r3, [r7, #24]
 800d4fe:	2200      	movs	r2, #0
 800d500:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d504:	79fa      	ldrb	r2, [r7, #7]
 800d506:	69bb      	ldr	r3, [r7, #24]
 800d508:	9300      	str	r3, [sp, #0]
 800d50a:	4613      	mov	r3, r2
 800d50c:	697a      	ldr	r2, [r7, #20]
 800d50e:	68b9      	ldr	r1, [r7, #8]
 800d510:	68f8      	ldr	r0, [r7, #12]
 800d512:	f000 f805 	bl	800d520 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d516:	69bb      	ldr	r3, [r7, #24]
	}
 800d518:	4618      	mov	r0, r3
 800d51a:	3720      	adds	r7, #32
 800d51c:	46bd      	mov	sp, r7
 800d51e:	bd80      	pop	{r7, pc}

0800d520 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d520:	b580      	push	{r7, lr}
 800d522:	b084      	sub	sp, #16
 800d524:	af00      	add	r7, sp, #0
 800d526:	60f8      	str	r0, [r7, #12]
 800d528:	60b9      	str	r1, [r7, #8]
 800d52a:	607a      	str	r2, [r7, #4]
 800d52c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d52e:	68bb      	ldr	r3, [r7, #8]
 800d530:	2b00      	cmp	r3, #0
 800d532:	d103      	bne.n	800d53c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d534:	69bb      	ldr	r3, [r7, #24]
 800d536:	69ba      	ldr	r2, [r7, #24]
 800d538:	601a      	str	r2, [r3, #0]
 800d53a:	e002      	b.n	800d542 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d53c:	69bb      	ldr	r3, [r7, #24]
 800d53e:	687a      	ldr	r2, [r7, #4]
 800d540:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d542:	69bb      	ldr	r3, [r7, #24]
 800d544:	68fa      	ldr	r2, [r7, #12]
 800d546:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d548:	69bb      	ldr	r3, [r7, #24]
 800d54a:	68ba      	ldr	r2, [r7, #8]
 800d54c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d54e:	2101      	movs	r1, #1
 800d550:	69b8      	ldr	r0, [r7, #24]
 800d552:	f7ff feaf 	bl	800d2b4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d556:	bf00      	nop
 800d558:	3710      	adds	r7, #16
 800d55a:	46bd      	mov	sp, r7
 800d55c:	bd80      	pop	{r7, pc}

0800d55e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800d55e:	b580      	push	{r7, lr}
 800d560:	b082      	sub	sp, #8
 800d562:	af00      	add	r7, sp, #0
 800d564:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d00e      	beq.n	800d58a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	2200      	movs	r2, #0
 800d570:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	2200      	movs	r2, #0
 800d576:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	2200      	movs	r2, #0
 800d57c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800d57e:	2300      	movs	r3, #0
 800d580:	2200      	movs	r2, #0
 800d582:	2100      	movs	r1, #0
 800d584:	6878      	ldr	r0, [r7, #4]
 800d586:	f000 f837 	bl	800d5f8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800d58a:	bf00      	nop
 800d58c:	3708      	adds	r7, #8
 800d58e:	46bd      	mov	sp, r7
 800d590:	bd80      	pop	{r7, pc}

0800d592 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800d592:	b580      	push	{r7, lr}
 800d594:	b086      	sub	sp, #24
 800d596:	af00      	add	r7, sp, #0
 800d598:	4603      	mov	r3, r0
 800d59a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d59c:	2301      	movs	r3, #1
 800d59e:	617b      	str	r3, [r7, #20]
 800d5a0:	2300      	movs	r3, #0
 800d5a2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800d5a4:	79fb      	ldrb	r3, [r7, #7]
 800d5a6:	461a      	mov	r2, r3
 800d5a8:	6939      	ldr	r1, [r7, #16]
 800d5aa:	6978      	ldr	r0, [r7, #20]
 800d5ac:	f7ff ff75 	bl	800d49a <xQueueGenericCreate>
 800d5b0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d5b2:	68f8      	ldr	r0, [r7, #12]
 800d5b4:	f7ff ffd3 	bl	800d55e <prvInitialiseMutex>

		return xNewQueue;
 800d5b8:	68fb      	ldr	r3, [r7, #12]
	}
 800d5ba:	4618      	mov	r0, r3
 800d5bc:	3718      	adds	r7, #24
 800d5be:	46bd      	mov	sp, r7
 800d5c0:	bd80      	pop	{r7, pc}

0800d5c2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800d5c2:	b580      	push	{r7, lr}
 800d5c4:	b088      	sub	sp, #32
 800d5c6:	af02      	add	r7, sp, #8
 800d5c8:	4603      	mov	r3, r0
 800d5ca:	6039      	str	r1, [r7, #0]
 800d5cc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d5ce:	2301      	movs	r3, #1
 800d5d0:	617b      	str	r3, [r7, #20]
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800d5d6:	79fb      	ldrb	r3, [r7, #7]
 800d5d8:	9300      	str	r3, [sp, #0]
 800d5da:	683b      	ldr	r3, [r7, #0]
 800d5dc:	2200      	movs	r2, #0
 800d5de:	6939      	ldr	r1, [r7, #16]
 800d5e0:	6978      	ldr	r0, [r7, #20]
 800d5e2:	f7ff fed3 	bl	800d38c <xQueueGenericCreateStatic>
 800d5e6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d5e8:	68f8      	ldr	r0, [r7, #12]
 800d5ea:	f7ff ffb8 	bl	800d55e <prvInitialiseMutex>

		return xNewQueue;
 800d5ee:	68fb      	ldr	r3, [r7, #12]
	}
 800d5f0:	4618      	mov	r0, r3
 800d5f2:	3718      	adds	r7, #24
 800d5f4:	46bd      	mov	sp, r7
 800d5f6:	bd80      	pop	{r7, pc}

0800d5f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d5f8:	b580      	push	{r7, lr}
 800d5fa:	b08e      	sub	sp, #56	@ 0x38
 800d5fc:	af00      	add	r7, sp, #0
 800d5fe:	60f8      	str	r0, [r7, #12]
 800d600:	60b9      	str	r1, [r7, #8]
 800d602:	607a      	str	r2, [r7, #4]
 800d604:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d606:	2300      	movs	r3, #0
 800d608:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d60e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d610:	2b00      	cmp	r3, #0
 800d612:	d10d      	bne.n	800d630 <xQueueGenericSend+0x38>
	__asm volatile
 800d614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d618:	b672      	cpsid	i
 800d61a:	f383 8811 	msr	BASEPRI, r3
 800d61e:	f3bf 8f6f 	isb	sy
 800d622:	f3bf 8f4f 	dsb	sy
 800d626:	b662      	cpsie	i
 800d628:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d62a:	bf00      	nop
 800d62c:	bf00      	nop
 800d62e:	e7fd      	b.n	800d62c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d630:	68bb      	ldr	r3, [r7, #8]
 800d632:	2b00      	cmp	r3, #0
 800d634:	d103      	bne.n	800d63e <xQueueGenericSend+0x46>
 800d636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d101      	bne.n	800d642 <xQueueGenericSend+0x4a>
 800d63e:	2301      	movs	r3, #1
 800d640:	e000      	b.n	800d644 <xQueueGenericSend+0x4c>
 800d642:	2300      	movs	r3, #0
 800d644:	2b00      	cmp	r3, #0
 800d646:	d10d      	bne.n	800d664 <xQueueGenericSend+0x6c>
	__asm volatile
 800d648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d64c:	b672      	cpsid	i
 800d64e:	f383 8811 	msr	BASEPRI, r3
 800d652:	f3bf 8f6f 	isb	sy
 800d656:	f3bf 8f4f 	dsb	sy
 800d65a:	b662      	cpsie	i
 800d65c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d65e:	bf00      	nop
 800d660:	bf00      	nop
 800d662:	e7fd      	b.n	800d660 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	2b02      	cmp	r3, #2
 800d668:	d103      	bne.n	800d672 <xQueueGenericSend+0x7a>
 800d66a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d66c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d66e:	2b01      	cmp	r3, #1
 800d670:	d101      	bne.n	800d676 <xQueueGenericSend+0x7e>
 800d672:	2301      	movs	r3, #1
 800d674:	e000      	b.n	800d678 <xQueueGenericSend+0x80>
 800d676:	2300      	movs	r3, #0
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d10d      	bne.n	800d698 <xQueueGenericSend+0xa0>
	__asm volatile
 800d67c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d680:	b672      	cpsid	i
 800d682:	f383 8811 	msr	BASEPRI, r3
 800d686:	f3bf 8f6f 	isb	sy
 800d68a:	f3bf 8f4f 	dsb	sy
 800d68e:	b662      	cpsie	i
 800d690:	623b      	str	r3, [r7, #32]
}
 800d692:	bf00      	nop
 800d694:	bf00      	nop
 800d696:	e7fd      	b.n	800d694 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d698:	f001 fa22 	bl	800eae0 <xTaskGetSchedulerState>
 800d69c:	4603      	mov	r3, r0
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d102      	bne.n	800d6a8 <xQueueGenericSend+0xb0>
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d101      	bne.n	800d6ac <xQueueGenericSend+0xb4>
 800d6a8:	2301      	movs	r3, #1
 800d6aa:	e000      	b.n	800d6ae <xQueueGenericSend+0xb6>
 800d6ac:	2300      	movs	r3, #0
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d10d      	bne.n	800d6ce <xQueueGenericSend+0xd6>
	__asm volatile
 800d6b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6b6:	b672      	cpsid	i
 800d6b8:	f383 8811 	msr	BASEPRI, r3
 800d6bc:	f3bf 8f6f 	isb	sy
 800d6c0:	f3bf 8f4f 	dsb	sy
 800d6c4:	b662      	cpsie	i
 800d6c6:	61fb      	str	r3, [r7, #28]
}
 800d6c8:	bf00      	nop
 800d6ca:	bf00      	nop
 800d6cc:	e7fd      	b.n	800d6ca <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d6ce:	f001 fc25 	bl	800ef1c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d6d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d6d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d6da:	429a      	cmp	r2, r3
 800d6dc:	d302      	bcc.n	800d6e4 <xQueueGenericSend+0xec>
 800d6de:	683b      	ldr	r3, [r7, #0]
 800d6e0:	2b02      	cmp	r3, #2
 800d6e2:	d129      	bne.n	800d738 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d6e4:	683a      	ldr	r2, [r7, #0]
 800d6e6:	68b9      	ldr	r1, [r7, #8]
 800d6e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d6ea:	f000 faa3 	bl	800dc34 <prvCopyDataToQueue>
 800d6ee:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d6f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d010      	beq.n	800d71a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d6f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6fa:	3324      	adds	r3, #36	@ 0x24
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	f001 f821 	bl	800e744 <xTaskRemoveFromEventList>
 800d702:	4603      	mov	r3, r0
 800d704:	2b00      	cmp	r3, #0
 800d706:	d013      	beq.n	800d730 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d708:	4b3f      	ldr	r3, [pc, #252]	@ (800d808 <xQueueGenericSend+0x210>)
 800d70a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d70e:	601a      	str	r2, [r3, #0]
 800d710:	f3bf 8f4f 	dsb	sy
 800d714:	f3bf 8f6f 	isb	sy
 800d718:	e00a      	b.n	800d730 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d71a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d007      	beq.n	800d730 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d720:	4b39      	ldr	r3, [pc, #228]	@ (800d808 <xQueueGenericSend+0x210>)
 800d722:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d726:	601a      	str	r2, [r3, #0]
 800d728:	f3bf 8f4f 	dsb	sy
 800d72c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d730:	f001 fc2a 	bl	800ef88 <vPortExitCritical>
				return pdPASS;
 800d734:	2301      	movs	r3, #1
 800d736:	e063      	b.n	800d800 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d103      	bne.n	800d746 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d73e:	f001 fc23 	bl	800ef88 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d742:	2300      	movs	r3, #0
 800d744:	e05c      	b.n	800d800 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d106      	bne.n	800d75a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d74c:	f107 0314 	add.w	r3, r7, #20
 800d750:	4618      	mov	r0, r3
 800d752:	f001 f85d 	bl	800e810 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d756:	2301      	movs	r3, #1
 800d758:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d75a:	f001 fc15 	bl	800ef88 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d75e:	f000 fdd7 	bl	800e310 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d762:	f001 fbdb 	bl	800ef1c <vPortEnterCritical>
 800d766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d768:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d76c:	b25b      	sxtb	r3, r3
 800d76e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d772:	d103      	bne.n	800d77c <xQueueGenericSend+0x184>
 800d774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d776:	2200      	movs	r2, #0
 800d778:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d77c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d77e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d782:	b25b      	sxtb	r3, r3
 800d784:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d788:	d103      	bne.n	800d792 <xQueueGenericSend+0x19a>
 800d78a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d78c:	2200      	movs	r2, #0
 800d78e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d792:	f001 fbf9 	bl	800ef88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d796:	1d3a      	adds	r2, r7, #4
 800d798:	f107 0314 	add.w	r3, r7, #20
 800d79c:	4611      	mov	r1, r2
 800d79e:	4618      	mov	r0, r3
 800d7a0:	f001 f84c 	bl	800e83c <xTaskCheckForTimeOut>
 800d7a4:	4603      	mov	r3, r0
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d124      	bne.n	800d7f4 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d7aa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d7ac:	f000 fb3a 	bl	800de24 <prvIsQueueFull>
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d018      	beq.n	800d7e8 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d7b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7b8:	3310      	adds	r3, #16
 800d7ba:	687a      	ldr	r2, [r7, #4]
 800d7bc:	4611      	mov	r1, r2
 800d7be:	4618      	mov	r0, r3
 800d7c0:	f000 ff98 	bl	800e6f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d7c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d7c6:	f000 fac5 	bl	800dd54 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d7ca:	f000 fdaf 	bl	800e32c <xTaskResumeAll>
 800d7ce:	4603      	mov	r3, r0
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	f47f af7c 	bne.w	800d6ce <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800d7d6:	4b0c      	ldr	r3, [pc, #48]	@ (800d808 <xQueueGenericSend+0x210>)
 800d7d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d7dc:	601a      	str	r2, [r3, #0]
 800d7de:	f3bf 8f4f 	dsb	sy
 800d7e2:	f3bf 8f6f 	isb	sy
 800d7e6:	e772      	b.n	800d6ce <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d7e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d7ea:	f000 fab3 	bl	800dd54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d7ee:	f000 fd9d 	bl	800e32c <xTaskResumeAll>
 800d7f2:	e76c      	b.n	800d6ce <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d7f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d7f6:	f000 faad 	bl	800dd54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d7fa:	f000 fd97 	bl	800e32c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d7fe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d800:	4618      	mov	r0, r3
 800d802:	3738      	adds	r7, #56	@ 0x38
 800d804:	46bd      	mov	sp, r7
 800d806:	bd80      	pop	{r7, pc}
 800d808:	e000ed04 	.word	0xe000ed04

0800d80c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d80c:	b580      	push	{r7, lr}
 800d80e:	b08e      	sub	sp, #56	@ 0x38
 800d810:	af00      	add	r7, sp, #0
 800d812:	60f8      	str	r0, [r7, #12]
 800d814:	60b9      	str	r1, [r7, #8]
 800d816:	607a      	str	r2, [r7, #4]
 800d818:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d81e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d820:	2b00      	cmp	r3, #0
 800d822:	d10d      	bne.n	800d840 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800d824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d828:	b672      	cpsid	i
 800d82a:	f383 8811 	msr	BASEPRI, r3
 800d82e:	f3bf 8f6f 	isb	sy
 800d832:	f3bf 8f4f 	dsb	sy
 800d836:	b662      	cpsie	i
 800d838:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d83a:	bf00      	nop
 800d83c:	bf00      	nop
 800d83e:	e7fd      	b.n	800d83c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d840:	68bb      	ldr	r3, [r7, #8]
 800d842:	2b00      	cmp	r3, #0
 800d844:	d103      	bne.n	800d84e <xQueueGenericSendFromISR+0x42>
 800d846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d101      	bne.n	800d852 <xQueueGenericSendFromISR+0x46>
 800d84e:	2301      	movs	r3, #1
 800d850:	e000      	b.n	800d854 <xQueueGenericSendFromISR+0x48>
 800d852:	2300      	movs	r3, #0
 800d854:	2b00      	cmp	r3, #0
 800d856:	d10d      	bne.n	800d874 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800d858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d85c:	b672      	cpsid	i
 800d85e:	f383 8811 	msr	BASEPRI, r3
 800d862:	f3bf 8f6f 	isb	sy
 800d866:	f3bf 8f4f 	dsb	sy
 800d86a:	b662      	cpsie	i
 800d86c:	623b      	str	r3, [r7, #32]
}
 800d86e:	bf00      	nop
 800d870:	bf00      	nop
 800d872:	e7fd      	b.n	800d870 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d874:	683b      	ldr	r3, [r7, #0]
 800d876:	2b02      	cmp	r3, #2
 800d878:	d103      	bne.n	800d882 <xQueueGenericSendFromISR+0x76>
 800d87a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d87c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d87e:	2b01      	cmp	r3, #1
 800d880:	d101      	bne.n	800d886 <xQueueGenericSendFromISR+0x7a>
 800d882:	2301      	movs	r3, #1
 800d884:	e000      	b.n	800d888 <xQueueGenericSendFromISR+0x7c>
 800d886:	2300      	movs	r3, #0
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d10d      	bne.n	800d8a8 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800d88c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d890:	b672      	cpsid	i
 800d892:	f383 8811 	msr	BASEPRI, r3
 800d896:	f3bf 8f6f 	isb	sy
 800d89a:	f3bf 8f4f 	dsb	sy
 800d89e:	b662      	cpsie	i
 800d8a0:	61fb      	str	r3, [r7, #28]
}
 800d8a2:	bf00      	nop
 800d8a4:	bf00      	nop
 800d8a6:	e7fd      	b.n	800d8a4 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d8a8:	f001 fc20 	bl	800f0ec <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d8ac:	f3ef 8211 	mrs	r2, BASEPRI
 800d8b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8b4:	b672      	cpsid	i
 800d8b6:	f383 8811 	msr	BASEPRI, r3
 800d8ba:	f3bf 8f6f 	isb	sy
 800d8be:	f3bf 8f4f 	dsb	sy
 800d8c2:	b662      	cpsie	i
 800d8c4:	61ba      	str	r2, [r7, #24]
 800d8c6:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d8c8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d8ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d8cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d8d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d8d4:	429a      	cmp	r2, r3
 800d8d6:	d302      	bcc.n	800d8de <xQueueGenericSendFromISR+0xd2>
 800d8d8:	683b      	ldr	r3, [r7, #0]
 800d8da:	2b02      	cmp	r3, #2
 800d8dc:	d12c      	bne.n	800d938 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d8de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d8e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d8e8:	683a      	ldr	r2, [r7, #0]
 800d8ea:	68b9      	ldr	r1, [r7, #8]
 800d8ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d8ee:	f000 f9a1 	bl	800dc34 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d8f2:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800d8f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8fa:	d112      	bne.n	800d922 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d8fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d900:	2b00      	cmp	r3, #0
 800d902:	d016      	beq.n	800d932 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d906:	3324      	adds	r3, #36	@ 0x24
 800d908:	4618      	mov	r0, r3
 800d90a:	f000 ff1b 	bl	800e744 <xTaskRemoveFromEventList>
 800d90e:	4603      	mov	r3, r0
 800d910:	2b00      	cmp	r3, #0
 800d912:	d00e      	beq.n	800d932 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d00b      	beq.n	800d932 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	2201      	movs	r2, #1
 800d91e:	601a      	str	r2, [r3, #0]
 800d920:	e007      	b.n	800d932 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d922:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d926:	3301      	adds	r3, #1
 800d928:	b2db      	uxtb	r3, r3
 800d92a:	b25a      	sxtb	r2, r3
 800d92c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d92e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d932:	2301      	movs	r3, #1
 800d934:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800d936:	e001      	b.n	800d93c <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d938:	2300      	movs	r3, #0
 800d93a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d93c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d93e:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d940:	693b      	ldr	r3, [r7, #16]
 800d942:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d946:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d948:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d94a:	4618      	mov	r0, r3
 800d94c:	3738      	adds	r7, #56	@ 0x38
 800d94e:	46bd      	mov	sp, r7
 800d950:	bd80      	pop	{r7, pc}
	...

0800d954 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d954:	b580      	push	{r7, lr}
 800d956:	b08c      	sub	sp, #48	@ 0x30
 800d958:	af00      	add	r7, sp, #0
 800d95a:	60f8      	str	r0, [r7, #12]
 800d95c:	60b9      	str	r1, [r7, #8]
 800d95e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d960:	2300      	movs	r3, #0
 800d962:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d10d      	bne.n	800d98a <xQueueReceive+0x36>
	__asm volatile
 800d96e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d972:	b672      	cpsid	i
 800d974:	f383 8811 	msr	BASEPRI, r3
 800d978:	f3bf 8f6f 	isb	sy
 800d97c:	f3bf 8f4f 	dsb	sy
 800d980:	b662      	cpsie	i
 800d982:	623b      	str	r3, [r7, #32]
}
 800d984:	bf00      	nop
 800d986:	bf00      	nop
 800d988:	e7fd      	b.n	800d986 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d98a:	68bb      	ldr	r3, [r7, #8]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d103      	bne.n	800d998 <xQueueReceive+0x44>
 800d990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d994:	2b00      	cmp	r3, #0
 800d996:	d101      	bne.n	800d99c <xQueueReceive+0x48>
 800d998:	2301      	movs	r3, #1
 800d99a:	e000      	b.n	800d99e <xQueueReceive+0x4a>
 800d99c:	2300      	movs	r3, #0
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d10d      	bne.n	800d9be <xQueueReceive+0x6a>
	__asm volatile
 800d9a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9a6:	b672      	cpsid	i
 800d9a8:	f383 8811 	msr	BASEPRI, r3
 800d9ac:	f3bf 8f6f 	isb	sy
 800d9b0:	f3bf 8f4f 	dsb	sy
 800d9b4:	b662      	cpsie	i
 800d9b6:	61fb      	str	r3, [r7, #28]
}
 800d9b8:	bf00      	nop
 800d9ba:	bf00      	nop
 800d9bc:	e7fd      	b.n	800d9ba <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d9be:	f001 f88f 	bl	800eae0 <xTaskGetSchedulerState>
 800d9c2:	4603      	mov	r3, r0
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d102      	bne.n	800d9ce <xQueueReceive+0x7a>
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d101      	bne.n	800d9d2 <xQueueReceive+0x7e>
 800d9ce:	2301      	movs	r3, #1
 800d9d0:	e000      	b.n	800d9d4 <xQueueReceive+0x80>
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d10d      	bne.n	800d9f4 <xQueueReceive+0xa0>
	__asm volatile
 800d9d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9dc:	b672      	cpsid	i
 800d9de:	f383 8811 	msr	BASEPRI, r3
 800d9e2:	f3bf 8f6f 	isb	sy
 800d9e6:	f3bf 8f4f 	dsb	sy
 800d9ea:	b662      	cpsie	i
 800d9ec:	61bb      	str	r3, [r7, #24]
}
 800d9ee:	bf00      	nop
 800d9f0:	bf00      	nop
 800d9f2:	e7fd      	b.n	800d9f0 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d9f4:	f001 fa92 	bl	800ef1c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d9f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9fc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d9fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da00:	2b00      	cmp	r3, #0
 800da02:	d01f      	beq.n	800da44 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800da04:	68b9      	ldr	r1, [r7, #8]
 800da06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da08:	f000 f97e 	bl	800dd08 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800da0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da0e:	1e5a      	subs	r2, r3, #1
 800da10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da12:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800da14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da16:	691b      	ldr	r3, [r3, #16]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d00f      	beq.n	800da3c <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800da1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da1e:	3310      	adds	r3, #16
 800da20:	4618      	mov	r0, r3
 800da22:	f000 fe8f 	bl	800e744 <xTaskRemoveFromEventList>
 800da26:	4603      	mov	r3, r0
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d007      	beq.n	800da3c <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800da2c:	4b3c      	ldr	r3, [pc, #240]	@ (800db20 <xQueueReceive+0x1cc>)
 800da2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da32:	601a      	str	r2, [r3, #0]
 800da34:	f3bf 8f4f 	dsb	sy
 800da38:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800da3c:	f001 faa4 	bl	800ef88 <vPortExitCritical>
				return pdPASS;
 800da40:	2301      	movs	r3, #1
 800da42:	e069      	b.n	800db18 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	2b00      	cmp	r3, #0
 800da48:	d103      	bne.n	800da52 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800da4a:	f001 fa9d 	bl	800ef88 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800da4e:	2300      	movs	r3, #0
 800da50:	e062      	b.n	800db18 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800da52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da54:	2b00      	cmp	r3, #0
 800da56:	d106      	bne.n	800da66 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800da58:	f107 0310 	add.w	r3, r7, #16
 800da5c:	4618      	mov	r0, r3
 800da5e:	f000 fed7 	bl	800e810 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800da62:	2301      	movs	r3, #1
 800da64:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800da66:	f001 fa8f 	bl	800ef88 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800da6a:	f000 fc51 	bl	800e310 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800da6e:	f001 fa55 	bl	800ef1c <vPortEnterCritical>
 800da72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800da78:	b25b      	sxtb	r3, r3
 800da7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da7e:	d103      	bne.n	800da88 <xQueueReceive+0x134>
 800da80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da82:	2200      	movs	r2, #0
 800da84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800da88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800da8e:	b25b      	sxtb	r3, r3
 800da90:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da94:	d103      	bne.n	800da9e <xQueueReceive+0x14a>
 800da96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da98:	2200      	movs	r2, #0
 800da9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800da9e:	f001 fa73 	bl	800ef88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800daa2:	1d3a      	adds	r2, r7, #4
 800daa4:	f107 0310 	add.w	r3, r7, #16
 800daa8:	4611      	mov	r1, r2
 800daaa:	4618      	mov	r0, r3
 800daac:	f000 fec6 	bl	800e83c <xTaskCheckForTimeOut>
 800dab0:	4603      	mov	r3, r0
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d123      	bne.n	800dafe <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dab6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dab8:	f000 f99e 	bl	800ddf8 <prvIsQueueEmpty>
 800dabc:	4603      	mov	r3, r0
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d017      	beq.n	800daf2 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800dac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dac4:	3324      	adds	r3, #36	@ 0x24
 800dac6:	687a      	ldr	r2, [r7, #4]
 800dac8:	4611      	mov	r1, r2
 800daca:	4618      	mov	r0, r3
 800dacc:	f000 fe12 	bl	800e6f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800dad0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dad2:	f000 f93f 	bl	800dd54 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800dad6:	f000 fc29 	bl	800e32c <xTaskResumeAll>
 800dada:	4603      	mov	r3, r0
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d189      	bne.n	800d9f4 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800dae0:	4b0f      	ldr	r3, [pc, #60]	@ (800db20 <xQueueReceive+0x1cc>)
 800dae2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dae6:	601a      	str	r2, [r3, #0]
 800dae8:	f3bf 8f4f 	dsb	sy
 800daec:	f3bf 8f6f 	isb	sy
 800daf0:	e780      	b.n	800d9f4 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800daf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800daf4:	f000 f92e 	bl	800dd54 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800daf8:	f000 fc18 	bl	800e32c <xTaskResumeAll>
 800dafc:	e77a      	b.n	800d9f4 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800dafe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800db00:	f000 f928 	bl	800dd54 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800db04:	f000 fc12 	bl	800e32c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800db08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800db0a:	f000 f975 	bl	800ddf8 <prvIsQueueEmpty>
 800db0e:	4603      	mov	r3, r0
 800db10:	2b00      	cmp	r3, #0
 800db12:	f43f af6f 	beq.w	800d9f4 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800db16:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800db18:	4618      	mov	r0, r3
 800db1a:	3730      	adds	r7, #48	@ 0x30
 800db1c:	46bd      	mov	sp, r7
 800db1e:	bd80      	pop	{r7, pc}
 800db20:	e000ed04 	.word	0xe000ed04

0800db24 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800db24:	b580      	push	{r7, lr}
 800db26:	b08e      	sub	sp, #56	@ 0x38
 800db28:	af00      	add	r7, sp, #0
 800db2a:	60f8      	str	r0, [r7, #12]
 800db2c:	60b9      	str	r1, [r7, #8]
 800db2e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800db34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db36:	2b00      	cmp	r3, #0
 800db38:	d10d      	bne.n	800db56 <xQueueReceiveFromISR+0x32>
	__asm volatile
 800db3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db3e:	b672      	cpsid	i
 800db40:	f383 8811 	msr	BASEPRI, r3
 800db44:	f3bf 8f6f 	isb	sy
 800db48:	f3bf 8f4f 	dsb	sy
 800db4c:	b662      	cpsie	i
 800db4e:	623b      	str	r3, [r7, #32]
}
 800db50:	bf00      	nop
 800db52:	bf00      	nop
 800db54:	e7fd      	b.n	800db52 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800db56:	68bb      	ldr	r3, [r7, #8]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d103      	bne.n	800db64 <xQueueReceiveFromISR+0x40>
 800db5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db60:	2b00      	cmp	r3, #0
 800db62:	d101      	bne.n	800db68 <xQueueReceiveFromISR+0x44>
 800db64:	2301      	movs	r3, #1
 800db66:	e000      	b.n	800db6a <xQueueReceiveFromISR+0x46>
 800db68:	2300      	movs	r3, #0
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d10d      	bne.n	800db8a <xQueueReceiveFromISR+0x66>
	__asm volatile
 800db6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db72:	b672      	cpsid	i
 800db74:	f383 8811 	msr	BASEPRI, r3
 800db78:	f3bf 8f6f 	isb	sy
 800db7c:	f3bf 8f4f 	dsb	sy
 800db80:	b662      	cpsie	i
 800db82:	61fb      	str	r3, [r7, #28]
}
 800db84:	bf00      	nop
 800db86:	bf00      	nop
 800db88:	e7fd      	b.n	800db86 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800db8a:	f001 faaf 	bl	800f0ec <vPortValidateInterruptPriority>
	__asm volatile
 800db8e:	f3ef 8211 	mrs	r2, BASEPRI
 800db92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db96:	b672      	cpsid	i
 800db98:	f383 8811 	msr	BASEPRI, r3
 800db9c:	f3bf 8f6f 	isb	sy
 800dba0:	f3bf 8f4f 	dsb	sy
 800dba4:	b662      	cpsie	i
 800dba6:	61ba      	str	r2, [r7, #24]
 800dba8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800dbaa:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800dbac:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dbae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbb2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dbb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d02f      	beq.n	800dc1a <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800dbba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dbc0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800dbc4:	68b9      	ldr	r1, [r7, #8]
 800dbc6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dbc8:	f000 f89e 	bl	800dd08 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800dbcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbce:	1e5a      	subs	r2, r3, #1
 800dbd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbd2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800dbd4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dbd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbdc:	d112      	bne.n	800dc04 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dbde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbe0:	691b      	ldr	r3, [r3, #16]
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d016      	beq.n	800dc14 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dbe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbe8:	3310      	adds	r3, #16
 800dbea:	4618      	mov	r0, r3
 800dbec:	f000 fdaa 	bl	800e744 <xTaskRemoveFromEventList>
 800dbf0:	4603      	mov	r3, r0
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d00e      	beq.n	800dc14 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d00b      	beq.n	800dc14 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	2201      	movs	r2, #1
 800dc00:	601a      	str	r2, [r3, #0]
 800dc02:	e007      	b.n	800dc14 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800dc04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dc08:	3301      	adds	r3, #1
 800dc0a:	b2db      	uxtb	r3, r3
 800dc0c:	b25a      	sxtb	r2, r3
 800dc0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800dc14:	2301      	movs	r3, #1
 800dc16:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc18:	e001      	b.n	800dc1e <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc20:	613b      	str	r3, [r7, #16]
	__asm volatile
 800dc22:	693b      	ldr	r3, [r7, #16]
 800dc24:	f383 8811 	msr	BASEPRI, r3
}
 800dc28:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800dc2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800dc2c:	4618      	mov	r0, r3
 800dc2e:	3738      	adds	r7, #56	@ 0x38
 800dc30:	46bd      	mov	sp, r7
 800dc32:	bd80      	pop	{r7, pc}

0800dc34 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800dc34:	b580      	push	{r7, lr}
 800dc36:	b086      	sub	sp, #24
 800dc38:	af00      	add	r7, sp, #0
 800dc3a:	60f8      	str	r0, [r7, #12]
 800dc3c:	60b9      	str	r1, [r7, #8]
 800dc3e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800dc40:	2300      	movs	r3, #0
 800dc42:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc48:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d10d      	bne.n	800dc6e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d14d      	bne.n	800dcf6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	689b      	ldr	r3, [r3, #8]
 800dc5e:	4618      	mov	r0, r3
 800dc60:	f000 ff5c 	bl	800eb1c <xTaskPriorityDisinherit>
 800dc64:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	2200      	movs	r2, #0
 800dc6a:	609a      	str	r2, [r3, #8]
 800dc6c:	e043      	b.n	800dcf6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d119      	bne.n	800dca8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	6858      	ldr	r0, [r3, #4]
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc7c:	461a      	mov	r2, r3
 800dc7e:	68b9      	ldr	r1, [r7, #8]
 800dc80:	f001 fd0e 	bl	800f6a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	685a      	ldr	r2, [r3, #4]
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc8c:	441a      	add	r2, r3
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	685a      	ldr	r2, [r3, #4]
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	689b      	ldr	r3, [r3, #8]
 800dc9a:	429a      	cmp	r2, r3
 800dc9c:	d32b      	bcc.n	800dcf6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	681a      	ldr	r2, [r3, #0]
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	605a      	str	r2, [r3, #4]
 800dca6:	e026      	b.n	800dcf6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	68d8      	ldr	r0, [r3, #12]
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dcb0:	461a      	mov	r2, r3
 800dcb2:	68b9      	ldr	r1, [r7, #8]
 800dcb4:	f001 fcf4 	bl	800f6a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	68da      	ldr	r2, [r3, #12]
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dcc0:	425b      	negs	r3, r3
 800dcc2:	441a      	add	r2, r3
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	68da      	ldr	r2, [r3, #12]
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	429a      	cmp	r2, r3
 800dcd2:	d207      	bcs.n	800dce4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	689a      	ldr	r2, [r3, #8]
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dcdc:	425b      	negs	r3, r3
 800dcde:	441a      	add	r2, r3
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	2b02      	cmp	r3, #2
 800dce8:	d105      	bne.n	800dcf6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dcea:	693b      	ldr	r3, [r7, #16]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d002      	beq.n	800dcf6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800dcf0:	693b      	ldr	r3, [r7, #16]
 800dcf2:	3b01      	subs	r3, #1
 800dcf4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dcf6:	693b      	ldr	r3, [r7, #16]
 800dcf8:	1c5a      	adds	r2, r3, #1
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800dcfe:	697b      	ldr	r3, [r7, #20]
}
 800dd00:	4618      	mov	r0, r3
 800dd02:	3718      	adds	r7, #24
 800dd04:	46bd      	mov	sp, r7
 800dd06:	bd80      	pop	{r7, pc}

0800dd08 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800dd08:	b580      	push	{r7, lr}
 800dd0a:	b082      	sub	sp, #8
 800dd0c:	af00      	add	r7, sp, #0
 800dd0e:	6078      	str	r0, [r7, #4]
 800dd10:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d018      	beq.n	800dd4c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	68da      	ldr	r2, [r3, #12]
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd22:	441a      	add	r2, r3
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	68da      	ldr	r2, [r3, #12]
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	689b      	ldr	r3, [r3, #8]
 800dd30:	429a      	cmp	r2, r3
 800dd32:	d303      	bcc.n	800dd3c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	681a      	ldr	r2, [r3, #0]
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	68d9      	ldr	r1, [r3, #12]
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dd44:	461a      	mov	r2, r3
 800dd46:	6838      	ldr	r0, [r7, #0]
 800dd48:	f001 fcaa 	bl	800f6a0 <memcpy>
	}
}
 800dd4c:	bf00      	nop
 800dd4e:	3708      	adds	r7, #8
 800dd50:	46bd      	mov	sp, r7
 800dd52:	bd80      	pop	{r7, pc}

0800dd54 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800dd54:	b580      	push	{r7, lr}
 800dd56:	b084      	sub	sp, #16
 800dd58:	af00      	add	r7, sp, #0
 800dd5a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800dd5c:	f001 f8de 	bl	800ef1c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dd66:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dd68:	e011      	b.n	800dd8e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d012      	beq.n	800dd98 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	3324      	adds	r3, #36	@ 0x24
 800dd76:	4618      	mov	r0, r3
 800dd78:	f000 fce4 	bl	800e744 <xTaskRemoveFromEventList>
 800dd7c:	4603      	mov	r3, r0
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d001      	beq.n	800dd86 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800dd82:	f000 fdc3 	bl	800e90c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800dd86:	7bfb      	ldrb	r3, [r7, #15]
 800dd88:	3b01      	subs	r3, #1
 800dd8a:	b2db      	uxtb	r3, r3
 800dd8c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dd8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	dce9      	bgt.n	800dd6a <prvUnlockQueue+0x16>
 800dd96:	e000      	b.n	800dd9a <prvUnlockQueue+0x46>
					break;
 800dd98:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	22ff      	movs	r2, #255	@ 0xff
 800dd9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800dda2:	f001 f8f1 	bl	800ef88 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800dda6:	f001 f8b9 	bl	800ef1c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ddb0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ddb2:	e011      	b.n	800ddd8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	691b      	ldr	r3, [r3, #16]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d012      	beq.n	800dde2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	3310      	adds	r3, #16
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	f000 fcbf 	bl	800e744 <xTaskRemoveFromEventList>
 800ddc6:	4603      	mov	r3, r0
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d001      	beq.n	800ddd0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ddcc:	f000 fd9e 	bl	800e90c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ddd0:	7bbb      	ldrb	r3, [r7, #14]
 800ddd2:	3b01      	subs	r3, #1
 800ddd4:	b2db      	uxtb	r3, r3
 800ddd6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ddd8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	dce9      	bgt.n	800ddb4 <prvUnlockQueue+0x60>
 800dde0:	e000      	b.n	800dde4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800dde2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	22ff      	movs	r2, #255	@ 0xff
 800dde8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ddec:	f001 f8cc 	bl	800ef88 <vPortExitCritical>
}
 800ddf0:	bf00      	nop
 800ddf2:	3710      	adds	r7, #16
 800ddf4:	46bd      	mov	sp, r7
 800ddf6:	bd80      	pop	{r7, pc}

0800ddf8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ddf8:	b580      	push	{r7, lr}
 800ddfa:	b084      	sub	sp, #16
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800de00:	f001 f88c 	bl	800ef1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d102      	bne.n	800de12 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800de0c:	2301      	movs	r3, #1
 800de0e:	60fb      	str	r3, [r7, #12]
 800de10:	e001      	b.n	800de16 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800de12:	2300      	movs	r3, #0
 800de14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800de16:	f001 f8b7 	bl	800ef88 <vPortExitCritical>

	return xReturn;
 800de1a:	68fb      	ldr	r3, [r7, #12]
}
 800de1c:	4618      	mov	r0, r3
 800de1e:	3710      	adds	r7, #16
 800de20:	46bd      	mov	sp, r7
 800de22:	bd80      	pop	{r7, pc}

0800de24 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800de24:	b580      	push	{r7, lr}
 800de26:	b084      	sub	sp, #16
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800de2c:	f001 f876 	bl	800ef1c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de38:	429a      	cmp	r2, r3
 800de3a:	d102      	bne.n	800de42 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800de3c:	2301      	movs	r3, #1
 800de3e:	60fb      	str	r3, [r7, #12]
 800de40:	e001      	b.n	800de46 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800de42:	2300      	movs	r3, #0
 800de44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800de46:	f001 f89f 	bl	800ef88 <vPortExitCritical>

	return xReturn;
 800de4a:	68fb      	ldr	r3, [r7, #12]
}
 800de4c:	4618      	mov	r0, r3
 800de4e:	3710      	adds	r7, #16
 800de50:	46bd      	mov	sp, r7
 800de52:	bd80      	pop	{r7, pc}

0800de54 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800de54:	b580      	push	{r7, lr}
 800de56:	b08e      	sub	sp, #56	@ 0x38
 800de58:	af04      	add	r7, sp, #16
 800de5a:	60f8      	str	r0, [r7, #12]
 800de5c:	60b9      	str	r1, [r7, #8]
 800de5e:	607a      	str	r2, [r7, #4]
 800de60:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800de62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de64:	2b00      	cmp	r3, #0
 800de66:	d10d      	bne.n	800de84 <xTaskCreateStatic+0x30>
	__asm volatile
 800de68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de6c:	b672      	cpsid	i
 800de6e:	f383 8811 	msr	BASEPRI, r3
 800de72:	f3bf 8f6f 	isb	sy
 800de76:	f3bf 8f4f 	dsb	sy
 800de7a:	b662      	cpsie	i
 800de7c:	623b      	str	r3, [r7, #32]
}
 800de7e:	bf00      	nop
 800de80:	bf00      	nop
 800de82:	e7fd      	b.n	800de80 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800de84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de86:	2b00      	cmp	r3, #0
 800de88:	d10d      	bne.n	800dea6 <xTaskCreateStatic+0x52>
	__asm volatile
 800de8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de8e:	b672      	cpsid	i
 800de90:	f383 8811 	msr	BASEPRI, r3
 800de94:	f3bf 8f6f 	isb	sy
 800de98:	f3bf 8f4f 	dsb	sy
 800de9c:	b662      	cpsie	i
 800de9e:	61fb      	str	r3, [r7, #28]
}
 800dea0:	bf00      	nop
 800dea2:	bf00      	nop
 800dea4:	e7fd      	b.n	800dea2 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800dea6:	23a0      	movs	r3, #160	@ 0xa0
 800dea8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800deaa:	693b      	ldr	r3, [r7, #16]
 800deac:	2ba0      	cmp	r3, #160	@ 0xa0
 800deae:	d00d      	beq.n	800decc <xTaskCreateStatic+0x78>
	__asm volatile
 800deb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800deb4:	b672      	cpsid	i
 800deb6:	f383 8811 	msr	BASEPRI, r3
 800deba:	f3bf 8f6f 	isb	sy
 800debe:	f3bf 8f4f 	dsb	sy
 800dec2:	b662      	cpsie	i
 800dec4:	61bb      	str	r3, [r7, #24]
}
 800dec6:	bf00      	nop
 800dec8:	bf00      	nop
 800deca:	e7fd      	b.n	800dec8 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800decc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800dece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d01e      	beq.n	800df12 <xTaskCreateStatic+0xbe>
 800ded4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d01b      	beq.n	800df12 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800deda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dedc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800dede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dee0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dee2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800dee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dee6:	2202      	movs	r2, #2
 800dee8:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800deec:	2300      	movs	r3, #0
 800deee:	9303      	str	r3, [sp, #12]
 800def0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800def2:	9302      	str	r3, [sp, #8]
 800def4:	f107 0314 	add.w	r3, r7, #20
 800def8:	9301      	str	r3, [sp, #4]
 800defa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800defc:	9300      	str	r3, [sp, #0]
 800defe:	683b      	ldr	r3, [r7, #0]
 800df00:	687a      	ldr	r2, [r7, #4]
 800df02:	68b9      	ldr	r1, [r7, #8]
 800df04:	68f8      	ldr	r0, [r7, #12]
 800df06:	f000 f851 	bl	800dfac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800df0a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800df0c:	f000 f8f0 	bl	800e0f0 <prvAddNewTaskToReadyList>
 800df10:	e001      	b.n	800df16 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800df12:	2300      	movs	r3, #0
 800df14:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800df16:	697b      	ldr	r3, [r7, #20]
	}
 800df18:	4618      	mov	r0, r3
 800df1a:	3728      	adds	r7, #40	@ 0x28
 800df1c:	46bd      	mov	sp, r7
 800df1e:	bd80      	pop	{r7, pc}

0800df20 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800df20:	b580      	push	{r7, lr}
 800df22:	b08c      	sub	sp, #48	@ 0x30
 800df24:	af04      	add	r7, sp, #16
 800df26:	60f8      	str	r0, [r7, #12]
 800df28:	60b9      	str	r1, [r7, #8]
 800df2a:	603b      	str	r3, [r7, #0]
 800df2c:	4613      	mov	r3, r2
 800df2e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800df30:	88fb      	ldrh	r3, [r7, #6]
 800df32:	009b      	lsls	r3, r3, #2
 800df34:	4618      	mov	r0, r3
 800df36:	f001 f91f 	bl	800f178 <pvPortMalloc>
 800df3a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800df3c:	697b      	ldr	r3, [r7, #20]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d00e      	beq.n	800df60 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800df42:	20a0      	movs	r0, #160	@ 0xa0
 800df44:	f001 f918 	bl	800f178 <pvPortMalloc>
 800df48:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800df4a:	69fb      	ldr	r3, [r7, #28]
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d003      	beq.n	800df58 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800df50:	69fb      	ldr	r3, [r7, #28]
 800df52:	697a      	ldr	r2, [r7, #20]
 800df54:	631a      	str	r2, [r3, #48]	@ 0x30
 800df56:	e005      	b.n	800df64 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800df58:	6978      	ldr	r0, [r7, #20]
 800df5a:	f001 f9db 	bl	800f314 <vPortFree>
 800df5e:	e001      	b.n	800df64 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800df60:	2300      	movs	r3, #0
 800df62:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800df64:	69fb      	ldr	r3, [r7, #28]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d017      	beq.n	800df9a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800df6a:	69fb      	ldr	r3, [r7, #28]
 800df6c:	2200      	movs	r2, #0
 800df6e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800df72:	88fa      	ldrh	r2, [r7, #6]
 800df74:	2300      	movs	r3, #0
 800df76:	9303      	str	r3, [sp, #12]
 800df78:	69fb      	ldr	r3, [r7, #28]
 800df7a:	9302      	str	r3, [sp, #8]
 800df7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df7e:	9301      	str	r3, [sp, #4]
 800df80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df82:	9300      	str	r3, [sp, #0]
 800df84:	683b      	ldr	r3, [r7, #0]
 800df86:	68b9      	ldr	r1, [r7, #8]
 800df88:	68f8      	ldr	r0, [r7, #12]
 800df8a:	f000 f80f 	bl	800dfac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800df8e:	69f8      	ldr	r0, [r7, #28]
 800df90:	f000 f8ae 	bl	800e0f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800df94:	2301      	movs	r3, #1
 800df96:	61bb      	str	r3, [r7, #24]
 800df98:	e002      	b.n	800dfa0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800df9a:	f04f 33ff 	mov.w	r3, #4294967295
 800df9e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800dfa0:	69bb      	ldr	r3, [r7, #24]
	}
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	3720      	adds	r7, #32
 800dfa6:	46bd      	mov	sp, r7
 800dfa8:	bd80      	pop	{r7, pc}
	...

0800dfac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800dfac:	b580      	push	{r7, lr}
 800dfae:	b088      	sub	sp, #32
 800dfb0:	af00      	add	r7, sp, #0
 800dfb2:	60f8      	str	r0, [r7, #12]
 800dfb4:	60b9      	str	r1, [r7, #8]
 800dfb6:	607a      	str	r2, [r7, #4]
 800dfb8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800dfba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfbc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dfbe:	6879      	ldr	r1, [r7, #4]
 800dfc0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800dfc4:	440b      	add	r3, r1
 800dfc6:	009b      	lsls	r3, r3, #2
 800dfc8:	4413      	add	r3, r2
 800dfca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800dfcc:	69bb      	ldr	r3, [r7, #24]
 800dfce:	f023 0307 	bic.w	r3, r3, #7
 800dfd2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800dfd4:	69bb      	ldr	r3, [r7, #24]
 800dfd6:	f003 0307 	and.w	r3, r3, #7
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d00d      	beq.n	800dffa <prvInitialiseNewTask+0x4e>
	__asm volatile
 800dfde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dfe2:	b672      	cpsid	i
 800dfe4:	f383 8811 	msr	BASEPRI, r3
 800dfe8:	f3bf 8f6f 	isb	sy
 800dfec:	f3bf 8f4f 	dsb	sy
 800dff0:	b662      	cpsie	i
 800dff2:	617b      	str	r3, [r7, #20]
}
 800dff4:	bf00      	nop
 800dff6:	bf00      	nop
 800dff8:	e7fd      	b.n	800dff6 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800dffa:	68bb      	ldr	r3, [r7, #8]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d01f      	beq.n	800e040 <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e000:	2300      	movs	r3, #0
 800e002:	61fb      	str	r3, [r7, #28]
 800e004:	e012      	b.n	800e02c <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e006:	68ba      	ldr	r2, [r7, #8]
 800e008:	69fb      	ldr	r3, [r7, #28]
 800e00a:	4413      	add	r3, r2
 800e00c:	7819      	ldrb	r1, [r3, #0]
 800e00e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e010:	69fb      	ldr	r3, [r7, #28]
 800e012:	4413      	add	r3, r2
 800e014:	3334      	adds	r3, #52	@ 0x34
 800e016:	460a      	mov	r2, r1
 800e018:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e01a:	68ba      	ldr	r2, [r7, #8]
 800e01c:	69fb      	ldr	r3, [r7, #28]
 800e01e:	4413      	add	r3, r2
 800e020:	781b      	ldrb	r3, [r3, #0]
 800e022:	2b00      	cmp	r3, #0
 800e024:	d006      	beq.n	800e034 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e026:	69fb      	ldr	r3, [r7, #28]
 800e028:	3301      	adds	r3, #1
 800e02a:	61fb      	str	r3, [r7, #28]
 800e02c:	69fb      	ldr	r3, [r7, #28]
 800e02e:	2b0f      	cmp	r3, #15
 800e030:	d9e9      	bls.n	800e006 <prvInitialiseNewTask+0x5a>
 800e032:	e000      	b.n	800e036 <prvInitialiseNewTask+0x8a>
			{
				break;
 800e034:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e038:	2200      	movs	r2, #0
 800e03a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e03e:	e003      	b.n	800e048 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e042:	2200      	movs	r2, #0
 800e044:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e04a:	2b06      	cmp	r3, #6
 800e04c:	d901      	bls.n	800e052 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e04e:	2306      	movs	r3, #6
 800e050:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e054:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e056:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e05a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e05c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800e05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e060:	2200      	movs	r2, #0
 800e062:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e066:	3304      	adds	r3, #4
 800e068:	4618      	mov	r0, r3
 800e06a:	f7ff f88f 	bl	800d18c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e06e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e070:	3318      	adds	r3, #24
 800e072:	4618      	mov	r0, r3
 800e074:	f7ff f88a 	bl	800d18c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e07a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e07c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e07e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e080:	f1c3 0207 	rsb	r2, r3, #7
 800e084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e086:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e08a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e08c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e08e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e090:	2200      	movs	r2, #0
 800e092:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e098:	2200      	movs	r2, #0
 800e09a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e09e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0a0:	334c      	adds	r3, #76	@ 0x4c
 800e0a2:	224c      	movs	r2, #76	@ 0x4c
 800e0a4:	2100      	movs	r1, #0
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	f001 fa70 	bl	800f58c <memset>
 800e0ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0ae:	4a0d      	ldr	r2, [pc, #52]	@ (800e0e4 <prvInitialiseNewTask+0x138>)
 800e0b0:	651a      	str	r2, [r3, #80]	@ 0x50
 800e0b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0b4:	4a0c      	ldr	r2, [pc, #48]	@ (800e0e8 <prvInitialiseNewTask+0x13c>)
 800e0b6:	655a      	str	r2, [r3, #84]	@ 0x54
 800e0b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0ba:	4a0c      	ldr	r2, [pc, #48]	@ (800e0ec <prvInitialiseNewTask+0x140>)
 800e0bc:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e0be:	683a      	ldr	r2, [r7, #0]
 800e0c0:	68f9      	ldr	r1, [r7, #12]
 800e0c2:	69b8      	ldr	r0, [r7, #24]
 800e0c4:	f000 fe1c 	bl	800ed00 <pxPortInitialiseStack>
 800e0c8:	4602      	mov	r2, r0
 800e0ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0cc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e0ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d002      	beq.n	800e0da <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e0d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e0d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e0da:	bf00      	nop
 800e0dc:	3720      	adds	r7, #32
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	bd80      	pop	{r7, pc}
 800e0e2:	bf00      	nop
 800e0e4:	20004a8c 	.word	0x20004a8c
 800e0e8:	20004af4 	.word	0x20004af4
 800e0ec:	20004b5c 	.word	0x20004b5c

0800e0f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e0f0:	b580      	push	{r7, lr}
 800e0f2:	b082      	sub	sp, #8
 800e0f4:	af00      	add	r7, sp, #0
 800e0f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e0f8:	f000 ff10 	bl	800ef1c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e0fc:	4b2a      	ldr	r3, [pc, #168]	@ (800e1a8 <prvAddNewTaskToReadyList+0xb8>)
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	3301      	adds	r3, #1
 800e102:	4a29      	ldr	r2, [pc, #164]	@ (800e1a8 <prvAddNewTaskToReadyList+0xb8>)
 800e104:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e106:	4b29      	ldr	r3, [pc, #164]	@ (800e1ac <prvAddNewTaskToReadyList+0xbc>)
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d109      	bne.n	800e122 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e10e:	4a27      	ldr	r2, [pc, #156]	@ (800e1ac <prvAddNewTaskToReadyList+0xbc>)
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e114:	4b24      	ldr	r3, [pc, #144]	@ (800e1a8 <prvAddNewTaskToReadyList+0xb8>)
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	2b01      	cmp	r3, #1
 800e11a:	d110      	bne.n	800e13e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e11c:	f000 fc1a 	bl	800e954 <prvInitialiseTaskLists>
 800e120:	e00d      	b.n	800e13e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e122:	4b23      	ldr	r3, [pc, #140]	@ (800e1b0 <prvAddNewTaskToReadyList+0xc0>)
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	2b00      	cmp	r3, #0
 800e128:	d109      	bne.n	800e13e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e12a:	4b20      	ldr	r3, [pc, #128]	@ (800e1ac <prvAddNewTaskToReadyList+0xbc>)
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e134:	429a      	cmp	r2, r3
 800e136:	d802      	bhi.n	800e13e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e138:	4a1c      	ldr	r2, [pc, #112]	@ (800e1ac <prvAddNewTaskToReadyList+0xbc>)
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e13e:	4b1d      	ldr	r3, [pc, #116]	@ (800e1b4 <prvAddNewTaskToReadyList+0xc4>)
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	3301      	adds	r3, #1
 800e144:	4a1b      	ldr	r2, [pc, #108]	@ (800e1b4 <prvAddNewTaskToReadyList+0xc4>)
 800e146:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e14c:	2201      	movs	r2, #1
 800e14e:	409a      	lsls	r2, r3
 800e150:	4b19      	ldr	r3, [pc, #100]	@ (800e1b8 <prvAddNewTaskToReadyList+0xc8>)
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	4313      	orrs	r3, r2
 800e156:	4a18      	ldr	r2, [pc, #96]	@ (800e1b8 <prvAddNewTaskToReadyList+0xc8>)
 800e158:	6013      	str	r3, [r2, #0]
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e15e:	4613      	mov	r3, r2
 800e160:	009b      	lsls	r3, r3, #2
 800e162:	4413      	add	r3, r2
 800e164:	009b      	lsls	r3, r3, #2
 800e166:	4a15      	ldr	r2, [pc, #84]	@ (800e1bc <prvAddNewTaskToReadyList+0xcc>)
 800e168:	441a      	add	r2, r3
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	3304      	adds	r3, #4
 800e16e:	4619      	mov	r1, r3
 800e170:	4610      	mov	r0, r2
 800e172:	f7ff f818 	bl	800d1a6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e176:	f000 ff07 	bl	800ef88 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e17a:	4b0d      	ldr	r3, [pc, #52]	@ (800e1b0 <prvAddNewTaskToReadyList+0xc0>)
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d00e      	beq.n	800e1a0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e182:	4b0a      	ldr	r3, [pc, #40]	@ (800e1ac <prvAddNewTaskToReadyList+0xbc>)
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e18c:	429a      	cmp	r2, r3
 800e18e:	d207      	bcs.n	800e1a0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e190:	4b0b      	ldr	r3, [pc, #44]	@ (800e1c0 <prvAddNewTaskToReadyList+0xd0>)
 800e192:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e196:	601a      	str	r2, [r3, #0]
 800e198:	f3bf 8f4f 	dsb	sy
 800e19c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e1a0:	bf00      	nop
 800e1a2:	3708      	adds	r7, #8
 800e1a4:	46bd      	mov	sp, r7
 800e1a6:	bd80      	pop	{r7, pc}
 800e1a8:	20000e40 	.word	0x20000e40
 800e1ac:	20000d40 	.word	0x20000d40
 800e1b0:	20000e4c 	.word	0x20000e4c
 800e1b4:	20000e5c 	.word	0x20000e5c
 800e1b8:	20000e48 	.word	0x20000e48
 800e1bc:	20000d44 	.word	0x20000d44
 800e1c0:	e000ed04 	.word	0xe000ed04

0800e1c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e1c4:	b580      	push	{r7, lr}
 800e1c6:	b084      	sub	sp, #16
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e1cc:	2300      	movs	r3, #0
 800e1ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d01a      	beq.n	800e20c <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e1d6:	4b15      	ldr	r3, [pc, #84]	@ (800e22c <vTaskDelay+0x68>)
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d00d      	beq.n	800e1fa <vTaskDelay+0x36>
	__asm volatile
 800e1de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e1e2:	b672      	cpsid	i
 800e1e4:	f383 8811 	msr	BASEPRI, r3
 800e1e8:	f3bf 8f6f 	isb	sy
 800e1ec:	f3bf 8f4f 	dsb	sy
 800e1f0:	b662      	cpsie	i
 800e1f2:	60bb      	str	r3, [r7, #8]
}
 800e1f4:	bf00      	nop
 800e1f6:	bf00      	nop
 800e1f8:	e7fd      	b.n	800e1f6 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800e1fa:	f000 f889 	bl	800e310 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e1fe:	2100      	movs	r1, #0
 800e200:	6878      	ldr	r0, [r7, #4]
 800e202:	f000 fd17 	bl	800ec34 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e206:	f000 f891 	bl	800e32c <xTaskResumeAll>
 800e20a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d107      	bne.n	800e222 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800e212:	4b07      	ldr	r3, [pc, #28]	@ (800e230 <vTaskDelay+0x6c>)
 800e214:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e218:	601a      	str	r2, [r3, #0]
 800e21a:	f3bf 8f4f 	dsb	sy
 800e21e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e222:	bf00      	nop
 800e224:	3710      	adds	r7, #16
 800e226:	46bd      	mov	sp, r7
 800e228:	bd80      	pop	{r7, pc}
 800e22a:	bf00      	nop
 800e22c:	20000e68 	.word	0x20000e68
 800e230:	e000ed04 	.word	0xe000ed04

0800e234 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e234:	b580      	push	{r7, lr}
 800e236:	b08a      	sub	sp, #40	@ 0x28
 800e238:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e23a:	2300      	movs	r3, #0
 800e23c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e23e:	2300      	movs	r3, #0
 800e240:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e242:	463a      	mov	r2, r7
 800e244:	1d39      	adds	r1, r7, #4
 800e246:	f107 0308 	add.w	r3, r7, #8
 800e24a:	4618      	mov	r0, r3
 800e24c:	f7f2 fc6e 	bl	8000b2c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e250:	6839      	ldr	r1, [r7, #0]
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	68ba      	ldr	r2, [r7, #8]
 800e256:	9202      	str	r2, [sp, #8]
 800e258:	9301      	str	r3, [sp, #4]
 800e25a:	2300      	movs	r3, #0
 800e25c:	9300      	str	r3, [sp, #0]
 800e25e:	2300      	movs	r3, #0
 800e260:	460a      	mov	r2, r1
 800e262:	4923      	ldr	r1, [pc, #140]	@ (800e2f0 <vTaskStartScheduler+0xbc>)
 800e264:	4823      	ldr	r0, [pc, #140]	@ (800e2f4 <vTaskStartScheduler+0xc0>)
 800e266:	f7ff fdf5 	bl	800de54 <xTaskCreateStatic>
 800e26a:	4603      	mov	r3, r0
 800e26c:	4a22      	ldr	r2, [pc, #136]	@ (800e2f8 <vTaskStartScheduler+0xc4>)
 800e26e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e270:	4b21      	ldr	r3, [pc, #132]	@ (800e2f8 <vTaskStartScheduler+0xc4>)
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	2b00      	cmp	r3, #0
 800e276:	d002      	beq.n	800e27e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e278:	2301      	movs	r3, #1
 800e27a:	617b      	str	r3, [r7, #20]
 800e27c:	e001      	b.n	800e282 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e27e:	2300      	movs	r3, #0
 800e280:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e282:	697b      	ldr	r3, [r7, #20]
 800e284:	2b01      	cmp	r3, #1
 800e286:	d11d      	bne.n	800e2c4 <vTaskStartScheduler+0x90>
	__asm volatile
 800e288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e28c:	b672      	cpsid	i
 800e28e:	f383 8811 	msr	BASEPRI, r3
 800e292:	f3bf 8f6f 	isb	sy
 800e296:	f3bf 8f4f 	dsb	sy
 800e29a:	b662      	cpsie	i
 800e29c:	613b      	str	r3, [r7, #16]
}
 800e29e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e2a0:	4b16      	ldr	r3, [pc, #88]	@ (800e2fc <vTaskStartScheduler+0xc8>)
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	334c      	adds	r3, #76	@ 0x4c
 800e2a6:	4a16      	ldr	r2, [pc, #88]	@ (800e300 <vTaskStartScheduler+0xcc>)
 800e2a8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e2aa:	4b16      	ldr	r3, [pc, #88]	@ (800e304 <vTaskStartScheduler+0xd0>)
 800e2ac:	f04f 32ff 	mov.w	r2, #4294967295
 800e2b0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e2b2:	4b15      	ldr	r3, [pc, #84]	@ (800e308 <vTaskStartScheduler+0xd4>)
 800e2b4:	2201      	movs	r2, #1
 800e2b6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e2b8:	4b14      	ldr	r3, [pc, #80]	@ (800e30c <vTaskStartScheduler+0xd8>)
 800e2ba:	2200      	movs	r2, #0
 800e2bc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e2be:	f000 fdaf 	bl	800ee20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e2c2:	e011      	b.n	800e2e8 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e2c4:	697b      	ldr	r3, [r7, #20]
 800e2c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2ca:	d10d      	bne.n	800e2e8 <vTaskStartScheduler+0xb4>
	__asm volatile
 800e2cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2d0:	b672      	cpsid	i
 800e2d2:	f383 8811 	msr	BASEPRI, r3
 800e2d6:	f3bf 8f6f 	isb	sy
 800e2da:	f3bf 8f4f 	dsb	sy
 800e2de:	b662      	cpsie	i
 800e2e0:	60fb      	str	r3, [r7, #12]
}
 800e2e2:	bf00      	nop
 800e2e4:	bf00      	nop
 800e2e6:	e7fd      	b.n	800e2e4 <vTaskStartScheduler+0xb0>
}
 800e2e8:	bf00      	nop
 800e2ea:	3718      	adds	r7, #24
 800e2ec:	46bd      	mov	sp, r7
 800e2ee:	bd80      	pop	{r7, pc}
 800e2f0:	08010058 	.word	0x08010058
 800e2f4:	0800e925 	.word	0x0800e925
 800e2f8:	20000e64 	.word	0x20000e64
 800e2fc:	20000d40 	.word	0x20000d40
 800e300:	20000044 	.word	0x20000044
 800e304:	20000e60 	.word	0x20000e60
 800e308:	20000e4c 	.word	0x20000e4c
 800e30c:	20000e44 	.word	0x20000e44

0800e310 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e310:	b480      	push	{r7}
 800e312:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800e314:	4b04      	ldr	r3, [pc, #16]	@ (800e328 <vTaskSuspendAll+0x18>)
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	3301      	adds	r3, #1
 800e31a:	4a03      	ldr	r2, [pc, #12]	@ (800e328 <vTaskSuspendAll+0x18>)
 800e31c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800e31e:	bf00      	nop
 800e320:	46bd      	mov	sp, r7
 800e322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e326:	4770      	bx	lr
 800e328:	20000e68 	.word	0x20000e68

0800e32c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e32c:	b580      	push	{r7, lr}
 800e32e:	b084      	sub	sp, #16
 800e330:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e332:	2300      	movs	r3, #0
 800e334:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e336:	2300      	movs	r3, #0
 800e338:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e33a:	4b43      	ldr	r3, [pc, #268]	@ (800e448 <xTaskResumeAll+0x11c>)
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d10d      	bne.n	800e35e <xTaskResumeAll+0x32>
	__asm volatile
 800e342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e346:	b672      	cpsid	i
 800e348:	f383 8811 	msr	BASEPRI, r3
 800e34c:	f3bf 8f6f 	isb	sy
 800e350:	f3bf 8f4f 	dsb	sy
 800e354:	b662      	cpsie	i
 800e356:	603b      	str	r3, [r7, #0]
}
 800e358:	bf00      	nop
 800e35a:	bf00      	nop
 800e35c:	e7fd      	b.n	800e35a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e35e:	f000 fddd 	bl	800ef1c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e362:	4b39      	ldr	r3, [pc, #228]	@ (800e448 <xTaskResumeAll+0x11c>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	3b01      	subs	r3, #1
 800e368:	4a37      	ldr	r2, [pc, #220]	@ (800e448 <xTaskResumeAll+0x11c>)
 800e36a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e36c:	4b36      	ldr	r3, [pc, #216]	@ (800e448 <xTaskResumeAll+0x11c>)
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	2b00      	cmp	r3, #0
 800e372:	d161      	bne.n	800e438 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e374:	4b35      	ldr	r3, [pc, #212]	@ (800e44c <xTaskResumeAll+0x120>)
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d05d      	beq.n	800e438 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e37c:	e02e      	b.n	800e3dc <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e37e:	4b34      	ldr	r3, [pc, #208]	@ (800e450 <xTaskResumeAll+0x124>)
 800e380:	68db      	ldr	r3, [r3, #12]
 800e382:	68db      	ldr	r3, [r3, #12]
 800e384:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e386:	68fb      	ldr	r3, [r7, #12]
 800e388:	3318      	adds	r3, #24
 800e38a:	4618      	mov	r0, r3
 800e38c:	f7fe ff68 	bl	800d260 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	3304      	adds	r3, #4
 800e394:	4618      	mov	r0, r3
 800e396:	f7fe ff63 	bl	800d260 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e39e:	2201      	movs	r2, #1
 800e3a0:	409a      	lsls	r2, r3
 800e3a2:	4b2c      	ldr	r3, [pc, #176]	@ (800e454 <xTaskResumeAll+0x128>)
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	4313      	orrs	r3, r2
 800e3a8:	4a2a      	ldr	r2, [pc, #168]	@ (800e454 <xTaskResumeAll+0x128>)
 800e3aa:	6013      	str	r3, [r2, #0]
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e3b0:	4613      	mov	r3, r2
 800e3b2:	009b      	lsls	r3, r3, #2
 800e3b4:	4413      	add	r3, r2
 800e3b6:	009b      	lsls	r3, r3, #2
 800e3b8:	4a27      	ldr	r2, [pc, #156]	@ (800e458 <xTaskResumeAll+0x12c>)
 800e3ba:	441a      	add	r2, r3
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	3304      	adds	r3, #4
 800e3c0:	4619      	mov	r1, r3
 800e3c2:	4610      	mov	r0, r2
 800e3c4:	f7fe feef 	bl	800d1a6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e3cc:	4b23      	ldr	r3, [pc, #140]	@ (800e45c <xTaskResumeAll+0x130>)
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3d2:	429a      	cmp	r2, r3
 800e3d4:	d302      	bcc.n	800e3dc <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800e3d6:	4b22      	ldr	r3, [pc, #136]	@ (800e460 <xTaskResumeAll+0x134>)
 800e3d8:	2201      	movs	r2, #1
 800e3da:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e3dc:	4b1c      	ldr	r3, [pc, #112]	@ (800e450 <xTaskResumeAll+0x124>)
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d1cc      	bne.n	800e37e <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d001      	beq.n	800e3ee <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e3ea:	f000 fb59 	bl	800eaa0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800e3ee:	4b1d      	ldr	r3, [pc, #116]	@ (800e464 <xTaskResumeAll+0x138>)
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d010      	beq.n	800e41c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e3fa:	f000 f859 	bl	800e4b0 <xTaskIncrementTick>
 800e3fe:	4603      	mov	r3, r0
 800e400:	2b00      	cmp	r3, #0
 800e402:	d002      	beq.n	800e40a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800e404:	4b16      	ldr	r3, [pc, #88]	@ (800e460 <xTaskResumeAll+0x134>)
 800e406:	2201      	movs	r2, #1
 800e408:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	3b01      	subs	r3, #1
 800e40e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	2b00      	cmp	r3, #0
 800e414:	d1f1      	bne.n	800e3fa <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800e416:	4b13      	ldr	r3, [pc, #76]	@ (800e464 <xTaskResumeAll+0x138>)
 800e418:	2200      	movs	r2, #0
 800e41a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e41c:	4b10      	ldr	r3, [pc, #64]	@ (800e460 <xTaskResumeAll+0x134>)
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	2b00      	cmp	r3, #0
 800e422:	d009      	beq.n	800e438 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e424:	2301      	movs	r3, #1
 800e426:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e428:	4b0f      	ldr	r3, [pc, #60]	@ (800e468 <xTaskResumeAll+0x13c>)
 800e42a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e42e:	601a      	str	r2, [r3, #0]
 800e430:	f3bf 8f4f 	dsb	sy
 800e434:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e438:	f000 fda6 	bl	800ef88 <vPortExitCritical>

	return xAlreadyYielded;
 800e43c:	68bb      	ldr	r3, [r7, #8]
}
 800e43e:	4618      	mov	r0, r3
 800e440:	3710      	adds	r7, #16
 800e442:	46bd      	mov	sp, r7
 800e444:	bd80      	pop	{r7, pc}
 800e446:	bf00      	nop
 800e448:	20000e68 	.word	0x20000e68
 800e44c:	20000e40 	.word	0x20000e40
 800e450:	20000e00 	.word	0x20000e00
 800e454:	20000e48 	.word	0x20000e48
 800e458:	20000d44 	.word	0x20000d44
 800e45c:	20000d40 	.word	0x20000d40
 800e460:	20000e54 	.word	0x20000e54
 800e464:	20000e50 	.word	0x20000e50
 800e468:	e000ed04 	.word	0xe000ed04

0800e46c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e46c:	b480      	push	{r7}
 800e46e:	b083      	sub	sp, #12
 800e470:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e472:	4b05      	ldr	r3, [pc, #20]	@ (800e488 <xTaskGetTickCount+0x1c>)
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e478:	687b      	ldr	r3, [r7, #4]
}
 800e47a:	4618      	mov	r0, r3
 800e47c:	370c      	adds	r7, #12
 800e47e:	46bd      	mov	sp, r7
 800e480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e484:	4770      	bx	lr
 800e486:	bf00      	nop
 800e488:	20000e44 	.word	0x20000e44

0800e48c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800e48c:	b580      	push	{r7, lr}
 800e48e:	b082      	sub	sp, #8
 800e490:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e492:	f000 fe2b 	bl	800f0ec <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800e496:	2300      	movs	r3, #0
 800e498:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800e49a:	4b04      	ldr	r3, [pc, #16]	@ (800e4ac <xTaskGetTickCountFromISR+0x20>)
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e4a0:	683b      	ldr	r3, [r7, #0]
}
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	3708      	adds	r7, #8
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	bd80      	pop	{r7, pc}
 800e4aa:	bf00      	nop
 800e4ac:	20000e44 	.word	0x20000e44

0800e4b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b086      	sub	sp, #24
 800e4b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e4ba:	4b50      	ldr	r3, [pc, #320]	@ (800e5fc <xTaskIncrementTick+0x14c>)
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	f040 808b 	bne.w	800e5da <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e4c4:	4b4e      	ldr	r3, [pc, #312]	@ (800e600 <xTaskIncrementTick+0x150>)
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	3301      	adds	r3, #1
 800e4ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e4cc:	4a4c      	ldr	r2, [pc, #304]	@ (800e600 <xTaskIncrementTick+0x150>)
 800e4ce:	693b      	ldr	r3, [r7, #16]
 800e4d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e4d2:	693b      	ldr	r3, [r7, #16]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d123      	bne.n	800e520 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800e4d8:	4b4a      	ldr	r3, [pc, #296]	@ (800e604 <xTaskIncrementTick+0x154>)
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d00d      	beq.n	800e4fe <xTaskIncrementTick+0x4e>
	__asm volatile
 800e4e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4e6:	b672      	cpsid	i
 800e4e8:	f383 8811 	msr	BASEPRI, r3
 800e4ec:	f3bf 8f6f 	isb	sy
 800e4f0:	f3bf 8f4f 	dsb	sy
 800e4f4:	b662      	cpsie	i
 800e4f6:	603b      	str	r3, [r7, #0]
}
 800e4f8:	bf00      	nop
 800e4fa:	bf00      	nop
 800e4fc:	e7fd      	b.n	800e4fa <xTaskIncrementTick+0x4a>
 800e4fe:	4b41      	ldr	r3, [pc, #260]	@ (800e604 <xTaskIncrementTick+0x154>)
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	60fb      	str	r3, [r7, #12]
 800e504:	4b40      	ldr	r3, [pc, #256]	@ (800e608 <xTaskIncrementTick+0x158>)
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	4a3e      	ldr	r2, [pc, #248]	@ (800e604 <xTaskIncrementTick+0x154>)
 800e50a:	6013      	str	r3, [r2, #0]
 800e50c:	4a3e      	ldr	r2, [pc, #248]	@ (800e608 <xTaskIncrementTick+0x158>)
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	6013      	str	r3, [r2, #0]
 800e512:	4b3e      	ldr	r3, [pc, #248]	@ (800e60c <xTaskIncrementTick+0x15c>)
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	3301      	adds	r3, #1
 800e518:	4a3c      	ldr	r2, [pc, #240]	@ (800e60c <xTaskIncrementTick+0x15c>)
 800e51a:	6013      	str	r3, [r2, #0]
 800e51c:	f000 fac0 	bl	800eaa0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e520:	4b3b      	ldr	r3, [pc, #236]	@ (800e610 <xTaskIncrementTick+0x160>)
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	693a      	ldr	r2, [r7, #16]
 800e526:	429a      	cmp	r2, r3
 800e528:	d348      	bcc.n	800e5bc <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e52a:	4b36      	ldr	r3, [pc, #216]	@ (800e604 <xTaskIncrementTick+0x154>)
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	2b00      	cmp	r3, #0
 800e532:	d104      	bne.n	800e53e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e534:	4b36      	ldr	r3, [pc, #216]	@ (800e610 <xTaskIncrementTick+0x160>)
 800e536:	f04f 32ff 	mov.w	r2, #4294967295
 800e53a:	601a      	str	r2, [r3, #0]
					break;
 800e53c:	e03e      	b.n	800e5bc <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e53e:	4b31      	ldr	r3, [pc, #196]	@ (800e604 <xTaskIncrementTick+0x154>)
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	68db      	ldr	r3, [r3, #12]
 800e544:	68db      	ldr	r3, [r3, #12]
 800e546:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e548:	68bb      	ldr	r3, [r7, #8]
 800e54a:	685b      	ldr	r3, [r3, #4]
 800e54c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e54e:	693a      	ldr	r2, [r7, #16]
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	429a      	cmp	r2, r3
 800e554:	d203      	bcs.n	800e55e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e556:	4a2e      	ldr	r2, [pc, #184]	@ (800e610 <xTaskIncrementTick+0x160>)
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e55c:	e02e      	b.n	800e5bc <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e55e:	68bb      	ldr	r3, [r7, #8]
 800e560:	3304      	adds	r3, #4
 800e562:	4618      	mov	r0, r3
 800e564:	f7fe fe7c 	bl	800d260 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e568:	68bb      	ldr	r3, [r7, #8]
 800e56a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d004      	beq.n	800e57a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e570:	68bb      	ldr	r3, [r7, #8]
 800e572:	3318      	adds	r3, #24
 800e574:	4618      	mov	r0, r3
 800e576:	f7fe fe73 	bl	800d260 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e57a:	68bb      	ldr	r3, [r7, #8]
 800e57c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e57e:	2201      	movs	r2, #1
 800e580:	409a      	lsls	r2, r3
 800e582:	4b24      	ldr	r3, [pc, #144]	@ (800e614 <xTaskIncrementTick+0x164>)
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	4313      	orrs	r3, r2
 800e588:	4a22      	ldr	r2, [pc, #136]	@ (800e614 <xTaskIncrementTick+0x164>)
 800e58a:	6013      	str	r3, [r2, #0]
 800e58c:	68bb      	ldr	r3, [r7, #8]
 800e58e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e590:	4613      	mov	r3, r2
 800e592:	009b      	lsls	r3, r3, #2
 800e594:	4413      	add	r3, r2
 800e596:	009b      	lsls	r3, r3, #2
 800e598:	4a1f      	ldr	r2, [pc, #124]	@ (800e618 <xTaskIncrementTick+0x168>)
 800e59a:	441a      	add	r2, r3
 800e59c:	68bb      	ldr	r3, [r7, #8]
 800e59e:	3304      	adds	r3, #4
 800e5a0:	4619      	mov	r1, r3
 800e5a2:	4610      	mov	r0, r2
 800e5a4:	f7fe fdff 	bl	800d1a6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e5a8:	68bb      	ldr	r3, [r7, #8]
 800e5aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5ac:	4b1b      	ldr	r3, [pc, #108]	@ (800e61c <xTaskIncrementTick+0x16c>)
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5b2:	429a      	cmp	r2, r3
 800e5b4:	d3b9      	bcc.n	800e52a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e5ba:	e7b6      	b.n	800e52a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e5bc:	4b17      	ldr	r3, [pc, #92]	@ (800e61c <xTaskIncrementTick+0x16c>)
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5c2:	4915      	ldr	r1, [pc, #84]	@ (800e618 <xTaskIncrementTick+0x168>)
 800e5c4:	4613      	mov	r3, r2
 800e5c6:	009b      	lsls	r3, r3, #2
 800e5c8:	4413      	add	r3, r2
 800e5ca:	009b      	lsls	r3, r3, #2
 800e5cc:	440b      	add	r3, r1
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	2b01      	cmp	r3, #1
 800e5d2:	d907      	bls.n	800e5e4 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800e5d4:	2301      	movs	r3, #1
 800e5d6:	617b      	str	r3, [r7, #20]
 800e5d8:	e004      	b.n	800e5e4 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800e5da:	4b11      	ldr	r3, [pc, #68]	@ (800e620 <xTaskIncrementTick+0x170>)
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	3301      	adds	r3, #1
 800e5e0:	4a0f      	ldr	r2, [pc, #60]	@ (800e620 <xTaskIncrementTick+0x170>)
 800e5e2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800e5e4:	4b0f      	ldr	r3, [pc, #60]	@ (800e624 <xTaskIncrementTick+0x174>)
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d001      	beq.n	800e5f0 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800e5ec:	2301      	movs	r3, #1
 800e5ee:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800e5f0:	697b      	ldr	r3, [r7, #20]
}
 800e5f2:	4618      	mov	r0, r3
 800e5f4:	3718      	adds	r7, #24
 800e5f6:	46bd      	mov	sp, r7
 800e5f8:	bd80      	pop	{r7, pc}
 800e5fa:	bf00      	nop
 800e5fc:	20000e68 	.word	0x20000e68
 800e600:	20000e44 	.word	0x20000e44
 800e604:	20000df8 	.word	0x20000df8
 800e608:	20000dfc 	.word	0x20000dfc
 800e60c:	20000e58 	.word	0x20000e58
 800e610:	20000e60 	.word	0x20000e60
 800e614:	20000e48 	.word	0x20000e48
 800e618:	20000d44 	.word	0x20000d44
 800e61c:	20000d40 	.word	0x20000d40
 800e620:	20000e50 	.word	0x20000e50
 800e624:	20000e54 	.word	0x20000e54

0800e628 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e628:	b480      	push	{r7}
 800e62a:	b087      	sub	sp, #28
 800e62c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e62e:	4b2b      	ldr	r3, [pc, #172]	@ (800e6dc <vTaskSwitchContext+0xb4>)
 800e630:	681b      	ldr	r3, [r3, #0]
 800e632:	2b00      	cmp	r3, #0
 800e634:	d003      	beq.n	800e63e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e636:	4b2a      	ldr	r3, [pc, #168]	@ (800e6e0 <vTaskSwitchContext+0xb8>)
 800e638:	2201      	movs	r2, #1
 800e63a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e63c:	e047      	b.n	800e6ce <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800e63e:	4b28      	ldr	r3, [pc, #160]	@ (800e6e0 <vTaskSwitchContext+0xb8>)
 800e640:	2200      	movs	r2, #0
 800e642:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e644:	4b27      	ldr	r3, [pc, #156]	@ (800e6e4 <vTaskSwitchContext+0xbc>)
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	fab3 f383 	clz	r3, r3
 800e650:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800e652:	7afb      	ldrb	r3, [r7, #11]
 800e654:	f1c3 031f 	rsb	r3, r3, #31
 800e658:	617b      	str	r3, [r7, #20]
 800e65a:	4923      	ldr	r1, [pc, #140]	@ (800e6e8 <vTaskSwitchContext+0xc0>)
 800e65c:	697a      	ldr	r2, [r7, #20]
 800e65e:	4613      	mov	r3, r2
 800e660:	009b      	lsls	r3, r3, #2
 800e662:	4413      	add	r3, r2
 800e664:	009b      	lsls	r3, r3, #2
 800e666:	440b      	add	r3, r1
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d10d      	bne.n	800e68a <vTaskSwitchContext+0x62>
	__asm volatile
 800e66e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e672:	b672      	cpsid	i
 800e674:	f383 8811 	msr	BASEPRI, r3
 800e678:	f3bf 8f6f 	isb	sy
 800e67c:	f3bf 8f4f 	dsb	sy
 800e680:	b662      	cpsie	i
 800e682:	607b      	str	r3, [r7, #4]
}
 800e684:	bf00      	nop
 800e686:	bf00      	nop
 800e688:	e7fd      	b.n	800e686 <vTaskSwitchContext+0x5e>
 800e68a:	697a      	ldr	r2, [r7, #20]
 800e68c:	4613      	mov	r3, r2
 800e68e:	009b      	lsls	r3, r3, #2
 800e690:	4413      	add	r3, r2
 800e692:	009b      	lsls	r3, r3, #2
 800e694:	4a14      	ldr	r2, [pc, #80]	@ (800e6e8 <vTaskSwitchContext+0xc0>)
 800e696:	4413      	add	r3, r2
 800e698:	613b      	str	r3, [r7, #16]
 800e69a:	693b      	ldr	r3, [r7, #16]
 800e69c:	685b      	ldr	r3, [r3, #4]
 800e69e:	685a      	ldr	r2, [r3, #4]
 800e6a0:	693b      	ldr	r3, [r7, #16]
 800e6a2:	605a      	str	r2, [r3, #4]
 800e6a4:	693b      	ldr	r3, [r7, #16]
 800e6a6:	685a      	ldr	r2, [r3, #4]
 800e6a8:	693b      	ldr	r3, [r7, #16]
 800e6aa:	3308      	adds	r3, #8
 800e6ac:	429a      	cmp	r2, r3
 800e6ae:	d104      	bne.n	800e6ba <vTaskSwitchContext+0x92>
 800e6b0:	693b      	ldr	r3, [r7, #16]
 800e6b2:	685b      	ldr	r3, [r3, #4]
 800e6b4:	685a      	ldr	r2, [r3, #4]
 800e6b6:	693b      	ldr	r3, [r7, #16]
 800e6b8:	605a      	str	r2, [r3, #4]
 800e6ba:	693b      	ldr	r3, [r7, #16]
 800e6bc:	685b      	ldr	r3, [r3, #4]
 800e6be:	68db      	ldr	r3, [r3, #12]
 800e6c0:	4a0a      	ldr	r2, [pc, #40]	@ (800e6ec <vTaskSwitchContext+0xc4>)
 800e6c2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e6c4:	4b09      	ldr	r3, [pc, #36]	@ (800e6ec <vTaskSwitchContext+0xc4>)
 800e6c6:	681b      	ldr	r3, [r3, #0]
 800e6c8:	334c      	adds	r3, #76	@ 0x4c
 800e6ca:	4a09      	ldr	r2, [pc, #36]	@ (800e6f0 <vTaskSwitchContext+0xc8>)
 800e6cc:	6013      	str	r3, [r2, #0]
}
 800e6ce:	bf00      	nop
 800e6d0:	371c      	adds	r7, #28
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d8:	4770      	bx	lr
 800e6da:	bf00      	nop
 800e6dc:	20000e68 	.word	0x20000e68
 800e6e0:	20000e54 	.word	0x20000e54
 800e6e4:	20000e48 	.word	0x20000e48
 800e6e8:	20000d44 	.word	0x20000d44
 800e6ec:	20000d40 	.word	0x20000d40
 800e6f0:	20000044 	.word	0x20000044

0800e6f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e6f4:	b580      	push	{r7, lr}
 800e6f6:	b084      	sub	sp, #16
 800e6f8:	af00      	add	r7, sp, #0
 800e6fa:	6078      	str	r0, [r7, #4]
 800e6fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	2b00      	cmp	r3, #0
 800e702:	d10d      	bne.n	800e720 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800e704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e708:	b672      	cpsid	i
 800e70a:	f383 8811 	msr	BASEPRI, r3
 800e70e:	f3bf 8f6f 	isb	sy
 800e712:	f3bf 8f4f 	dsb	sy
 800e716:	b662      	cpsie	i
 800e718:	60fb      	str	r3, [r7, #12]
}
 800e71a:	bf00      	nop
 800e71c:	bf00      	nop
 800e71e:	e7fd      	b.n	800e71c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e720:	4b07      	ldr	r3, [pc, #28]	@ (800e740 <vTaskPlaceOnEventList+0x4c>)
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	3318      	adds	r3, #24
 800e726:	4619      	mov	r1, r3
 800e728:	6878      	ldr	r0, [r7, #4]
 800e72a:	f7fe fd60 	bl	800d1ee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e72e:	2101      	movs	r1, #1
 800e730:	6838      	ldr	r0, [r7, #0]
 800e732:	f000 fa7f 	bl	800ec34 <prvAddCurrentTaskToDelayedList>
}
 800e736:	bf00      	nop
 800e738:	3710      	adds	r7, #16
 800e73a:	46bd      	mov	sp, r7
 800e73c:	bd80      	pop	{r7, pc}
 800e73e:	bf00      	nop
 800e740:	20000d40 	.word	0x20000d40

0800e744 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e744:	b580      	push	{r7, lr}
 800e746:	b086      	sub	sp, #24
 800e748:	af00      	add	r7, sp, #0
 800e74a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	68db      	ldr	r3, [r3, #12]
 800e750:	68db      	ldr	r3, [r3, #12]
 800e752:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e754:	693b      	ldr	r3, [r7, #16]
 800e756:	2b00      	cmp	r3, #0
 800e758:	d10d      	bne.n	800e776 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800e75a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e75e:	b672      	cpsid	i
 800e760:	f383 8811 	msr	BASEPRI, r3
 800e764:	f3bf 8f6f 	isb	sy
 800e768:	f3bf 8f4f 	dsb	sy
 800e76c:	b662      	cpsie	i
 800e76e:	60fb      	str	r3, [r7, #12]
}
 800e770:	bf00      	nop
 800e772:	bf00      	nop
 800e774:	e7fd      	b.n	800e772 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e776:	693b      	ldr	r3, [r7, #16]
 800e778:	3318      	adds	r3, #24
 800e77a:	4618      	mov	r0, r3
 800e77c:	f7fe fd70 	bl	800d260 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e780:	4b1d      	ldr	r3, [pc, #116]	@ (800e7f8 <xTaskRemoveFromEventList+0xb4>)
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	2b00      	cmp	r3, #0
 800e786:	d11c      	bne.n	800e7c2 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e788:	693b      	ldr	r3, [r7, #16]
 800e78a:	3304      	adds	r3, #4
 800e78c:	4618      	mov	r0, r3
 800e78e:	f7fe fd67 	bl	800d260 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e792:	693b      	ldr	r3, [r7, #16]
 800e794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e796:	2201      	movs	r2, #1
 800e798:	409a      	lsls	r2, r3
 800e79a:	4b18      	ldr	r3, [pc, #96]	@ (800e7fc <xTaskRemoveFromEventList+0xb8>)
 800e79c:	681b      	ldr	r3, [r3, #0]
 800e79e:	4313      	orrs	r3, r2
 800e7a0:	4a16      	ldr	r2, [pc, #88]	@ (800e7fc <xTaskRemoveFromEventList+0xb8>)
 800e7a2:	6013      	str	r3, [r2, #0]
 800e7a4:	693b      	ldr	r3, [r7, #16]
 800e7a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7a8:	4613      	mov	r3, r2
 800e7aa:	009b      	lsls	r3, r3, #2
 800e7ac:	4413      	add	r3, r2
 800e7ae:	009b      	lsls	r3, r3, #2
 800e7b0:	4a13      	ldr	r2, [pc, #76]	@ (800e800 <xTaskRemoveFromEventList+0xbc>)
 800e7b2:	441a      	add	r2, r3
 800e7b4:	693b      	ldr	r3, [r7, #16]
 800e7b6:	3304      	adds	r3, #4
 800e7b8:	4619      	mov	r1, r3
 800e7ba:	4610      	mov	r0, r2
 800e7bc:	f7fe fcf3 	bl	800d1a6 <vListInsertEnd>
 800e7c0:	e005      	b.n	800e7ce <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e7c2:	693b      	ldr	r3, [r7, #16]
 800e7c4:	3318      	adds	r3, #24
 800e7c6:	4619      	mov	r1, r3
 800e7c8:	480e      	ldr	r0, [pc, #56]	@ (800e804 <xTaskRemoveFromEventList+0xc0>)
 800e7ca:	f7fe fcec 	bl	800d1a6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e7ce:	693b      	ldr	r3, [r7, #16]
 800e7d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7d2:	4b0d      	ldr	r3, [pc, #52]	@ (800e808 <xTaskRemoveFromEventList+0xc4>)
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7d8:	429a      	cmp	r2, r3
 800e7da:	d905      	bls.n	800e7e8 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e7dc:	2301      	movs	r3, #1
 800e7de:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e7e0:	4b0a      	ldr	r3, [pc, #40]	@ (800e80c <xTaskRemoveFromEventList+0xc8>)
 800e7e2:	2201      	movs	r2, #1
 800e7e4:	601a      	str	r2, [r3, #0]
 800e7e6:	e001      	b.n	800e7ec <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800e7e8:	2300      	movs	r3, #0
 800e7ea:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e7ec:	697b      	ldr	r3, [r7, #20]
}
 800e7ee:	4618      	mov	r0, r3
 800e7f0:	3718      	adds	r7, #24
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	bd80      	pop	{r7, pc}
 800e7f6:	bf00      	nop
 800e7f8:	20000e68 	.word	0x20000e68
 800e7fc:	20000e48 	.word	0x20000e48
 800e800:	20000d44 	.word	0x20000d44
 800e804:	20000e00 	.word	0x20000e00
 800e808:	20000d40 	.word	0x20000d40
 800e80c:	20000e54 	.word	0x20000e54

0800e810 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e810:	b480      	push	{r7}
 800e812:	b083      	sub	sp, #12
 800e814:	af00      	add	r7, sp, #0
 800e816:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e818:	4b06      	ldr	r3, [pc, #24]	@ (800e834 <vTaskInternalSetTimeOutState+0x24>)
 800e81a:	681a      	ldr	r2, [r3, #0]
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e820:	4b05      	ldr	r3, [pc, #20]	@ (800e838 <vTaskInternalSetTimeOutState+0x28>)
 800e822:	681a      	ldr	r2, [r3, #0]
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	605a      	str	r2, [r3, #4]
}
 800e828:	bf00      	nop
 800e82a:	370c      	adds	r7, #12
 800e82c:	46bd      	mov	sp, r7
 800e82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e832:	4770      	bx	lr
 800e834:	20000e58 	.word	0x20000e58
 800e838:	20000e44 	.word	0x20000e44

0800e83c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e83c:	b580      	push	{r7, lr}
 800e83e:	b088      	sub	sp, #32
 800e840:	af00      	add	r7, sp, #0
 800e842:	6078      	str	r0, [r7, #4]
 800e844:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d10d      	bne.n	800e868 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800e84c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e850:	b672      	cpsid	i
 800e852:	f383 8811 	msr	BASEPRI, r3
 800e856:	f3bf 8f6f 	isb	sy
 800e85a:	f3bf 8f4f 	dsb	sy
 800e85e:	b662      	cpsie	i
 800e860:	613b      	str	r3, [r7, #16]
}
 800e862:	bf00      	nop
 800e864:	bf00      	nop
 800e866:	e7fd      	b.n	800e864 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800e868:	683b      	ldr	r3, [r7, #0]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d10d      	bne.n	800e88a <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800e86e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e872:	b672      	cpsid	i
 800e874:	f383 8811 	msr	BASEPRI, r3
 800e878:	f3bf 8f6f 	isb	sy
 800e87c:	f3bf 8f4f 	dsb	sy
 800e880:	b662      	cpsie	i
 800e882:	60fb      	str	r3, [r7, #12]
}
 800e884:	bf00      	nop
 800e886:	bf00      	nop
 800e888:	e7fd      	b.n	800e886 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800e88a:	f000 fb47 	bl	800ef1c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e88e:	4b1d      	ldr	r3, [pc, #116]	@ (800e904 <xTaskCheckForTimeOut+0xc8>)
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	685b      	ldr	r3, [r3, #4]
 800e898:	69ba      	ldr	r2, [r7, #24]
 800e89a:	1ad3      	subs	r3, r2, r3
 800e89c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e89e:	683b      	ldr	r3, [r7, #0]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e8a6:	d102      	bne.n	800e8ae <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e8a8:	2300      	movs	r3, #0
 800e8aa:	61fb      	str	r3, [r7, #28]
 800e8ac:	e023      	b.n	800e8f6 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e8ae:	687b      	ldr	r3, [r7, #4]
 800e8b0:	681a      	ldr	r2, [r3, #0]
 800e8b2:	4b15      	ldr	r3, [pc, #84]	@ (800e908 <xTaskCheckForTimeOut+0xcc>)
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	429a      	cmp	r2, r3
 800e8b8:	d007      	beq.n	800e8ca <xTaskCheckForTimeOut+0x8e>
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	685b      	ldr	r3, [r3, #4]
 800e8be:	69ba      	ldr	r2, [r7, #24]
 800e8c0:	429a      	cmp	r2, r3
 800e8c2:	d302      	bcc.n	800e8ca <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e8c4:	2301      	movs	r3, #1
 800e8c6:	61fb      	str	r3, [r7, #28]
 800e8c8:	e015      	b.n	800e8f6 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e8ca:	683b      	ldr	r3, [r7, #0]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	697a      	ldr	r2, [r7, #20]
 800e8d0:	429a      	cmp	r2, r3
 800e8d2:	d20b      	bcs.n	800e8ec <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e8d4:	683b      	ldr	r3, [r7, #0]
 800e8d6:	681a      	ldr	r2, [r3, #0]
 800e8d8:	697b      	ldr	r3, [r7, #20]
 800e8da:	1ad2      	subs	r2, r2, r3
 800e8dc:	683b      	ldr	r3, [r7, #0]
 800e8de:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e8e0:	6878      	ldr	r0, [r7, #4]
 800e8e2:	f7ff ff95 	bl	800e810 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	61fb      	str	r3, [r7, #28]
 800e8ea:	e004      	b.n	800e8f6 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800e8ec:	683b      	ldr	r3, [r7, #0]
 800e8ee:	2200      	movs	r2, #0
 800e8f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e8f2:	2301      	movs	r3, #1
 800e8f4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e8f6:	f000 fb47 	bl	800ef88 <vPortExitCritical>

	return xReturn;
 800e8fa:	69fb      	ldr	r3, [r7, #28]
}
 800e8fc:	4618      	mov	r0, r3
 800e8fe:	3720      	adds	r7, #32
 800e900:	46bd      	mov	sp, r7
 800e902:	bd80      	pop	{r7, pc}
 800e904:	20000e44 	.word	0x20000e44
 800e908:	20000e58 	.word	0x20000e58

0800e90c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e90c:	b480      	push	{r7}
 800e90e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e910:	4b03      	ldr	r3, [pc, #12]	@ (800e920 <vTaskMissedYield+0x14>)
 800e912:	2201      	movs	r2, #1
 800e914:	601a      	str	r2, [r3, #0]
}
 800e916:	bf00      	nop
 800e918:	46bd      	mov	sp, r7
 800e91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e91e:	4770      	bx	lr
 800e920:	20000e54 	.word	0x20000e54

0800e924 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e924:	b580      	push	{r7, lr}
 800e926:	b082      	sub	sp, #8
 800e928:	af00      	add	r7, sp, #0
 800e92a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e92c:	f000 f852 	bl	800e9d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e930:	4b06      	ldr	r3, [pc, #24]	@ (800e94c <prvIdleTask+0x28>)
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	2b01      	cmp	r3, #1
 800e936:	d9f9      	bls.n	800e92c <prvIdleTask+0x8>
			{
				taskYIELD();
 800e938:	4b05      	ldr	r3, [pc, #20]	@ (800e950 <prvIdleTask+0x2c>)
 800e93a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e93e:	601a      	str	r2, [r3, #0]
 800e940:	f3bf 8f4f 	dsb	sy
 800e944:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e948:	e7f0      	b.n	800e92c <prvIdleTask+0x8>
 800e94a:	bf00      	nop
 800e94c:	20000d44 	.word	0x20000d44
 800e950:	e000ed04 	.word	0xe000ed04

0800e954 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e954:	b580      	push	{r7, lr}
 800e956:	b082      	sub	sp, #8
 800e958:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e95a:	2300      	movs	r3, #0
 800e95c:	607b      	str	r3, [r7, #4]
 800e95e:	e00c      	b.n	800e97a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e960:	687a      	ldr	r2, [r7, #4]
 800e962:	4613      	mov	r3, r2
 800e964:	009b      	lsls	r3, r3, #2
 800e966:	4413      	add	r3, r2
 800e968:	009b      	lsls	r3, r3, #2
 800e96a:	4a12      	ldr	r2, [pc, #72]	@ (800e9b4 <prvInitialiseTaskLists+0x60>)
 800e96c:	4413      	add	r3, r2
 800e96e:	4618      	mov	r0, r3
 800e970:	f7fe fbec 	bl	800d14c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	3301      	adds	r3, #1
 800e978:	607b      	str	r3, [r7, #4]
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	2b06      	cmp	r3, #6
 800e97e:	d9ef      	bls.n	800e960 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e980:	480d      	ldr	r0, [pc, #52]	@ (800e9b8 <prvInitialiseTaskLists+0x64>)
 800e982:	f7fe fbe3 	bl	800d14c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e986:	480d      	ldr	r0, [pc, #52]	@ (800e9bc <prvInitialiseTaskLists+0x68>)
 800e988:	f7fe fbe0 	bl	800d14c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e98c:	480c      	ldr	r0, [pc, #48]	@ (800e9c0 <prvInitialiseTaskLists+0x6c>)
 800e98e:	f7fe fbdd 	bl	800d14c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e992:	480c      	ldr	r0, [pc, #48]	@ (800e9c4 <prvInitialiseTaskLists+0x70>)
 800e994:	f7fe fbda 	bl	800d14c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e998:	480b      	ldr	r0, [pc, #44]	@ (800e9c8 <prvInitialiseTaskLists+0x74>)
 800e99a:	f7fe fbd7 	bl	800d14c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e99e:	4b0b      	ldr	r3, [pc, #44]	@ (800e9cc <prvInitialiseTaskLists+0x78>)
 800e9a0:	4a05      	ldr	r2, [pc, #20]	@ (800e9b8 <prvInitialiseTaskLists+0x64>)
 800e9a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e9a4:	4b0a      	ldr	r3, [pc, #40]	@ (800e9d0 <prvInitialiseTaskLists+0x7c>)
 800e9a6:	4a05      	ldr	r2, [pc, #20]	@ (800e9bc <prvInitialiseTaskLists+0x68>)
 800e9a8:	601a      	str	r2, [r3, #0]
}
 800e9aa:	bf00      	nop
 800e9ac:	3708      	adds	r7, #8
 800e9ae:	46bd      	mov	sp, r7
 800e9b0:	bd80      	pop	{r7, pc}
 800e9b2:	bf00      	nop
 800e9b4:	20000d44 	.word	0x20000d44
 800e9b8:	20000dd0 	.word	0x20000dd0
 800e9bc:	20000de4 	.word	0x20000de4
 800e9c0:	20000e00 	.word	0x20000e00
 800e9c4:	20000e14 	.word	0x20000e14
 800e9c8:	20000e2c 	.word	0x20000e2c
 800e9cc:	20000df8 	.word	0x20000df8
 800e9d0:	20000dfc 	.word	0x20000dfc

0800e9d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e9d4:	b580      	push	{r7, lr}
 800e9d6:	b082      	sub	sp, #8
 800e9d8:	af00      	add	r7, sp, #0
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */

		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e9da:	e019      	b.n	800ea10 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e9dc:	f000 fa9e 	bl	800ef1c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e9e0:	4b10      	ldr	r3, [pc, #64]	@ (800ea24 <prvCheckTasksWaitingTermination+0x50>)
 800e9e2:	68db      	ldr	r3, [r3, #12]
 800e9e4:	68db      	ldr	r3, [r3, #12]
 800e9e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	3304      	adds	r3, #4
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	f7fe fc37 	bl	800d260 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e9f2:	4b0d      	ldr	r3, [pc, #52]	@ (800ea28 <prvCheckTasksWaitingTermination+0x54>)
 800e9f4:	681b      	ldr	r3, [r3, #0]
 800e9f6:	3b01      	subs	r3, #1
 800e9f8:	4a0b      	ldr	r2, [pc, #44]	@ (800ea28 <prvCheckTasksWaitingTermination+0x54>)
 800e9fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e9fc:	4b0b      	ldr	r3, [pc, #44]	@ (800ea2c <prvCheckTasksWaitingTermination+0x58>)
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	3b01      	subs	r3, #1
 800ea02:	4a0a      	ldr	r2, [pc, #40]	@ (800ea2c <prvCheckTasksWaitingTermination+0x58>)
 800ea04:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ea06:	f000 fabf 	bl	800ef88 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ea0a:	6878      	ldr	r0, [r7, #4]
 800ea0c:	f000 f810 	bl	800ea30 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ea10:	4b06      	ldr	r3, [pc, #24]	@ (800ea2c <prvCheckTasksWaitingTermination+0x58>)
 800ea12:	681b      	ldr	r3, [r3, #0]
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d1e1      	bne.n	800e9dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ea18:	bf00      	nop
 800ea1a:	bf00      	nop
 800ea1c:	3708      	adds	r7, #8
 800ea1e:	46bd      	mov	sp, r7
 800ea20:	bd80      	pop	{r7, pc}
 800ea22:	bf00      	nop
 800ea24:	20000e14 	.word	0x20000e14
 800ea28:	20000e40 	.word	0x20000e40
 800ea2c:	20000e28 	.word	0x20000e28

0800ea30 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	b084      	sub	sp, #16
 800ea34:	af00      	add	r7, sp, #0
 800ea36:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	334c      	adds	r3, #76	@ 0x4c
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	f000 fdad 	bl	800f59c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d108      	bne.n	800ea5e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea50:	4618      	mov	r0, r3
 800ea52:	f000 fc5f 	bl	800f314 <vPortFree>
				vPortFree( pxTCB );
 800ea56:	6878      	ldr	r0, [r7, #4]
 800ea58:	f000 fc5c 	bl	800f314 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ea5c:	e01b      	b.n	800ea96 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800ea64:	2b01      	cmp	r3, #1
 800ea66:	d103      	bne.n	800ea70 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ea68:	6878      	ldr	r0, [r7, #4]
 800ea6a:	f000 fc53 	bl	800f314 <vPortFree>
	}
 800ea6e:	e012      	b.n	800ea96 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800ea76:	2b02      	cmp	r3, #2
 800ea78:	d00d      	beq.n	800ea96 <prvDeleteTCB+0x66>
	__asm volatile
 800ea7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea7e:	b672      	cpsid	i
 800ea80:	f383 8811 	msr	BASEPRI, r3
 800ea84:	f3bf 8f6f 	isb	sy
 800ea88:	f3bf 8f4f 	dsb	sy
 800ea8c:	b662      	cpsie	i
 800ea8e:	60fb      	str	r3, [r7, #12]
}
 800ea90:	bf00      	nop
 800ea92:	bf00      	nop
 800ea94:	e7fd      	b.n	800ea92 <prvDeleteTCB+0x62>
	}
 800ea96:	bf00      	nop
 800ea98:	3710      	adds	r7, #16
 800ea9a:	46bd      	mov	sp, r7
 800ea9c:	bd80      	pop	{r7, pc}
	...

0800eaa0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800eaa0:	b480      	push	{r7}
 800eaa2:	b083      	sub	sp, #12
 800eaa4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800eaa6:	4b0c      	ldr	r3, [pc, #48]	@ (800ead8 <prvResetNextTaskUnblockTime+0x38>)
 800eaa8:	681b      	ldr	r3, [r3, #0]
 800eaaa:	681b      	ldr	r3, [r3, #0]
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d104      	bne.n	800eaba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800eab0:	4b0a      	ldr	r3, [pc, #40]	@ (800eadc <prvResetNextTaskUnblockTime+0x3c>)
 800eab2:	f04f 32ff 	mov.w	r2, #4294967295
 800eab6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800eab8:	e008      	b.n	800eacc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eaba:	4b07      	ldr	r3, [pc, #28]	@ (800ead8 <prvResetNextTaskUnblockTime+0x38>)
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	68db      	ldr	r3, [r3, #12]
 800eac0:	68db      	ldr	r3, [r3, #12]
 800eac2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	685b      	ldr	r3, [r3, #4]
 800eac8:	4a04      	ldr	r2, [pc, #16]	@ (800eadc <prvResetNextTaskUnblockTime+0x3c>)
 800eaca:	6013      	str	r3, [r2, #0]
}
 800eacc:	bf00      	nop
 800eace:	370c      	adds	r7, #12
 800ead0:	46bd      	mov	sp, r7
 800ead2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead6:	4770      	bx	lr
 800ead8:	20000df8 	.word	0x20000df8
 800eadc:	20000e60 	.word	0x20000e60

0800eae0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800eae0:	b480      	push	{r7}
 800eae2:	b083      	sub	sp, #12
 800eae4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800eae6:	4b0b      	ldr	r3, [pc, #44]	@ (800eb14 <xTaskGetSchedulerState+0x34>)
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d102      	bne.n	800eaf4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800eaee:	2301      	movs	r3, #1
 800eaf0:	607b      	str	r3, [r7, #4]
 800eaf2:	e008      	b.n	800eb06 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eaf4:	4b08      	ldr	r3, [pc, #32]	@ (800eb18 <xTaskGetSchedulerState+0x38>)
 800eaf6:	681b      	ldr	r3, [r3, #0]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d102      	bne.n	800eb02 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800eafc:	2302      	movs	r3, #2
 800eafe:	607b      	str	r3, [r7, #4]
 800eb00:	e001      	b.n	800eb06 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800eb02:	2300      	movs	r3, #0
 800eb04:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800eb06:	687b      	ldr	r3, [r7, #4]
	}
 800eb08:	4618      	mov	r0, r3
 800eb0a:	370c      	adds	r7, #12
 800eb0c:	46bd      	mov	sp, r7
 800eb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb12:	4770      	bx	lr
 800eb14:	20000e4c 	.word	0x20000e4c
 800eb18:	20000e68 	.word	0x20000e68

0800eb1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800eb1c:	b580      	push	{r7, lr}
 800eb1e:	b086      	sub	sp, #24
 800eb20:	af00      	add	r7, sp, #0
 800eb22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800eb28:	2300      	movs	r3, #0
 800eb2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d074      	beq.n	800ec1c <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800eb32:	4b3d      	ldr	r3, [pc, #244]	@ (800ec28 <xTaskPriorityDisinherit+0x10c>)
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	693a      	ldr	r2, [r7, #16]
 800eb38:	429a      	cmp	r2, r3
 800eb3a:	d00d      	beq.n	800eb58 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800eb3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb40:	b672      	cpsid	i
 800eb42:	f383 8811 	msr	BASEPRI, r3
 800eb46:	f3bf 8f6f 	isb	sy
 800eb4a:	f3bf 8f4f 	dsb	sy
 800eb4e:	b662      	cpsie	i
 800eb50:	60fb      	str	r3, [r7, #12]
}
 800eb52:	bf00      	nop
 800eb54:	bf00      	nop
 800eb56:	e7fd      	b.n	800eb54 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800eb58:	693b      	ldr	r3, [r7, #16]
 800eb5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d10d      	bne.n	800eb7c <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800eb60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb64:	b672      	cpsid	i
 800eb66:	f383 8811 	msr	BASEPRI, r3
 800eb6a:	f3bf 8f6f 	isb	sy
 800eb6e:	f3bf 8f4f 	dsb	sy
 800eb72:	b662      	cpsie	i
 800eb74:	60bb      	str	r3, [r7, #8]
}
 800eb76:	bf00      	nop
 800eb78:	bf00      	nop
 800eb7a:	e7fd      	b.n	800eb78 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800eb7c:	693b      	ldr	r3, [r7, #16]
 800eb7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800eb80:	1e5a      	subs	r2, r3, #1
 800eb82:	693b      	ldr	r3, [r7, #16]
 800eb84:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800eb86:	693b      	ldr	r3, [r7, #16]
 800eb88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb8a:	693b      	ldr	r3, [r7, #16]
 800eb8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800eb8e:	429a      	cmp	r2, r3
 800eb90:	d044      	beq.n	800ec1c <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800eb92:	693b      	ldr	r3, [r7, #16]
 800eb94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d140      	bne.n	800ec1c <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800eb9a:	693b      	ldr	r3, [r7, #16]
 800eb9c:	3304      	adds	r3, #4
 800eb9e:	4618      	mov	r0, r3
 800eba0:	f7fe fb5e 	bl	800d260 <uxListRemove>
 800eba4:	4603      	mov	r3, r0
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d115      	bne.n	800ebd6 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ebaa:	693b      	ldr	r3, [r7, #16]
 800ebac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ebae:	491f      	ldr	r1, [pc, #124]	@ (800ec2c <xTaskPriorityDisinherit+0x110>)
 800ebb0:	4613      	mov	r3, r2
 800ebb2:	009b      	lsls	r3, r3, #2
 800ebb4:	4413      	add	r3, r2
 800ebb6:	009b      	lsls	r3, r3, #2
 800ebb8:	440b      	add	r3, r1
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d10a      	bne.n	800ebd6 <xTaskPriorityDisinherit+0xba>
 800ebc0:	693b      	ldr	r3, [r7, #16]
 800ebc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebc4:	2201      	movs	r2, #1
 800ebc6:	fa02 f303 	lsl.w	r3, r2, r3
 800ebca:	43da      	mvns	r2, r3
 800ebcc:	4b18      	ldr	r3, [pc, #96]	@ (800ec30 <xTaskPriorityDisinherit+0x114>)
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	4013      	ands	r3, r2
 800ebd2:	4a17      	ldr	r2, [pc, #92]	@ (800ec30 <xTaskPriorityDisinherit+0x114>)
 800ebd4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ebd6:	693b      	ldr	r3, [r7, #16]
 800ebd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ebda:	693b      	ldr	r3, [r7, #16]
 800ebdc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ebde:	693b      	ldr	r3, [r7, #16]
 800ebe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebe2:	f1c3 0207 	rsb	r2, r3, #7
 800ebe6:	693b      	ldr	r3, [r7, #16]
 800ebe8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ebea:	693b      	ldr	r3, [r7, #16]
 800ebec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebee:	2201      	movs	r2, #1
 800ebf0:	409a      	lsls	r2, r3
 800ebf2:	4b0f      	ldr	r3, [pc, #60]	@ (800ec30 <xTaskPriorityDisinherit+0x114>)
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	4313      	orrs	r3, r2
 800ebf8:	4a0d      	ldr	r2, [pc, #52]	@ (800ec30 <xTaskPriorityDisinherit+0x114>)
 800ebfa:	6013      	str	r3, [r2, #0]
 800ebfc:	693b      	ldr	r3, [r7, #16]
 800ebfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ec00:	4613      	mov	r3, r2
 800ec02:	009b      	lsls	r3, r3, #2
 800ec04:	4413      	add	r3, r2
 800ec06:	009b      	lsls	r3, r3, #2
 800ec08:	4a08      	ldr	r2, [pc, #32]	@ (800ec2c <xTaskPriorityDisinherit+0x110>)
 800ec0a:	441a      	add	r2, r3
 800ec0c:	693b      	ldr	r3, [r7, #16]
 800ec0e:	3304      	adds	r3, #4
 800ec10:	4619      	mov	r1, r3
 800ec12:	4610      	mov	r0, r2
 800ec14:	f7fe fac7 	bl	800d1a6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ec18:	2301      	movs	r3, #1
 800ec1a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ec1c:	697b      	ldr	r3, [r7, #20]
	}
 800ec1e:	4618      	mov	r0, r3
 800ec20:	3718      	adds	r7, #24
 800ec22:	46bd      	mov	sp, r7
 800ec24:	bd80      	pop	{r7, pc}
 800ec26:	bf00      	nop
 800ec28:	20000d40 	.word	0x20000d40
 800ec2c:	20000d44 	.word	0x20000d44
 800ec30:	20000e48 	.word	0x20000e48

0800ec34 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	b084      	sub	sp, #16
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	6078      	str	r0, [r7, #4]
 800ec3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ec3e:	4b29      	ldr	r3, [pc, #164]	@ (800ece4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ec44:	4b28      	ldr	r3, [pc, #160]	@ (800ece8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	3304      	adds	r3, #4
 800ec4a:	4618      	mov	r0, r3
 800ec4c:	f7fe fb08 	bl	800d260 <uxListRemove>
 800ec50:	4603      	mov	r3, r0
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d10b      	bne.n	800ec6e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800ec56:	4b24      	ldr	r3, [pc, #144]	@ (800ece8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ec5c:	2201      	movs	r2, #1
 800ec5e:	fa02 f303 	lsl.w	r3, r2, r3
 800ec62:	43da      	mvns	r2, r3
 800ec64:	4b21      	ldr	r3, [pc, #132]	@ (800ecec <prvAddCurrentTaskToDelayedList+0xb8>)
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	4013      	ands	r3, r2
 800ec6a:	4a20      	ldr	r2, [pc, #128]	@ (800ecec <prvAddCurrentTaskToDelayedList+0xb8>)
 800ec6c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec74:	d10a      	bne.n	800ec8c <prvAddCurrentTaskToDelayedList+0x58>
 800ec76:	683b      	ldr	r3, [r7, #0]
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d007      	beq.n	800ec8c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ec7c:	4b1a      	ldr	r3, [pc, #104]	@ (800ece8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	3304      	adds	r3, #4
 800ec82:	4619      	mov	r1, r3
 800ec84:	481a      	ldr	r0, [pc, #104]	@ (800ecf0 <prvAddCurrentTaskToDelayedList+0xbc>)
 800ec86:	f7fe fa8e 	bl	800d1a6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ec8a:	e026      	b.n	800ecda <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ec8c:	68fa      	ldr	r2, [r7, #12]
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	4413      	add	r3, r2
 800ec92:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ec94:	4b14      	ldr	r3, [pc, #80]	@ (800ece8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	68ba      	ldr	r2, [r7, #8]
 800ec9a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ec9c:	68ba      	ldr	r2, [r7, #8]
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	429a      	cmp	r2, r3
 800eca2:	d209      	bcs.n	800ecb8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800eca4:	4b13      	ldr	r3, [pc, #76]	@ (800ecf4 <prvAddCurrentTaskToDelayedList+0xc0>)
 800eca6:	681a      	ldr	r2, [r3, #0]
 800eca8:	4b0f      	ldr	r3, [pc, #60]	@ (800ece8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	3304      	adds	r3, #4
 800ecae:	4619      	mov	r1, r3
 800ecb0:	4610      	mov	r0, r2
 800ecb2:	f7fe fa9c 	bl	800d1ee <vListInsert>
}
 800ecb6:	e010      	b.n	800ecda <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ecb8:	4b0f      	ldr	r3, [pc, #60]	@ (800ecf8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800ecba:	681a      	ldr	r2, [r3, #0]
 800ecbc:	4b0a      	ldr	r3, [pc, #40]	@ (800ece8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	3304      	adds	r3, #4
 800ecc2:	4619      	mov	r1, r3
 800ecc4:	4610      	mov	r0, r2
 800ecc6:	f7fe fa92 	bl	800d1ee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ecca:	4b0c      	ldr	r3, [pc, #48]	@ (800ecfc <prvAddCurrentTaskToDelayedList+0xc8>)
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	68ba      	ldr	r2, [r7, #8]
 800ecd0:	429a      	cmp	r2, r3
 800ecd2:	d202      	bcs.n	800ecda <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ecd4:	4a09      	ldr	r2, [pc, #36]	@ (800ecfc <prvAddCurrentTaskToDelayedList+0xc8>)
 800ecd6:	68bb      	ldr	r3, [r7, #8]
 800ecd8:	6013      	str	r3, [r2, #0]
}
 800ecda:	bf00      	nop
 800ecdc:	3710      	adds	r7, #16
 800ecde:	46bd      	mov	sp, r7
 800ece0:	bd80      	pop	{r7, pc}
 800ece2:	bf00      	nop
 800ece4:	20000e44 	.word	0x20000e44
 800ece8:	20000d40 	.word	0x20000d40
 800ecec:	20000e48 	.word	0x20000e48
 800ecf0:	20000e2c 	.word	0x20000e2c
 800ecf4:	20000dfc 	.word	0x20000dfc
 800ecf8:	20000df8 	.word	0x20000df8
 800ecfc:	20000e60 	.word	0x20000e60

0800ed00 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ed00:	b480      	push	{r7}
 800ed02:	b085      	sub	sp, #20
 800ed04:	af00      	add	r7, sp, #0
 800ed06:	60f8      	str	r0, [r7, #12]
 800ed08:	60b9      	str	r1, [r7, #8]
 800ed0a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	3b04      	subs	r3, #4
 800ed10:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ed12:	68fb      	ldr	r3, [r7, #12]
 800ed14:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ed18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	3b04      	subs	r3, #4
 800ed1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ed20:	68bb      	ldr	r3, [r7, #8]
 800ed22:	f023 0201 	bic.w	r2, r3, #1
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ed2a:	68fb      	ldr	r3, [r7, #12]
 800ed2c:	3b04      	subs	r3, #4
 800ed2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ed30:	4a0c      	ldr	r2, [pc, #48]	@ (800ed64 <pxPortInitialiseStack+0x64>)
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	3b14      	subs	r3, #20
 800ed3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ed3c:	687a      	ldr	r2, [r7, #4]
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	3b04      	subs	r3, #4
 800ed46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	f06f 0202 	mvn.w	r2, #2
 800ed4e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	3b20      	subs	r3, #32
 800ed54:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ed56:	68fb      	ldr	r3, [r7, #12]
}
 800ed58:	4618      	mov	r0, r3
 800ed5a:	3714      	adds	r7, #20
 800ed5c:	46bd      	mov	sp, r7
 800ed5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed62:	4770      	bx	lr
 800ed64:	0800ed69 	.word	0x0800ed69

0800ed68 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ed68:	b480      	push	{r7}
 800ed6a:	b085      	sub	sp, #20
 800ed6c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ed6e:	2300      	movs	r3, #0
 800ed70:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ed72:	4b15      	ldr	r3, [pc, #84]	@ (800edc8 <prvTaskExitError+0x60>)
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed7a:	d00d      	beq.n	800ed98 <prvTaskExitError+0x30>
	__asm volatile
 800ed7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed80:	b672      	cpsid	i
 800ed82:	f383 8811 	msr	BASEPRI, r3
 800ed86:	f3bf 8f6f 	isb	sy
 800ed8a:	f3bf 8f4f 	dsb	sy
 800ed8e:	b662      	cpsie	i
 800ed90:	60fb      	str	r3, [r7, #12]
}
 800ed92:	bf00      	nop
 800ed94:	bf00      	nop
 800ed96:	e7fd      	b.n	800ed94 <prvTaskExitError+0x2c>
	__asm volatile
 800ed98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed9c:	b672      	cpsid	i
 800ed9e:	f383 8811 	msr	BASEPRI, r3
 800eda2:	f3bf 8f6f 	isb	sy
 800eda6:	f3bf 8f4f 	dsb	sy
 800edaa:	b662      	cpsie	i
 800edac:	60bb      	str	r3, [r7, #8]
}
 800edae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800edb0:	bf00      	nop
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d0fc      	beq.n	800edb2 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800edb8:	bf00      	nop
 800edba:	bf00      	nop
 800edbc:	3714      	adds	r7, #20
 800edbe:	46bd      	mov	sp, r7
 800edc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edc4:	4770      	bx	lr
 800edc6:	bf00      	nop
 800edc8:	20000040 	.word	0x20000040
 800edcc:	00000000 	.word	0x00000000

0800edd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800edd0:	4b07      	ldr	r3, [pc, #28]	@ (800edf0 <pxCurrentTCBConst2>)
 800edd2:	6819      	ldr	r1, [r3, #0]
 800edd4:	6808      	ldr	r0, [r1, #0]
 800edd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edda:	f380 8809 	msr	PSP, r0
 800edde:	f3bf 8f6f 	isb	sy
 800ede2:	f04f 0000 	mov.w	r0, #0
 800ede6:	f380 8811 	msr	BASEPRI, r0
 800edea:	4770      	bx	lr
 800edec:	f3af 8000 	nop.w

0800edf0 <pxCurrentTCBConst2>:
 800edf0:	20000d40 	.word	0x20000d40
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800edf4:	bf00      	nop
 800edf6:	bf00      	nop

0800edf8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800edf8:	4808      	ldr	r0, [pc, #32]	@ (800ee1c <prvPortStartFirstTask+0x24>)
 800edfa:	6800      	ldr	r0, [r0, #0]
 800edfc:	6800      	ldr	r0, [r0, #0]
 800edfe:	f380 8808 	msr	MSP, r0
 800ee02:	f04f 0000 	mov.w	r0, #0
 800ee06:	f380 8814 	msr	CONTROL, r0
 800ee0a:	b662      	cpsie	i
 800ee0c:	b661      	cpsie	f
 800ee0e:	f3bf 8f4f 	dsb	sy
 800ee12:	f3bf 8f6f 	isb	sy
 800ee16:	df00      	svc	0
 800ee18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ee1a:	bf00      	nop
 800ee1c:	e000ed08 	.word	0xe000ed08

0800ee20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ee20:	b580      	push	{r7, lr}
 800ee22:	b084      	sub	sp, #16
 800ee24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ee26:	4b37      	ldr	r3, [pc, #220]	@ (800ef04 <xPortStartScheduler+0xe4>)
 800ee28:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	781b      	ldrb	r3, [r3, #0]
 800ee2e:	b2db      	uxtb	r3, r3
 800ee30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	22ff      	movs	r2, #255	@ 0xff
 800ee36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ee38:	68fb      	ldr	r3, [r7, #12]
 800ee3a:	781b      	ldrb	r3, [r3, #0]
 800ee3c:	b2db      	uxtb	r3, r3
 800ee3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ee40:	78fb      	ldrb	r3, [r7, #3]
 800ee42:	b2db      	uxtb	r3, r3
 800ee44:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ee48:	b2da      	uxtb	r2, r3
 800ee4a:	4b2f      	ldr	r3, [pc, #188]	@ (800ef08 <xPortStartScheduler+0xe8>)
 800ee4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ee4e:	4b2f      	ldr	r3, [pc, #188]	@ (800ef0c <xPortStartScheduler+0xec>)
 800ee50:	2207      	movs	r2, #7
 800ee52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ee54:	e009      	b.n	800ee6a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800ee56:	4b2d      	ldr	r3, [pc, #180]	@ (800ef0c <xPortStartScheduler+0xec>)
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	3b01      	subs	r3, #1
 800ee5c:	4a2b      	ldr	r2, [pc, #172]	@ (800ef0c <xPortStartScheduler+0xec>)
 800ee5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ee60:	78fb      	ldrb	r3, [r7, #3]
 800ee62:	b2db      	uxtb	r3, r3
 800ee64:	005b      	lsls	r3, r3, #1
 800ee66:	b2db      	uxtb	r3, r3
 800ee68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ee6a:	78fb      	ldrb	r3, [r7, #3]
 800ee6c:	b2db      	uxtb	r3, r3
 800ee6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ee72:	2b80      	cmp	r3, #128	@ 0x80
 800ee74:	d0ef      	beq.n	800ee56 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ee76:	4b25      	ldr	r3, [pc, #148]	@ (800ef0c <xPortStartScheduler+0xec>)
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	f1c3 0307 	rsb	r3, r3, #7
 800ee7e:	2b04      	cmp	r3, #4
 800ee80:	d00d      	beq.n	800ee9e <xPortStartScheduler+0x7e>
	__asm volatile
 800ee82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee86:	b672      	cpsid	i
 800ee88:	f383 8811 	msr	BASEPRI, r3
 800ee8c:	f3bf 8f6f 	isb	sy
 800ee90:	f3bf 8f4f 	dsb	sy
 800ee94:	b662      	cpsie	i
 800ee96:	60bb      	str	r3, [r7, #8]
}
 800ee98:	bf00      	nop
 800ee9a:	bf00      	nop
 800ee9c:	e7fd      	b.n	800ee9a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ee9e:	4b1b      	ldr	r3, [pc, #108]	@ (800ef0c <xPortStartScheduler+0xec>)
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	021b      	lsls	r3, r3, #8
 800eea4:	4a19      	ldr	r2, [pc, #100]	@ (800ef0c <xPortStartScheduler+0xec>)
 800eea6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800eea8:	4b18      	ldr	r3, [pc, #96]	@ (800ef0c <xPortStartScheduler+0xec>)
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800eeb0:	4a16      	ldr	r2, [pc, #88]	@ (800ef0c <xPortStartScheduler+0xec>)
 800eeb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	b2da      	uxtb	r2, r3
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800eebc:	4b14      	ldr	r3, [pc, #80]	@ (800ef10 <xPortStartScheduler+0xf0>)
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	4a13      	ldr	r2, [pc, #76]	@ (800ef10 <xPortStartScheduler+0xf0>)
 800eec2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800eec6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800eec8:	4b11      	ldr	r3, [pc, #68]	@ (800ef10 <xPortStartScheduler+0xf0>)
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	4a10      	ldr	r2, [pc, #64]	@ (800ef10 <xPortStartScheduler+0xf0>)
 800eece:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800eed2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800eed4:	f000 f8dc 	bl	800f090 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800eed8:	4b0e      	ldr	r3, [pc, #56]	@ (800ef14 <xPortStartScheduler+0xf4>)
 800eeda:	2200      	movs	r2, #0
 800eedc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800eede:	f000 f8fb 	bl	800f0d8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800eee2:	4b0d      	ldr	r3, [pc, #52]	@ (800ef18 <xPortStartScheduler+0xf8>)
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	4a0c      	ldr	r2, [pc, #48]	@ (800ef18 <xPortStartScheduler+0xf8>)
 800eee8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800eeec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800eeee:	f7ff ff83 	bl	800edf8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800eef2:	f7ff fb99 	bl	800e628 <vTaskSwitchContext>
	prvTaskExitError();
 800eef6:	f7ff ff37 	bl	800ed68 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800eefa:	2300      	movs	r3, #0
}
 800eefc:	4618      	mov	r0, r3
 800eefe:	3710      	adds	r7, #16
 800ef00:	46bd      	mov	sp, r7
 800ef02:	bd80      	pop	{r7, pc}
 800ef04:	e000e400 	.word	0xe000e400
 800ef08:	20000e6c 	.word	0x20000e6c
 800ef0c:	20000e70 	.word	0x20000e70
 800ef10:	e000ed20 	.word	0xe000ed20
 800ef14:	20000040 	.word	0x20000040
 800ef18:	e000ef34 	.word	0xe000ef34

0800ef1c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ef1c:	b480      	push	{r7}
 800ef1e:	b083      	sub	sp, #12
 800ef20:	af00      	add	r7, sp, #0
	__asm volatile
 800ef22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef26:	b672      	cpsid	i
 800ef28:	f383 8811 	msr	BASEPRI, r3
 800ef2c:	f3bf 8f6f 	isb	sy
 800ef30:	f3bf 8f4f 	dsb	sy
 800ef34:	b662      	cpsie	i
 800ef36:	607b      	str	r3, [r7, #4]
}
 800ef38:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ef3a:	4b11      	ldr	r3, [pc, #68]	@ (800ef80 <vPortEnterCritical+0x64>)
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	3301      	adds	r3, #1
 800ef40:	4a0f      	ldr	r2, [pc, #60]	@ (800ef80 <vPortEnterCritical+0x64>)
 800ef42:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ef44:	4b0e      	ldr	r3, [pc, #56]	@ (800ef80 <vPortEnterCritical+0x64>)
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	2b01      	cmp	r3, #1
 800ef4a:	d112      	bne.n	800ef72 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ef4c:	4b0d      	ldr	r3, [pc, #52]	@ (800ef84 <vPortEnterCritical+0x68>)
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	b2db      	uxtb	r3, r3
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d00d      	beq.n	800ef72 <vPortEnterCritical+0x56>
	__asm volatile
 800ef56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef5a:	b672      	cpsid	i
 800ef5c:	f383 8811 	msr	BASEPRI, r3
 800ef60:	f3bf 8f6f 	isb	sy
 800ef64:	f3bf 8f4f 	dsb	sy
 800ef68:	b662      	cpsie	i
 800ef6a:	603b      	str	r3, [r7, #0]
}
 800ef6c:	bf00      	nop
 800ef6e:	bf00      	nop
 800ef70:	e7fd      	b.n	800ef6e <vPortEnterCritical+0x52>
	}
}
 800ef72:	bf00      	nop
 800ef74:	370c      	adds	r7, #12
 800ef76:	46bd      	mov	sp, r7
 800ef78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef7c:	4770      	bx	lr
 800ef7e:	bf00      	nop
 800ef80:	20000040 	.word	0x20000040
 800ef84:	e000ed04 	.word	0xe000ed04

0800ef88 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ef88:	b480      	push	{r7}
 800ef8a:	b083      	sub	sp, #12
 800ef8c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ef8e:	4b13      	ldr	r3, [pc, #76]	@ (800efdc <vPortExitCritical+0x54>)
 800ef90:	681b      	ldr	r3, [r3, #0]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d10d      	bne.n	800efb2 <vPortExitCritical+0x2a>
	__asm volatile
 800ef96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef9a:	b672      	cpsid	i
 800ef9c:	f383 8811 	msr	BASEPRI, r3
 800efa0:	f3bf 8f6f 	isb	sy
 800efa4:	f3bf 8f4f 	dsb	sy
 800efa8:	b662      	cpsie	i
 800efaa:	607b      	str	r3, [r7, #4]
}
 800efac:	bf00      	nop
 800efae:	bf00      	nop
 800efb0:	e7fd      	b.n	800efae <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800efb2:	4b0a      	ldr	r3, [pc, #40]	@ (800efdc <vPortExitCritical+0x54>)
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	3b01      	subs	r3, #1
 800efb8:	4a08      	ldr	r2, [pc, #32]	@ (800efdc <vPortExitCritical+0x54>)
 800efba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800efbc:	4b07      	ldr	r3, [pc, #28]	@ (800efdc <vPortExitCritical+0x54>)
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d105      	bne.n	800efd0 <vPortExitCritical+0x48>
 800efc4:	2300      	movs	r3, #0
 800efc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800efc8:	683b      	ldr	r3, [r7, #0]
 800efca:	f383 8811 	msr	BASEPRI, r3
}
 800efce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800efd0:	bf00      	nop
 800efd2:	370c      	adds	r7, #12
 800efd4:	46bd      	mov	sp, r7
 800efd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efda:	4770      	bx	lr
 800efdc:	20000040 	.word	0x20000040

0800efe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800efe0:	f3ef 8009 	mrs	r0, PSP
 800efe4:	f3bf 8f6f 	isb	sy
 800efe8:	4b15      	ldr	r3, [pc, #84]	@ (800f040 <pxCurrentTCBConst>)
 800efea:	681a      	ldr	r2, [r3, #0]
 800efec:	f01e 0f10 	tst.w	lr, #16
 800eff0:	bf08      	it	eq
 800eff2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800eff6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800effa:	6010      	str	r0, [r2, #0]
 800effc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f000:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800f004:	b672      	cpsid	i
 800f006:	f380 8811 	msr	BASEPRI, r0
 800f00a:	f3bf 8f4f 	dsb	sy
 800f00e:	f3bf 8f6f 	isb	sy
 800f012:	b662      	cpsie	i
 800f014:	f7ff fb08 	bl	800e628 <vTaskSwitchContext>
 800f018:	f04f 0000 	mov.w	r0, #0
 800f01c:	f380 8811 	msr	BASEPRI, r0
 800f020:	bc09      	pop	{r0, r3}
 800f022:	6819      	ldr	r1, [r3, #0]
 800f024:	6808      	ldr	r0, [r1, #0]
 800f026:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f02a:	f01e 0f10 	tst.w	lr, #16
 800f02e:	bf08      	it	eq
 800f030:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f034:	f380 8809 	msr	PSP, r0
 800f038:	f3bf 8f6f 	isb	sy
 800f03c:	4770      	bx	lr
 800f03e:	bf00      	nop

0800f040 <pxCurrentTCBConst>:
 800f040:	20000d40 	.word	0x20000d40
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f044:	bf00      	nop
 800f046:	bf00      	nop

0800f048 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f048:	b580      	push	{r7, lr}
 800f04a:	b082      	sub	sp, #8
 800f04c:	af00      	add	r7, sp, #0
	__asm volatile
 800f04e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f052:	b672      	cpsid	i
 800f054:	f383 8811 	msr	BASEPRI, r3
 800f058:	f3bf 8f6f 	isb	sy
 800f05c:	f3bf 8f4f 	dsb	sy
 800f060:	b662      	cpsie	i
 800f062:	607b      	str	r3, [r7, #4]
}
 800f064:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f066:	f7ff fa23 	bl	800e4b0 <xTaskIncrementTick>
 800f06a:	4603      	mov	r3, r0
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d003      	beq.n	800f078 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f070:	4b06      	ldr	r3, [pc, #24]	@ (800f08c <SysTick_Handler+0x44>)
 800f072:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f076:	601a      	str	r2, [r3, #0]
 800f078:	2300      	movs	r3, #0
 800f07a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f07c:	683b      	ldr	r3, [r7, #0]
 800f07e:	f383 8811 	msr	BASEPRI, r3
}
 800f082:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f084:	bf00      	nop
 800f086:	3708      	adds	r7, #8
 800f088:	46bd      	mov	sp, r7
 800f08a:	bd80      	pop	{r7, pc}
 800f08c:	e000ed04 	.word	0xe000ed04

0800f090 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f090:	b480      	push	{r7}
 800f092:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f094:	4b0b      	ldr	r3, [pc, #44]	@ (800f0c4 <vPortSetupTimerInterrupt+0x34>)
 800f096:	2200      	movs	r2, #0
 800f098:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f09a:	4b0b      	ldr	r3, [pc, #44]	@ (800f0c8 <vPortSetupTimerInterrupt+0x38>)
 800f09c:	2200      	movs	r2, #0
 800f09e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f0a0:	4b0a      	ldr	r3, [pc, #40]	@ (800f0cc <vPortSetupTimerInterrupt+0x3c>)
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	4a0a      	ldr	r2, [pc, #40]	@ (800f0d0 <vPortSetupTimerInterrupt+0x40>)
 800f0a6:	fba2 2303 	umull	r2, r3, r2, r3
 800f0aa:	099b      	lsrs	r3, r3, #6
 800f0ac:	4a09      	ldr	r2, [pc, #36]	@ (800f0d4 <vPortSetupTimerInterrupt+0x44>)
 800f0ae:	3b01      	subs	r3, #1
 800f0b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f0b2:	4b04      	ldr	r3, [pc, #16]	@ (800f0c4 <vPortSetupTimerInterrupt+0x34>)
 800f0b4:	2207      	movs	r2, #7
 800f0b6:	601a      	str	r2, [r3, #0]
}
 800f0b8:	bf00      	nop
 800f0ba:	46bd      	mov	sp, r7
 800f0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0c0:	4770      	bx	lr
 800f0c2:	bf00      	nop
 800f0c4:	e000e010 	.word	0xe000e010
 800f0c8:	e000e018 	.word	0xe000e018
 800f0cc:	20000034 	.word	0x20000034
 800f0d0:	10624dd3 	.word	0x10624dd3
 800f0d4:	e000e014 	.word	0xe000e014

0800f0d8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f0d8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f0e8 <vPortEnableVFP+0x10>
 800f0dc:	6801      	ldr	r1, [r0, #0]
 800f0de:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f0e2:	6001      	str	r1, [r0, #0]
 800f0e4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f0e6:	bf00      	nop
 800f0e8:	e000ed88 	.word	0xe000ed88

0800f0ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f0ec:	b480      	push	{r7}
 800f0ee:	b085      	sub	sp, #20
 800f0f0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f0f2:	f3ef 8305 	mrs	r3, IPSR
 800f0f6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	2b0f      	cmp	r3, #15
 800f0fc:	d917      	bls.n	800f12e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f0fe:	4a1a      	ldr	r2, [pc, #104]	@ (800f168 <vPortValidateInterruptPriority+0x7c>)
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	4413      	add	r3, r2
 800f104:	781b      	ldrb	r3, [r3, #0]
 800f106:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f108:	4b18      	ldr	r3, [pc, #96]	@ (800f16c <vPortValidateInterruptPriority+0x80>)
 800f10a:	781b      	ldrb	r3, [r3, #0]
 800f10c:	7afa      	ldrb	r2, [r7, #11]
 800f10e:	429a      	cmp	r2, r3
 800f110:	d20d      	bcs.n	800f12e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800f112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f116:	b672      	cpsid	i
 800f118:	f383 8811 	msr	BASEPRI, r3
 800f11c:	f3bf 8f6f 	isb	sy
 800f120:	f3bf 8f4f 	dsb	sy
 800f124:	b662      	cpsie	i
 800f126:	607b      	str	r3, [r7, #4]
}
 800f128:	bf00      	nop
 800f12a:	bf00      	nop
 800f12c:	e7fd      	b.n	800f12a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f12e:	4b10      	ldr	r3, [pc, #64]	@ (800f170 <vPortValidateInterruptPriority+0x84>)
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f136:	4b0f      	ldr	r3, [pc, #60]	@ (800f174 <vPortValidateInterruptPriority+0x88>)
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	429a      	cmp	r2, r3
 800f13c:	d90d      	bls.n	800f15a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800f13e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f142:	b672      	cpsid	i
 800f144:	f383 8811 	msr	BASEPRI, r3
 800f148:	f3bf 8f6f 	isb	sy
 800f14c:	f3bf 8f4f 	dsb	sy
 800f150:	b662      	cpsie	i
 800f152:	603b      	str	r3, [r7, #0]
}
 800f154:	bf00      	nop
 800f156:	bf00      	nop
 800f158:	e7fd      	b.n	800f156 <vPortValidateInterruptPriority+0x6a>
	}
 800f15a:	bf00      	nop
 800f15c:	3714      	adds	r7, #20
 800f15e:	46bd      	mov	sp, r7
 800f160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f164:	4770      	bx	lr
 800f166:	bf00      	nop
 800f168:	e000e3f0 	.word	0xe000e3f0
 800f16c:	20000e6c 	.word	0x20000e6c
 800f170:	e000ed0c 	.word	0xe000ed0c
 800f174:	20000e70 	.word	0x20000e70

0800f178 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f178:	b580      	push	{r7, lr}
 800f17a:	b08a      	sub	sp, #40	@ 0x28
 800f17c:	af00      	add	r7, sp, #0
 800f17e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f180:	2300      	movs	r3, #0
 800f182:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f184:	f7ff f8c4 	bl	800e310 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f188:	4b5d      	ldr	r3, [pc, #372]	@ (800f300 <pvPortMalloc+0x188>)
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d101      	bne.n	800f194 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f190:	f000 f920 	bl	800f3d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f194:	4b5b      	ldr	r3, [pc, #364]	@ (800f304 <pvPortMalloc+0x18c>)
 800f196:	681a      	ldr	r2, [r3, #0]
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	4013      	ands	r3, r2
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	f040 8094 	bne.w	800f2ca <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d020      	beq.n	800f1ea <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800f1a8:	2208      	movs	r2, #8
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	4413      	add	r3, r2
 800f1ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	f003 0307 	and.w	r3, r3, #7
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d017      	beq.n	800f1ea <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	f023 0307 	bic.w	r3, r3, #7
 800f1c0:	3308      	adds	r3, #8
 800f1c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	f003 0307 	and.w	r3, r3, #7
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d00d      	beq.n	800f1ea <pvPortMalloc+0x72>
	__asm volatile
 800f1ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1d2:	b672      	cpsid	i
 800f1d4:	f383 8811 	msr	BASEPRI, r3
 800f1d8:	f3bf 8f6f 	isb	sy
 800f1dc:	f3bf 8f4f 	dsb	sy
 800f1e0:	b662      	cpsie	i
 800f1e2:	617b      	str	r3, [r7, #20]
}
 800f1e4:	bf00      	nop
 800f1e6:	bf00      	nop
 800f1e8:	e7fd      	b.n	800f1e6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d06c      	beq.n	800f2ca <pvPortMalloc+0x152>
 800f1f0:	4b45      	ldr	r3, [pc, #276]	@ (800f308 <pvPortMalloc+0x190>)
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	687a      	ldr	r2, [r7, #4]
 800f1f6:	429a      	cmp	r2, r3
 800f1f8:	d867      	bhi.n	800f2ca <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f1fa:	4b44      	ldr	r3, [pc, #272]	@ (800f30c <pvPortMalloc+0x194>)
 800f1fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f1fe:	4b43      	ldr	r3, [pc, #268]	@ (800f30c <pvPortMalloc+0x194>)
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f204:	e004      	b.n	800f210 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800f206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f208:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f20a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f212:	685b      	ldr	r3, [r3, #4]
 800f214:	687a      	ldr	r2, [r7, #4]
 800f216:	429a      	cmp	r2, r3
 800f218:	d903      	bls.n	800f222 <pvPortMalloc+0xaa>
 800f21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d1f1      	bne.n	800f206 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f222:	4b37      	ldr	r3, [pc, #220]	@ (800f300 <pvPortMalloc+0x188>)
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f228:	429a      	cmp	r2, r3
 800f22a:	d04e      	beq.n	800f2ca <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f22c:	6a3b      	ldr	r3, [r7, #32]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	2208      	movs	r2, #8
 800f232:	4413      	add	r3, r2
 800f234:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f238:	681a      	ldr	r2, [r3, #0]
 800f23a:	6a3b      	ldr	r3, [r7, #32]
 800f23c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f23e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f240:	685a      	ldr	r2, [r3, #4]
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	1ad2      	subs	r2, r2, r3
 800f246:	2308      	movs	r3, #8
 800f248:	005b      	lsls	r3, r3, #1
 800f24a:	429a      	cmp	r2, r3
 800f24c:	d922      	bls.n	800f294 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f24e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	4413      	add	r3, r2
 800f254:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f256:	69bb      	ldr	r3, [r7, #24]
 800f258:	f003 0307 	and.w	r3, r3, #7
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d00d      	beq.n	800f27c <pvPortMalloc+0x104>
	__asm volatile
 800f260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f264:	b672      	cpsid	i
 800f266:	f383 8811 	msr	BASEPRI, r3
 800f26a:	f3bf 8f6f 	isb	sy
 800f26e:	f3bf 8f4f 	dsb	sy
 800f272:	b662      	cpsie	i
 800f274:	613b      	str	r3, [r7, #16]
}
 800f276:	bf00      	nop
 800f278:	bf00      	nop
 800f27a:	e7fd      	b.n	800f278 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f27c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f27e:	685a      	ldr	r2, [r3, #4]
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	1ad2      	subs	r2, r2, r3
 800f284:	69bb      	ldr	r3, [r7, #24]
 800f286:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f28a:	687a      	ldr	r2, [r7, #4]
 800f28c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f28e:	69b8      	ldr	r0, [r7, #24]
 800f290:	f000 f902 	bl	800f498 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f294:	4b1c      	ldr	r3, [pc, #112]	@ (800f308 <pvPortMalloc+0x190>)
 800f296:	681a      	ldr	r2, [r3, #0]
 800f298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f29a:	685b      	ldr	r3, [r3, #4]
 800f29c:	1ad3      	subs	r3, r2, r3
 800f29e:	4a1a      	ldr	r2, [pc, #104]	@ (800f308 <pvPortMalloc+0x190>)
 800f2a0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f2a2:	4b19      	ldr	r3, [pc, #100]	@ (800f308 <pvPortMalloc+0x190>)
 800f2a4:	681a      	ldr	r2, [r3, #0]
 800f2a6:	4b1a      	ldr	r3, [pc, #104]	@ (800f310 <pvPortMalloc+0x198>)
 800f2a8:	681b      	ldr	r3, [r3, #0]
 800f2aa:	429a      	cmp	r2, r3
 800f2ac:	d203      	bcs.n	800f2b6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f2ae:	4b16      	ldr	r3, [pc, #88]	@ (800f308 <pvPortMalloc+0x190>)
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	4a17      	ldr	r2, [pc, #92]	@ (800f310 <pvPortMalloc+0x198>)
 800f2b4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f2b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2b8:	685a      	ldr	r2, [r3, #4]
 800f2ba:	4b12      	ldr	r3, [pc, #72]	@ (800f304 <pvPortMalloc+0x18c>)
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	431a      	orrs	r2, r3
 800f2c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2c2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f2c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2c6:	2200      	movs	r2, #0
 800f2c8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f2ca:	f7ff f82f 	bl	800e32c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f2ce:	69fb      	ldr	r3, [r7, #28]
 800f2d0:	f003 0307 	and.w	r3, r3, #7
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d00d      	beq.n	800f2f4 <pvPortMalloc+0x17c>
	__asm volatile
 800f2d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2dc:	b672      	cpsid	i
 800f2de:	f383 8811 	msr	BASEPRI, r3
 800f2e2:	f3bf 8f6f 	isb	sy
 800f2e6:	f3bf 8f4f 	dsb	sy
 800f2ea:	b662      	cpsie	i
 800f2ec:	60fb      	str	r3, [r7, #12]
}
 800f2ee:	bf00      	nop
 800f2f0:	bf00      	nop
 800f2f2:	e7fd      	b.n	800f2f0 <pvPortMalloc+0x178>
	return pvReturn;
 800f2f4:	69fb      	ldr	r3, [r7, #28]
}
 800f2f6:	4618      	mov	r0, r3
 800f2f8:	3728      	adds	r7, #40	@ 0x28
 800f2fa:	46bd      	mov	sp, r7
 800f2fc:	bd80      	pop	{r7, pc}
 800f2fe:	bf00      	nop
 800f300:	20004a7c 	.word	0x20004a7c
 800f304:	20004a88 	.word	0x20004a88
 800f308:	20004a80 	.word	0x20004a80
 800f30c:	20004a74 	.word	0x20004a74
 800f310:	20004a84 	.word	0x20004a84

0800f314 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f314:	b580      	push	{r7, lr}
 800f316:	b086      	sub	sp, #24
 800f318:	af00      	add	r7, sp, #0
 800f31a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	2b00      	cmp	r3, #0
 800f324:	d04e      	beq.n	800f3c4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f326:	2308      	movs	r3, #8
 800f328:	425b      	negs	r3, r3
 800f32a:	697a      	ldr	r2, [r7, #20]
 800f32c:	4413      	add	r3, r2
 800f32e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f330:	697b      	ldr	r3, [r7, #20]
 800f332:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f334:	693b      	ldr	r3, [r7, #16]
 800f336:	685a      	ldr	r2, [r3, #4]
 800f338:	4b24      	ldr	r3, [pc, #144]	@ (800f3cc <vPortFree+0xb8>)
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	4013      	ands	r3, r2
 800f33e:	2b00      	cmp	r3, #0
 800f340:	d10d      	bne.n	800f35e <vPortFree+0x4a>
	__asm volatile
 800f342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f346:	b672      	cpsid	i
 800f348:	f383 8811 	msr	BASEPRI, r3
 800f34c:	f3bf 8f6f 	isb	sy
 800f350:	f3bf 8f4f 	dsb	sy
 800f354:	b662      	cpsie	i
 800f356:	60fb      	str	r3, [r7, #12]
}
 800f358:	bf00      	nop
 800f35a:	bf00      	nop
 800f35c:	e7fd      	b.n	800f35a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f35e:	693b      	ldr	r3, [r7, #16]
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	2b00      	cmp	r3, #0
 800f364:	d00d      	beq.n	800f382 <vPortFree+0x6e>
	__asm volatile
 800f366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f36a:	b672      	cpsid	i
 800f36c:	f383 8811 	msr	BASEPRI, r3
 800f370:	f3bf 8f6f 	isb	sy
 800f374:	f3bf 8f4f 	dsb	sy
 800f378:	b662      	cpsie	i
 800f37a:	60bb      	str	r3, [r7, #8]
}
 800f37c:	bf00      	nop
 800f37e:	bf00      	nop
 800f380:	e7fd      	b.n	800f37e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f382:	693b      	ldr	r3, [r7, #16]
 800f384:	685a      	ldr	r2, [r3, #4]
 800f386:	4b11      	ldr	r3, [pc, #68]	@ (800f3cc <vPortFree+0xb8>)
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	4013      	ands	r3, r2
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d019      	beq.n	800f3c4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f390:	693b      	ldr	r3, [r7, #16]
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	2b00      	cmp	r3, #0
 800f396:	d115      	bne.n	800f3c4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f398:	693b      	ldr	r3, [r7, #16]
 800f39a:	685a      	ldr	r2, [r3, #4]
 800f39c:	4b0b      	ldr	r3, [pc, #44]	@ (800f3cc <vPortFree+0xb8>)
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	43db      	mvns	r3, r3
 800f3a2:	401a      	ands	r2, r3
 800f3a4:	693b      	ldr	r3, [r7, #16]
 800f3a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f3a8:	f7fe ffb2 	bl	800e310 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f3ac:	693b      	ldr	r3, [r7, #16]
 800f3ae:	685a      	ldr	r2, [r3, #4]
 800f3b0:	4b07      	ldr	r3, [pc, #28]	@ (800f3d0 <vPortFree+0xbc>)
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	4413      	add	r3, r2
 800f3b6:	4a06      	ldr	r2, [pc, #24]	@ (800f3d0 <vPortFree+0xbc>)
 800f3b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f3ba:	6938      	ldr	r0, [r7, #16]
 800f3bc:	f000 f86c 	bl	800f498 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800f3c0:	f7fe ffb4 	bl	800e32c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f3c4:	bf00      	nop
 800f3c6:	3718      	adds	r7, #24
 800f3c8:	46bd      	mov	sp, r7
 800f3ca:	bd80      	pop	{r7, pc}
 800f3cc:	20004a88 	.word	0x20004a88
 800f3d0:	20004a80 	.word	0x20004a80

0800f3d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f3d4:	b480      	push	{r7}
 800f3d6:	b085      	sub	sp, #20
 800f3d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f3da:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800f3de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f3e0:	4b27      	ldr	r3, [pc, #156]	@ (800f480 <prvHeapInit+0xac>)
 800f3e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f3e4:	68fb      	ldr	r3, [r7, #12]
 800f3e6:	f003 0307 	and.w	r3, r3, #7
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d00c      	beq.n	800f408 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	3307      	adds	r3, #7
 800f3f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	f023 0307 	bic.w	r3, r3, #7
 800f3fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f3fc:	68ba      	ldr	r2, [r7, #8]
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	1ad3      	subs	r3, r2, r3
 800f402:	4a1f      	ldr	r2, [pc, #124]	@ (800f480 <prvHeapInit+0xac>)
 800f404:	4413      	add	r3, r2
 800f406:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f40c:	4a1d      	ldr	r2, [pc, #116]	@ (800f484 <prvHeapInit+0xb0>)
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f412:	4b1c      	ldr	r3, [pc, #112]	@ (800f484 <prvHeapInit+0xb0>)
 800f414:	2200      	movs	r2, #0
 800f416:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	68ba      	ldr	r2, [r7, #8]
 800f41c:	4413      	add	r3, r2
 800f41e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f420:	2208      	movs	r2, #8
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	1a9b      	subs	r3, r3, r2
 800f426:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f428:	68fb      	ldr	r3, [r7, #12]
 800f42a:	f023 0307 	bic.w	r3, r3, #7
 800f42e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	4a15      	ldr	r2, [pc, #84]	@ (800f488 <prvHeapInit+0xb4>)
 800f434:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f436:	4b14      	ldr	r3, [pc, #80]	@ (800f488 <prvHeapInit+0xb4>)
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	2200      	movs	r2, #0
 800f43c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f43e:	4b12      	ldr	r3, [pc, #72]	@ (800f488 <prvHeapInit+0xb4>)
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	2200      	movs	r2, #0
 800f444:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f44a:	683b      	ldr	r3, [r7, #0]
 800f44c:	68fa      	ldr	r2, [r7, #12]
 800f44e:	1ad2      	subs	r2, r2, r3
 800f450:	683b      	ldr	r3, [r7, #0]
 800f452:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f454:	4b0c      	ldr	r3, [pc, #48]	@ (800f488 <prvHeapInit+0xb4>)
 800f456:	681a      	ldr	r2, [r3, #0]
 800f458:	683b      	ldr	r3, [r7, #0]
 800f45a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f45c:	683b      	ldr	r3, [r7, #0]
 800f45e:	685b      	ldr	r3, [r3, #4]
 800f460:	4a0a      	ldr	r2, [pc, #40]	@ (800f48c <prvHeapInit+0xb8>)
 800f462:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f464:	683b      	ldr	r3, [r7, #0]
 800f466:	685b      	ldr	r3, [r3, #4]
 800f468:	4a09      	ldr	r2, [pc, #36]	@ (800f490 <prvHeapInit+0xbc>)
 800f46a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f46c:	4b09      	ldr	r3, [pc, #36]	@ (800f494 <prvHeapInit+0xc0>)
 800f46e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f472:	601a      	str	r2, [r3, #0]
}
 800f474:	bf00      	nop
 800f476:	3714      	adds	r7, #20
 800f478:	46bd      	mov	sp, r7
 800f47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f47e:	4770      	bx	lr
 800f480:	20000e74 	.word	0x20000e74
 800f484:	20004a74 	.word	0x20004a74
 800f488:	20004a7c 	.word	0x20004a7c
 800f48c:	20004a84 	.word	0x20004a84
 800f490:	20004a80 	.word	0x20004a80
 800f494:	20004a88 	.word	0x20004a88

0800f498 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f498:	b480      	push	{r7}
 800f49a:	b085      	sub	sp, #20
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f4a0:	4b28      	ldr	r3, [pc, #160]	@ (800f544 <prvInsertBlockIntoFreeList+0xac>)
 800f4a2:	60fb      	str	r3, [r7, #12]
 800f4a4:	e002      	b.n	800f4ac <prvInsertBlockIntoFreeList+0x14>
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	60fb      	str	r3, [r7, #12]
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	687a      	ldr	r2, [r7, #4]
 800f4b2:	429a      	cmp	r2, r3
 800f4b4:	d8f7      	bhi.n	800f4a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f4ba:	68fb      	ldr	r3, [r7, #12]
 800f4bc:	685b      	ldr	r3, [r3, #4]
 800f4be:	68ba      	ldr	r2, [r7, #8]
 800f4c0:	4413      	add	r3, r2
 800f4c2:	687a      	ldr	r2, [r7, #4]
 800f4c4:	429a      	cmp	r2, r3
 800f4c6:	d108      	bne.n	800f4da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	685a      	ldr	r2, [r3, #4]
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	685b      	ldr	r3, [r3, #4]
 800f4d0:	441a      	add	r2, r3
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	685b      	ldr	r3, [r3, #4]
 800f4e2:	68ba      	ldr	r2, [r7, #8]
 800f4e4:	441a      	add	r2, r3
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	429a      	cmp	r2, r3
 800f4ec:	d118      	bne.n	800f520 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	681a      	ldr	r2, [r3, #0]
 800f4f2:	4b15      	ldr	r3, [pc, #84]	@ (800f548 <prvInsertBlockIntoFreeList+0xb0>)
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	429a      	cmp	r2, r3
 800f4f8:	d00d      	beq.n	800f516 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	685a      	ldr	r2, [r3, #4]
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	681b      	ldr	r3, [r3, #0]
 800f502:	685b      	ldr	r3, [r3, #4]
 800f504:	441a      	add	r2, r3
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	681a      	ldr	r2, [r3, #0]
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	601a      	str	r2, [r3, #0]
 800f514:	e008      	b.n	800f528 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f516:	4b0c      	ldr	r3, [pc, #48]	@ (800f548 <prvInsertBlockIntoFreeList+0xb0>)
 800f518:	681a      	ldr	r2, [r3, #0]
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	601a      	str	r2, [r3, #0]
 800f51e:	e003      	b.n	800f528 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	681a      	ldr	r2, [r3, #0]
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f528:	68fa      	ldr	r2, [r7, #12]
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	429a      	cmp	r2, r3
 800f52e:	d002      	beq.n	800f536 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	687a      	ldr	r2, [r7, #4]
 800f534:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f536:	bf00      	nop
 800f538:	3714      	adds	r7, #20
 800f53a:	46bd      	mov	sp, r7
 800f53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f540:	4770      	bx	lr
 800f542:	bf00      	nop
 800f544:	20004a74 	.word	0x20004a74
 800f548:	20004a7c 	.word	0x20004a7c

0800f54c <siprintf>:
 800f54c:	b40e      	push	{r1, r2, r3}
 800f54e:	b500      	push	{lr}
 800f550:	b09c      	sub	sp, #112	@ 0x70
 800f552:	ab1d      	add	r3, sp, #116	@ 0x74
 800f554:	9002      	str	r0, [sp, #8]
 800f556:	9006      	str	r0, [sp, #24]
 800f558:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f55c:	4809      	ldr	r0, [pc, #36]	@ (800f584 <siprintf+0x38>)
 800f55e:	9107      	str	r1, [sp, #28]
 800f560:	9104      	str	r1, [sp, #16]
 800f562:	4909      	ldr	r1, [pc, #36]	@ (800f588 <siprintf+0x3c>)
 800f564:	f853 2b04 	ldr.w	r2, [r3], #4
 800f568:	9105      	str	r1, [sp, #20]
 800f56a:	6800      	ldr	r0, [r0, #0]
 800f56c:	9301      	str	r3, [sp, #4]
 800f56e:	a902      	add	r1, sp, #8
 800f570:	f000 f9f8 	bl	800f964 <_svfiprintf_r>
 800f574:	9b02      	ldr	r3, [sp, #8]
 800f576:	2200      	movs	r2, #0
 800f578:	701a      	strb	r2, [r3, #0]
 800f57a:	b01c      	add	sp, #112	@ 0x70
 800f57c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f580:	b003      	add	sp, #12
 800f582:	4770      	bx	lr
 800f584:	20000044 	.word	0x20000044
 800f588:	ffff0208 	.word	0xffff0208

0800f58c <memset>:
 800f58c:	4402      	add	r2, r0
 800f58e:	4603      	mov	r3, r0
 800f590:	4293      	cmp	r3, r2
 800f592:	d100      	bne.n	800f596 <memset+0xa>
 800f594:	4770      	bx	lr
 800f596:	f803 1b01 	strb.w	r1, [r3], #1
 800f59a:	e7f9      	b.n	800f590 <memset+0x4>

0800f59c <_reclaim_reent>:
 800f59c:	4b29      	ldr	r3, [pc, #164]	@ (800f644 <_reclaim_reent+0xa8>)
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	4283      	cmp	r3, r0
 800f5a2:	b570      	push	{r4, r5, r6, lr}
 800f5a4:	4604      	mov	r4, r0
 800f5a6:	d04b      	beq.n	800f640 <_reclaim_reent+0xa4>
 800f5a8:	69c3      	ldr	r3, [r0, #28]
 800f5aa:	b1ab      	cbz	r3, 800f5d8 <_reclaim_reent+0x3c>
 800f5ac:	68db      	ldr	r3, [r3, #12]
 800f5ae:	b16b      	cbz	r3, 800f5cc <_reclaim_reent+0x30>
 800f5b0:	2500      	movs	r5, #0
 800f5b2:	69e3      	ldr	r3, [r4, #28]
 800f5b4:	68db      	ldr	r3, [r3, #12]
 800f5b6:	5959      	ldr	r1, [r3, r5]
 800f5b8:	2900      	cmp	r1, #0
 800f5ba:	d13b      	bne.n	800f634 <_reclaim_reent+0x98>
 800f5bc:	3504      	adds	r5, #4
 800f5be:	2d80      	cmp	r5, #128	@ 0x80
 800f5c0:	d1f7      	bne.n	800f5b2 <_reclaim_reent+0x16>
 800f5c2:	69e3      	ldr	r3, [r4, #28]
 800f5c4:	4620      	mov	r0, r4
 800f5c6:	68d9      	ldr	r1, [r3, #12]
 800f5c8:	f000 f878 	bl	800f6bc <_free_r>
 800f5cc:	69e3      	ldr	r3, [r4, #28]
 800f5ce:	6819      	ldr	r1, [r3, #0]
 800f5d0:	b111      	cbz	r1, 800f5d8 <_reclaim_reent+0x3c>
 800f5d2:	4620      	mov	r0, r4
 800f5d4:	f000 f872 	bl	800f6bc <_free_r>
 800f5d8:	6961      	ldr	r1, [r4, #20]
 800f5da:	b111      	cbz	r1, 800f5e2 <_reclaim_reent+0x46>
 800f5dc:	4620      	mov	r0, r4
 800f5de:	f000 f86d 	bl	800f6bc <_free_r>
 800f5e2:	69e1      	ldr	r1, [r4, #28]
 800f5e4:	b111      	cbz	r1, 800f5ec <_reclaim_reent+0x50>
 800f5e6:	4620      	mov	r0, r4
 800f5e8:	f000 f868 	bl	800f6bc <_free_r>
 800f5ec:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800f5ee:	b111      	cbz	r1, 800f5f6 <_reclaim_reent+0x5a>
 800f5f0:	4620      	mov	r0, r4
 800f5f2:	f000 f863 	bl	800f6bc <_free_r>
 800f5f6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f5f8:	b111      	cbz	r1, 800f600 <_reclaim_reent+0x64>
 800f5fa:	4620      	mov	r0, r4
 800f5fc:	f000 f85e 	bl	800f6bc <_free_r>
 800f600:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800f602:	b111      	cbz	r1, 800f60a <_reclaim_reent+0x6e>
 800f604:	4620      	mov	r0, r4
 800f606:	f000 f859 	bl	800f6bc <_free_r>
 800f60a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800f60c:	b111      	cbz	r1, 800f614 <_reclaim_reent+0x78>
 800f60e:	4620      	mov	r0, r4
 800f610:	f000 f854 	bl	800f6bc <_free_r>
 800f614:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800f616:	b111      	cbz	r1, 800f61e <_reclaim_reent+0x82>
 800f618:	4620      	mov	r0, r4
 800f61a:	f000 f84f 	bl	800f6bc <_free_r>
 800f61e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800f620:	b111      	cbz	r1, 800f628 <_reclaim_reent+0x8c>
 800f622:	4620      	mov	r0, r4
 800f624:	f000 f84a 	bl	800f6bc <_free_r>
 800f628:	6a23      	ldr	r3, [r4, #32]
 800f62a:	b14b      	cbz	r3, 800f640 <_reclaim_reent+0xa4>
 800f62c:	4620      	mov	r0, r4
 800f62e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f632:	4718      	bx	r3
 800f634:	680e      	ldr	r6, [r1, #0]
 800f636:	4620      	mov	r0, r4
 800f638:	f000 f840 	bl	800f6bc <_free_r>
 800f63c:	4631      	mov	r1, r6
 800f63e:	e7bb      	b.n	800f5b8 <_reclaim_reent+0x1c>
 800f640:	bd70      	pop	{r4, r5, r6, pc}
 800f642:	bf00      	nop
 800f644:	20000044 	.word	0x20000044

0800f648 <__errno>:
 800f648:	4b01      	ldr	r3, [pc, #4]	@ (800f650 <__errno+0x8>)
 800f64a:	6818      	ldr	r0, [r3, #0]
 800f64c:	4770      	bx	lr
 800f64e:	bf00      	nop
 800f650:	20000044 	.word	0x20000044

0800f654 <__libc_init_array>:
 800f654:	b570      	push	{r4, r5, r6, lr}
 800f656:	4d0d      	ldr	r5, [pc, #52]	@ (800f68c <__libc_init_array+0x38>)
 800f658:	4c0d      	ldr	r4, [pc, #52]	@ (800f690 <__libc_init_array+0x3c>)
 800f65a:	1b64      	subs	r4, r4, r5
 800f65c:	10a4      	asrs	r4, r4, #2
 800f65e:	2600      	movs	r6, #0
 800f660:	42a6      	cmp	r6, r4
 800f662:	d109      	bne.n	800f678 <__libc_init_array+0x24>
 800f664:	4d0b      	ldr	r5, [pc, #44]	@ (800f694 <__libc_init_array+0x40>)
 800f666:	4c0c      	ldr	r4, [pc, #48]	@ (800f698 <__libc_init_array+0x44>)
 800f668:	f000 fc66 	bl	800ff38 <_init>
 800f66c:	1b64      	subs	r4, r4, r5
 800f66e:	10a4      	asrs	r4, r4, #2
 800f670:	2600      	movs	r6, #0
 800f672:	42a6      	cmp	r6, r4
 800f674:	d105      	bne.n	800f682 <__libc_init_array+0x2e>
 800f676:	bd70      	pop	{r4, r5, r6, pc}
 800f678:	f855 3b04 	ldr.w	r3, [r5], #4
 800f67c:	4798      	blx	r3
 800f67e:	3601      	adds	r6, #1
 800f680:	e7ee      	b.n	800f660 <__libc_init_array+0xc>
 800f682:	f855 3b04 	ldr.w	r3, [r5], #4
 800f686:	4798      	blx	r3
 800f688:	3601      	adds	r6, #1
 800f68a:	e7f2      	b.n	800f672 <__libc_init_array+0x1e>
 800f68c:	08011b88 	.word	0x08011b88
 800f690:	08011b88 	.word	0x08011b88
 800f694:	08011b88 	.word	0x08011b88
 800f698:	08011b8c 	.word	0x08011b8c

0800f69c <__retarget_lock_acquire_recursive>:
 800f69c:	4770      	bx	lr

0800f69e <__retarget_lock_release_recursive>:
 800f69e:	4770      	bx	lr

0800f6a0 <memcpy>:
 800f6a0:	440a      	add	r2, r1
 800f6a2:	4291      	cmp	r1, r2
 800f6a4:	f100 33ff 	add.w	r3, r0, #4294967295
 800f6a8:	d100      	bne.n	800f6ac <memcpy+0xc>
 800f6aa:	4770      	bx	lr
 800f6ac:	b510      	push	{r4, lr}
 800f6ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f6b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f6b6:	4291      	cmp	r1, r2
 800f6b8:	d1f9      	bne.n	800f6ae <memcpy+0xe>
 800f6ba:	bd10      	pop	{r4, pc}

0800f6bc <_free_r>:
 800f6bc:	b538      	push	{r3, r4, r5, lr}
 800f6be:	4605      	mov	r5, r0
 800f6c0:	2900      	cmp	r1, #0
 800f6c2:	d041      	beq.n	800f748 <_free_r+0x8c>
 800f6c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f6c8:	1f0c      	subs	r4, r1, #4
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	bfb8      	it	lt
 800f6ce:	18e4      	addlt	r4, r4, r3
 800f6d0:	f000 f8e0 	bl	800f894 <__malloc_lock>
 800f6d4:	4a1d      	ldr	r2, [pc, #116]	@ (800f74c <_free_r+0x90>)
 800f6d6:	6813      	ldr	r3, [r2, #0]
 800f6d8:	b933      	cbnz	r3, 800f6e8 <_free_r+0x2c>
 800f6da:	6063      	str	r3, [r4, #4]
 800f6dc:	6014      	str	r4, [r2, #0]
 800f6de:	4628      	mov	r0, r5
 800f6e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f6e4:	f000 b8dc 	b.w	800f8a0 <__malloc_unlock>
 800f6e8:	42a3      	cmp	r3, r4
 800f6ea:	d908      	bls.n	800f6fe <_free_r+0x42>
 800f6ec:	6820      	ldr	r0, [r4, #0]
 800f6ee:	1821      	adds	r1, r4, r0
 800f6f0:	428b      	cmp	r3, r1
 800f6f2:	bf01      	itttt	eq
 800f6f4:	6819      	ldreq	r1, [r3, #0]
 800f6f6:	685b      	ldreq	r3, [r3, #4]
 800f6f8:	1809      	addeq	r1, r1, r0
 800f6fa:	6021      	streq	r1, [r4, #0]
 800f6fc:	e7ed      	b.n	800f6da <_free_r+0x1e>
 800f6fe:	461a      	mov	r2, r3
 800f700:	685b      	ldr	r3, [r3, #4]
 800f702:	b10b      	cbz	r3, 800f708 <_free_r+0x4c>
 800f704:	42a3      	cmp	r3, r4
 800f706:	d9fa      	bls.n	800f6fe <_free_r+0x42>
 800f708:	6811      	ldr	r1, [r2, #0]
 800f70a:	1850      	adds	r0, r2, r1
 800f70c:	42a0      	cmp	r0, r4
 800f70e:	d10b      	bne.n	800f728 <_free_r+0x6c>
 800f710:	6820      	ldr	r0, [r4, #0]
 800f712:	4401      	add	r1, r0
 800f714:	1850      	adds	r0, r2, r1
 800f716:	4283      	cmp	r3, r0
 800f718:	6011      	str	r1, [r2, #0]
 800f71a:	d1e0      	bne.n	800f6de <_free_r+0x22>
 800f71c:	6818      	ldr	r0, [r3, #0]
 800f71e:	685b      	ldr	r3, [r3, #4]
 800f720:	6053      	str	r3, [r2, #4]
 800f722:	4408      	add	r0, r1
 800f724:	6010      	str	r0, [r2, #0]
 800f726:	e7da      	b.n	800f6de <_free_r+0x22>
 800f728:	d902      	bls.n	800f730 <_free_r+0x74>
 800f72a:	230c      	movs	r3, #12
 800f72c:	602b      	str	r3, [r5, #0]
 800f72e:	e7d6      	b.n	800f6de <_free_r+0x22>
 800f730:	6820      	ldr	r0, [r4, #0]
 800f732:	1821      	adds	r1, r4, r0
 800f734:	428b      	cmp	r3, r1
 800f736:	bf04      	itt	eq
 800f738:	6819      	ldreq	r1, [r3, #0]
 800f73a:	685b      	ldreq	r3, [r3, #4]
 800f73c:	6063      	str	r3, [r4, #4]
 800f73e:	bf04      	itt	eq
 800f740:	1809      	addeq	r1, r1, r0
 800f742:	6021      	streq	r1, [r4, #0]
 800f744:	6054      	str	r4, [r2, #4]
 800f746:	e7ca      	b.n	800f6de <_free_r+0x22>
 800f748:	bd38      	pop	{r3, r4, r5, pc}
 800f74a:	bf00      	nop
 800f74c:	20004bd0 	.word	0x20004bd0

0800f750 <sbrk_aligned>:
 800f750:	b570      	push	{r4, r5, r6, lr}
 800f752:	4e0f      	ldr	r6, [pc, #60]	@ (800f790 <sbrk_aligned+0x40>)
 800f754:	460c      	mov	r4, r1
 800f756:	6831      	ldr	r1, [r6, #0]
 800f758:	4605      	mov	r5, r0
 800f75a:	b911      	cbnz	r1, 800f762 <sbrk_aligned+0x12>
 800f75c:	f000 fba6 	bl	800feac <_sbrk_r>
 800f760:	6030      	str	r0, [r6, #0]
 800f762:	4621      	mov	r1, r4
 800f764:	4628      	mov	r0, r5
 800f766:	f000 fba1 	bl	800feac <_sbrk_r>
 800f76a:	1c43      	adds	r3, r0, #1
 800f76c:	d103      	bne.n	800f776 <sbrk_aligned+0x26>
 800f76e:	f04f 34ff 	mov.w	r4, #4294967295
 800f772:	4620      	mov	r0, r4
 800f774:	bd70      	pop	{r4, r5, r6, pc}
 800f776:	1cc4      	adds	r4, r0, #3
 800f778:	f024 0403 	bic.w	r4, r4, #3
 800f77c:	42a0      	cmp	r0, r4
 800f77e:	d0f8      	beq.n	800f772 <sbrk_aligned+0x22>
 800f780:	1a21      	subs	r1, r4, r0
 800f782:	4628      	mov	r0, r5
 800f784:	f000 fb92 	bl	800feac <_sbrk_r>
 800f788:	3001      	adds	r0, #1
 800f78a:	d1f2      	bne.n	800f772 <sbrk_aligned+0x22>
 800f78c:	e7ef      	b.n	800f76e <sbrk_aligned+0x1e>
 800f78e:	bf00      	nop
 800f790:	20004bcc 	.word	0x20004bcc

0800f794 <_malloc_r>:
 800f794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f798:	1ccd      	adds	r5, r1, #3
 800f79a:	f025 0503 	bic.w	r5, r5, #3
 800f79e:	3508      	adds	r5, #8
 800f7a0:	2d0c      	cmp	r5, #12
 800f7a2:	bf38      	it	cc
 800f7a4:	250c      	movcc	r5, #12
 800f7a6:	2d00      	cmp	r5, #0
 800f7a8:	4606      	mov	r6, r0
 800f7aa:	db01      	blt.n	800f7b0 <_malloc_r+0x1c>
 800f7ac:	42a9      	cmp	r1, r5
 800f7ae:	d904      	bls.n	800f7ba <_malloc_r+0x26>
 800f7b0:	230c      	movs	r3, #12
 800f7b2:	6033      	str	r3, [r6, #0]
 800f7b4:	2000      	movs	r0, #0
 800f7b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f890 <_malloc_r+0xfc>
 800f7be:	f000 f869 	bl	800f894 <__malloc_lock>
 800f7c2:	f8d8 3000 	ldr.w	r3, [r8]
 800f7c6:	461c      	mov	r4, r3
 800f7c8:	bb44      	cbnz	r4, 800f81c <_malloc_r+0x88>
 800f7ca:	4629      	mov	r1, r5
 800f7cc:	4630      	mov	r0, r6
 800f7ce:	f7ff ffbf 	bl	800f750 <sbrk_aligned>
 800f7d2:	1c43      	adds	r3, r0, #1
 800f7d4:	4604      	mov	r4, r0
 800f7d6:	d158      	bne.n	800f88a <_malloc_r+0xf6>
 800f7d8:	f8d8 4000 	ldr.w	r4, [r8]
 800f7dc:	4627      	mov	r7, r4
 800f7de:	2f00      	cmp	r7, #0
 800f7e0:	d143      	bne.n	800f86a <_malloc_r+0xd6>
 800f7e2:	2c00      	cmp	r4, #0
 800f7e4:	d04b      	beq.n	800f87e <_malloc_r+0xea>
 800f7e6:	6823      	ldr	r3, [r4, #0]
 800f7e8:	4639      	mov	r1, r7
 800f7ea:	4630      	mov	r0, r6
 800f7ec:	eb04 0903 	add.w	r9, r4, r3
 800f7f0:	f000 fb5c 	bl	800feac <_sbrk_r>
 800f7f4:	4581      	cmp	r9, r0
 800f7f6:	d142      	bne.n	800f87e <_malloc_r+0xea>
 800f7f8:	6821      	ldr	r1, [r4, #0]
 800f7fa:	1a6d      	subs	r5, r5, r1
 800f7fc:	4629      	mov	r1, r5
 800f7fe:	4630      	mov	r0, r6
 800f800:	f7ff ffa6 	bl	800f750 <sbrk_aligned>
 800f804:	3001      	adds	r0, #1
 800f806:	d03a      	beq.n	800f87e <_malloc_r+0xea>
 800f808:	6823      	ldr	r3, [r4, #0]
 800f80a:	442b      	add	r3, r5
 800f80c:	6023      	str	r3, [r4, #0]
 800f80e:	f8d8 3000 	ldr.w	r3, [r8]
 800f812:	685a      	ldr	r2, [r3, #4]
 800f814:	bb62      	cbnz	r2, 800f870 <_malloc_r+0xdc>
 800f816:	f8c8 7000 	str.w	r7, [r8]
 800f81a:	e00f      	b.n	800f83c <_malloc_r+0xa8>
 800f81c:	6822      	ldr	r2, [r4, #0]
 800f81e:	1b52      	subs	r2, r2, r5
 800f820:	d420      	bmi.n	800f864 <_malloc_r+0xd0>
 800f822:	2a0b      	cmp	r2, #11
 800f824:	d917      	bls.n	800f856 <_malloc_r+0xc2>
 800f826:	1961      	adds	r1, r4, r5
 800f828:	42a3      	cmp	r3, r4
 800f82a:	6025      	str	r5, [r4, #0]
 800f82c:	bf18      	it	ne
 800f82e:	6059      	strne	r1, [r3, #4]
 800f830:	6863      	ldr	r3, [r4, #4]
 800f832:	bf08      	it	eq
 800f834:	f8c8 1000 	streq.w	r1, [r8]
 800f838:	5162      	str	r2, [r4, r5]
 800f83a:	604b      	str	r3, [r1, #4]
 800f83c:	4630      	mov	r0, r6
 800f83e:	f000 f82f 	bl	800f8a0 <__malloc_unlock>
 800f842:	f104 000b 	add.w	r0, r4, #11
 800f846:	1d23      	adds	r3, r4, #4
 800f848:	f020 0007 	bic.w	r0, r0, #7
 800f84c:	1ac2      	subs	r2, r0, r3
 800f84e:	bf1c      	itt	ne
 800f850:	1a1b      	subne	r3, r3, r0
 800f852:	50a3      	strne	r3, [r4, r2]
 800f854:	e7af      	b.n	800f7b6 <_malloc_r+0x22>
 800f856:	6862      	ldr	r2, [r4, #4]
 800f858:	42a3      	cmp	r3, r4
 800f85a:	bf0c      	ite	eq
 800f85c:	f8c8 2000 	streq.w	r2, [r8]
 800f860:	605a      	strne	r2, [r3, #4]
 800f862:	e7eb      	b.n	800f83c <_malloc_r+0xa8>
 800f864:	4623      	mov	r3, r4
 800f866:	6864      	ldr	r4, [r4, #4]
 800f868:	e7ae      	b.n	800f7c8 <_malloc_r+0x34>
 800f86a:	463c      	mov	r4, r7
 800f86c:	687f      	ldr	r7, [r7, #4]
 800f86e:	e7b6      	b.n	800f7de <_malloc_r+0x4a>
 800f870:	461a      	mov	r2, r3
 800f872:	685b      	ldr	r3, [r3, #4]
 800f874:	42a3      	cmp	r3, r4
 800f876:	d1fb      	bne.n	800f870 <_malloc_r+0xdc>
 800f878:	2300      	movs	r3, #0
 800f87a:	6053      	str	r3, [r2, #4]
 800f87c:	e7de      	b.n	800f83c <_malloc_r+0xa8>
 800f87e:	230c      	movs	r3, #12
 800f880:	6033      	str	r3, [r6, #0]
 800f882:	4630      	mov	r0, r6
 800f884:	f000 f80c 	bl	800f8a0 <__malloc_unlock>
 800f888:	e794      	b.n	800f7b4 <_malloc_r+0x20>
 800f88a:	6005      	str	r5, [r0, #0]
 800f88c:	e7d6      	b.n	800f83c <_malloc_r+0xa8>
 800f88e:	bf00      	nop
 800f890:	20004bd0 	.word	0x20004bd0

0800f894 <__malloc_lock>:
 800f894:	4801      	ldr	r0, [pc, #4]	@ (800f89c <__malloc_lock+0x8>)
 800f896:	f7ff bf01 	b.w	800f69c <__retarget_lock_acquire_recursive>
 800f89a:	bf00      	nop
 800f89c:	20004bc8 	.word	0x20004bc8

0800f8a0 <__malloc_unlock>:
 800f8a0:	4801      	ldr	r0, [pc, #4]	@ (800f8a8 <__malloc_unlock+0x8>)
 800f8a2:	f7ff befc 	b.w	800f69e <__retarget_lock_release_recursive>
 800f8a6:	bf00      	nop
 800f8a8:	20004bc8 	.word	0x20004bc8

0800f8ac <__ssputs_r>:
 800f8ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8b0:	688e      	ldr	r6, [r1, #8]
 800f8b2:	461f      	mov	r7, r3
 800f8b4:	42be      	cmp	r6, r7
 800f8b6:	680b      	ldr	r3, [r1, #0]
 800f8b8:	4682      	mov	sl, r0
 800f8ba:	460c      	mov	r4, r1
 800f8bc:	4690      	mov	r8, r2
 800f8be:	d82d      	bhi.n	800f91c <__ssputs_r+0x70>
 800f8c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f8c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f8c8:	d026      	beq.n	800f918 <__ssputs_r+0x6c>
 800f8ca:	6965      	ldr	r5, [r4, #20]
 800f8cc:	6909      	ldr	r1, [r1, #16]
 800f8ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f8d2:	eba3 0901 	sub.w	r9, r3, r1
 800f8d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f8da:	1c7b      	adds	r3, r7, #1
 800f8dc:	444b      	add	r3, r9
 800f8de:	106d      	asrs	r5, r5, #1
 800f8e0:	429d      	cmp	r5, r3
 800f8e2:	bf38      	it	cc
 800f8e4:	461d      	movcc	r5, r3
 800f8e6:	0553      	lsls	r3, r2, #21
 800f8e8:	d527      	bpl.n	800f93a <__ssputs_r+0x8e>
 800f8ea:	4629      	mov	r1, r5
 800f8ec:	f7ff ff52 	bl	800f794 <_malloc_r>
 800f8f0:	4606      	mov	r6, r0
 800f8f2:	b360      	cbz	r0, 800f94e <__ssputs_r+0xa2>
 800f8f4:	6921      	ldr	r1, [r4, #16]
 800f8f6:	464a      	mov	r2, r9
 800f8f8:	f7ff fed2 	bl	800f6a0 <memcpy>
 800f8fc:	89a3      	ldrh	r3, [r4, #12]
 800f8fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f902:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f906:	81a3      	strh	r3, [r4, #12]
 800f908:	6126      	str	r6, [r4, #16]
 800f90a:	6165      	str	r5, [r4, #20]
 800f90c:	444e      	add	r6, r9
 800f90e:	eba5 0509 	sub.w	r5, r5, r9
 800f912:	6026      	str	r6, [r4, #0]
 800f914:	60a5      	str	r5, [r4, #8]
 800f916:	463e      	mov	r6, r7
 800f918:	42be      	cmp	r6, r7
 800f91a:	d900      	bls.n	800f91e <__ssputs_r+0x72>
 800f91c:	463e      	mov	r6, r7
 800f91e:	6820      	ldr	r0, [r4, #0]
 800f920:	4632      	mov	r2, r6
 800f922:	4641      	mov	r1, r8
 800f924:	f000 faa8 	bl	800fe78 <memmove>
 800f928:	68a3      	ldr	r3, [r4, #8]
 800f92a:	1b9b      	subs	r3, r3, r6
 800f92c:	60a3      	str	r3, [r4, #8]
 800f92e:	6823      	ldr	r3, [r4, #0]
 800f930:	4433      	add	r3, r6
 800f932:	6023      	str	r3, [r4, #0]
 800f934:	2000      	movs	r0, #0
 800f936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f93a:	462a      	mov	r2, r5
 800f93c:	f000 fac6 	bl	800fecc <_realloc_r>
 800f940:	4606      	mov	r6, r0
 800f942:	2800      	cmp	r0, #0
 800f944:	d1e0      	bne.n	800f908 <__ssputs_r+0x5c>
 800f946:	6921      	ldr	r1, [r4, #16]
 800f948:	4650      	mov	r0, sl
 800f94a:	f7ff feb7 	bl	800f6bc <_free_r>
 800f94e:	230c      	movs	r3, #12
 800f950:	f8ca 3000 	str.w	r3, [sl]
 800f954:	89a3      	ldrh	r3, [r4, #12]
 800f956:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f95a:	81a3      	strh	r3, [r4, #12]
 800f95c:	f04f 30ff 	mov.w	r0, #4294967295
 800f960:	e7e9      	b.n	800f936 <__ssputs_r+0x8a>
	...

0800f964 <_svfiprintf_r>:
 800f964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f968:	4698      	mov	r8, r3
 800f96a:	898b      	ldrh	r3, [r1, #12]
 800f96c:	061b      	lsls	r3, r3, #24
 800f96e:	b09d      	sub	sp, #116	@ 0x74
 800f970:	4607      	mov	r7, r0
 800f972:	460d      	mov	r5, r1
 800f974:	4614      	mov	r4, r2
 800f976:	d510      	bpl.n	800f99a <_svfiprintf_r+0x36>
 800f978:	690b      	ldr	r3, [r1, #16]
 800f97a:	b973      	cbnz	r3, 800f99a <_svfiprintf_r+0x36>
 800f97c:	2140      	movs	r1, #64	@ 0x40
 800f97e:	f7ff ff09 	bl	800f794 <_malloc_r>
 800f982:	6028      	str	r0, [r5, #0]
 800f984:	6128      	str	r0, [r5, #16]
 800f986:	b930      	cbnz	r0, 800f996 <_svfiprintf_r+0x32>
 800f988:	230c      	movs	r3, #12
 800f98a:	603b      	str	r3, [r7, #0]
 800f98c:	f04f 30ff 	mov.w	r0, #4294967295
 800f990:	b01d      	add	sp, #116	@ 0x74
 800f992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f996:	2340      	movs	r3, #64	@ 0x40
 800f998:	616b      	str	r3, [r5, #20]
 800f99a:	2300      	movs	r3, #0
 800f99c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f99e:	2320      	movs	r3, #32
 800f9a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f9a4:	f8cd 800c 	str.w	r8, [sp, #12]
 800f9a8:	2330      	movs	r3, #48	@ 0x30
 800f9aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fb48 <_svfiprintf_r+0x1e4>
 800f9ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f9b2:	f04f 0901 	mov.w	r9, #1
 800f9b6:	4623      	mov	r3, r4
 800f9b8:	469a      	mov	sl, r3
 800f9ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f9be:	b10a      	cbz	r2, 800f9c4 <_svfiprintf_r+0x60>
 800f9c0:	2a25      	cmp	r2, #37	@ 0x25
 800f9c2:	d1f9      	bne.n	800f9b8 <_svfiprintf_r+0x54>
 800f9c4:	ebba 0b04 	subs.w	fp, sl, r4
 800f9c8:	d00b      	beq.n	800f9e2 <_svfiprintf_r+0x7e>
 800f9ca:	465b      	mov	r3, fp
 800f9cc:	4622      	mov	r2, r4
 800f9ce:	4629      	mov	r1, r5
 800f9d0:	4638      	mov	r0, r7
 800f9d2:	f7ff ff6b 	bl	800f8ac <__ssputs_r>
 800f9d6:	3001      	adds	r0, #1
 800f9d8:	f000 80a7 	beq.w	800fb2a <_svfiprintf_r+0x1c6>
 800f9dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f9de:	445a      	add	r2, fp
 800f9e0:	9209      	str	r2, [sp, #36]	@ 0x24
 800f9e2:	f89a 3000 	ldrb.w	r3, [sl]
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	f000 809f 	beq.w	800fb2a <_svfiprintf_r+0x1c6>
 800f9ec:	2300      	movs	r3, #0
 800f9ee:	f04f 32ff 	mov.w	r2, #4294967295
 800f9f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f9f6:	f10a 0a01 	add.w	sl, sl, #1
 800f9fa:	9304      	str	r3, [sp, #16]
 800f9fc:	9307      	str	r3, [sp, #28]
 800f9fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fa02:	931a      	str	r3, [sp, #104]	@ 0x68
 800fa04:	4654      	mov	r4, sl
 800fa06:	2205      	movs	r2, #5
 800fa08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa0c:	484e      	ldr	r0, [pc, #312]	@ (800fb48 <_svfiprintf_r+0x1e4>)
 800fa0e:	f7f0 fbff 	bl	8000210 <memchr>
 800fa12:	9a04      	ldr	r2, [sp, #16]
 800fa14:	b9d8      	cbnz	r0, 800fa4e <_svfiprintf_r+0xea>
 800fa16:	06d0      	lsls	r0, r2, #27
 800fa18:	bf44      	itt	mi
 800fa1a:	2320      	movmi	r3, #32
 800fa1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fa20:	0711      	lsls	r1, r2, #28
 800fa22:	bf44      	itt	mi
 800fa24:	232b      	movmi	r3, #43	@ 0x2b
 800fa26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fa2a:	f89a 3000 	ldrb.w	r3, [sl]
 800fa2e:	2b2a      	cmp	r3, #42	@ 0x2a
 800fa30:	d015      	beq.n	800fa5e <_svfiprintf_r+0xfa>
 800fa32:	9a07      	ldr	r2, [sp, #28]
 800fa34:	4654      	mov	r4, sl
 800fa36:	2000      	movs	r0, #0
 800fa38:	f04f 0c0a 	mov.w	ip, #10
 800fa3c:	4621      	mov	r1, r4
 800fa3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fa42:	3b30      	subs	r3, #48	@ 0x30
 800fa44:	2b09      	cmp	r3, #9
 800fa46:	d94b      	bls.n	800fae0 <_svfiprintf_r+0x17c>
 800fa48:	b1b0      	cbz	r0, 800fa78 <_svfiprintf_r+0x114>
 800fa4a:	9207      	str	r2, [sp, #28]
 800fa4c:	e014      	b.n	800fa78 <_svfiprintf_r+0x114>
 800fa4e:	eba0 0308 	sub.w	r3, r0, r8
 800fa52:	fa09 f303 	lsl.w	r3, r9, r3
 800fa56:	4313      	orrs	r3, r2
 800fa58:	9304      	str	r3, [sp, #16]
 800fa5a:	46a2      	mov	sl, r4
 800fa5c:	e7d2      	b.n	800fa04 <_svfiprintf_r+0xa0>
 800fa5e:	9b03      	ldr	r3, [sp, #12]
 800fa60:	1d19      	adds	r1, r3, #4
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	9103      	str	r1, [sp, #12]
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	bfbb      	ittet	lt
 800fa6a:	425b      	neglt	r3, r3
 800fa6c:	f042 0202 	orrlt.w	r2, r2, #2
 800fa70:	9307      	strge	r3, [sp, #28]
 800fa72:	9307      	strlt	r3, [sp, #28]
 800fa74:	bfb8      	it	lt
 800fa76:	9204      	strlt	r2, [sp, #16]
 800fa78:	7823      	ldrb	r3, [r4, #0]
 800fa7a:	2b2e      	cmp	r3, #46	@ 0x2e
 800fa7c:	d10a      	bne.n	800fa94 <_svfiprintf_r+0x130>
 800fa7e:	7863      	ldrb	r3, [r4, #1]
 800fa80:	2b2a      	cmp	r3, #42	@ 0x2a
 800fa82:	d132      	bne.n	800faea <_svfiprintf_r+0x186>
 800fa84:	9b03      	ldr	r3, [sp, #12]
 800fa86:	1d1a      	adds	r2, r3, #4
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	9203      	str	r2, [sp, #12]
 800fa8c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fa90:	3402      	adds	r4, #2
 800fa92:	9305      	str	r3, [sp, #20]
 800fa94:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fb58 <_svfiprintf_r+0x1f4>
 800fa98:	7821      	ldrb	r1, [r4, #0]
 800fa9a:	2203      	movs	r2, #3
 800fa9c:	4650      	mov	r0, sl
 800fa9e:	f7f0 fbb7 	bl	8000210 <memchr>
 800faa2:	b138      	cbz	r0, 800fab4 <_svfiprintf_r+0x150>
 800faa4:	9b04      	ldr	r3, [sp, #16]
 800faa6:	eba0 000a 	sub.w	r0, r0, sl
 800faaa:	2240      	movs	r2, #64	@ 0x40
 800faac:	4082      	lsls	r2, r0
 800faae:	4313      	orrs	r3, r2
 800fab0:	3401      	adds	r4, #1
 800fab2:	9304      	str	r3, [sp, #16]
 800fab4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fab8:	4824      	ldr	r0, [pc, #144]	@ (800fb4c <_svfiprintf_r+0x1e8>)
 800faba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fabe:	2206      	movs	r2, #6
 800fac0:	f7f0 fba6 	bl	8000210 <memchr>
 800fac4:	2800      	cmp	r0, #0
 800fac6:	d036      	beq.n	800fb36 <_svfiprintf_r+0x1d2>
 800fac8:	4b21      	ldr	r3, [pc, #132]	@ (800fb50 <_svfiprintf_r+0x1ec>)
 800faca:	bb1b      	cbnz	r3, 800fb14 <_svfiprintf_r+0x1b0>
 800facc:	9b03      	ldr	r3, [sp, #12]
 800face:	3307      	adds	r3, #7
 800fad0:	f023 0307 	bic.w	r3, r3, #7
 800fad4:	3308      	adds	r3, #8
 800fad6:	9303      	str	r3, [sp, #12]
 800fad8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fada:	4433      	add	r3, r6
 800fadc:	9309      	str	r3, [sp, #36]	@ 0x24
 800fade:	e76a      	b.n	800f9b6 <_svfiprintf_r+0x52>
 800fae0:	fb0c 3202 	mla	r2, ip, r2, r3
 800fae4:	460c      	mov	r4, r1
 800fae6:	2001      	movs	r0, #1
 800fae8:	e7a8      	b.n	800fa3c <_svfiprintf_r+0xd8>
 800faea:	2300      	movs	r3, #0
 800faec:	3401      	adds	r4, #1
 800faee:	9305      	str	r3, [sp, #20]
 800faf0:	4619      	mov	r1, r3
 800faf2:	f04f 0c0a 	mov.w	ip, #10
 800faf6:	4620      	mov	r0, r4
 800faf8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fafc:	3a30      	subs	r2, #48	@ 0x30
 800fafe:	2a09      	cmp	r2, #9
 800fb00:	d903      	bls.n	800fb0a <_svfiprintf_r+0x1a6>
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d0c6      	beq.n	800fa94 <_svfiprintf_r+0x130>
 800fb06:	9105      	str	r1, [sp, #20]
 800fb08:	e7c4      	b.n	800fa94 <_svfiprintf_r+0x130>
 800fb0a:	fb0c 2101 	mla	r1, ip, r1, r2
 800fb0e:	4604      	mov	r4, r0
 800fb10:	2301      	movs	r3, #1
 800fb12:	e7f0      	b.n	800faf6 <_svfiprintf_r+0x192>
 800fb14:	ab03      	add	r3, sp, #12
 800fb16:	9300      	str	r3, [sp, #0]
 800fb18:	462a      	mov	r2, r5
 800fb1a:	4b0e      	ldr	r3, [pc, #56]	@ (800fb54 <_svfiprintf_r+0x1f0>)
 800fb1c:	a904      	add	r1, sp, #16
 800fb1e:	4638      	mov	r0, r7
 800fb20:	f3af 8000 	nop.w
 800fb24:	1c42      	adds	r2, r0, #1
 800fb26:	4606      	mov	r6, r0
 800fb28:	d1d6      	bne.n	800fad8 <_svfiprintf_r+0x174>
 800fb2a:	89ab      	ldrh	r3, [r5, #12]
 800fb2c:	065b      	lsls	r3, r3, #25
 800fb2e:	f53f af2d 	bmi.w	800f98c <_svfiprintf_r+0x28>
 800fb32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fb34:	e72c      	b.n	800f990 <_svfiprintf_r+0x2c>
 800fb36:	ab03      	add	r3, sp, #12
 800fb38:	9300      	str	r3, [sp, #0]
 800fb3a:	462a      	mov	r2, r5
 800fb3c:	4b05      	ldr	r3, [pc, #20]	@ (800fb54 <_svfiprintf_r+0x1f0>)
 800fb3e:	a904      	add	r1, sp, #16
 800fb40:	4638      	mov	r0, r7
 800fb42:	f000 f879 	bl	800fc38 <_printf_i>
 800fb46:	e7ed      	b.n	800fb24 <_svfiprintf_r+0x1c0>
 800fb48:	08011b4c 	.word	0x08011b4c
 800fb4c:	08011b56 	.word	0x08011b56
 800fb50:	00000000 	.word	0x00000000
 800fb54:	0800f8ad 	.word	0x0800f8ad
 800fb58:	08011b52 	.word	0x08011b52

0800fb5c <_printf_common>:
 800fb5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb60:	4616      	mov	r6, r2
 800fb62:	4698      	mov	r8, r3
 800fb64:	688a      	ldr	r2, [r1, #8]
 800fb66:	690b      	ldr	r3, [r1, #16]
 800fb68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fb6c:	4293      	cmp	r3, r2
 800fb6e:	bfb8      	it	lt
 800fb70:	4613      	movlt	r3, r2
 800fb72:	6033      	str	r3, [r6, #0]
 800fb74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fb78:	4607      	mov	r7, r0
 800fb7a:	460c      	mov	r4, r1
 800fb7c:	b10a      	cbz	r2, 800fb82 <_printf_common+0x26>
 800fb7e:	3301      	adds	r3, #1
 800fb80:	6033      	str	r3, [r6, #0]
 800fb82:	6823      	ldr	r3, [r4, #0]
 800fb84:	0699      	lsls	r1, r3, #26
 800fb86:	bf42      	ittt	mi
 800fb88:	6833      	ldrmi	r3, [r6, #0]
 800fb8a:	3302      	addmi	r3, #2
 800fb8c:	6033      	strmi	r3, [r6, #0]
 800fb8e:	6825      	ldr	r5, [r4, #0]
 800fb90:	f015 0506 	ands.w	r5, r5, #6
 800fb94:	d106      	bne.n	800fba4 <_printf_common+0x48>
 800fb96:	f104 0a19 	add.w	sl, r4, #25
 800fb9a:	68e3      	ldr	r3, [r4, #12]
 800fb9c:	6832      	ldr	r2, [r6, #0]
 800fb9e:	1a9b      	subs	r3, r3, r2
 800fba0:	42ab      	cmp	r3, r5
 800fba2:	dc26      	bgt.n	800fbf2 <_printf_common+0x96>
 800fba4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fba8:	6822      	ldr	r2, [r4, #0]
 800fbaa:	3b00      	subs	r3, #0
 800fbac:	bf18      	it	ne
 800fbae:	2301      	movne	r3, #1
 800fbb0:	0692      	lsls	r2, r2, #26
 800fbb2:	d42b      	bmi.n	800fc0c <_printf_common+0xb0>
 800fbb4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fbb8:	4641      	mov	r1, r8
 800fbba:	4638      	mov	r0, r7
 800fbbc:	47c8      	blx	r9
 800fbbe:	3001      	adds	r0, #1
 800fbc0:	d01e      	beq.n	800fc00 <_printf_common+0xa4>
 800fbc2:	6823      	ldr	r3, [r4, #0]
 800fbc4:	6922      	ldr	r2, [r4, #16]
 800fbc6:	f003 0306 	and.w	r3, r3, #6
 800fbca:	2b04      	cmp	r3, #4
 800fbcc:	bf02      	ittt	eq
 800fbce:	68e5      	ldreq	r5, [r4, #12]
 800fbd0:	6833      	ldreq	r3, [r6, #0]
 800fbd2:	1aed      	subeq	r5, r5, r3
 800fbd4:	68a3      	ldr	r3, [r4, #8]
 800fbd6:	bf0c      	ite	eq
 800fbd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fbdc:	2500      	movne	r5, #0
 800fbde:	4293      	cmp	r3, r2
 800fbe0:	bfc4      	itt	gt
 800fbe2:	1a9b      	subgt	r3, r3, r2
 800fbe4:	18ed      	addgt	r5, r5, r3
 800fbe6:	2600      	movs	r6, #0
 800fbe8:	341a      	adds	r4, #26
 800fbea:	42b5      	cmp	r5, r6
 800fbec:	d11a      	bne.n	800fc24 <_printf_common+0xc8>
 800fbee:	2000      	movs	r0, #0
 800fbf0:	e008      	b.n	800fc04 <_printf_common+0xa8>
 800fbf2:	2301      	movs	r3, #1
 800fbf4:	4652      	mov	r2, sl
 800fbf6:	4641      	mov	r1, r8
 800fbf8:	4638      	mov	r0, r7
 800fbfa:	47c8      	blx	r9
 800fbfc:	3001      	adds	r0, #1
 800fbfe:	d103      	bne.n	800fc08 <_printf_common+0xac>
 800fc00:	f04f 30ff 	mov.w	r0, #4294967295
 800fc04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc08:	3501      	adds	r5, #1
 800fc0a:	e7c6      	b.n	800fb9a <_printf_common+0x3e>
 800fc0c:	18e1      	adds	r1, r4, r3
 800fc0e:	1c5a      	adds	r2, r3, #1
 800fc10:	2030      	movs	r0, #48	@ 0x30
 800fc12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fc16:	4422      	add	r2, r4
 800fc18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fc1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fc20:	3302      	adds	r3, #2
 800fc22:	e7c7      	b.n	800fbb4 <_printf_common+0x58>
 800fc24:	2301      	movs	r3, #1
 800fc26:	4622      	mov	r2, r4
 800fc28:	4641      	mov	r1, r8
 800fc2a:	4638      	mov	r0, r7
 800fc2c:	47c8      	blx	r9
 800fc2e:	3001      	adds	r0, #1
 800fc30:	d0e6      	beq.n	800fc00 <_printf_common+0xa4>
 800fc32:	3601      	adds	r6, #1
 800fc34:	e7d9      	b.n	800fbea <_printf_common+0x8e>
	...

0800fc38 <_printf_i>:
 800fc38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fc3c:	7e0f      	ldrb	r7, [r1, #24]
 800fc3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fc40:	2f78      	cmp	r7, #120	@ 0x78
 800fc42:	4691      	mov	r9, r2
 800fc44:	4680      	mov	r8, r0
 800fc46:	460c      	mov	r4, r1
 800fc48:	469a      	mov	sl, r3
 800fc4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800fc4e:	d807      	bhi.n	800fc60 <_printf_i+0x28>
 800fc50:	2f62      	cmp	r7, #98	@ 0x62
 800fc52:	d80a      	bhi.n	800fc6a <_printf_i+0x32>
 800fc54:	2f00      	cmp	r7, #0
 800fc56:	f000 80d2 	beq.w	800fdfe <_printf_i+0x1c6>
 800fc5a:	2f58      	cmp	r7, #88	@ 0x58
 800fc5c:	f000 80b9 	beq.w	800fdd2 <_printf_i+0x19a>
 800fc60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fc64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fc68:	e03a      	b.n	800fce0 <_printf_i+0xa8>
 800fc6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fc6e:	2b15      	cmp	r3, #21
 800fc70:	d8f6      	bhi.n	800fc60 <_printf_i+0x28>
 800fc72:	a101      	add	r1, pc, #4	@ (adr r1, 800fc78 <_printf_i+0x40>)
 800fc74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fc78:	0800fcd1 	.word	0x0800fcd1
 800fc7c:	0800fce5 	.word	0x0800fce5
 800fc80:	0800fc61 	.word	0x0800fc61
 800fc84:	0800fc61 	.word	0x0800fc61
 800fc88:	0800fc61 	.word	0x0800fc61
 800fc8c:	0800fc61 	.word	0x0800fc61
 800fc90:	0800fce5 	.word	0x0800fce5
 800fc94:	0800fc61 	.word	0x0800fc61
 800fc98:	0800fc61 	.word	0x0800fc61
 800fc9c:	0800fc61 	.word	0x0800fc61
 800fca0:	0800fc61 	.word	0x0800fc61
 800fca4:	0800fde5 	.word	0x0800fde5
 800fca8:	0800fd0f 	.word	0x0800fd0f
 800fcac:	0800fd9f 	.word	0x0800fd9f
 800fcb0:	0800fc61 	.word	0x0800fc61
 800fcb4:	0800fc61 	.word	0x0800fc61
 800fcb8:	0800fe07 	.word	0x0800fe07
 800fcbc:	0800fc61 	.word	0x0800fc61
 800fcc0:	0800fd0f 	.word	0x0800fd0f
 800fcc4:	0800fc61 	.word	0x0800fc61
 800fcc8:	0800fc61 	.word	0x0800fc61
 800fccc:	0800fda7 	.word	0x0800fda7
 800fcd0:	6833      	ldr	r3, [r6, #0]
 800fcd2:	1d1a      	adds	r2, r3, #4
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	6032      	str	r2, [r6, #0]
 800fcd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fcdc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fce0:	2301      	movs	r3, #1
 800fce2:	e09d      	b.n	800fe20 <_printf_i+0x1e8>
 800fce4:	6833      	ldr	r3, [r6, #0]
 800fce6:	6820      	ldr	r0, [r4, #0]
 800fce8:	1d19      	adds	r1, r3, #4
 800fcea:	6031      	str	r1, [r6, #0]
 800fcec:	0606      	lsls	r6, r0, #24
 800fcee:	d501      	bpl.n	800fcf4 <_printf_i+0xbc>
 800fcf0:	681d      	ldr	r5, [r3, #0]
 800fcf2:	e003      	b.n	800fcfc <_printf_i+0xc4>
 800fcf4:	0645      	lsls	r5, r0, #25
 800fcf6:	d5fb      	bpl.n	800fcf0 <_printf_i+0xb8>
 800fcf8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fcfc:	2d00      	cmp	r5, #0
 800fcfe:	da03      	bge.n	800fd08 <_printf_i+0xd0>
 800fd00:	232d      	movs	r3, #45	@ 0x2d
 800fd02:	426d      	negs	r5, r5
 800fd04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fd08:	4859      	ldr	r0, [pc, #356]	@ (800fe70 <_printf_i+0x238>)
 800fd0a:	230a      	movs	r3, #10
 800fd0c:	e011      	b.n	800fd32 <_printf_i+0xfa>
 800fd0e:	6821      	ldr	r1, [r4, #0]
 800fd10:	6833      	ldr	r3, [r6, #0]
 800fd12:	0608      	lsls	r0, r1, #24
 800fd14:	f853 5b04 	ldr.w	r5, [r3], #4
 800fd18:	d402      	bmi.n	800fd20 <_printf_i+0xe8>
 800fd1a:	0649      	lsls	r1, r1, #25
 800fd1c:	bf48      	it	mi
 800fd1e:	b2ad      	uxthmi	r5, r5
 800fd20:	2f6f      	cmp	r7, #111	@ 0x6f
 800fd22:	4853      	ldr	r0, [pc, #332]	@ (800fe70 <_printf_i+0x238>)
 800fd24:	6033      	str	r3, [r6, #0]
 800fd26:	bf14      	ite	ne
 800fd28:	230a      	movne	r3, #10
 800fd2a:	2308      	moveq	r3, #8
 800fd2c:	2100      	movs	r1, #0
 800fd2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fd32:	6866      	ldr	r6, [r4, #4]
 800fd34:	60a6      	str	r6, [r4, #8]
 800fd36:	2e00      	cmp	r6, #0
 800fd38:	bfa2      	ittt	ge
 800fd3a:	6821      	ldrge	r1, [r4, #0]
 800fd3c:	f021 0104 	bicge.w	r1, r1, #4
 800fd40:	6021      	strge	r1, [r4, #0]
 800fd42:	b90d      	cbnz	r5, 800fd48 <_printf_i+0x110>
 800fd44:	2e00      	cmp	r6, #0
 800fd46:	d04b      	beq.n	800fde0 <_printf_i+0x1a8>
 800fd48:	4616      	mov	r6, r2
 800fd4a:	fbb5 f1f3 	udiv	r1, r5, r3
 800fd4e:	fb03 5711 	mls	r7, r3, r1, r5
 800fd52:	5dc7      	ldrb	r7, [r0, r7]
 800fd54:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800fd58:	462f      	mov	r7, r5
 800fd5a:	42bb      	cmp	r3, r7
 800fd5c:	460d      	mov	r5, r1
 800fd5e:	d9f4      	bls.n	800fd4a <_printf_i+0x112>
 800fd60:	2b08      	cmp	r3, #8
 800fd62:	d10b      	bne.n	800fd7c <_printf_i+0x144>
 800fd64:	6823      	ldr	r3, [r4, #0]
 800fd66:	07df      	lsls	r7, r3, #31
 800fd68:	d508      	bpl.n	800fd7c <_printf_i+0x144>
 800fd6a:	6923      	ldr	r3, [r4, #16]
 800fd6c:	6861      	ldr	r1, [r4, #4]
 800fd6e:	4299      	cmp	r1, r3
 800fd70:	bfde      	ittt	le
 800fd72:	2330      	movle	r3, #48	@ 0x30
 800fd74:	f806 3c01 	strble.w	r3, [r6, #-1]
 800fd78:	f106 36ff 	addle.w	r6, r6, #4294967295
 800fd7c:	1b92      	subs	r2, r2, r6
 800fd7e:	6122      	str	r2, [r4, #16]
 800fd80:	f8cd a000 	str.w	sl, [sp]
 800fd84:	464b      	mov	r3, r9
 800fd86:	aa03      	add	r2, sp, #12
 800fd88:	4621      	mov	r1, r4
 800fd8a:	4640      	mov	r0, r8
 800fd8c:	f7ff fee6 	bl	800fb5c <_printf_common>
 800fd90:	3001      	adds	r0, #1
 800fd92:	d14a      	bne.n	800fe2a <_printf_i+0x1f2>
 800fd94:	f04f 30ff 	mov.w	r0, #4294967295
 800fd98:	b004      	add	sp, #16
 800fd9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd9e:	6823      	ldr	r3, [r4, #0]
 800fda0:	f043 0320 	orr.w	r3, r3, #32
 800fda4:	6023      	str	r3, [r4, #0]
 800fda6:	4833      	ldr	r0, [pc, #204]	@ (800fe74 <_printf_i+0x23c>)
 800fda8:	2778      	movs	r7, #120	@ 0x78
 800fdaa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800fdae:	6823      	ldr	r3, [r4, #0]
 800fdb0:	6831      	ldr	r1, [r6, #0]
 800fdb2:	061f      	lsls	r7, r3, #24
 800fdb4:	f851 5b04 	ldr.w	r5, [r1], #4
 800fdb8:	d402      	bmi.n	800fdc0 <_printf_i+0x188>
 800fdba:	065f      	lsls	r7, r3, #25
 800fdbc:	bf48      	it	mi
 800fdbe:	b2ad      	uxthmi	r5, r5
 800fdc0:	6031      	str	r1, [r6, #0]
 800fdc2:	07d9      	lsls	r1, r3, #31
 800fdc4:	bf44      	itt	mi
 800fdc6:	f043 0320 	orrmi.w	r3, r3, #32
 800fdca:	6023      	strmi	r3, [r4, #0]
 800fdcc:	b11d      	cbz	r5, 800fdd6 <_printf_i+0x19e>
 800fdce:	2310      	movs	r3, #16
 800fdd0:	e7ac      	b.n	800fd2c <_printf_i+0xf4>
 800fdd2:	4827      	ldr	r0, [pc, #156]	@ (800fe70 <_printf_i+0x238>)
 800fdd4:	e7e9      	b.n	800fdaa <_printf_i+0x172>
 800fdd6:	6823      	ldr	r3, [r4, #0]
 800fdd8:	f023 0320 	bic.w	r3, r3, #32
 800fddc:	6023      	str	r3, [r4, #0]
 800fdde:	e7f6      	b.n	800fdce <_printf_i+0x196>
 800fde0:	4616      	mov	r6, r2
 800fde2:	e7bd      	b.n	800fd60 <_printf_i+0x128>
 800fde4:	6833      	ldr	r3, [r6, #0]
 800fde6:	6825      	ldr	r5, [r4, #0]
 800fde8:	6961      	ldr	r1, [r4, #20]
 800fdea:	1d18      	adds	r0, r3, #4
 800fdec:	6030      	str	r0, [r6, #0]
 800fdee:	062e      	lsls	r6, r5, #24
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	d501      	bpl.n	800fdf8 <_printf_i+0x1c0>
 800fdf4:	6019      	str	r1, [r3, #0]
 800fdf6:	e002      	b.n	800fdfe <_printf_i+0x1c6>
 800fdf8:	0668      	lsls	r0, r5, #25
 800fdfa:	d5fb      	bpl.n	800fdf4 <_printf_i+0x1bc>
 800fdfc:	8019      	strh	r1, [r3, #0]
 800fdfe:	2300      	movs	r3, #0
 800fe00:	6123      	str	r3, [r4, #16]
 800fe02:	4616      	mov	r6, r2
 800fe04:	e7bc      	b.n	800fd80 <_printf_i+0x148>
 800fe06:	6833      	ldr	r3, [r6, #0]
 800fe08:	1d1a      	adds	r2, r3, #4
 800fe0a:	6032      	str	r2, [r6, #0]
 800fe0c:	681e      	ldr	r6, [r3, #0]
 800fe0e:	6862      	ldr	r2, [r4, #4]
 800fe10:	2100      	movs	r1, #0
 800fe12:	4630      	mov	r0, r6
 800fe14:	f7f0 f9fc 	bl	8000210 <memchr>
 800fe18:	b108      	cbz	r0, 800fe1e <_printf_i+0x1e6>
 800fe1a:	1b80      	subs	r0, r0, r6
 800fe1c:	6060      	str	r0, [r4, #4]
 800fe1e:	6863      	ldr	r3, [r4, #4]
 800fe20:	6123      	str	r3, [r4, #16]
 800fe22:	2300      	movs	r3, #0
 800fe24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fe28:	e7aa      	b.n	800fd80 <_printf_i+0x148>
 800fe2a:	6923      	ldr	r3, [r4, #16]
 800fe2c:	4632      	mov	r2, r6
 800fe2e:	4649      	mov	r1, r9
 800fe30:	4640      	mov	r0, r8
 800fe32:	47d0      	blx	sl
 800fe34:	3001      	adds	r0, #1
 800fe36:	d0ad      	beq.n	800fd94 <_printf_i+0x15c>
 800fe38:	6823      	ldr	r3, [r4, #0]
 800fe3a:	079b      	lsls	r3, r3, #30
 800fe3c:	d413      	bmi.n	800fe66 <_printf_i+0x22e>
 800fe3e:	68e0      	ldr	r0, [r4, #12]
 800fe40:	9b03      	ldr	r3, [sp, #12]
 800fe42:	4298      	cmp	r0, r3
 800fe44:	bfb8      	it	lt
 800fe46:	4618      	movlt	r0, r3
 800fe48:	e7a6      	b.n	800fd98 <_printf_i+0x160>
 800fe4a:	2301      	movs	r3, #1
 800fe4c:	4632      	mov	r2, r6
 800fe4e:	4649      	mov	r1, r9
 800fe50:	4640      	mov	r0, r8
 800fe52:	47d0      	blx	sl
 800fe54:	3001      	adds	r0, #1
 800fe56:	d09d      	beq.n	800fd94 <_printf_i+0x15c>
 800fe58:	3501      	adds	r5, #1
 800fe5a:	68e3      	ldr	r3, [r4, #12]
 800fe5c:	9903      	ldr	r1, [sp, #12]
 800fe5e:	1a5b      	subs	r3, r3, r1
 800fe60:	42ab      	cmp	r3, r5
 800fe62:	dcf2      	bgt.n	800fe4a <_printf_i+0x212>
 800fe64:	e7eb      	b.n	800fe3e <_printf_i+0x206>
 800fe66:	2500      	movs	r5, #0
 800fe68:	f104 0619 	add.w	r6, r4, #25
 800fe6c:	e7f5      	b.n	800fe5a <_printf_i+0x222>
 800fe6e:	bf00      	nop
 800fe70:	08011b5d 	.word	0x08011b5d
 800fe74:	08011b6e 	.word	0x08011b6e

0800fe78 <memmove>:
 800fe78:	4288      	cmp	r0, r1
 800fe7a:	b510      	push	{r4, lr}
 800fe7c:	eb01 0402 	add.w	r4, r1, r2
 800fe80:	d902      	bls.n	800fe88 <memmove+0x10>
 800fe82:	4284      	cmp	r4, r0
 800fe84:	4623      	mov	r3, r4
 800fe86:	d807      	bhi.n	800fe98 <memmove+0x20>
 800fe88:	1e43      	subs	r3, r0, #1
 800fe8a:	42a1      	cmp	r1, r4
 800fe8c:	d008      	beq.n	800fea0 <memmove+0x28>
 800fe8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fe92:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fe96:	e7f8      	b.n	800fe8a <memmove+0x12>
 800fe98:	4402      	add	r2, r0
 800fe9a:	4601      	mov	r1, r0
 800fe9c:	428a      	cmp	r2, r1
 800fe9e:	d100      	bne.n	800fea2 <memmove+0x2a>
 800fea0:	bd10      	pop	{r4, pc}
 800fea2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fea6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800feaa:	e7f7      	b.n	800fe9c <memmove+0x24>

0800feac <_sbrk_r>:
 800feac:	b538      	push	{r3, r4, r5, lr}
 800feae:	4d06      	ldr	r5, [pc, #24]	@ (800fec8 <_sbrk_r+0x1c>)
 800feb0:	2300      	movs	r3, #0
 800feb2:	4604      	mov	r4, r0
 800feb4:	4608      	mov	r0, r1
 800feb6:	602b      	str	r3, [r5, #0]
 800feb8:	f7f3 fe9a 	bl	8003bf0 <_sbrk>
 800febc:	1c43      	adds	r3, r0, #1
 800febe:	d102      	bne.n	800fec6 <_sbrk_r+0x1a>
 800fec0:	682b      	ldr	r3, [r5, #0]
 800fec2:	b103      	cbz	r3, 800fec6 <_sbrk_r+0x1a>
 800fec4:	6023      	str	r3, [r4, #0]
 800fec6:	bd38      	pop	{r3, r4, r5, pc}
 800fec8:	20004bc4 	.word	0x20004bc4

0800fecc <_realloc_r>:
 800fecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fed0:	4680      	mov	r8, r0
 800fed2:	4615      	mov	r5, r2
 800fed4:	460c      	mov	r4, r1
 800fed6:	b921      	cbnz	r1, 800fee2 <_realloc_r+0x16>
 800fed8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fedc:	4611      	mov	r1, r2
 800fede:	f7ff bc59 	b.w	800f794 <_malloc_r>
 800fee2:	b92a      	cbnz	r2, 800fef0 <_realloc_r+0x24>
 800fee4:	f7ff fbea 	bl	800f6bc <_free_r>
 800fee8:	2400      	movs	r4, #0
 800feea:	4620      	mov	r0, r4
 800feec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fef0:	f000 f81a 	bl	800ff28 <_malloc_usable_size_r>
 800fef4:	4285      	cmp	r5, r0
 800fef6:	4606      	mov	r6, r0
 800fef8:	d802      	bhi.n	800ff00 <_realloc_r+0x34>
 800fefa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800fefe:	d8f4      	bhi.n	800feea <_realloc_r+0x1e>
 800ff00:	4629      	mov	r1, r5
 800ff02:	4640      	mov	r0, r8
 800ff04:	f7ff fc46 	bl	800f794 <_malloc_r>
 800ff08:	4607      	mov	r7, r0
 800ff0a:	2800      	cmp	r0, #0
 800ff0c:	d0ec      	beq.n	800fee8 <_realloc_r+0x1c>
 800ff0e:	42b5      	cmp	r5, r6
 800ff10:	462a      	mov	r2, r5
 800ff12:	4621      	mov	r1, r4
 800ff14:	bf28      	it	cs
 800ff16:	4632      	movcs	r2, r6
 800ff18:	f7ff fbc2 	bl	800f6a0 <memcpy>
 800ff1c:	4621      	mov	r1, r4
 800ff1e:	4640      	mov	r0, r8
 800ff20:	f7ff fbcc 	bl	800f6bc <_free_r>
 800ff24:	463c      	mov	r4, r7
 800ff26:	e7e0      	b.n	800feea <_realloc_r+0x1e>

0800ff28 <_malloc_usable_size_r>:
 800ff28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ff2c:	1f18      	subs	r0, r3, #4
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	bfbc      	itt	lt
 800ff32:	580b      	ldrlt	r3, [r1, r0]
 800ff34:	18c0      	addlt	r0, r0, r3
 800ff36:	4770      	bx	lr

0800ff38 <_init>:
 800ff38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff3a:	bf00      	nop
 800ff3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ff3e:	bc08      	pop	{r3}
 800ff40:	469e      	mov	lr, r3
 800ff42:	4770      	bx	lr

0800ff44 <_fini>:
 800ff44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff46:	bf00      	nop
 800ff48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ff4a:	bc08      	pop	{r3}
 800ff4c:	469e      	mov	lr, r3
 800ff4e:	4770      	bx	lr
