# Riscv-single-cycle
ðŸ§  A simple and educational Single-Cycle RISC-V Processor implemented in Verilog. Simulated using Icarus Verilog and GTKWave, with support for R-type, I-type, and J-type instructions.
