<div align="center">

# ğŸ§ª UVM-SV Cookbook

[![UVM Version](https://img.shields.io/badge/UVM-1.2-yellow)](https://www.accellera.org/)
[![SystemVerilog](https://img.shields.io/badge/SystemVerilog-2017-blue)](https://ieeexplore.ieee.org/document/1800799)
[![License](https://img.shields.io/badge/License-MIT-green)](LICENSE)
[![Stars](https://img.shields.io/github/stars/jingzhoushii/uvm-sv-cookbook)]()

**SystemVerilog/UVM éªŒè¯æ•™ç¨‹ - é€šè¿‡å¯è¿è¡Œçš„ä»£ç ç‰‡æ®µå­¦ä¹ **

[English](README.md) | [ä¸­æ–‡](README_CN.md)

---

## ğŸ“š é¡¹ç›®æ¦‚è¿°

UVM-SV Cookbook æ˜¯ä¸€ä¸ªç³»ç»ŸåŒ–çš„ SystemVerilog/UVM å­¦ä¹ ä»“åº“ï¼ŒåŒ…å« **17 ä¸ªä¸»ç« èŠ‚ã€60+ ä¸ªå­ç« èŠ‚**ï¼Œè¦†ç›–ä»åŸºç¡€åˆ°é«˜çº§çš„éªŒè¯çŸ¥è¯†ã€‚

### ç‰¹ç‚¹

- âœ… æ¯ä¸ªç« èŠ‚éƒ½æœ‰**å¯è¿è¡Œçš„ç¤ºä¾‹ä»£ç **
- âœ… è¯¦ç»†çš„**ä¸­æ–‡æ–‡æ¡£**ï¼ˆçŸ¥è¯†ç‚¹ã€èƒŒæ™¯çŸ¥è¯†ã€ä»£ç å¯¼è¯»ï¼‰
- âœ… æ”¯æŒå¤šç§ä»¿çœŸå™¨ï¼ˆVCS / Xcelium / Questaï¼‰
- âœ… å®Œæ•´çš„ Makefile ç¼–è¯‘è„šæœ¬
- âœ… éµå¾ª GitHub æœ€ä½³å®è·µ
- âœ… éš¾åº¦åˆ†çº§æ ‡è®°ï¼ˆğŸŸ¢åŸºç¡€ / ğŸŸ¡è¿›é˜¶ / ğŸ”´é«˜çº§ï¼‰

---

## ğŸ“š å­¦ä¹ è·¯çº¿å›¾

### 30 å¤©å­¦ä¹ è®¡åˆ’

| å‘¨ | å†…å®¹ | ç« èŠ‚ |
|----|------|------|
| **ç¬¬1å‘¨** | SystemVerilog åŸºç¡€ | `01-sv-fundamentals/` |
| **ç¬¬2å‘¨** | UVM æ ¸å¿ƒæœºåˆ¶ | `02-uvm-phases/` - `06-configuration/` |
| **ç¬¬3å‘¨** | UVM é«˜çº§ç‰¹æ€§ | `07-sequences-advanced/` - `08-reporting-messaging/` |
| **ç¬¬4å‘¨** | å‚ç›´é¢†åŸŸ | `09-register-model-ral/` - `16-uvm-1800-2/` |

---

## ğŸ“ ç›®å½•ç»“æ„

```
uvm-sv-cookbook/
â”œâ”€â”€ README.md                    # æœ¬æ–‡æ¡£
â”œâ”€â”€ README_CN.md                # ä¸­æ–‡ä»‹ç»
â”œâ”€â”€ LICENSE                     # MIT License
â”œâ”€â”€ PLAN.md                     # é¡¹ç›®è®¡åˆ’
â”œâ”€â”€ .templates/                 # æ¨¡æ¿æ–‡ä»¶
â”‚   â”œâ”€â”€ README_TEMPLATE.md
â”‚   â”œâ”€â”€ Makefile_TEMPLATE
â”‚   â”œâ”€â”€ SV_HEADER.txt
â”‚   â”œâ”€â”€ SV_LINT_RULES.md       # ç¼–ç è§„èŒƒ
â”‚   â”œâ”€â”€ UVM_VERBOSITY.md       # verbosity çº§åˆ«
â”‚   â””â”€â”€ SIMULATOR_VERSIONS.md # ä»¿çœŸå™¨ç‰ˆæœ¬
â”‚
â”œâ”€â”€ 01-sv-fundamentals/         # ğŸŸ¢ SystemVerilog åŸºç¡€
â”‚   â”œâ”€â”€ 01-data-types/         âœ… æ•°æ®ç±»å‹
â”‚   â”œâ”€â”€ 02-procedural-blocks/  âœ… è¿‡ç¨‹å—
â”‚   â”œâ”€â”€ 03-interfaces/         âœ… æ¥å£
â”‚   â”œâ”€â”€ 04-classes-oop/        âœ… é¢å‘å¯¹è±¡ [æ–°å¢ static vs instance]
â”‚   â”œâ”€â”€ 05-randomization/      âœ… éšæœºåŒ–
â”‚   â””â”€â”€ 06-threads-communication/ âœ… çº¿ç¨‹é€šä¿¡
â”‚
â”œâ”€â”€ 02-uvm-phases/              # ğŸŸ¢ UVM é˜¶æ®µæœºåˆ¶
â”‚   â”œâ”€â”€ 01-build-phase/        âœ… æ„å»ºé˜¶æ®µ
â”‚   â”œâ”€â”€ 02-connect-phase/     âœ… è¿æ¥é˜¶æ®µ
â”‚   â”œâ”€â”€ 03-end_of_elaboration/  âœ… elaboration
â”‚   â”œâ”€â”€ 04-run-phase/         âœ… è¿è¡Œé˜¶æ®µ
â”‚   â”œâ”€â”€ 05-report-phase/       âœ… æŠ¥å‘Šé˜¶æ®µ
â”‚   â””â”€â”€ 06-final-phase/        âœ… ç»“æŸé˜¶æ®µ
â”‚
â”œâ”€â”€ 03-uvm-components/         # ğŸŸ¢ UVM ç»„ä»¶ä½“ç³»
â”‚   â”œâ”€â”€ 01-uvm_component/     âœ… ç»„ä»¶åŸºç±»
â”‚   â”œâ”€â”€ 02-uvm_env/           âœ… ç¯å¢ƒå®¹å™¨
â”‚   â”œâ”€â”€ 03-uvm_agent/         âœ… ä»£ç†
â”‚   â”œâ”€â”€ 04-uvm_driver/        âœ… é©±åŠ¨
â”‚   â”œâ”€â”€ 05-uvm_monitor/        âœ… ç›‘æ§
â”‚   â”œâ”€â”€ 06-uvm_sequencer/     âœ… ä»²è£å™¨
â”‚   â””â”€â”€ 07-uvm_scoreboard/     âœ… è®¡åˆ†æ¿
â”‚
â”œâ”€â”€ 04-uvm-transactions/        # ğŸŸ¡ äº‹åŠ¡å¤„ç†
â”‚   â”œâ”€â”€ 01-uvm_sequence_item/ âœ… äº‹åŠ¡é¡¹
â”‚   â”œâ”€â”€ 02-uvm_sequence/      âœ… åºåˆ— [æ–°å¢ uvm_do vs start_item]
â”‚   â”œâ”€â”€ 03-sequence-lib/       âœ… åºåˆ—åº“
â”‚   â”œâ”€â”€ 04-virtual-sequences/  âœ… è™šæ‹Ÿåºåˆ—
â”‚   â””â”€â”€ 05-sequence-arbitration/ âœ… ä»²è£
â”‚
â”œâ”€â”€ 05-tlm-communication/       # ğŸŸ¡ TLM é€šä¿¡
â”‚   â”œâ”€â”€ 01-put-get-ports/     âœ… é˜»å¡ä¼ è¾“
â”‚   â”œâ”€â”€ 02-analysis-ports/     âœ… å¹¿æ’­ [æ–°å¢ copy è­¦å‘Š]
â”‚   â”œâ”€â”€ 03-exports-imp/        âœ… ç«¯å£å®ç°
â”‚   â””â”€â”€ 04-sockets/            âœ… åŒå‘é€šä¿¡
â”‚
â”œâ”€â”€ 06-configuration/           # ğŸŸ¢ é…ç½®æœºåˆ¶
â”‚   â”œâ”€â”€ 01-uvm_config_db/     âœ… é…ç½®æ•°æ®åº“
â”‚   â”œâ”€â”€ 02-uvm_resource_db/  âœ… èµ„æºæ•°æ®åº“
â”‚   â”œâ”€â”€ 03-factory-override/   âœ… å·¥å‚æœºåˆ¶
â”‚   â””â”€â”€ 04-config-object/      âœ… é…ç½®å¯¹è±¡
â”‚
â”œâ”€â”€ 07-sequences-advanced/     # ğŸ”´ åºåˆ—é«˜çº§ç‰¹æ€§
â”‚   â”œâ”€â”€ 01-sequence-hooks/     âœ… é’©å­å‡½æ•°
â”‚   â”œâ”€â”€ 02-response-handling/  âœ… å“åº”å¤„ç†
â”‚   â”œâ”€â”€ 03-pipelined-sequences/ âœ… æµæ°´åŒ–
â”‚   â””â”€â”€ 04-error-injection/    âœ… é”™è¯¯æ³¨å…¥
â”‚
â”œâ”€â”€ 08-reporting-messaging/     # ğŸŸ¡ æŠ¥å‘Šä¸è°ƒè¯•
â”‚   â”œâ”€â”€ 01-uvm_report_handler/ âœ… æ¶ˆæ¯å®
â”‚   â”œâ”€â”€ 02-log-files/          âœ… æ—¥å¿—ç®¡ç†
â”‚   â””â”€â”€ 03-coverage-collection/ âœ… è¦†ç›–ç‡
â”‚
â”œâ”€â”€ 09-register-model-ral/     # ğŸ”´ å¯„å­˜å™¨æ¨¡å‹
â”‚   â”œâ”€â”€ 01-reg-block-basic/    âœ… RAL åŸºç¡€
â”‚   â”œâ”€â”€ 02-reg-access-methods/  âœ… è®¿é—®æ–¹æ³•
â”‚   â”œâ”€â”€ 03-reg-sequences/      âœ… å¯„å­˜å™¨åºåˆ—
â”‚   â”œâ”€â”€ 04-reg-coverage/       âœ… è¦†ç›–ç‡
â”‚   â”œâ”€â”€ 05-reg-irq-integration/ âœ… ä¸­æ–­é›†æˆ
â”‚   â”œâ”€â”€ 06-reg-reset/          âœ… å¤ä½å¤„ç†
â”‚   â”œâ”€â”€ 07-reg-backdoor-access/ âœ… åé—¨è®¿é—®
â”‚   â””â”€â”€ 08-reg-adapter-advanced/ âœ… é€‚é…å™¨
â”‚
â”œâ”€â”€ 10-interrupt-verification/  # ğŸ”´ ä¸­æ–­éªŒè¯
â”‚   â”œâ”€â”€ 01-interrupt-basics/   âœ… ä¸­æ–­åŸºç¡€
â”‚   â”œâ”€â”€ 02-interrupt-agent/    âœ… ä¸­æ–­ä»£ç†
â”‚   â”œâ”€â”€ 03-interrupt-sequences/ âœ… ä¸­æ–­åºåˆ—
â”‚   â”œâ”€â”€ 04-interrupt-scoreboard/ âœ… è®¡åˆ†æ¿
â”‚   â”œâ”€â”€ 05-interrupt-priority/  âœ… ä¼˜å…ˆçº§
â”‚   â”œâ”€â”€ 06-interrupt-regression/ âœ… å›å½’æµ‹è¯•
â”‚   â””â”€â”€ 07-interrupt-to-ral/    âœ… RAL é›†æˆ
â”‚
â”œâ”€â”€ 11-low-power-verification/  # ğŸ”´ ä½åŠŸè€—éªŒè¯
â”‚   â”œâ”€â”€ 01-power-domains-basics/ âœ… ç”µæºåŸŸ
â”‚   â”œâ”€â”€ 02-upf-simulation/      âœ… UPF ä»¿çœŸ
â”‚   â”œâ”€â”€ 03-power-controller-vip/ âœ… ç”µæºæ§åˆ¶
â”‚   â”œâ”€â”€ 04-power-state-transitions/ âœ… çŠ¶æ€è½¬æ¢
â”‚   â”œâ”€â”€ 05-isolation-check/     âœ… éš”ç¦»æ£€æŸ¥
â”‚   â”œâ”€â”€ 06-retention-registers/ âœ… ä¿æŒå¯„å­˜å™¨
â”‚   â””â”€â”€ 07-power-aware-sequences/ âœ… åŠŸè€—åºåˆ—
â”‚
â”œâ”€â”€ 12-uvm-factory-debug/        # ğŸ”´ [æ–°å¢] å·¥å‚è°ƒè¯•
â”‚   â”œâ”€â”€ 01-factory-basics/     âœ… create vs new
â”‚   â”œâ”€â”€ 02-type-override/      âœ… set_type_override
â”‚   â”œâ”€â”€ 03-factory-override/   âœ… $cast éªŒè¯
â”‚   â””â”€â”€ 04-debug-techniques/  âœ… print_override_info
â”‚
â”œâ”€â”€ 13-performance-optimization/ # ğŸ”´ [æ–°å¢] æ€§èƒ½ä¼˜åŒ–
â”‚   â”œâ”€â”€ 01-zero-copy/          âš ï¸ æ•°æ®ç«äº‰è­¦å‘Š
â”‚   â”œâ”€â”€ 02-transaction-pooling/ âœ… å¯¹è±¡æ± 
â”‚   â”œâ”€â”€ 03-object-reuse/       âœ… å¯¹è±¡å¤ç”¨
â”‚   â””â”€â”€ 04-benchmark/           âœ… æ€§èƒ½æµ‹è¯•
â”‚
â”œâ”€â”€ 14-formal-verification/     # ğŸŸ¡ [æ–°å¢] å½¢å¼éªŒè¯
â”‚   â”œâ”€â”€ 01-sva-basics/          âœ… æ–­è¨€åŸºç¡€
â”‚   â””â”€â”€ 02-assertion-examples/  âœ… æ¡æ‰‹åè®®
â”‚
â”œâ”€â”€ 15-real-chip-examples/      # ğŸ”´ [æ–°å¢] çœŸå®æ¡ˆä¾‹
â”‚   â””â”€â”€ 01-axi-interconnect/   âœ… AXI éªŒè¯æ¡†æ¶
â”‚
â”œâ”€â”€ 16-uvm-1800-2-changes/      # ğŸŸ¡ [æ–°å¢] UVM 1.2
â”‚   â”œâ”€â”€ 01-virtual-class/      âœ… è™šç±»åº”ç”¨
â”‚   â””â”€â”€ 02-new-features/        âœ… æ–°ç‰¹æ€§
â”‚
â”œâ”€â”€ appendix/                    # ğŸ“ [æ–°å¢] é™„å½•
â”‚   â”œâ”€â”€ common-errors.md        # å¸¸è§é”™è¯¯é€ŸæŸ¥
â”‚   â”œâ”€â”€ QUICKREF_ERRORS.md      # é”™è¯¯è¯Šæ–­
â”‚   â”œâ”€â”€ LEARNING_FEEDBACK.md    # å­¦ä¹ åé¦ˆ
â”‚   â””â”€â”€ MERMAID_CHARTS.md       # UVM å›¾è¡¨
â”‚
â”œâ”€â”€ common/                       # å…±äº«èµ„æº
â”‚   â”œâ”€â”€ dut/                    # é€šç”¨ DUT
â”‚   â”œâ”€â”€ utils/                  # å®å’ŒåŒ…
â”‚   â”œâ”€â”€ scripts/                 # è¿è¡Œè„šæœ¬
â”‚   â””â”€â”€ docs/                   # æ–‡æ¡£
â”‚
â””â”€â”€ .scripts/                    # ç”Ÿæˆè„šæœ¬

Legend: âœ… å·²å®Œæˆ | âš ï¸ éœ€æ³¨æ„ | ğŸ”´ é«˜çº§ | ğŸŸ¡ è¿›é˜¶ | ğŸŸ¢ åŸºç¡€
```

---

## ğŸš€ å¿«é€Ÿå¼€å§‹

### ç¯å¢ƒè¦æ±‚

```bash
# è‡³å°‘å®‰è£…ä¸€ä¸ªä»¿çœŸå™¨
- Synopsys VCS 2023.06-SP2+ âœ… å·²æµ‹è¯•
- Cadence Xcelium 23.09+ âœ… å·²æµ‹è¯•
- Siemens Questa 2023.4+ âœ… å·²æµ‹è¯•
```

### å…‹éš†ä»“åº“

```bash
git clone https://github.com/jingzhoushii/uvm-sv-cookbook.git
cd uvm-sv-cookbook
```

### è¿è¡Œç¤ºä¾‹

```bash
cd 01-sv-fundamentals/01-data-types

# VCS (é»˜è®¤)
make

# æ¸…ç†
make clean
```

---

## ğŸ“– æ¯ä¸ªç« èŠ‚çš„ç»“æ„

```
chapter/
â”œâ”€â”€ README.md              # çŸ¥è¯†ç‚¹è®²è§£ + ä»£ç å¯¼è¯»
â”œâ”€â”€ Makefile              # ç¼–è¯‘è¿è¡Œè„šæœ¬
â”œâ”€â”€ examples/            # ä»£ç ç‰‡æ®µç¤ºä¾‹
â”‚   â””â”€â”€ *.sv
â””â”€â”€ tb/                  # æµ‹è¯•å¹³å°
    â””â”€â”€ *.sv
```

---

## ğŸ¯ æŸ¥æ‰¾è¡¨

| é—®é¢˜ | è§£å†³æ–¹æ¡ˆ |
|------|----------|
| å¦‚ä½•å®šä¹‰äº‹åŠ¡? | `04-uvm-transactions/01-uvm_sequence_item/` |
| å¦‚ä½•è°ƒè¯• factory? | `12-uvm-factory-debug/03-factory-override/` |
| å¦‚ä½•ä¼˜åŒ–æ€§èƒ½? | `13-performance-optimization/01-zero-copy/` |
| å¦‚ä½•éªŒè¯æ–­è¨€? | `14-formal-verification/01-sva-basics/` |
| å¸¸è§ç¼–è¯‘é”™è¯¯? | `appendix/QUICKREF_ERRORS.md` |
| å¦‚ä½•å¤„ç†ä¸­æ–­? | `10-interrupt-verification/01-interrupt-basics/` |
| å¦‚ä½•åšä½åŠŸè€—éªŒè¯? | `11-low-power-verification/01-power-domains-basics/` |

---

## ğŸ“Š é¡¹ç›®ç»Ÿè®¡

| æŒ‡æ ‡ | æ•°å€¼ |
|------|------|
| ä¸»ç« èŠ‚ | **17** ä¸ª (+6) |
| å­ç« èŠ‚ | **60+** ä¸ª (+12) |
| SV æ–‡ä»¶ | **176** ä¸ª |
| ä»£ç è¡Œæ•° | **9,724** è¡Œ |
| æ–‡æ¡£è¡Œæ•° | **5,000+** è¡Œ |

---

## ğŸ”§ Makefile ç›®æ ‡

```bash
make          # ç¼–è¯‘å¹¶è¿è¡Œ
make compile  # ä»…ç¼–è¯‘
make run      # ä»…è¿è¡Œ
make clean    # æ¸…ç†

# æ–°å¢ç›®æ ‡
make lint     # é™æ€æ£€æŸ¥ (verilator)
make coverage # ç”Ÿæˆè¦†ç›–ç‡æŠ¥å‘Š
make regression  # å›å½’æµ‹è¯•
make clean_all  # æ¸…ç†æ‰€æœ‰ç”Ÿæˆæ–‡ä»¶
```

---

## ğŸ¤ è´¡çŒ®

æ¬¢è¿è´¡çŒ®ä»£ç ï¼å‚è€ƒ [CONTRIBUTING.md](CONTRIBUTING.md)

### è´¡çŒ®æ­¥éª¤

1. Fork æœ¬ä»“åº“
2. åˆ›å»ºåˆ†æ”¯ `git checkout -b feature/xxx`
3. æ·»åŠ ä»£ç 
4. æäº¤ `git commit -m "feat: xxx"`
5. æ¨é€ `git push`
6. å‘èµ· Pull Request

### ä»£ç è§„èŒƒ

- ä½¿ç”¨ `.templates/SV_HEADER.txt` ä½œä¸ºæ–‡ä»¶å¤´
- ä½¿ç”¨ `.templates/SV_LINT_RULES.md` ä½œä¸ºç¼–ç è§„èŒƒ
- ç»Ÿä¸€ verbosity çº§åˆ«ï¼ˆUVM_LOW ç”¨äºæ•™å­¦ï¼‰
- æ·»åŠ è¯¦ç»†æ³¨é‡Šï¼ˆ30%+ å¯†åº¦ï¼‰

---

## ğŸ“š å‚è€ƒèµ„æº

### å®˜æ–¹æ–‡æ¡£

- [UVM User Guide 1.2](https://www.accellera.org/images/downloads/standards/uvm/uvm_user_guide_1.2.pdf)
- [IEEE 1800.2-2020](https://ieeexplore.ieee.org/document/1800799)

### åœ¨çº¿æ•™ç¨‹

- [ChipVerify UVM](https://www.chipverify.com/)
- [Verification Academy](https://verificationacademy.com/)

### å·¥å…·é“¾

- [VCS Documentation](https://www.synopsys.com/verification/simulation-verification.html)
- [Xcelium Documentation](https://www.cadence.com/en_US/DevTools/Incisive-Enterprise-Simulator.html)

---

## ğŸ“„ è®¸å¯è¯

MIT License - è¯¦è§ [LICENSE](LICENSE)

---

## ğŸ‘¤ ä½œè€…

**jingzhoushii** - jingzhoushii@gmail.com

---

## ğŸ™ è‡´è°¢

- æ„Ÿè°¢æ‰€æœ‰è´¡çŒ®è€…
- æ„Ÿè°¢ [Kimi AI](https://kimi.ai) æä¾›ä¼˜åŒ–å»ºè®®
- æ„Ÿè°¢ UVM ç¤¾åŒº
- æ„Ÿè°¢ ChipVerifyã€AMIQ ç­‰ä¼˜ç§€æ•™ç¨‹

---

**Happy Learning! ğŸ§ª**

*Inspired by Python Cookbook and UVM User Guide*

---

## ğŸ“‹ å…³é”®ä»£ç æ£€æŸ¥æ¸…å•

### âœ… Factory Override éªŒè¯
```systemverilog
// åœ¨ end_of_elaboration_phase ä¸­éªŒè¯
virtual function void end_of_elaboration_phase(uvm_phase phase);
    my_override_type casted_comp;
    if (!$cast(casted_comp, comp))
        `uvm_fatal("FCT_CHK", "Factory override failed!")
    else
        `uvm_info("FCT_OK", $sformatf("Override: %s", comp.get_type_name()), UVM_LOW)
endfunction
```

### âœ… Analysis Port å®‰å…¨
```systemverilog
class safe_subscriber extends uvm_subscriber #(trans);
    virtual function void write(trans t);
        trans local_t = trans::type_id::create("local_t");
        local_t.copy(t);  // Must copy before modify!
    endfunction
endclass
```

### âœ… Zero-Copy è­¦å‘Š
```systemverilog
// âš ï¸ WARNING: Zero-copy performance optimization
// Risk: Data race if sequence modifies transaction after get_next_item()
// Mitigation: Ensure blocking drive() or use copy()
```

