

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_371_1_VITIS_LOOP_225_1'
================================================================
* Date:           Fri Mar 10 17:22:19 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  8.892 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1032|     1032|  51.600 us|  51.600 us|  1032|  1032|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_371_1_VITIS_LOOP_225_1  |     1030|     1030|         8|          1|          1|  1024|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.93>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_11 = alloca i32 1"   --->   Operation 12 'alloca' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten41 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.32ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten41"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 15 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %i_11"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 16 [1/1] (1.32ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i291"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten41_load = load i11 %indvar_flatten41" [dilithium2/polyvec.c:371]   --->   Operation 18 'load' 'indvar_flatten41_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.52ns)   --->   "%icmp_ln371 = icmp_eq  i11 %indvar_flatten41_load, i11 1024" [dilithium2/polyvec.c:371]   --->   Operation 20 'icmp' 'icmp_ln371' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "%add_ln371_1 = add i11 %indvar_flatten41_load, i11 1" [dilithium2/polyvec.c:371]   --->   Operation 21 'add' 'add_ln371_1' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln371 = br i1 %icmp_ln371, void %pqcrystals_dilithium2_ref_poly_decompose.exit.i, void %for.inc.i.i307.preheader.exitStub" [dilithium2/polyvec.c:371]   --->   Operation 22 'br' 'br_ln371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [dilithium2/poly.c:225]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_11_load = load i3 %i_11" [dilithium2/polyvec.c:371]   --->   Operation 24 'load' 'i_11_load' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.34ns)   --->   "%add_ln371 = add i3 %i_11_load, i3 1" [dilithium2/polyvec.c:371]   --->   Operation 25 'add' 'add_ln371' <Predicate = (!icmp_ln371)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.34ns)   --->   "%icmp_ln225 = icmp_eq  i9 %i_load, i9 256" [dilithium2/poly.c:225]   --->   Operation 26 'icmp' 'icmp_ln225' <Predicate = (!icmp_ln371)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.07ns)   --->   "%select_ln371 = select i1 %icmp_ln225, i9 0, i9 %i_load" [dilithium2/polyvec.c:371]   --->   Operation 27 'select' 'select_ln371' <Predicate = (!icmp_ln371)> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%select_ln371_1 = select i1 %icmp_ln225, i3 %add_ln371, i3 %i_11_load" [dilithium2/polyvec.c:371]   --->   Operation 28 'select' 'select_ln371_1' <Predicate = (!icmp_ln371)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln226 = trunc i3 %select_ln371_1" [dilithium2/poly.c:226]   --->   Operation 29 'trunc' 'trunc_ln226' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln226, i8 0" [dilithium2/poly.c:226]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i9 %select_ln371" [dilithium2/poly.c:226]   --->   Operation 31 'zext' 'zext_ln226' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.74ns)   --->   "%add_ln226 = add i10 %tmp_s, i10 %zext_ln226" [dilithium2/poly.c:226]   --->   Operation 32 'add' 'add_ln226' <Predicate = (!icmp_ln371)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln226_1 = zext i10 %add_ln226" [dilithium2/poly.c:226]   --->   Operation 33 'zext' 'zext_ln226_1' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr = getelementptr i32 %w1_vec_coeffs, i64 0, i64 %zext_ln226_1" [dilithium2/poly.c:226]   --->   Operation 34 'getelementptr' 'w1_vec_coeffs_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i10 %w1_vec_coeffs_addr" [dilithium2/poly.c:226]   --->   Operation 35 'load' 'w1_vec_coeffs_load' <Predicate = (!icmp_ln371)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln225 = add i9 %select_ln371, i9 1" [dilithium2/poly.c:225]   --->   Operation 36 'add' 'add_ln225' <Predicate = (!icmp_ln371)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.32ns)   --->   "%store_ln225 = store i11 %add_ln371_1, i11 %indvar_flatten41" [dilithium2/poly.c:225]   --->   Operation 37 'store' 'store_ln225' <Predicate = (!icmp_ln371)> <Delay = 1.32>
ST_1 : Operation 38 [1/1] (1.32ns)   --->   "%store_ln225 = store i3 %select_ln371_1, i3 %i_11" [dilithium2/poly.c:225]   --->   Operation 38 'store' 'store_ln225' <Predicate = (!icmp_ln371)> <Delay = 1.32>
ST_1 : Operation 39 [1/1] (1.32ns)   --->   "%store_ln225 = store i9 %add_ln225, i9 %i" [dilithium2/poly.c:225]   --->   Operation 39 'store' 'store_ln225' <Predicate = (!icmp_ln371)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 6.33>
ST_2 : Operation 40 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i10 %w1_vec_coeffs_addr" [dilithium2/poly.c:226]   --->   Operation 40 'load' 'w1_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 41 [1/1] (2.18ns)   --->   "%add_ln42 = add i32 %w1_vec_coeffs_load, i32 127" [dilithium2/rounding.c:42]   --->   Operation 41 'add' 'add_ln42' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%a1 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %add_ln42, i32 7, i32 31" [dilithium2/rounding.c:42]   --->   Operation 42 'partselect' 'a1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i25 %a1" [dilithium2/rounding.c:42]   --->   Operation 43 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [3/3] (1.38ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i32 %sext_ln42, i32 11275" [dilithium2/rounding.c:47]   --->   Operation 44 'mul' 'mul_ln47' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.38>
ST_3 : Operation 45 [2/3] (1.38ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i32 %sext_ln42, i32 11275" [dilithium2/rounding.c:47]   --->   Operation 45 'mul' 'mul_ln47' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 46 [1/3] (0.00ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i32 %sext_ln42, i32 11275" [dilithium2/rounding.c:47]   --->   Operation 46 'mul' 'mul_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln47 = add i32 %mul_ln47, i32 8388608" [dilithium2/rounding.c:47]   --->   Operation 47 'add' 'add_ln47' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 48 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln47 = add i32 %mul_ln47, i32 8388608" [dilithium2/rounding.c:47]   --->   Operation 48 'add' 'add_ln47' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%a1_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln47, i32 24, i32 31" [dilithium2/rounding.c:47]   --->   Operation 49 'partselect' 'a1_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i8 %a1_1" [dilithium2/rounding.c:40]   --->   Operation 50 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.71ns)   --->   "%sub_ln48 = sub i9 43, i9 %sext_ln40" [dilithium2/rounding.c:48]   --->   Operation 51 'sub' 'sub_ln48' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node a1_2)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %sub_ln48, i32 8" [dilithium2/rounding.c:48]   --->   Operation 52 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node a1_2)   --->   "%xor_ln48 = xor i1 %tmp, i1 1" [dilithium2/rounding.c:48]   --->   Operation 53 'xor' 'xor_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node a1_2)   --->   "%select_ln48 = select i1 %xor_ln48, i8 255, i8 0" [dilithium2/rounding.c:48]   --->   Operation 54 'select' 'select_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.81ns) (out node of the LUT)   --->   "%a1_2 = and i8 %select_ln48, i8 %a1_1" [dilithium2/rounding.c:48]   --->   Operation 55 'and' 'a1_2' <Predicate = true> <Delay = 0.81> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i8 %a1_2" [dilithium2/rounding.c:40]   --->   Operation 56 'sext' 'sext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i8 %a1_2" [dilithium2/rounding.c:40]   --->   Operation 57 'sext' 'sext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [3/3] (1.38ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln51 = mul i27 %sext_ln40_2, i27 134027264" [dilithium2/rounding.c:51]   --->   Operation 58 'mul' 'mul_ln51' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 59 [1/1] (2.77ns)   --->   "%store_ln226 = store i32 %sext_ln40_1, i10 %w1_vec_coeffs_addr" [dilithium2/poly.c:226]   --->   Operation 59 'store' 'store_ln226' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 1.38>
ST_6 : Operation 60 [2/3] (1.38ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln51 = mul i27 %sext_ln40_2, i27 134027264" [dilithium2/rounding.c:51]   --->   Operation 60 'mul' 'mul_ln51' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 61 [1/3] (0.00ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln51 = mul i27 %sext_ln40_2, i27 134027264" [dilithium2/rounding.c:51]   --->   Operation 61 'mul' 'mul_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into DSP with root node add_ln51)   --->   "%sext_ln51 = sext i27 %mul_ln51" [dilithium2/rounding.c:51]   --->   Operation 62 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln51 = add i32 %w1_vec_coeffs_load, i32 %sext_ln51" [dilithium2/rounding.c:51]   --->   Operation 63 'add' 'add_ln51' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln371)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.89>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_371_1_VITIS_LOOP_225_1_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 66 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%w0_vec_coeffs_addr = getelementptr i32 %w0_vec_coeffs, i64 0, i64 %zext_ln226_1" [dilithium2/poly.c:226]   --->   Operation 67 'getelementptr' 'w0_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49" [dilithium2/poly.c:222]   --->   Operation 68 'specloopname' 'specloopname_ln222' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln51 = add i32 %w1_vec_coeffs_load, i32 %sext_ln51" [dilithium2/rounding.c:51]   --->   Operation 69 'add' 'add_ln51' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 70 [1/1] (2.18ns)   --->   "%sub_ln52 = sub i32 4190208, i32 %add_ln51" [dilithium2/rounding.c:52]   --->   Operation 70 'sub' 'sub_ln52' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln52_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln52, i32 31" [dilithium2/rounding.c:52]   --->   Operation 71 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sub_ln52_1)   --->   "%select_ln52 = select i1 %tmp_1, i32 8380417, i32 0" [dilithium2/rounding.c:52]   --->   Operation 72 'select' 'select_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (2.18ns) (out node of the LUT)   --->   "%sub_ln52_1 = sub i32 %add_ln51, i32 %select_ln52" [dilithium2/rounding.c:52]   --->   Operation 73 'sub' 'sub_ln52_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (2.77ns)   --->   "%store_ln52 = store i32 %sub_ln52_1, i10 %w0_vec_coeffs_addr" [dilithium2/rounding.c:52]   --->   Operation 74 'store' 'store_ln52' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln225 = br void %for.inc.i.i291" [dilithium2/poly.c:225]   --->   Operation 75 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 6.93ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i_load', dilithium2/poly.c:225) on local variable 'i' [17]  (0 ns)
	'icmp' operation ('icmp_ln225', dilithium2/poly.c:225) [22]  (1.34 ns)
	'select' operation ('select_ln371', dilithium2/polyvec.c:371) [23]  (1.07 ns)
	'add' operation ('add_ln226', dilithium2/poly.c:226) [29]  (1.75 ns)
	'getelementptr' operation ('w1_vec_coeffs_addr', dilithium2/poly.c:226) [31]  (0 ns)
	'load' operation ('a', dilithium2/poly.c:226) on array 'w1_vec_coeffs' [34]  (2.77 ns)

 <State 2>: 6.33ns
The critical path consists of the following:
	'load' operation ('a', dilithium2/poly.c:226) on array 'w1_vec_coeffs' [34]  (2.77 ns)
	'add' operation ('add_ln42', dilithium2/rounding.c:42) [35]  (2.18 ns)
	'mul' operation of DSP[39] ('mul_ln47', dilithium2/rounding.c:47) [38]  (1.38 ns)

 <State 3>: 1.38ns
The critical path consists of the following:
	'mul' operation of DSP[39] ('mul_ln47', dilithium2/rounding.c:47) [38]  (1.38 ns)

 <State 4>: 1.76ns
The critical path consists of the following:
	'mul' operation of DSP[39] ('mul_ln47', dilithium2/rounding.c:47) [38]  (0 ns)
	'add' operation of DSP[39] ('add_ln47', dilithium2/rounding.c:47) [39]  (1.76 ns)

 <State 5>: 7.06ns
The critical path consists of the following:
	'add' operation of DSP[39] ('add_ln47', dilithium2/rounding.c:47) [39]  (1.76 ns)
	'sub' operation ('sub_ln48', dilithium2/rounding.c:48) [42]  (1.72 ns)
	'xor' operation ('xor_ln48', dilithium2/rounding.c:48) [44]  (0 ns)
	'select' operation ('select_ln48', dilithium2/rounding.c:48) [45]  (0 ns)
	'and' operation ('a1', dilithium2/rounding.c:48) [46]  (0.813 ns)
	'store' operation ('store_ln226', dilithium2/poly.c:226) of variable 'sext_ln40_1', dilithium2/rounding.c:40 on array 'w1_vec_coeffs' [57]  (2.77 ns)

 <State 6>: 1.38ns
The critical path consists of the following:
	'mul' operation of DSP[51] ('mul_ln51', dilithium2/rounding.c:51) [49]  (1.38 ns)

 <State 7>: 1.76ns
The critical path consists of the following:
	'mul' operation of DSP[51] ('mul_ln51', dilithium2/rounding.c:51) [49]  (0 ns)
	'add' operation of DSP[51] ('add_ln51', dilithium2/rounding.c:51) [51]  (1.76 ns)

 <State 8>: 8.89ns
The critical path consists of the following:
	'add' operation of DSP[51] ('add_ln51', dilithium2/rounding.c:51) [51]  (1.76 ns)
	'sub' operation ('sub_ln52', dilithium2/rounding.c:52) [52]  (2.18 ns)
	'select' operation ('select_ln52', dilithium2/rounding.c:52) [54]  (0 ns)
	'sub' operation ('sub_ln52_1', dilithium2/rounding.c:52) [55]  (2.18 ns)
	'store' operation ('store_ln52', dilithium2/rounding.c:52) of variable 'sub_ln52_1', dilithium2/rounding.c:52 on array 'w0_vec_coeffs' [56]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
