##### START OF AREA REPORT #####[
Design view:work.FIR(verilog)
Selecting part EP4CE6E22A7

Total combinational functions 2272 of 6272 (36%)
Logic element usage by number of inputs
		  4 input functions 	 10
		  3 input functions 	 3
		  <=2 input functions 	 2259
Logic elements by mode
		  normal mode            958
		  arithmetic mode        1314
Total registers 246 of 6272 ( 3%)
I/O pins 325 of 180 (181%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP.Simple_Multipliers_18_bit: 15
DSP Blocks:     15  (30 nine-bit DSP elements).
DSP Utilization: 100.00% of available 15 blocks (30 nine-bit).
ShiftTap:       0  (0 registers)
Total ESB:      0 bits 

##### END OF AREA REPORT #####]

