<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_modular_adc_control.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/altera_modular_adc_control_avrg_fifo.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/altera_modular_adc_control_fsm.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/chsel_code_converter_sw_to_hw.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/fiftyfivenm_adcblock_top_wrapper.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="simulation/submodules/base_ADC_modular_adc_0.vhd"
   type="VHDL"
   library="modular_adc_0" />
 <file path="simulation/base_ADC.vhd" type="VHDL" />
 <topLevel name="base_ADC" />
 <deviceFamily name="max10" />
</simPackage>
