Classic Timing Analyzer report for GreenScreen
Wed Dec 09 15:11:42 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'vga_pll:u6|altpll:altpll_component|_clk0'
  7. Clock Setup: 'iCLK_50'
  8. Clock Setup: 'GPIO_CLKIN_N1'
  9. Clock Hold: 'vga_pll:u6|altpll:altpll_component|_clk0'
 10. Clock Hold: 'iCLK_50'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------+------------------------------------------+----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+
; Type                                                    ; Slack                                    ; Required Time                    ; Actual Time                                    ; From                                                                                                                                                       ; To                                                                                                                                 ; From Clock                               ; To Clock                                 ; Failed Paths ;
+---------------------------------------------------------+------------------------------------------+----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+
; Worst-case tsu                                          ; N/A                                      ; None                             ; 7.709 ns                                       ; iSW[0]                                                                                                                                                     ; I2C_CCD_Config:u10|senosr_exposure[4]                                                                                              ; --                                       ; iCLK_50                                  ; 0            ;
; Worst-case tco                                          ; N/A                                      ; None                             ; 15.339 ns                                      ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5]                                                                                                         ; GPIO_1[20]                                                                                                                         ; iCLK_50                                  ; --                                       ; 0            ;
; Worst-case tpd                                          ; N/A                                      ; None                             ; 10.767 ns                                      ; iSW[16]                                                                                                                                                    ; oLEDR[16]                                                                                                                          ; --                                       ; --                                       ; 0            ;
; Worst-case th                                           ; N/A                                      ; None                             ; 0.480 ns                                       ; GPIO_1[19]                                                                                                                                                 ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK2                                                                                          ; --                                       ; iCLK_50                                  ; 0            ;
; Clock Setup: 'vga_pll:u6|altpll:altpll_component|_clk0' ; 5.251 ns                                 ; 108.00 MHz ( period = 9.259 ns ) ; 249.50 MHz ( period = 4.008 ns )               ; vga_controller:vga|V_Cont[2]                                                                                                                               ; vga_controller:vga|outVGA_B[0]                                                                                                     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'iCLK_50'                                  ; N/A                                      ; None                             ; 189.83 MHz ( period = 5.268 ns )               ; I2C_CCD_Config:u10|LUT_INDEX[2]                                                                                                                            ; I2C_CCD_Config:u10|mI2C_DATA[19]                                                                                                   ; iCLK_50                                  ; iCLK_50                                  ; 0            ;
; Clock Setup: 'GPIO_CLKIN_N1'                            ; N/A                                      ; None                             ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[21] ; GPIO_CLKIN_N1                            ; GPIO_CLKIN_N1                            ; 0            ;
; Clock Hold: 'vga_pll:u6|altpll:altpll_component|_clk0'  ; 0.391 ns                                 ; 108.00 MHz ( period = 9.259 ns ) ; N/A                                            ; vga_controller:vga|mVGA_V_SYNC                                                                                                                             ; vga_controller:vga|mVGA_V_SYNC                                                                                                     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'iCLK_50'                                   ; Not operational: Clock Skew > Data Delay ; None                             ; N/A                                            ; I2C_CCD_Config:u10|senosr_exposure[12]                                                                                                                     ; I2C_CCD_Config:u10|mI2C_DATA[12]                                                                                                   ; iCLK_50                                  ; iCLK_50                                  ; 573          ;
; Total number of failed paths                            ;                                          ;                                  ;                                                ;                                                                                                                                                            ;                                                                                                                                    ;                                          ;                                          ; 573          ;
+---------------------------------------------------------+------------------------------------------+----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+------------------------------------------+--------------------+------------+------------------+---------------+--------------+------------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                          ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on   ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+------------------------------------------+--------------------+------------+------------------+---------------+--------------+------------+-----------------------+---------------------+-----------+--------------+
; vga_pll:u6|altpll:altpll_component|_clk0 ;                    ; PLL output ; 108.0 MHz        ; 0.000 ns      ; 0.000 ns     ; iTD1_CLK27 ; 4                     ; 1                   ; -2.628 ns ;              ;
; iTD1_CLK27                               ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --         ; N/A                   ; N/A                 ; N/A       ;              ;
; iCLK_50                                  ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --         ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_CLKIN_N1                            ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --         ; N/A                   ; N/A                 ; N/A       ;              ;
+------------------------------------------+--------------------+------------+------------------+---------------+--------------+------------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'vga_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+--------------------------------+------------------------------------------+------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                         ; To                             ; From Clock                               ; To Clock                                 ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+--------------------------------+------------------------------------------+------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 5.251 ns                                ; 249.50 MHz ( period = 4.008 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.815 ns                ;
; 5.251 ns                                ; 249.50 MHz ( period = 4.008 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.815 ns                ;
; 5.253 ns                                ; 249.63 MHz ( period = 4.006 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.813 ns                ;
; 5.255 ns                                ; 249.75 MHz ( period = 4.004 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.811 ns                ;
; 5.258 ns                                ; 249.94 MHz ( period = 4.001 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_G[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.812 ns                ;
; 5.258 ns                                ; 249.94 MHz ( period = 4.001 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_R[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.812 ns                ;
; 5.259 ns                                ; 250.00 MHz ( period = 4.000 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_G[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.811 ns                ;
; 5.259 ns                                ; 250.00 MHz ( period = 4.000 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_G[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.811 ns                ;
; 5.262 ns                                ; 250.19 MHz ( period = 3.997 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_G[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.808 ns                ;
; 5.262 ns                                ; 250.19 MHz ( period = 3.997 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.808 ns                ;
; 5.265 ns                                ; 250.38 MHz ( period = 3.994 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_G[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.805 ns                ;
; 5.265 ns                                ; 250.38 MHz ( period = 3.994 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.805 ns                ;
; 5.265 ns                                ; 250.38 MHz ( period = 3.994 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_R[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.805 ns                ;
; 5.265 ns                                ; 250.38 MHz ( period = 3.994 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_R[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.805 ns                ;
; 5.266 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_G[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.804 ns                ;
; 5.266 ns                                ; 250.44 MHz ( period = 3.993 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_G[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.804 ns                ;
; 5.269 ns                                ; 250.63 MHz ( period = 3.990 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_G[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.801 ns                ;
; 5.269 ns                                ; 250.63 MHz ( period = 3.990 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.801 ns                ;
; 5.272 ns                                ; 250.82 MHz ( period = 3.987 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.798 ns                ;
; 5.272 ns                                ; 250.82 MHz ( period = 3.987 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_R[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.798 ns                ;
; 5.274 ns                                ; 250.94 MHz ( period = 3.985 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_G[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.796 ns                ;
; 5.279 ns                                ; 251.26 MHz ( period = 3.980 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.791 ns                ;
; 5.281 ns                                ; 251.38 MHz ( period = 3.978 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_G[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.789 ns                ;
; 5.286 ns                                ; 251.70 MHz ( period = 3.973 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.784 ns                ;
; 5.292 ns                                ; 252.08 MHz ( period = 3.967 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_G[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.778 ns                ;
; 5.299 ns                                ; 252.53 MHz ( period = 3.960 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_G[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.771 ns                ;
; 5.349 ns                                ; 255.75 MHz ( period = 3.910 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.717 ns                ;
; 5.349 ns                                ; 255.75 MHz ( period = 3.910 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.717 ns                ;
; 5.351 ns                                ; 255.89 MHz ( period = 3.908 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.715 ns                ;
; 5.353 ns                                ; 256.02 MHz ( period = 3.906 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.713 ns                ;
; 5.362 ns                                ; 256.61 MHz ( period = 3.897 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.704 ns                ;
; 5.362 ns                                ; 256.61 MHz ( period = 3.897 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.704 ns                ;
; 5.364 ns                                ; 256.74 MHz ( period = 3.895 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.702 ns                ;
; 5.366 ns                                ; 256.87 MHz ( period = 3.893 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.700 ns                ;
; 5.388 ns                                ; 258.33 MHz ( period = 3.871 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_G[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.678 ns                ;
; 5.388 ns                                ; 258.33 MHz ( period = 3.871 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_R[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.678 ns                ;
; 5.389 ns                                ; 258.40 MHz ( period = 3.870 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_G[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.677 ns                ;
; 5.389 ns                                ; 258.40 MHz ( period = 3.870 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_G[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.677 ns                ;
; 5.391 ns                                ; 258.53 MHz ( period = 3.868 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_G[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.675 ns                ;
; 5.391 ns                                ; 258.53 MHz ( period = 3.868 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.675 ns                ;
; 5.394 ns                                ; 258.73 MHz ( period = 3.865 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.672 ns                ;
; 5.394 ns                                ; 258.73 MHz ( period = 3.865 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_R[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.672 ns                ;
; 5.398 ns                                ; 259.00 MHz ( period = 3.861 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_G[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.668 ns                ;
; 5.400 ns                                ; 259.13 MHz ( period = 3.859 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.666 ns                ;
; 5.403 ns                                ; 259.34 MHz ( period = 3.856 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_G[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.663 ns                ;
; 5.409 ns                                ; 259.74 MHz ( period = 3.850 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.658 ns                ;
; 5.410 ns                                ; 259.81 MHz ( period = 3.849 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.657 ns                ;
; 5.412 ns                                ; 259.94 MHz ( period = 3.847 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_B[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.655 ns                ;
; 5.412 ns                                ; 259.94 MHz ( period = 3.847 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.655 ns                ;
; 5.414 ns                                ; 260.08 MHz ( period = 3.845 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.653 ns                ;
; 5.418 ns                                ; 260.35 MHz ( period = 3.841 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_B[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.649 ns                ;
; 5.418 ns                                ; 260.35 MHz ( period = 3.841 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.649 ns                ;
; 5.419 ns                                ; 260.42 MHz ( period = 3.840 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.648 ns                ;
; 5.422 ns                                ; 260.62 MHz ( period = 3.837 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.648 ns                ;
; 5.427 ns                                ; 260.96 MHz ( period = 3.832 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.643 ns                ;
; 5.429 ns                                ; 261.10 MHz ( period = 3.830 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.641 ns                ;
; 5.433 ns                                ; 261.37 MHz ( period = 3.826 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.637 ns                ;
; 5.433 ns                                ; 261.37 MHz ( period = 3.826 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.637 ns                ;
; 5.434 ns                                ; 261.44 MHz ( period = 3.825 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.636 ns                ;
; 5.440 ns                                ; 261.85 MHz ( period = 3.819 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.630 ns                ;
; 5.440 ns                                ; 261.85 MHz ( period = 3.819 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.630 ns                ;
; 5.441 ns                                ; 261.92 MHz ( period = 3.818 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_G[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.629 ns                ;
; 5.441 ns                                ; 261.92 MHz ( period = 3.818 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_R[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.629 ns                ;
; 5.442 ns                                ; 261.99 MHz ( period = 3.817 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_G[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.628 ns                ;
; 5.442 ns                                ; 261.99 MHz ( period = 3.817 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_G[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.628 ns                ;
; 5.445 ns                                ; 262.19 MHz ( period = 3.814 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_G[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.625 ns                ;
; 5.445 ns                                ; 262.19 MHz ( period = 3.814 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.625 ns                ;
; 5.448 ns                                ; 262.40 MHz ( period = 3.811 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.622 ns                ;
; 5.448 ns                                ; 262.40 MHz ( period = 3.811 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_R[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.622 ns                ;
; 5.457 ns                                ; 263.02 MHz ( period = 3.802 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_G[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.613 ns                ;
; 5.459 ns                                ; 263.16 MHz ( period = 3.800 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.612 ns                ;
; 5.461 ns                                ; 263.30 MHz ( period = 3.798 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_B[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.610 ns                ;
; 5.462 ns                                ; 263.37 MHz ( period = 3.797 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.609 ns                ;
; 5.462 ns                                ; 263.37 MHz ( period = 3.797 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.608 ns                ;
; 5.463 ns                                ; 263.44 MHz ( period = 3.796 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.608 ns                ;
; 5.466 ns                                ; 263.64 MHz ( period = 3.793 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.605 ns                ;
; 5.466 ns                                ; 263.64 MHz ( period = 3.793 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.605 ns                ;
; 5.468 ns                                ; 263.78 MHz ( period = 3.791 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_B[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.603 ns                ;
; 5.469 ns                                ; 263.85 MHz ( period = 3.790 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.602 ns                ;
; 5.470 ns                                ; 263.92 MHz ( period = 3.789 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.601 ns                ;
; 5.471 ns                                ; 263.99 MHz ( period = 3.788 ns )                    ; vga_controller:vga|H_Cont[4] ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.600 ns                ;
; 5.473 ns                                ; 264.13 MHz ( period = 3.786 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.598 ns                ;
; 5.475 ns                                ; 264.27 MHz ( period = 3.784 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_G[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.595 ns                ;
; 5.478 ns                                ; 264.48 MHz ( period = 3.781 ns )                    ; vga_controller:vga|H_Cont[3] ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.593 ns                ;
; 5.485 ns                                ; 264.97 MHz ( period = 3.774 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.581 ns                ;
; 5.485 ns                                ; 264.97 MHz ( period = 3.774 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.581 ns                ;
; 5.486 ns                                ; 265.04 MHz ( period = 3.773 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_G[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.580 ns                ;
; 5.486 ns                                ; 265.04 MHz ( period = 3.773 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_R[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.580 ns                ;
; 5.487 ns                                ; 265.11 MHz ( period = 3.772 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.579 ns                ;
; 5.487 ns                                ; 265.11 MHz ( period = 3.772 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_G[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.579 ns                ;
; 5.487 ns                                ; 265.11 MHz ( period = 3.772 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_G[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.579 ns                ;
; 5.489 ns                                ; 265.25 MHz ( period = 3.770 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_G[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.577 ns                ;
; 5.489 ns                                ; 265.25 MHz ( period = 3.770 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.577 ns                ;
; 5.489 ns                                ; 265.25 MHz ( period = 3.770 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.577 ns                ;
; 5.492 ns                                ; 265.46 MHz ( period = 3.767 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.574 ns                ;
; 5.492 ns                                ; 265.46 MHz ( period = 3.767 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_R[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.574 ns                ;
; 5.496 ns                                ; 265.75 MHz ( period = 3.763 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_G[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.570 ns                ;
; 5.498 ns                                ; 265.89 MHz ( period = 3.761 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.568 ns                ;
; 5.499 ns                                ; 265.96 MHz ( period = 3.760 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_G[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.567 ns                ;
; 5.499 ns                                ; 265.96 MHz ( period = 3.760 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_R[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.567 ns                ;
; 5.500 ns                                ; 266.03 MHz ( period = 3.759 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_G[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.566 ns                ;
; 5.500 ns                                ; 266.03 MHz ( period = 3.759 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_G[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.566 ns                ;
; 5.501 ns                                ; 266.10 MHz ( period = 3.758 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_G[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.565 ns                ;
; 5.502 ns                                ; 266.17 MHz ( period = 3.757 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_G[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.564 ns                ;
; 5.502 ns                                ; 266.17 MHz ( period = 3.757 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.564 ns                ;
; 5.505 ns                                ; 266.38 MHz ( period = 3.754 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.561 ns                ;
; 5.505 ns                                ; 266.38 MHz ( period = 3.754 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_R[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.561 ns                ;
; 5.507 ns                                ; 266.52 MHz ( period = 3.752 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.560 ns                ;
; 5.508 ns                                ; 266.60 MHz ( period = 3.751 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.559 ns                ;
; 5.509 ns                                ; 266.67 MHz ( period = 3.750 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_G[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.557 ns                ;
; 5.510 ns                                ; 266.74 MHz ( period = 3.749 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_B[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.557 ns                ;
; 5.510 ns                                ; 266.74 MHz ( period = 3.749 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.557 ns                ;
; 5.511 ns                                ; 266.81 MHz ( period = 3.748 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.555 ns                ;
; 5.512 ns                                ; 266.88 MHz ( period = 3.747 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.555 ns                ;
; 5.514 ns                                ; 267.02 MHz ( period = 3.745 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_G[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.552 ns                ;
; 5.516 ns                                ; 267.17 MHz ( period = 3.743 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_B[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.551 ns                ;
; 5.516 ns                                ; 267.17 MHz ( period = 3.743 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.551 ns                ;
; 5.517 ns                                ; 267.24 MHz ( period = 3.742 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.550 ns                ;
; 5.519 ns                                ; 267.38 MHz ( period = 3.740 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.547 ns                ;
; 5.519 ns                                ; 267.38 MHz ( period = 3.740 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.547 ns                ;
; 5.520 ns                                ; 267.45 MHz ( period = 3.739 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.547 ns                ;
; 5.521 ns                                ; 267.52 MHz ( period = 3.738 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.546 ns                ;
; 5.521 ns                                ; 267.52 MHz ( period = 3.738 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.545 ns                ;
; 5.523 ns                                ; 267.67 MHz ( period = 3.736 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_B[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.544 ns                ;
; 5.523 ns                                ; 267.67 MHz ( period = 3.736 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.544 ns                ;
; 5.523 ns                                ; 267.67 MHz ( period = 3.736 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.543 ns                ;
; 5.525 ns                                ; 267.81 MHz ( period = 3.734 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.542 ns                ;
; 5.529 ns                                ; 268.10 MHz ( period = 3.730 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_B[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.538 ns                ;
; 5.529 ns                                ; 268.10 MHz ( period = 3.730 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.538 ns                ;
; 5.530 ns                                ; 268.17 MHz ( period = 3.729 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.537 ns                ;
; 5.554 ns                                ; 269.91 MHz ( period = 3.705 ns )                    ; vga_controller:vga|H_Cont[6] ; vga_controller:vga|outVGA_G[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.516 ns                ;
; 5.554 ns                                ; 269.91 MHz ( period = 3.705 ns )                    ; vga_controller:vga|H_Cont[6] ; vga_controller:vga|outVGA_R[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.516 ns                ;
; 5.555 ns                                ; 269.98 MHz ( period = 3.704 ns )                    ; vga_controller:vga|V_Cont[2] ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.512 ns                ;
; 5.555 ns                                ; 269.98 MHz ( period = 3.704 ns )                    ; vga_controller:vga|H_Cont[6] ; vga_controller:vga|outVGA_G[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.515 ns                ;
; 5.555 ns                                ; 269.98 MHz ( period = 3.704 ns )                    ; vga_controller:vga|H_Cont[6] ; vga_controller:vga|outVGA_G[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.515 ns                ;
; 5.558 ns                                ; 270.20 MHz ( period = 3.701 ns )                    ; vga_controller:vga|H_Cont[6] ; vga_controller:vga|outVGA_G[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.512 ns                ;
; 5.558 ns                                ; 270.20 MHz ( period = 3.701 ns )                    ; vga_controller:vga|H_Cont[6] ; vga_controller:vga|outVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.512 ns                ;
; 5.561 ns                                ; 270.42 MHz ( period = 3.698 ns )                    ; vga_controller:vga|H_Cont[6] ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.509 ns                ;
; 5.561 ns                                ; 270.42 MHz ( period = 3.698 ns )                    ; vga_controller:vga|H_Cont[6] ; vga_controller:vga|outVGA_R[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.509 ns                ;
; 5.570 ns                                ; 271.08 MHz ( period = 3.689 ns )                    ; vga_controller:vga|H_Cont[6] ; vga_controller:vga|outVGA_G[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.500 ns                ;
; 5.575 ns                                ; 271.44 MHz ( period = 3.684 ns )                    ; vga_controller:vga|H_Cont[6] ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.495 ns                ;
; 5.588 ns                                ; 272.41 MHz ( period = 3.671 ns )                    ; vga_controller:vga|H_Cont[6] ; vga_controller:vga|outVGA_G[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.482 ns                ;
; 5.594 ns                                ; 272.85 MHz ( period = 3.665 ns )                    ; vga_controller:vga|V_Cont[4] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.472 ns                ;
; 5.594 ns                                ; 272.85 MHz ( period = 3.665 ns )                    ; vga_controller:vga|V_Cont[4] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.472 ns                ;
; 5.596 ns                                ; 273.00 MHz ( period = 3.663 ns )                    ; vga_controller:vga|V_Cont[4] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.470 ns                ;
; 5.598 ns                                ; 273.15 MHz ( period = 3.661 ns )                    ; vga_controller:vga|V_Cont[4] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.468 ns                ;
; 5.605 ns                                ; 273.67 MHz ( period = 3.654 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.465 ns                ;
; 5.610 ns                                ; 274.05 MHz ( period = 3.649 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.460 ns                ;
; 5.616 ns                                ; 274.50 MHz ( period = 3.643 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.454 ns                ;
; 5.616 ns                                ; 274.50 MHz ( period = 3.643 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.070 ns                  ; 3.454 ns                ;
; 5.622 ns                                ; 274.95 MHz ( period = 3.637 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_G[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.444 ns                ;
; 5.622 ns                                ; 274.95 MHz ( period = 3.637 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_R[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.444 ns                ;
; 5.623 ns                                ; 275.03 MHz ( period = 3.636 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_G[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.443 ns                ;
; 5.623 ns                                ; 275.03 MHz ( period = 3.636 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_G[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.443 ns                ;
; 5.625 ns                                ; 275.18 MHz ( period = 3.634 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_G[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.441 ns                ;
; 5.625 ns                                ; 275.18 MHz ( period = 3.634 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.441 ns                ;
; 5.628 ns                                ; 275.41 MHz ( period = 3.631 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.438 ns                ;
; 5.628 ns                                ; 275.41 MHz ( period = 3.631 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_R[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.438 ns                ;
; 5.632 ns                                ; 275.71 MHz ( period = 3.627 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_G[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.434 ns                ;
; 5.634 ns                                ; 275.86 MHz ( period = 3.625 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.432 ns                ;
; 5.637 ns                                ; 276.09 MHz ( period = 3.622 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_G[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.429 ns                ;
; 5.640 ns                                ; 276.32 MHz ( period = 3.619 ns )                    ; vga_controller:vga|V_Cont[8] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.426 ns                ;
; 5.640 ns                                ; 276.32 MHz ( period = 3.619 ns )                    ; vga_controller:vga|V_Cont[8] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.426 ns                ;
; 5.642 ns                                ; 276.47 MHz ( period = 3.617 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.429 ns                ;
; 5.642 ns                                ; 276.47 MHz ( period = 3.617 ns )                    ; vga_controller:vga|V_Cont[8] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.424 ns                ;
; 5.643 ns                                ; 276.55 MHz ( period = 3.616 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.424 ns                ;
; 5.644 ns                                ; 276.63 MHz ( period = 3.615 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_B[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.427 ns                ;
; 5.644 ns                                ; 276.63 MHz ( period = 3.615 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.423 ns                ;
; 5.644 ns                                ; 276.63 MHz ( period = 3.615 ns )                    ; vga_controller:vga|V_Cont[8] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.422 ns                ;
; 5.645 ns                                ; 276.70 MHz ( period = 3.614 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.426 ns                ;
; 5.646 ns                                ; 276.78 MHz ( period = 3.613 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_B[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.421 ns                ;
; 5.646 ns                                ; 276.78 MHz ( period = 3.613 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.425 ns                ;
; 5.646 ns                                ; 276.78 MHz ( period = 3.613 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.421 ns                ;
; 5.648 ns                                ; 276.93 MHz ( period = 3.611 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_B[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.419 ns                ;
; 5.648 ns                                ; 276.93 MHz ( period = 3.611 ns )                    ; vga_controller:vga|V_Cont[6] ; vga_controller:vga|outVGA_B[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.418 ns                ;
; 5.648 ns                                ; 276.93 MHz ( period = 3.611 ns )                    ; vga_controller:vga|V_Cont[6] ; vga_controller:vga|outVGA_G[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.418 ns                ;
; 5.649 ns                                ; 277.01 MHz ( period = 3.610 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.422 ns                ;
; 5.650 ns                                ; 277.09 MHz ( period = 3.609 ns )                    ; vga_controller:vga|V_Cont[6] ; vga_controller:vga|outVGA_G[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.416 ns                ;
; 5.652 ns                                ; 277.24 MHz ( period = 3.607 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_B[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.415 ns                ;
; 5.652 ns                                ; 277.24 MHz ( period = 3.607 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.415 ns                ;
; 5.652 ns                                ; 277.24 MHz ( period = 3.607 ns )                    ; vga_controller:vga|V_Cont[6] ; vga_controller:vga|outVGA_G[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.414 ns                ;
; 5.653 ns                                ; 277.32 MHz ( period = 3.606 ns )                    ; vga_controller:vga|V_Cont[1] ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.414 ns                ;
; 5.653 ns                                ; 277.32 MHz ( period = 3.606 ns )                    ; vga_controller:vga|V_Cont[0] ; vga_controller:vga|outVGA_B[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.414 ns                ;
; 5.654 ns                                ; 277.39 MHz ( period = 3.605 ns )                    ; vga_controller:vga|H_Cont[5] ; vga_controller:vga|outVGA_B[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.071 ns                  ; 3.417 ns                ;
; 5.656 ns                                ; 277.55 MHz ( period = 3.603 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_G[4] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.410 ns                ;
; 5.656 ns                                ; 277.55 MHz ( period = 3.603 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_R[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.410 ns                ;
; 5.657 ns                                ; 277.62 MHz ( period = 3.602 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_G[3] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.409 ns                ;
; 5.657 ns                                ; 277.62 MHz ( period = 3.602 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_G[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.409 ns                ;
; 5.659 ns                                ; 277.78 MHz ( period = 3.600 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_G[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.407 ns                ;
; 5.659 ns                                ; 277.78 MHz ( period = 3.600 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_R[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.407 ns                ;
; 5.662 ns                                ; 278.01 MHz ( period = 3.597 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_R[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.404 ns                ;
; 5.662 ns                                ; 278.01 MHz ( period = 3.597 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_R[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.404 ns                ;
; 5.666 ns                                ; 278.32 MHz ( period = 3.593 ns )                    ; vga_controller:vga|V_Cont[3] ; vga_controller:vga|outVGA_B[5] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.401 ns                ;
; 5.666 ns                                ; 278.32 MHz ( period = 3.593 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_G[0] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.400 ns                ;
; 5.668 ns                                ; 278.47 MHz ( period = 3.591 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_G[8] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.398 ns                ;
; 5.671 ns                                ; 278.71 MHz ( period = 3.588 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_G[1] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.066 ns                  ; 3.395 ns                ;
; 5.677 ns                                ; 279.17 MHz ( period = 3.582 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_B[6] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.390 ns                ;
; 5.678 ns                                ; 279.25 MHz ( period = 3.581 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_B[7] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.389 ns                ;
; 5.680 ns                                ; 279.41 MHz ( period = 3.579 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_B[9] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.387 ns                ;
; 5.680 ns                                ; 279.41 MHz ( period = 3.579 ns )                    ; vga_controller:vga|V_Cont[5] ; vga_controller:vga|outVGA_B[2] ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.067 ns                  ; 3.387 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                              ;                                ;                                          ;                                          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------+--------------------------------+------------------------------------------+------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'iCLK_50'                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                               ; To                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[22]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 5.056 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[20]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 5.056 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[21]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 5.056 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[18]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 5.056 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[16]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 5.056 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[19]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 5.056 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[7]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[15]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[13]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[6]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[9]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[3]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[14]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u10|I2C_Controller:u0|SDO           ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.987 ns                ;
; N/A                                     ; 192.72 MHz ( period = 5.189 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u10|I2C_Controller:u0|SDO           ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.973 ns                ;
; N/A                                     ; 198.69 MHz ( period = 5.033 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[23]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.820 ns                ;
; N/A                                     ; 198.69 MHz ( period = 5.033 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[12]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.820 ns                ;
; N/A                                     ; 198.69 MHz ( period = 5.033 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[17]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.820 ns                ;
; N/A                                     ; 199.80 MHz ( period = 5.005 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[22]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 199.80 MHz ( period = 5.005 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[20]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 199.80 MHz ( period = 5.005 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[21]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 199.80 MHz ( period = 5.005 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[18]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 199.80 MHz ( period = 5.005 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[16]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 199.80 MHz ( period = 5.005 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[19]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.793 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[7]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[15]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[13]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[6]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[9]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[3]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 199.96 MHz ( period = 5.001 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[14]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 201.73 MHz ( period = 4.957 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[6] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.743 ns                ;
; N/A                                     ; 204.29 MHz ( period = 4.895 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u10|I2C_Controller:u0|SDO           ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.683 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.672 ns                ;
; N/A                                     ; 207.68 MHz ( period = 4.815 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[4] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.601 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[6] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.556 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[23]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.557 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[12]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.557 ns                ;
; N/A                                     ; 209.64 MHz ( period = 4.770 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; I2C_CCD_Config:u10|mI2C_DATA[17]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.557 ns                ;
; N/A                                     ; 210.53 MHz ( period = 4.750 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[22]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 210.53 MHz ( period = 4.750 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[20]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 210.53 MHz ( period = 4.750 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[21]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 210.53 MHz ( period = 4.750 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[18]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 210.53 MHz ( period = 4.750 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[16]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 210.53 MHz ( period = 4.750 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[19]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 210.70 MHz ( period = 4.746 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[7]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.534 ns                ;
; N/A                                     ; 210.70 MHz ( period = 4.746 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[15]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.534 ns                ;
; N/A                                     ; 210.70 MHz ( period = 4.746 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[13]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.534 ns                ;
; N/A                                     ; 210.70 MHz ( period = 4.746 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[6]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.534 ns                ;
; N/A                                     ; 210.70 MHz ( period = 4.746 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[9]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.534 ns                ;
; N/A                                     ; 210.70 MHz ( period = 4.746 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[3]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.534 ns                ;
; N/A                                     ; 210.70 MHz ( period = 4.746 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[14]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.534 ns                ;
; N/A                                     ; 210.79 MHz ( period = 4.744 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[3] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.530 ns                ;
; N/A                                     ; 211.15 MHz ( period = 4.736 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[10]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.521 ns                ;
; N/A                                     ; 211.15 MHz ( period = 4.736 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[4]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.521 ns                ;
; N/A                                     ; 212.45 MHz ( period = 4.707 ns )                    ; I2C_CCD_Config:u10|combo_cnt[20]                   ; I2C_CCD_Config:u10|senosr_exposure[7]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; 212.45 MHz ( period = 4.707 ns )                    ; I2C_CCD_Config:u10|combo_cnt[20]                   ; I2C_CCD_Config:u10|senosr_exposure[15]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; 212.45 MHz ( period = 4.707 ns )                    ; I2C_CCD_Config:u10|combo_cnt[20]                   ; I2C_CCD_Config:u10|senosr_exposure[13]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; 212.45 MHz ( period = 4.707 ns )                    ; I2C_CCD_Config:u10|combo_cnt[20]                   ; I2C_CCD_Config:u10|senosr_exposure[6]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; 212.45 MHz ( period = 4.707 ns )                    ; I2C_CCD_Config:u10|combo_cnt[20]                   ; I2C_CCD_Config:u10|senosr_exposure[9]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; 212.45 MHz ( period = 4.707 ns )                    ; I2C_CCD_Config:u10|combo_cnt[20]                   ; I2C_CCD_Config:u10|senosr_exposure[3]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; 212.45 MHz ( period = 4.707 ns )                    ; I2C_CCD_Config:u10|combo_cnt[20]                   ; I2C_CCD_Config:u10|senosr_exposure[14]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; 212.45 MHz ( period = 4.707 ns )                    ; I2C_CCD_Config:u10|combo_cnt[20]                   ; I2C_CCD_Config:u10|senosr_exposure[12]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; 212.45 MHz ( period = 4.707 ns )                    ; I2C_CCD_Config:u10|combo_cnt[20]                   ; I2C_CCD_Config:u10|senosr_exposure[11]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; 212.45 MHz ( period = 4.707 ns )                    ; I2C_CCD_Config:u10|combo_cnt[20]                   ; I2C_CCD_Config:u10|senosr_exposure[8]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; 212.45 MHz ( period = 4.707 ns )                    ; I2C_CCD_Config:u10|combo_cnt[20]                   ; I2C_CCD_Config:u10|senosr_exposure[5]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; 212.45 MHz ( period = 4.707 ns )                    ; I2C_CCD_Config:u10|combo_cnt[20]                   ; I2C_CCD_Config:u10|senosr_exposure[10]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; 212.45 MHz ( period = 4.707 ns )                    ; I2C_CCD_Config:u10|combo_cnt[20]                   ; I2C_CCD_Config:u10|senosr_exposure[4]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.491 ns                ;
; N/A                                     ; 212.81 MHz ( period = 4.699 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.485 ns                ;
; N/A                                     ; 214.00 MHz ( period = 4.673 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[2] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.459 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; I2C_CCD_Config:u10|combo_cnt[21]                   ; I2C_CCD_Config:u10|senosr_exposure[7]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.418 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; I2C_CCD_Config:u10|combo_cnt[21]                   ; I2C_CCD_Config:u10|senosr_exposure[15]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.418 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; I2C_CCD_Config:u10|combo_cnt[21]                   ; I2C_CCD_Config:u10|senosr_exposure[13]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.418 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; I2C_CCD_Config:u10|combo_cnt[21]                   ; I2C_CCD_Config:u10|senosr_exposure[6]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.418 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; I2C_CCD_Config:u10|combo_cnt[21]                   ; I2C_CCD_Config:u10|senosr_exposure[9]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.418 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; I2C_CCD_Config:u10|combo_cnt[21]                   ; I2C_CCD_Config:u10|senosr_exposure[3]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.418 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; I2C_CCD_Config:u10|combo_cnt[21]                   ; I2C_CCD_Config:u10|senosr_exposure[14]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.418 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; I2C_CCD_Config:u10|combo_cnt[21]                   ; I2C_CCD_Config:u10|senosr_exposure[12]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.418 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; I2C_CCD_Config:u10|combo_cnt[21]                   ; I2C_CCD_Config:u10|senosr_exposure[11]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.418 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; I2C_CCD_Config:u10|combo_cnt[21]                   ; I2C_CCD_Config:u10|senosr_exposure[8]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.418 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; I2C_CCD_Config:u10|combo_cnt[21]                   ; I2C_CCD_Config:u10|senosr_exposure[5]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.418 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; I2C_CCD_Config:u10|combo_cnt[21]                   ; I2C_CCD_Config:u10|senosr_exposure[10]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.418 ns                ;
; N/A                                     ; 215.80 MHz ( period = 4.634 ns )                    ; I2C_CCD_Config:u10|combo_cnt[21]                   ; I2C_CCD_Config:u10|senosr_exposure[4]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.418 ns                ;
; N/A                                     ; 216.08 MHz ( period = 4.628 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[4] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.414 ns                ;
; N/A                                     ; 216.97 MHz ( period = 4.609 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u10|I2C_Controller:u0|SDO           ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.393 ns                ;
; N/A                                     ; 217.01 MHz ( period = 4.608 ns )                    ; I2C_CCD_Config:u10|combo_cnt[20]                   ; I2C_CCD_Config:u10|senosr_exposure[2]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.392 ns                ;
; N/A                                     ; 217.30 MHz ( period = 4.602 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[1] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.388 ns                ;
; N/A                                     ; 218.96 MHz ( period = 4.567 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[0]                    ; I2C_CCD_Config:u10|mI2C_DATA[22]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; 218.96 MHz ( period = 4.567 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[0]                    ; I2C_CCD_Config:u10|mI2C_DATA[20]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; 218.96 MHz ( period = 4.567 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[0]                    ; I2C_CCD_Config:u10|mI2C_DATA[21]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; 218.96 MHz ( period = 4.567 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[0]                    ; I2C_CCD_Config:u10|mI2C_DATA[18]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; 218.96 MHz ( period = 4.567 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[0]                    ; I2C_CCD_Config:u10|mI2C_DATA[16]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; 218.96 MHz ( period = 4.567 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[0]                    ; I2C_CCD_Config:u10|mI2C_DATA[19]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; 219.15 MHz ( period = 4.563 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[0]                    ; I2C_CCD_Config:u10|mI2C_DATA[7]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 219.15 MHz ( period = 4.563 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[0]                    ; I2C_CCD_Config:u10|mI2C_DATA[15]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 219.15 MHz ( period = 4.563 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[0]                    ; I2C_CCD_Config:u10|mI2C_DATA[13]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 219.15 MHz ( period = 4.563 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[0]                    ; I2C_CCD_Config:u10|mI2C_DATA[6]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 219.15 MHz ( period = 4.563 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[0]                    ; I2C_CCD_Config:u10|mI2C_DATA[9]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 219.15 MHz ( period = 4.563 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[0]                    ; I2C_CCD_Config:u10|mI2C_DATA[3]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 219.15 MHz ( period = 4.563 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[0]                    ; I2C_CCD_Config:u10|mI2C_DATA[14]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.347 ns                ;
; N/A                                     ; 219.44 MHz ( period = 4.557 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[3] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.343 ns                ;
; N/A                                     ; 219.78 MHz ( period = 4.550 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u10|I2C_Controller:u0|SDO           ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.334 ns                ;
; N/A                                     ; 220.12 MHz ( period = 4.543 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[4]                    ; I2C_CCD_Config:u10|mI2C_DATA[8]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.329 ns                ;
; N/A                                     ; 220.51 MHz ( period = 4.535 ns )                    ; I2C_CCD_Config:u10|combo_cnt[21]                   ; I2C_CCD_Config:u10|senosr_exposure[2]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; I2C_CCD_Config:u10|combo_cnt[22]                   ; I2C_CCD_Config:u10|senosr_exposure[7]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; I2C_CCD_Config:u10|combo_cnt[22]                   ; I2C_CCD_Config:u10|senosr_exposure[15]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; I2C_CCD_Config:u10|combo_cnt[22]                   ; I2C_CCD_Config:u10|senosr_exposure[13]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; I2C_CCD_Config:u10|combo_cnt[22]                   ; I2C_CCD_Config:u10|senosr_exposure[6]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; I2C_CCD_Config:u10|combo_cnt[22]                   ; I2C_CCD_Config:u10|senosr_exposure[9]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; I2C_CCD_Config:u10|combo_cnt[22]                   ; I2C_CCD_Config:u10|senosr_exposure[3]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; I2C_CCD_Config:u10|combo_cnt[22]                   ; I2C_CCD_Config:u10|senosr_exposure[14]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; I2C_CCD_Config:u10|combo_cnt[22]                   ; I2C_CCD_Config:u10|senosr_exposure[12]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; I2C_CCD_Config:u10|combo_cnt[22]                   ; I2C_CCD_Config:u10|senosr_exposure[11]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; I2C_CCD_Config:u10|combo_cnt[22]                   ; I2C_CCD_Config:u10|senosr_exposure[8]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; I2C_CCD_Config:u10|combo_cnt[22]                   ; I2C_CCD_Config:u10|senosr_exposure[5]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; I2C_CCD_Config:u10|combo_cnt[22]                   ; I2C_CCD_Config:u10|senosr_exposure[10]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; 220.70 MHz ( period = 4.531 ns )                    ; I2C_CCD_Config:u10|combo_cnt[22]                   ; I2C_CCD_Config:u10|senosr_exposure[4]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.315 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; I2C_CCD_Config:u10|combo_cnt[17]                   ; I2C_CCD_Config:u10|senosr_exposure[7]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.313 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; I2C_CCD_Config:u10|combo_cnt[17]                   ; I2C_CCD_Config:u10|senosr_exposure[15]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.313 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; I2C_CCD_Config:u10|combo_cnt[17]                   ; I2C_CCD_Config:u10|senosr_exposure[13]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.313 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; I2C_CCD_Config:u10|combo_cnt[17]                   ; I2C_CCD_Config:u10|senosr_exposure[6]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.313 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; I2C_CCD_Config:u10|combo_cnt[17]                   ; I2C_CCD_Config:u10|senosr_exposure[9]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.313 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; I2C_CCD_Config:u10|combo_cnt[17]                   ; I2C_CCD_Config:u10|senosr_exposure[3]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.313 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; I2C_CCD_Config:u10|combo_cnt[17]                   ; I2C_CCD_Config:u10|senosr_exposure[14]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.313 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; I2C_CCD_Config:u10|combo_cnt[17]                   ; I2C_CCD_Config:u10|senosr_exposure[12]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.313 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; I2C_CCD_Config:u10|combo_cnt[17]                   ; I2C_CCD_Config:u10|senosr_exposure[11]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.313 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; I2C_CCD_Config:u10|combo_cnt[17]                   ; I2C_CCD_Config:u10|senosr_exposure[8]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.313 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; I2C_CCD_Config:u10|combo_cnt[17]                   ; I2C_CCD_Config:u10|senosr_exposure[5]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.313 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; I2C_CCD_Config:u10|combo_cnt[17]                   ; I2C_CCD_Config:u10|senosr_exposure[10]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.313 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; I2C_CCD_Config:u10|combo_cnt[17]                   ; I2C_CCD_Config:u10|senosr_exposure[4]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.313 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[4]                    ; I2C_CCD_Config:u10|mI2C_DATA[22]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.309 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[4]                    ; I2C_CCD_Config:u10|mI2C_DATA[20]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.309 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[4]                    ; I2C_CCD_Config:u10|mI2C_DATA[21]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.309 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[4]                    ; I2C_CCD_Config:u10|mI2C_DATA[18]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.309 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[4]                    ; I2C_CCD_Config:u10|mI2C_DATA[16]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.309 ns                ;
; N/A                                     ; 221.19 MHz ( period = 4.521 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[4]                    ; I2C_CCD_Config:u10|mI2C_DATA[19]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.309 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[4]                    ; I2C_CCD_Config:u10|mI2C_DATA[7]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[4]                    ; I2C_CCD_Config:u10|mI2C_DATA[15]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[4]                    ; I2C_CCD_Config:u10|mI2C_DATA[13]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[4]                    ; I2C_CCD_Config:u10|mI2C_DATA[6]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[4]                    ; I2C_CCD_Config:u10|mI2C_DATA[9]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[4]                    ; I2C_CCD_Config:u10|mI2C_DATA[3]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 221.39 MHz ( period = 4.517 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[4]                    ; I2C_CCD_Config:u10|mI2C_DATA[14]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.305 ns                ;
; N/A                                     ; 221.48 MHz ( period = 4.515 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[23]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.302 ns                ;
; N/A                                     ; 221.48 MHz ( period = 4.515 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[12]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.302 ns                ;
; N/A                                     ; 221.48 MHz ( period = 4.515 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; I2C_CCD_Config:u10|mI2C_DATA[17]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.302 ns                ;
; N/A                                     ; 221.78 MHz ( period = 4.509 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[8]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.295 ns                ;
; N/A                                     ; 221.78 MHz ( period = 4.509 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[1]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.295 ns                ;
; N/A                                     ; 221.78 MHz ( period = 4.509 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[0]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.295 ns                ;
; N/A                                     ; 221.78 MHz ( period = 4.509 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[5]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.295 ns                ;
; N/A                                     ; 221.78 MHz ( period = 4.509 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[2]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.295 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; I2C_CCD_Config:u10|combo_cnt[15]                   ; I2C_CCD_Config:u10|senosr_exposure[7]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; I2C_CCD_Config:u10|combo_cnt[15]                   ; I2C_CCD_Config:u10|senosr_exposure[15]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; I2C_CCD_Config:u10|combo_cnt[15]                   ; I2C_CCD_Config:u10|senosr_exposure[13]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; I2C_CCD_Config:u10|combo_cnt[15]                   ; I2C_CCD_Config:u10|senosr_exposure[6]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; I2C_CCD_Config:u10|combo_cnt[15]                   ; I2C_CCD_Config:u10|senosr_exposure[9]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; I2C_CCD_Config:u10|combo_cnt[15]                   ; I2C_CCD_Config:u10|senosr_exposure[3]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; I2C_CCD_Config:u10|combo_cnt[15]                   ; I2C_CCD_Config:u10|senosr_exposure[14]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; I2C_CCD_Config:u10|combo_cnt[15]                   ; I2C_CCD_Config:u10|senosr_exposure[12]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; I2C_CCD_Config:u10|combo_cnt[15]                   ; I2C_CCD_Config:u10|senosr_exposure[11]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; I2C_CCD_Config:u10|combo_cnt[15]                   ; I2C_CCD_Config:u10|senosr_exposure[8]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; I2C_CCD_Config:u10|combo_cnt[15]                   ; I2C_CCD_Config:u10|senosr_exposure[5]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; I2C_CCD_Config:u10|combo_cnt[15]                   ; I2C_CCD_Config:u10|senosr_exposure[10]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; I2C_CCD_Config:u10|combo_cnt[15]                   ; I2C_CCD_Config:u10|senosr_exposure[4]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.291 ns                ;
; N/A                                     ; 222.12 MHz ( period = 4.502 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|mI2C_DATA[11]                   ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; I2C_CCD_Config:u10|combo_cnt[19]                   ; I2C_CCD_Config:u10|senosr_exposure[7]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; I2C_CCD_Config:u10|combo_cnt[19]                   ; I2C_CCD_Config:u10|senosr_exposure[15]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; I2C_CCD_Config:u10|combo_cnt[19]                   ; I2C_CCD_Config:u10|senosr_exposure[13]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; I2C_CCD_Config:u10|combo_cnt[19]                   ; I2C_CCD_Config:u10|senosr_exposure[6]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; I2C_CCD_Config:u10|combo_cnt[19]                   ; I2C_CCD_Config:u10|senosr_exposure[9]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; I2C_CCD_Config:u10|combo_cnt[19]                   ; I2C_CCD_Config:u10|senosr_exposure[3]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; I2C_CCD_Config:u10|combo_cnt[19]                   ; I2C_CCD_Config:u10|senosr_exposure[14]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; I2C_CCD_Config:u10|combo_cnt[19]                   ; I2C_CCD_Config:u10|senosr_exposure[12]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; I2C_CCD_Config:u10|combo_cnt[19]                   ; I2C_CCD_Config:u10|senosr_exposure[11]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; I2C_CCD_Config:u10|combo_cnt[19]                   ; I2C_CCD_Config:u10|senosr_exposure[8]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; I2C_CCD_Config:u10|combo_cnt[19]                   ; I2C_CCD_Config:u10|senosr_exposure[5]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; I2C_CCD_Config:u10|combo_cnt[19]                   ; I2C_CCD_Config:u10|senosr_exposure[10]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.37 MHz ( period = 4.497 ns )                    ; I2C_CCD_Config:u10|combo_cnt[19]                   ; I2C_CCD_Config:u10|senosr_exposure[4]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; I2C_CCD_Config:u10|combo_cnt[11]                   ; I2C_CCD_Config:u10|senosr_exposure[7]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; I2C_CCD_Config:u10|combo_cnt[11]                   ; I2C_CCD_Config:u10|senosr_exposure[15]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; I2C_CCD_Config:u10|combo_cnt[11]                   ; I2C_CCD_Config:u10|senosr_exposure[13]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; I2C_CCD_Config:u10|combo_cnt[11]                   ; I2C_CCD_Config:u10|senosr_exposure[6]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; I2C_CCD_Config:u10|combo_cnt[11]                   ; I2C_CCD_Config:u10|senosr_exposure[9]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; I2C_CCD_Config:u10|combo_cnt[11]                   ; I2C_CCD_Config:u10|senosr_exposure[3]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; I2C_CCD_Config:u10|combo_cnt[11]                   ; I2C_CCD_Config:u10|senosr_exposure[14]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; I2C_CCD_Config:u10|combo_cnt[11]                   ; I2C_CCD_Config:u10|senosr_exposure[12]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; I2C_CCD_Config:u10|combo_cnt[11]                   ; I2C_CCD_Config:u10|senosr_exposure[11]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; I2C_CCD_Config:u10|combo_cnt[11]                   ; I2C_CCD_Config:u10|senosr_exposure[8]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; I2C_CCD_Config:u10|combo_cnt[11]                   ; I2C_CCD_Config:u10|senosr_exposure[5]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; I2C_CCD_Config:u10|combo_cnt[11]                   ; I2C_CCD_Config:u10|senosr_exposure[10]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; I2C_CCD_Config:u10|combo_cnt[11]                   ; I2C_CCD_Config:u10|senosr_exposure[4]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.282 ns                ;
; N/A                                     ; 222.67 MHz ( period = 4.491 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|LUT_INDEX[3]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; 222.67 MHz ( period = 4.491 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|LUT_INDEX[5]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; 222.67 MHz ( period = 4.491 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|LUT_INDEX[4]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; 222.67 MHz ( period = 4.491 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|LUT_INDEX[1]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; 222.67 MHz ( period = 4.491 ns )                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; I2C_CCD_Config:u10|LUT_INDEX[2]                    ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; 222.92 MHz ( period = 4.486 ns )                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[2] ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.272 ns                ;
; N/A                                     ; 223.36 MHz ( period = 4.477 ns )                    ; I2C_CCD_Config:u10|combo_cnt[13]                   ; I2C_CCD_Config:u10|senosr_exposure[8]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.261 ns                ;
; N/A                                     ; 223.36 MHz ( period = 4.477 ns )                    ; I2C_CCD_Config:u10|combo_cnt[13]                   ; I2C_CCD_Config:u10|senosr_exposure[5]              ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.261 ns                ;
; N/A                                     ; 223.36 MHz ( period = 4.477 ns )                    ; I2C_CCD_Config:u10|combo_cnt[13]                   ; I2C_CCD_Config:u10|senosr_exposure[10]             ; iCLK_50    ; iCLK_50  ; None                        ; None                      ; 4.261 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                    ;                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'GPIO_CLKIN_N1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[1]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[2]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[3]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[4]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[5]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[6]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[7]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[8]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[9]                          ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[12]                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[13]                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[14]                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[15]                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[16]                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[17]                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[18]                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[19]                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[20]                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[21]                         ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.892 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg0  ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_memory_reg0  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg1  ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a1~porta_memory_reg0  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg2  ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a2~porta_memory_reg0  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg3  ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a3~porta_memory_reg0  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg4  ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a4~porta_memory_reg0  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg5  ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a5~porta_memory_reg0  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg6  ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a6~porta_memory_reg0  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg7  ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a7~porta_memory_reg0  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg8  ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a8~porta_memory_reg0  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg9  ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a9~porta_memory_reg0  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg10 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a12~porta_memory_reg0 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg11 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a13~porta_memory_reg0 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg12 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a14~porta_memory_reg0 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg13 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a15~porta_memory_reg0 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg14 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a16~porta_memory_reg0 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg15 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a17~porta_memory_reg0 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg16 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a18~porta_memory_reg0 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg17 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a19~porta_memory_reg0 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg18 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a20~porta_memory_reg0 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg19 ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a21~porta_memory_reg0 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 2.645 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg8  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.466 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg4  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.381 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d2[4]                                                                                                                                   ; RAWToRGB:u4|rGreen[5]                                                                                                                                      ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.410 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_LVAL                                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_LVAL                                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.363 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d1[9]                                                                                                                                   ; RAWToRGB:u4|wData1_d2[9]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.250 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg9  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[6]                          ; RAWToRGB:u4|wData2_d1[6]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg3  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.172 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg7  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.165 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg1  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.165 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg0  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.162 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg6  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.162 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg2  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.154 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg5  ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.152 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d1[3]                                                                                                                                   ; RAWToRGB:u4|wData2_d2[3]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d1[2]                                                                                                                                   ; RAWToRGB:u4|wData2_d2[2]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d2[0]                                                                                                                                   ; RAWToRGB:u4|rGreen[1]                                                                                                                                      ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d1[1]                                                                                                                                   ; RAWToRGB:u4|wData2_d2[1]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.158 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[2]                          ; RAWToRGB:u4|wData2_d1[2]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[1]                          ; RAWToRGB:u4|wData2_d1[1]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.099 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[3]                          ; RAWToRGB:u4|wData2_d1[3]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.099 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d1[3]                                                                                                                                   ; RAWToRGB:u4|wData1_d2[3]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 1.019 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_DATA[6]                                                                                                                                               ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.967 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[2]                          ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg12 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.959 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[4]                          ; RAWToRGB:u4|wData2_d1[4]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.968 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0]                          ; RAWToRGB:u4|wData2_d1[0]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.964 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[5]                          ; RAWToRGB:u4|wData2_d1[5]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.956 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[7]                          ; RAWToRGB:u4|wData2_d1[7]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.938 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[8]                          ; RAWToRGB:u4|wData2_d1[8]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.872 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_DATA[8]                                                                                                                                               ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.847 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_DATA[7]                                                                                                                                               ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_DATA[1]                                                                                                                                               ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_DATA[5]                                                                                                                                               ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_DATA[9]                                                                                                                                               ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_DATA[4]                                                                                                                                               ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.788 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_DATA[2]                                                                                                                                               ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_DATA[0]                                                                                                                                               ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.780 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[12]                         ; RAWToRGB:u4|wData1_d1[0]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[13]                         ; RAWToRGB:u4|wData1_d1[1]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[15]                         ; RAWToRGB:u4|wData1_d1[3]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[9]                          ; RAWToRGB:u4|wData2_d1[9]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[14]                         ; RAWToRGB:u4|wData1_d1[2]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.737 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[21]                         ; RAWToRGB:u4|wData1_d1[9]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[20]                         ; RAWToRGB:u4|wData1_d1[8]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[9]                          ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg19 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.712 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[17]                         ; RAWToRGB:u4|wData1_d1[5]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[8]                          ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg18 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.710 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[16]                         ; RAWToRGB:u4|wData1_d1[4]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[18]                         ; RAWToRGB:u4|wData1_d1[6]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0]                          ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg10 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.708 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[1]                          ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg11 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.708 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[5]                          ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg15 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.706 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[7]                          ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg17 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.706 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[6]                          ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg16 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.699 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[3]                          ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg13 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.697 ns                ;
; N/A   ; Restricted to 235.07 MHz ( period = 4.254 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[4]                          ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~porta_datain_reg14 ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.697 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d2[9]                                                                                                                                   ; RAWToRGB:u4|rGreen[10]                                                                                                                                     ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.685 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d2[7]                                                                                                                                   ; RAWToRGB:u4|rGreen[8]                                                                                                                                      ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.683 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d1[0]                                                                                                                                   ; RAWToRGB:u4|wData1_d2[0]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.678 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d2[0]                                                                                                                                   ; RAWToRGB:u4|rRed[0]                                                                                                                                        ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.677 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d1[6]                                                                                                                                   ; RAWToRGB:u4|wData1_d2[6]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.677 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d1[8]                                                                                                                                   ; RAWToRGB:u4|wData1_d2[8]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d1[0]                                                                                                                                   ; RAWToRGB:u4|wData2_d2[0]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d1[8]                                                                                                                                   ; RAWToRGB:u4|wData2_d2[8]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d2[6]                                                                                                                                   ; RAWToRGB:u4|rRed[6]                                                                                                                                        ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.673 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_DATA[3]                                                                                                                                               ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.663 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[19]                         ; RAWToRGB:u4|wData1_d1[7]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.685 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_LVAL                                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.602 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_LVAL                                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.602 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_LVAL                                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.601 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_LVAL                                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.601 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_LVAL                                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.599 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_LVAL                                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.596 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_LVAL                                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.596 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; rCCD_LVAL                                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.596 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d2[2]                                                                                                                                   ; RAWToRGB:u4|rGreen[3]                                                                                                                                      ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d2[3]                                                                                                                                   ; RAWToRGB:u4|rGreen[4]                                                                                                                                      ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d2[6]                                                                                                                                   ; RAWToRGB:u4|rGreen[7]                                                                                                                                      ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d2[5]                                                                                                                                   ; RAWToRGB:u4|rGreen[6]                                                                                                                                      ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d2[8]                                                                                                                                   ; RAWToRGB:u4|rGreen[9]                                                                                                                                      ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d1[4]                                                                                                                                   ; RAWToRGB:u4|wData1_d2[4]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d2[8]                                                                                                                                   ; RAWToRGB:u4|rRed[8]                                                                                                                                        ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d2[2]                                                                                                                                   ; RAWToRGB:u4|rRed[2]                                                                                                                                        ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d1[5]                                                                                                                                   ; RAWToRGB:u4|wData1_d2[5]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d2[7]                                                                                                                                   ; RAWToRGB:u4|rRed[7]                                                                                                                                        ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d2[1]                                                                                                                                   ; RAWToRGB:u4|rGreen[2]                                                                                                                                      ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d1[7]                                                                                                                                   ; RAWToRGB:u4|wData2_d2[7]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d1[9]                                                                                                                                   ; RAWToRGB:u4|wData2_d2[9]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d2[4]                                                                                                                                   ; RAWToRGB:u4|rRed[4]                                                                                                                                        ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d1[1]                                                                                                                                   ; RAWToRGB:u4|wData1_d2[1]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d1[2]                                                                                                                                   ; RAWToRGB:u4|wData1_d2[2]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d2[5]                                                                                                                                   ; RAWToRGB:u4|rRed[5]                                                                                                                                        ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d2[3]                                                                                                                                   ; RAWToRGB:u4|rRed[3]                                                                                                                                        ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d1[4]                                                                                                                                   ; RAWToRGB:u4|wData2_d2[4]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d2[1]                                                                                                                                   ; RAWToRGB:u4|rRed[1]                                                                                                                                        ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d1[5]                                                                                                                                   ; RAWToRGB:u4|wData2_d2[5]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData2_d1[6]                                                                                                                                   ; RAWToRGB:u4|wData2_d2[6]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d1[7]                                                                                                                                   ; RAWToRGB:u4|wData1_d2[7]                                                                                                                                   ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.528 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; RAWToRGB:u4|wData1_d2[9]                                                                                                                                   ; RAWToRGB:u4|rRed[9]                                                                                                                                        ; GPIO_CLKIN_N1 ; GPIO_CLKIN_N1 ; None                        ; None                      ; 0.528 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'vga_pll:u6|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+------------------------------------------+------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                               ; From Clock                               ; To Clock                                 ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+------------------------------------------+------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; vga_controller:vga|mVGA_V_SYNC                      ; vga_controller:vga|mVGA_V_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.523 ns                                ; vga_controller:vga|mVGA_H_SYNC                      ; vga_controller:vga|outVGA_BLANK  ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; vga_controller:vga|mVGA_H_SYNC                      ; vga_controller:vga|outVGA_H_SYNC ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.535 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.538 ns                                ; vga_controller:vga|V_Cont[12]                       ; vga_controller:vga|V_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.652 ns                                ; vga_controller:vga|mVGA_V_SYNC                      ; vga_controller:vga|outVGA_BLANK  ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.668 ns                 ;
; 0.665 ns                                ; vga_controller:vga|mVGA_V_SYNC                      ; vga_controller:vga|outVGA_V_SYNC ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.789 ns                                ; vga_controller:vga|H_Cont[12]                       ; vga_controller:vga|mVGA_H_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.807 ns                 ;
; 0.809 ns                                ; vga_controller:vga|V_Cont[8]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; vga_controller:vga|V_Cont[10]                       ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[1]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[0]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.812 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.814 ns                                ; vga_controller:vga|V_Cont[6]                        ; vga_controller:vga|V_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[1]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; vga_controller:vga|H_Cont[8]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.821 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.835 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[0]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.842 ns                                ; vga_controller:vga|V_Cont[7]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; vga_controller:vga|V_Cont[9]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.846 ns                                ; vga_controller:vga|V_Cont[5]                        ; vga_controller:vga|V_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.848 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; vga_controller:vga|V_Cont[4]                        ; vga_controller:vga|V_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|H_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.852 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.853 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|V_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 1.004 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|mVGA_H_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.022 ns                 ;
; 1.172 ns                                ; vga_controller:vga|V_Cont[10]                       ; vga_controller:vga|outVGA_R[1]   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.190 ns                 ;
; 1.176 ns                                ; vga_controller:vga|V_Cont[10]                       ; vga_controller:vga|outVGA_R[4]   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.194 ns                 ;
; 1.177 ns                                ; vga_controller:vga|V_Cont[10]                       ; vga_controller:vga|outVGA_R[3]   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.195 ns                 ;
; 1.192 ns                                ; vga_controller:vga|V_Cont[8]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.193 ns                                ; vga_controller:vga|V_Cont[10]                       ; vga_controller:vga|V_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.193 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.193 ns                                ; vga_controller:vga|H_Cont[11]                       ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.209 ns                 ;
; 1.194 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[1]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.210 ns                 ;
; 1.195 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.211 ns                 ;
; 1.198 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.214 ns                 ;
; 1.199 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.215 ns                 ;
; 1.199 ns                                ; vga_controller:vga|H_Cont[8]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.215 ns                 ;
; 1.200 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.202 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[0]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[1]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.211 ns                                ; vga_controller:vga|H_Cont[3]                        ; vga_controller:vga|H_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.227 ns                 ;
; 1.221 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[1]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.221 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.228 ns                                ; vga_controller:vga|V_Cont[7]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.228 ns                                ; vga_controller:vga|V_Cont[9]                        ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.232 ns                                ; vga_controller:vga|V_Cont[5]                        ; vga_controller:vga|V_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.234 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.250 ns                 ;
; 1.235 ns                                ; vga_controller:vga|V_Cont[4]                        ; vga_controller:vga|V_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.236 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.238 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.254 ns                 ;
; 1.239 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.255 ns                 ;
; 1.240 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|V_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.263 ns                                ; vga_controller:vga|V_Cont[8]                        ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.264 ns                                ; vga_controller:vga|V_Cont[10]                       ; vga_controller:vga|V_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.264 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.280 ns                 ;
; 1.265 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.281 ns                 ;
; 1.269 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.285 ns                 ;
; 1.270 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.286 ns                 ;
; 1.270 ns                                ; vga_controller:vga|H_Cont[8]                        ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.286 ns                 ;
; 1.271 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.287 ns                 ;
; 1.289 ns                                ; vga_controller:vga|V_Cont[6]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.305 ns                 ;
; 1.292 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.308 ns                 ;
; 1.292 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.308 ns                 ;
; 1.296 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.299 ns                                ; vga_controller:vga|V_Cont[7]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.315 ns                 ;
; 1.299 ns                                ; vga_controller:vga|V_Cont[9]                        ; vga_controller:vga|V_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.315 ns                 ;
; 1.305 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.321 ns                 ;
; 1.306 ns                                ; vga_controller:vga|V_Cont[4]                        ; vga_controller:vga|V_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.322 ns                 ;
; 1.307 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.323 ns                 ;
; 1.309 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.325 ns                 ;
; 1.310 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.326 ns                 ;
; 1.334 ns                                ; vga_controller:vga|V_Cont[8]                        ; vga_controller:vga|V_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.335 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.351 ns                 ;
; 1.336 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.352 ns                 ;
; 1.340 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.356 ns                 ;
; 1.341 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.357 ns                 ;
; 1.341 ns                                ; vga_controller:vga|H_Cont[8]                        ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.357 ns                 ;
; 1.342 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.358 ns                 ;
; 1.344 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[0]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.344 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[1]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.344 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.344 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.344 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.344 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.344 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.344 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.344 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.344 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.355 ns                                ; vga_controller:vga|H_Cont[8]                        ; vga_controller:vga|mVGA_H_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.373 ns                 ;
; 1.360 ns                                ; vga_controller:vga|H_Cont[9]                        ; vga_controller:vga|mVGA_H_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.378 ns                 ;
; 1.360 ns                                ; vga_controller:vga|V_Cont[6]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.376 ns                 ;
; 1.363 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.379 ns                 ;
; 1.367 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.383 ns                 ;
; 1.370 ns                                ; vga_controller:vga|V_Cont[7]                        ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.386 ns                 ;
; 1.370 ns                                ; vga_controller:vga|V_Cont[9]                        ; vga_controller:vga|V_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.386 ns                 ;
; 1.376 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.392 ns                 ;
; 1.378 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.394 ns                 ;
; 1.380 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.396 ns                 ;
; 1.391 ns                                ; vga_controller:vga|V_Cont[5]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.407 ns                 ;
; 1.405 ns                                ; vga_controller:vga|V_Cont[8]                        ; vga_controller:vga|V_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.421 ns                 ;
; 1.407 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.423 ns                 ;
; 1.411 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.427 ns                 ;
; 1.412 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.428 ns                 ;
; 1.412 ns                                ; vga_controller:vga|H_Cont[8]                        ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.428 ns                 ;
; 1.419 ns                                ; vga_controller:vga|V_Cont[10]                       ; vga_controller:vga|outVGA_R[0]   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.437 ns                 ;
; 1.424 ns                                ; vga_controller:vga|V_Cont[10]                       ; vga_controller:vga|outVGA_R[5]   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.442 ns                 ;
; 1.424 ns                                ; vga_controller:vga|V_Cont[10]                       ; vga_controller:vga|outVGA_R[2]   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.442 ns                 ;
; 1.430 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|mVGA_H_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.448 ns                 ;
; 1.431 ns                                ; vga_controller:vga|V_Cont[6]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.447 ns                 ;
; 1.434 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.450 ns                 ;
; 1.438 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.454 ns                 ;
; 1.441 ns                                ; vga_controller:vga|V_Cont[7]                        ; vga_controller:vga|V_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.457 ns                 ;
; 1.447 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.463 ns                 ;
; 1.449 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.465 ns                 ;
; 1.451 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.467 ns                 ;
; 1.451 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.467 ns                 ;
; 1.462 ns                                ; vga_controller:vga|V_Cont[5]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.478 ns                 ;
; 1.465 ns                                ; vga_controller:vga|V_Cont[4]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.481 ns                 ;
; 1.470 ns                                ; vga_controller:vga|V_Cont[10]                       ; vga_controller:vga|mVGA_V_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.484 ns                 ;
; 1.478 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.494 ns                 ;
; 1.482 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.498 ns                 ;
; 1.483 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.499 ns                 ;
; 1.489 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|mVGA_H_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.507 ns                 ;
; 1.494 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.501 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.517 ns                 ;
; 1.502 ns                                ; vga_controller:vga|V_Cont[6]                        ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.518 ns                 ;
; 1.509 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.525 ns                 ;
; 1.512 ns                                ; vga_controller:vga|V_Cont[7]                        ; vga_controller:vga|V_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.528 ns                 ;
; 1.518 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|mVGA_V_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.532 ns                 ;
; 1.520 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.536 ns                 ;
; 1.522 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.538 ns                 ;
; 1.522 ns                                ; vga_controller:vga|H_Cont[7]                        ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.538 ns                 ;
; 1.523 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|V_Cont[0]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.539 ns                 ;
; 1.523 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.539 ns                 ;
; 1.523 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.539 ns                 ;
; 1.523 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|V_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.539 ns                 ;
; 1.523 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|V_Cont[3]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.539 ns                 ;
; 1.523 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|V_Cont[1]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.539 ns                 ;
; 1.523 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|V_Cont[2]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.539 ns                 ;
; 1.523 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|V_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.539 ns                 ;
; 1.523 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.539 ns                 ;
; 1.523 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|V_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.539 ns                 ;
; 1.523 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.539 ns                 ;
; 1.533 ns                                ; vga_controller:vga|V_Cont[5]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.549 ns                 ;
; 1.536 ns                                ; vga_controller:vga|V_Cont[4]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.552 ns                 ;
; 1.549 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.565 ns                 ;
; 1.553 ns                                ; vga_controller:vga|H_Cont[6]                        ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.569 ns                 ;
; 1.565 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.581 ns                 ;
; 1.572 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.588 ns                 ;
; 1.573 ns                                ; vga_controller:vga|V_Cont[6]                        ; vga_controller:vga|V_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.589 ns                 ;
; 1.580 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.596 ns                 ;
; 1.591 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.607 ns                 ;
; 1.593 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[5]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.609 ns                 ;
; 1.593 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.609 ns                 ;
; 1.594 ns                                ; vga_controller:vga|H_Cont[3]                        ; vga_controller:vga|H_Cont[4]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.610 ns                 ;
; 1.604 ns                                ; vga_controller:vga|V_Cont[5]                        ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.606 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.622 ns                 ;
; 1.607 ns                                ; vga_controller:vga|V_Cont[4]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.623 ns                 ;
; 1.636 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.652 ns                 ;
; 1.642 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.658 ns                 ;
; 1.643 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.659 ns                 ;
; 1.644 ns                                ; vga_controller:vga|V_Cont[6]                        ; vga_controller:vga|V_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.660 ns                 ;
; 1.645 ns                                ; vga_controller:vga|H_Cont[10]                       ; vga_controller:vga|mVGA_H_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.663 ns                 ;
; 1.651 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.667 ns                 ;
; 1.654 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|mVGA_V_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.668 ns                 ;
; 1.662 ns                                ; vga_controller:vga|H_Cont[5]                        ; vga_controller:vga|H_Cont[12]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.678 ns                 ;
; 1.664 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[6]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.680 ns                 ;
; 1.664 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.680 ns                 ;
; 1.675 ns                                ; vga_controller:vga|V_Cont[5]                        ; vga_controller:vga|V_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.691 ns                 ;
; 1.677 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.693 ns                 ;
; 1.678 ns                                ; vga_controller:vga|V_Cont[4]                        ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.694 ns                 ;
; 1.690 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|mVGA_H_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.708 ns                 ;
; 1.707 ns                                ; vga_controller:vga|H_Cont[1]                        ; vga_controller:vga|H_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.723 ns                 ;
; 1.708 ns                                ; vga_controller:vga|V_Cont[0]                        ; vga_controller:vga|V_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.724 ns                 ;
; 1.713 ns                                ; vga_controller:vga|V_Cont[1]                        ; vga_controller:vga|V_Cont[8]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.729 ns                 ;
; 1.714 ns                                ; vga_controller:vga|V_Cont[3]                        ; vga_controller:vga|V_Cont[10]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.730 ns                 ;
; 1.722 ns                                ; vga_controller:vga|H_Cont[4]                        ; vga_controller:vga|H_Cont[11]    ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.738 ns                 ;
; 1.728 ns                                ; vga_controller:vga|V_Cont[2]                        ; vga_controller:vga|mVGA_V_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.742 ns                 ;
; 1.735 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|outVGA_R[2]   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.753 ns                 ;
; 1.735 ns                                ; vga_controller:vga|H_Cont[0]                        ; vga_controller:vga|H_Cont[7]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.751 ns                 ;
; 1.735 ns                                ; vga_controller:vga|H_Cont[2]                        ; vga_controller:vga|H_Cont[9]     ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.751 ns                 ;
; 1.737 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|outVGA_R[5]   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.755 ns                 ;
; 1.740 ns                                ; vga_controller:vga|V_Cont[11]                       ; vga_controller:vga|outVGA_R[0]   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.758 ns                 ;
; 1.740 ns                                ; vga_controller:vga|V_Cont[12]                       ; vga_controller:vga|mVGA_V_SYNC   ; vga_pll:u6|altpll:altpll_component|_clk0 ; vga_pll:u6|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.754 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                          ;                                          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+------------------------------------------+------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'iCLK_50'                                                                                                                                                                                                                                     ;
+------------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[12]              ; I2C_CCD_Config:u10|mI2C_DATA[12]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 0.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[14]              ; I2C_CCD_Config:u10|mI2C_DATA[14]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[7]               ; I2C_CCD_Config:u10|mI2C_DATA[7]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 1.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[15]              ; I2C_CCD_Config:u10|mI2C_DATA[15]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 1.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[3]               ; I2C_CCD_Config:u10|mI2C_DATA[3]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 1.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[6]               ; I2C_CCD_Config:u10|mI2C_DATA[6]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 1.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[13]              ; I2C_CCD_Config:u10|mI2C_DATA[13]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 1.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[9]               ; I2C_CCD_Config:u10|mI2C_DATA[9]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 1.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[11]              ; I2C_CCD_Config:u10|mI2C_DATA[11]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[5]               ; I2C_CCD_Config:u10|mI2C_DATA[5]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[8]               ; I2C_CCD_Config:u10|mI2C_DATA[8]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[2]               ; I2C_CCD_Config:u10|mI2C_DATA[0]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[10]              ; I2C_CCD_Config:u10|mI2C_DATA[10]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[3]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[2]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[4]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[6]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[7]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[8]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[15] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[14] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[13] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[12] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[11] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[19] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[18] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[4]               ; I2C_CCD_Config:u10|mI2C_DATA[4]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[5]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[11]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[8]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[1]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[0]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[5]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[2]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[3]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[2]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[4]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[6]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[7]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[8]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[15] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[14] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[13] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[12] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[11] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[19] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[18] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[5]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[10]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[4]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[2]               ; I2C_CCD_Config:u10|mI2C_DATA[1]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|senosr_exposure[2]               ; I2C_CCD_Config:u10|mI2C_DATA[2]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[11]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[8]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[1]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[0]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[5]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[2]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[3]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[2]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[4]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[6]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[7]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[8]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[15] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[14] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[13] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[12] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[11] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[19] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[18] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[5]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[23]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[12]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[17]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[3]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[2]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[4]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[6]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[7]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[8]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[15] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[14] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[13] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[12] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[11] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[19] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[18] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[5]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[5]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[3]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[2]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[4]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[6]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[7]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[8]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[15] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[14] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[13] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[12] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[11] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[19] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[18] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[10]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[3]           ; I2C_CCD_Config:u10|mI2C_DATA[4]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[0]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[22] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[21] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[6]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[5]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[11]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[8]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[1]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[0]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[5]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[24]                    ; I2C_CCD_Config:u10|mI2C_DATA[2]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 3.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[7]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[15]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[13]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[6]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[9]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[3]             ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[14]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[22]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[20]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[21]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[18]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[16]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|iexposure_adj_delay[2]           ; I2C_CCD_Config:u10|mI2C_DATA[19]            ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[3]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[2]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[4]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[6]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[7]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[8]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[15] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[14] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[13] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[12] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[11] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[10] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[9]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[19] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[18] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[17] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[2]                     ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[16] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[18]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[1]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[18]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[20] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[18]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23] ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[18]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[3]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[18]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[2]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; I2C_CCD_Config:u10|combo_cnt[18]                    ; I2C_CCD_Config:u10|I2C_Controller:u0|SD[4]  ; iCLK_50    ; iCLK_50  ; None                       ; None                       ; 4.022 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                             ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                        ;
+-------+--------------+------------+------------+-------------------------------------------+---------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                        ; To Clock      ;
+-------+--------------+------------+------------+-------------------------------------------+---------------+
; N/A   ; None         ; 7.709 ns   ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[7]     ; iCLK_50       ;
; N/A   ; None         ; 7.709 ns   ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[15]    ; iCLK_50       ;
; N/A   ; None         ; 7.709 ns   ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[13]    ; iCLK_50       ;
; N/A   ; None         ; 7.709 ns   ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[6]     ; iCLK_50       ;
; N/A   ; None         ; 7.709 ns   ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[9]     ; iCLK_50       ;
; N/A   ; None         ; 7.709 ns   ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[3]     ; iCLK_50       ;
; N/A   ; None         ; 7.709 ns   ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[14]    ; iCLK_50       ;
; N/A   ; None         ; 7.709 ns   ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[12]    ; iCLK_50       ;
; N/A   ; None         ; 7.709 ns   ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[11]    ; iCLK_50       ;
; N/A   ; None         ; 7.709 ns   ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[8]     ; iCLK_50       ;
; N/A   ; None         ; 7.709 ns   ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[5]     ; iCLK_50       ;
; N/A   ; None         ; 7.709 ns   ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[10]    ; iCLK_50       ;
; N/A   ; None         ; 7.709 ns   ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[4]     ; iCLK_50       ;
; N/A   ; None         ; 7.571 ns   ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[2]     ; iCLK_50       ;
; N/A   ; None         ; 5.761 ns   ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[7]     ; iCLK_50       ;
; N/A   ; None         ; 5.761 ns   ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[15]    ; iCLK_50       ;
; N/A   ; None         ; 5.761 ns   ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[13]    ; iCLK_50       ;
; N/A   ; None         ; 5.761 ns   ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[6]     ; iCLK_50       ;
; N/A   ; None         ; 5.761 ns   ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[9]     ; iCLK_50       ;
; N/A   ; None         ; 5.761 ns   ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[3]     ; iCLK_50       ;
; N/A   ; None         ; 5.761 ns   ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[14]    ; iCLK_50       ;
; N/A   ; None         ; 5.761 ns   ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[12]    ; iCLK_50       ;
; N/A   ; None         ; 5.761 ns   ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[11]    ; iCLK_50       ;
; N/A   ; None         ; 5.761 ns   ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[8]     ; iCLK_50       ;
; N/A   ; None         ; 5.761 ns   ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[5]     ; iCLK_50       ;
; N/A   ; None         ; 5.761 ns   ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[10]    ; iCLK_50       ;
; N/A   ; None         ; 5.761 ns   ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[4]     ; iCLK_50       ;
; N/A   ; None         ; 5.662 ns   ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[2]     ; iCLK_50       ;
; N/A   ; None         ; 4.406 ns   ; GPIO_1[17] ; rCCD_LVAL                                 ; GPIO_CLKIN_N1 ;
; N/A   ; None         ; 4.247 ns   ; GPIO_1[9]  ; rCCD_DATA[2]                              ; GPIO_CLKIN_N1 ;
; N/A   ; None         ; 4.113 ns   ; GPIO_1[10] ; rCCD_DATA[1]                              ; GPIO_CLKIN_N1 ;
; N/A   ; None         ; 4.093 ns   ; iKEY[1]    ; I2C_CCD_Config:u10|iexposure_adj_delay[0] ; iCLK_50       ;
; N/A   ; None         ; 4.075 ns   ; GPIO_1[7]  ; rCCD_DATA[4]                              ; GPIO_CLKIN_N1 ;
; N/A   ; None         ; 3.917 ns   ; GPIO_1[4]  ; rCCD_DATA[7]                              ; GPIO_CLKIN_N1 ;
; N/A   ; None         ; 3.891 ns   ; GPIO_1[5]  ; rCCD_DATA[6]                              ; GPIO_CLKIN_N1 ;
; N/A   ; None         ; 3.885 ns   ; GPIO_1[11] ; rCCD_DATA[0]                              ; GPIO_CLKIN_N1 ;
; N/A   ; None         ; 3.809 ns   ; GPIO_1[2]  ; rCCD_DATA[9]                              ; GPIO_CLKIN_N1 ;
; N/A   ; None         ; 3.772 ns   ; GPIO_1[8]  ; rCCD_DATA[3]                              ; GPIO_CLKIN_N1 ;
; N/A   ; None         ; 3.744 ns   ; GPIO_1[6]  ; rCCD_DATA[5]                              ; GPIO_CLKIN_N1 ;
; N/A   ; None         ; 3.676 ns   ; GPIO_1[3]  ; rCCD_DATA[8]                              ; GPIO_CLKIN_N1 ;
; N/A   ; None         ; 2.614 ns   ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[2]           ; iCLK_50       ;
; N/A   ; None         ; 2.588 ns   ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[1]           ; iCLK_50       ;
; N/A   ; None         ; 2.270 ns   ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[4]           ; iCLK_50       ;
; N/A   ; None         ; 2.130 ns   ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[8]           ; iCLK_50       ;
; N/A   ; None         ; 1.935 ns   ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[10]          ; iCLK_50       ;
; N/A   ; None         ; 1.832 ns   ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[0]           ; iCLK_50       ;
; N/A   ; None         ; 1.807 ns   ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[5]           ; iCLK_50       ;
; N/A   ; None         ; 1.188 ns   ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[11]          ; iCLK_50       ;
; N/A   ; None         ; 1.025 ns   ; GPIO_1[19] ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK1 ; iCLK_50       ;
; N/A   ; None         ; -0.008 ns  ; GPIO_1[19] ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK3 ; iCLK_50       ;
; N/A   ; None         ; -0.250 ns  ; GPIO_1[19] ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK4 ; iCLK_50       ;
; N/A   ; None         ; -0.250 ns  ; GPIO_1[19] ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK2 ; iCLK_50       ;
+-------+--------------+------------+------------+-------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                ;
+-------+--------------+------------+----------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                               ; To           ; From Clock ;
+-------+--------------+------------+----------------------------------------------------+--------------+------------+
; N/A   ; None         ; 15.339 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5] ; GPIO_1[20]   ; iCLK_50    ;
; N/A   ; None         ; 14.874 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[2] ; GPIO_1[20]   ; iCLK_50    ;
; N/A   ; None         ; 14.794 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[4] ; GPIO_1[20]   ; iCLK_50    ;
; N/A   ; None         ; 14.516 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[3] ; GPIO_1[20]   ; iCLK_50    ;
; N/A   ; None         ; 14.282 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[6] ; GPIO_1[20]   ; iCLK_50    ;
; N/A   ; None         ; 13.873 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SDO           ; GPIO_1[19]   ; iCLK_50    ;
; N/A   ; None         ; 13.669 ns  ; I2C_CCD_Config:u10|I2C_Controller:u0|SCLK          ; GPIO_1[20]   ; iCLK_50    ;
; N/A   ; None         ; 9.475 ns   ; I2C_CCD_Config:u10|mI2C_CTRL_CLK                   ; GPIO_1[20]   ; iCLK_50    ;
; N/A   ; None         ; 8.391 ns   ; ResetDelay:u2|oRST_1                               ; GPIO_1[14]   ; iCLK_50    ;
; N/A   ; None         ; 6.911 ns   ; vga_controller:vga|outVGA_R[5]                     ; oVGA_R[5]    ; iTD1_CLK27 ;
; N/A   ; None         ; 6.442 ns   ; vga_controller:vga|outVGA_R[0]                     ; oVGA_R[0]    ; iTD1_CLK27 ;
; N/A   ; None         ; 6.191 ns   ; vga_controller:vga|outVGA_H_SYNC                   ; oVGA_HS      ; iTD1_CLK27 ;
; N/A   ; None         ; 5.977 ns   ; vga_controller:vga|outVGA_R[2]                     ; oVGA_R[2]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.806 ns   ; vga_controller:vga|outVGA_G[2]                     ; oVGA_G[2]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.784 ns   ; vga_controller:vga|outVGA_R[1]                     ; oVGA_R[1]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.779 ns   ; vga_controller:vga|outVGA_R[4]                     ; oVGA_R[4]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.609 ns   ; vga_controller:vga|outVGA_G[1]                     ; oVGA_G[1]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.568 ns   ; vga_controller:vga|outVGA_R[3]                     ; oVGA_R[3]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.554 ns   ; vga_controller:vga|outVGA_V_SYNC                   ; oVGA_VS      ; iTD1_CLK27 ;
; N/A   ; None         ; 5.383 ns   ; vga_controller:vga|outVGA_G[5]                     ; oVGA_G[5]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.370 ns   ; vga_controller:vga|outVGA_R[8]                     ; oVGA_R[8]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.365 ns   ; vga_controller:vga|outVGA_G[3]                     ; oVGA_G[3]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.362 ns   ; vga_controller:vga|outVGA_R[7]                     ; oVGA_R[7]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.255 ns   ; vga_controller:vga|outVGA_BLANK                    ; oVGA_BLANK_N ; iTD1_CLK27 ;
; N/A   ; None         ; 5.220 ns   ; vga_controller:vga|outVGA_R[9]                     ; oVGA_R[9]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.175 ns   ; vga_controller:vga|outVGA_G[4]                     ; oVGA_G[4]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.131 ns   ; vga_controller:vga|outVGA_G[7]                     ; oVGA_G[7]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.125 ns   ; vga_controller:vga|outVGA_R[6]                     ; oVGA_R[6]    ; iTD1_CLK27 ;
; N/A   ; None         ; 5.039 ns   ; vga_controller:vga|outVGA_G[0]                     ; oVGA_G[0]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.941 ns   ; vga_controller:vga|outVGA_B[9]                     ; oVGA_B[9]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.922 ns   ; vga_controller:vga|outVGA_G[9]                     ; oVGA_G[9]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.917 ns   ; vga_controller:vga|outVGA_B[8]                     ; oVGA_B[8]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.909 ns   ; vga_controller:vga|outVGA_G[8]                     ; oVGA_G[8]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.899 ns   ; vga_controller:vga|outVGA_G[6]                     ; oVGA_G[6]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.703 ns   ; vga_controller:vga|outVGA_B[7]                     ; oVGA_B[7]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.690 ns   ; vga_controller:vga|outVGA_B[6]                     ; oVGA_B[6]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.543 ns   ; vga_controller:vga|outVGA_B[2]                     ; oVGA_B[2]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.467 ns   ; vga_controller:vga|outVGA_B[5]                     ; oVGA_B[5]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.462 ns   ; vga_controller:vga|outVGA_B[3]                     ; oVGA_B[3]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.456 ns   ; vga_controller:vga|outVGA_B[4]                     ; oVGA_B[4]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.425 ns   ; vga_controller:vga|outVGA_B[1]                     ; oVGA_B[1]    ; iTD1_CLK27 ;
; N/A   ; None         ; 4.424 ns   ; vga_controller:vga|outVGA_B[0]                     ; oVGA_B[0]    ; iTD1_CLK27 ;
; N/A   ; None         ; 2.871 ns   ; vga_pll:u6|altpll:altpll_component|_clk0           ; oVGA_CLOCK   ; iTD1_CLK27 ;
+-------+--------------+------------+----------------------------------------------------+--------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+---------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To        ;
+-------+-------------------+-----------------+---------+-----------+
; N/A   ; None              ; 10.767 ns       ; iSW[16] ; oLEDR[16] ;
; N/A   ; None              ; 10.587 ns       ; iSW[3]  ; oLEDR[3]  ;
; N/A   ; None              ; 10.499 ns       ; iSW[17] ; oLEDR[17] ;
; N/A   ; None              ; 10.496 ns       ; iSW[1]  ; oLEDR[1]  ;
; N/A   ; None              ; 10.479 ns       ; iSW[2]  ; oLEDR[2]  ;
; N/A   ; None              ; 10.455 ns       ; iSW[0]  ; oLEDR[0]  ;
; N/A   ; None              ; 10.356 ns       ; iSW[6]  ; oLEDR[6]  ;
; N/A   ; None              ; 10.218 ns       ; iSW[4]  ; oLEDR[4]  ;
; N/A   ; None              ; 10.193 ns       ; iSW[7]  ; oLEDR[7]  ;
; N/A   ; None              ; 10.165 ns       ; iSW[8]  ; oLEDR[8]  ;
; N/A   ; None              ; 10.152 ns       ; iSW[5]  ; oLEDR[5]  ;
; N/A   ; None              ; 10.095 ns       ; iSW[14] ; oLEDR[14] ;
; N/A   ; None              ; 9.960 ns        ; iSW[15] ; oLEDR[15] ;
; N/A   ; None              ; 9.882 ns        ; iSW[9]  ; oLEDR[9]  ;
; N/A   ; None              ; 9.875 ns        ; iSW[13] ; oLEDR[13] ;
; N/A   ; None              ; 9.792 ns        ; iSW[12] ; oLEDR[12] ;
; N/A   ; None              ; 9.614 ns        ; iSW[11] ; oLEDR[11] ;
; N/A   ; None              ; 9.300 ns        ; iSW[10] ; oLEDR[10] ;
+-------+-------------------+-----------------+---------+-----------+


+------------------------------------------------------------------------------------------------------------------+
; th                                                                                                               ;
+---------------+-------------+-----------+------------+-------------------------------------------+---------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                        ; To Clock      ;
+---------------+-------------+-----------+------------+-------------------------------------------+---------------+
; N/A           ; None        ; 0.480 ns  ; GPIO_1[19] ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK4 ; iCLK_50       ;
; N/A           ; None        ; 0.480 ns  ; GPIO_1[19] ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK2 ; iCLK_50       ;
; N/A           ; None        ; 0.238 ns  ; GPIO_1[19] ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK3 ; iCLK_50       ;
; N/A           ; None        ; -0.031 ns ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[10]          ; iCLK_50       ;
; N/A           ; None        ; -0.760 ns ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[4]           ; iCLK_50       ;
; N/A           ; None        ; -0.795 ns ; GPIO_1[19] ; I2C_CCD_Config:u10|I2C_Controller:u0|ACK1 ; iCLK_50       ;
; N/A           ; None        ; -0.958 ns ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[11]          ; iCLK_50       ;
; N/A           ; None        ; -1.577 ns ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[5]           ; iCLK_50       ;
; N/A           ; None        ; -1.580 ns ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[0]           ; iCLK_50       ;
; N/A           ; None        ; -1.900 ns ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[8]           ; iCLK_50       ;
; N/A           ; None        ; -2.358 ns ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[1]           ; iCLK_50       ;
; N/A           ; None        ; -2.384 ns ; iSW[16]    ; I2C_CCD_Config:u10|mI2C_DATA[2]           ; iCLK_50       ;
; N/A           ; None        ; -3.446 ns ; GPIO_1[3]  ; rCCD_DATA[8]                              ; GPIO_CLKIN_N1 ;
; N/A           ; None        ; -3.514 ns ; GPIO_1[6]  ; rCCD_DATA[5]                              ; GPIO_CLKIN_N1 ;
; N/A           ; None        ; -3.542 ns ; GPIO_1[8]  ; rCCD_DATA[3]                              ; GPIO_CLKIN_N1 ;
; N/A           ; None        ; -3.579 ns ; GPIO_1[2]  ; rCCD_DATA[9]                              ; GPIO_CLKIN_N1 ;
; N/A           ; None        ; -3.655 ns ; GPIO_1[11] ; rCCD_DATA[0]                              ; GPIO_CLKIN_N1 ;
; N/A           ; None        ; -3.661 ns ; GPIO_1[5]  ; rCCD_DATA[6]                              ; GPIO_CLKIN_N1 ;
; N/A           ; None        ; -3.687 ns ; GPIO_1[4]  ; rCCD_DATA[7]                              ; GPIO_CLKIN_N1 ;
; N/A           ; None        ; -3.845 ns ; GPIO_1[7]  ; rCCD_DATA[4]                              ; GPIO_CLKIN_N1 ;
; N/A           ; None        ; -3.863 ns ; iKEY[1]    ; I2C_CCD_Config:u10|iexposure_adj_delay[0] ; iCLK_50       ;
; N/A           ; None        ; -3.883 ns ; GPIO_1[10] ; rCCD_DATA[1]                              ; GPIO_CLKIN_N1 ;
; N/A           ; None        ; -4.017 ns ; GPIO_1[9]  ; rCCD_DATA[2]                              ; GPIO_CLKIN_N1 ;
; N/A           ; None        ; -4.176 ns ; GPIO_1[17] ; rCCD_LVAL                                 ; GPIO_CLKIN_N1 ;
; N/A           ; None        ; -4.667 ns ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[15]    ; iCLK_50       ;
; N/A           ; None        ; -4.674 ns ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[2]     ; iCLK_50       ;
; N/A           ; None        ; -4.936 ns ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[14]    ; iCLK_50       ;
; N/A           ; None        ; -4.938 ns ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[12]    ; iCLK_50       ;
; N/A           ; None        ; -4.941 ns ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[13]    ; iCLK_50       ;
; N/A           ; None        ; -4.942 ns ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[4]     ; iCLK_50       ;
; N/A           ; None        ; -4.943 ns ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[11]    ; iCLK_50       ;
; N/A           ; None        ; -4.946 ns ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[5]     ; iCLK_50       ;
; N/A           ; None        ; -5.049 ns ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[7]     ; iCLK_50       ;
; N/A           ; None        ; -5.049 ns ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[6]     ; iCLK_50       ;
; N/A           ; None        ; -5.051 ns ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[9]     ; iCLK_50       ;
; N/A           ; None        ; -5.051 ns ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[8]     ; iCLK_50       ;
; N/A           ; None        ; -5.056 ns ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[10]    ; iCLK_50       ;
; N/A           ; None        ; -5.393 ns ; iSW[0]     ; I2C_CCD_Config:u10|senosr_exposure[3]     ; iCLK_50       ;
; N/A           ; None        ; -5.432 ns ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[2]     ; iCLK_50       ;
; N/A           ; None        ; -5.531 ns ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[7]     ; iCLK_50       ;
; N/A           ; None        ; -5.531 ns ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[15]    ; iCLK_50       ;
; N/A           ; None        ; -5.531 ns ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[13]    ; iCLK_50       ;
; N/A           ; None        ; -5.531 ns ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[6]     ; iCLK_50       ;
; N/A           ; None        ; -5.531 ns ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[9]     ; iCLK_50       ;
; N/A           ; None        ; -5.531 ns ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[3]     ; iCLK_50       ;
; N/A           ; None        ; -5.531 ns ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[14]    ; iCLK_50       ;
; N/A           ; None        ; -5.531 ns ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[12]    ; iCLK_50       ;
; N/A           ; None        ; -5.531 ns ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[11]    ; iCLK_50       ;
; N/A           ; None        ; -5.531 ns ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[8]     ; iCLK_50       ;
; N/A           ; None        ; -5.531 ns ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[5]     ; iCLK_50       ;
; N/A           ; None        ; -5.531 ns ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[10]    ; iCLK_50       ;
; N/A           ; None        ; -5.531 ns ; iKEY[1]    ; I2C_CCD_Config:u10|senosr_exposure[4]     ; iCLK_50       ;
+---------------+-------------+-----------+------------+-------------------------------------------+---------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Dec 09 15:11:40 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off GreenScreen -c GreenScreen --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "iCLK_50" is an undefined clock
    Info: Assuming node "GPIO_CLKIN_N1" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "I2C_CCD_Config:u10|mI2C_CTRL_CLK" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 5.251 ns for clock "vga_pll:u6|altpll:altpll_component|_clk0" between source register "vga_controller:vga|V_Cont[2]" and destination register "vga_controller:vga|outVGA_B[0]"
    Info: Fmax is 249.5 MHz (period= 4.008 ns)
    Info: + Largest register to register requirement is 9.066 ns
        Info: + Setup relationship between source and destination is 9.259 ns
            Info: + Latch edge is 6.631 ns
                Info: Clock period of Destination clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.628 ns
                Info: Clock period of Source clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.021 ns
            Info: + Shortest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.775 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 62; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.200 ns) + CELL(0.537 ns) = 2.775 ns; Loc. = LCFF_X53_Y43_N21; Fanout = 1; REG Node = 'vga_controller:vga|outVGA_B[0]'
                Info: Total cell delay = 0.537 ns ( 19.35 % )
                Info: Total interconnect delay = 2.238 ns ( 80.65 % )
            Info: - Longest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to source register is 2.754 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 62; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.179 ns) + CELL(0.537 ns) = 2.754 ns; Loc. = LCFF_X53_Y35_N7; Fanout = 5; REG Node = 'vga_controller:vga|V_Cont[2]'
                Info: Total cell delay = 0.537 ns ( 19.50 % )
                Info: Total interconnect delay = 2.217 ns ( 80.50 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 3.815 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y35_N7; Fanout = 5; REG Node = 'vga_controller:vga|V_Cont[2]'
        Info: 2: + IC(0.516 ns) + CELL(0.376 ns) = 0.892 ns; Loc. = LCCOMB_X54_Y35_N28; Fanout = 1; COMB Node = 'vga_controller:vga|LessThan4~0'
        Info: 3: + IC(0.268 ns) + CELL(0.150 ns) = 1.310 ns; Loc. = LCCOMB_X54_Y35_N30; Fanout = 1; COMB Node = 'vga_controller:vga|LessThan4~1'
        Info: 4: + IC(0.273 ns) + CELL(0.420 ns) = 2.003 ns; Loc. = LCCOMB_X54_Y35_N26; Fanout = 30; COMB Node = 'vga_controller:vga|mVGA_R~1'
        Info: 5: + IC(1.318 ns) + CELL(0.410 ns) = 3.731 ns; Loc. = LCCOMB_X53_Y43_N20; Fanout = 1; COMB Node = 'vga_controller:vga|mVGA_B[0]~0'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.815 ns; Loc. = LCFF_X53_Y43_N21; Fanout = 1; REG Node = 'vga_controller:vga|outVGA_B[0]'
        Info: Total cell delay = 1.440 ns ( 37.75 % )
        Info: Total interconnect delay = 2.375 ns ( 62.25 % )
Info: No valid register-to-register data paths exist for clock "iTD1_CLK27"
Info: Clock "iCLK_50" has Internal fmax of 189.83 MHz between source register "I2C_CCD_Config:u10|LUT_INDEX[2]" and destination register "I2C_CCD_Config:u10|mI2C_DATA[22]" (period= 5.268 ns)
    Info: + Longest register to register delay is 5.056 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y28_N19; Fanout = 29; REG Node = 'I2C_CCD_Config:u10|LUT_INDEX[2]'
        Info: 2: + IC(1.362 ns) + CELL(0.371 ns) = 1.733 ns; Loc. = LCCOMB_X47_Y26_N4; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10|LessThan3~0'
        Info: 3: + IC(0.250 ns) + CELL(0.275 ns) = 2.258 ns; Loc. = LCCOMB_X47_Y26_N2; Fanout = 7; COMB Node = 'I2C_CCD_Config:u10|LessThan3~1'
        Info: 4: + IC(0.273 ns) + CELL(0.150 ns) = 2.681 ns; Loc. = LCCOMB_X47_Y26_N28; Fanout = 24; COMB Node = 'I2C_CCD_Config:u10|mI2C_DATA[23]~0'
        Info: 5: + IC(1.715 ns) + CELL(0.660 ns) = 5.056 ns; Loc. = LCFF_X45_Y27_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u10|mI2C_DATA[22]'
        Info: Total cell delay = 1.456 ns ( 28.80 % )
        Info: Total interconnect delay = 3.600 ns ( 71.20 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "iCLK_50" to destination register is 7.208 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'
            Info: 2: + IC(1.510 ns) + CELL(0.787 ns) = 3.256 ns; Loc. = LCFF_X49_Y24_N3; Fanout = 3; REG Node = 'I2C_CCD_Config:u10|mI2C_CTRL_CLK'
            Info: 3: + IC(2.183 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G12; Fanout = 72; COMB Node = 'I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl'
            Info: 4: + IC(1.232 ns) + CELL(0.537 ns) = 7.208 ns; Loc. = LCFF_X45_Y27_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u10|mI2C_DATA[22]'
            Info: Total cell delay = 2.283 ns ( 31.67 % )
            Info: Total interconnect delay = 4.925 ns ( 68.33 % )
        Info: - Longest clock path from clock "iCLK_50" to source register is 7.206 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'
            Info: 2: + IC(1.510 ns) + CELL(0.787 ns) = 3.256 ns; Loc. = LCFF_X49_Y24_N3; Fanout = 3; REG Node = 'I2C_CCD_Config:u10|mI2C_CTRL_CLK'
            Info: 3: + IC(2.183 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G12; Fanout = 72; COMB Node = 'I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl'
            Info: 4: + IC(1.230 ns) + CELL(0.537 ns) = 7.206 ns; Loc. = LCFF_X45_Y28_N19; Fanout = 29; REG Node = 'I2C_CCD_Config:u10|LUT_INDEX[2]'
            Info: Total cell delay = 2.283 ns ( 31.68 % )
            Info: Total interconnect delay = 4.923 ns ( 68.32 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "GPIO_CLKIN_N1" Internal fmax is restricted to 235.07 MHz between source memory "RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0" and destination memory "RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0]"
    Info: fmax restricted to Clock High delay (2.127 ns) plus Clock Low delay (2.127 ns) : restricted to 4.254 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.892 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X55_Y40; Fanout = 20; MEM Node = 'RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.892 ns) = 2.892 ns; Loc. = M4K_X55_Y40; Fanout = 2; MEM Node = 'RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0]'
            Info: Total cell delay = 2.892 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.053 ns
            Info: + Shortest clock path from clock "GPIO_CLKIN_N1" to destination memory is 2.852 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 1; CLK Node = 'GPIO_CLKIN_N1'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G15; Fanout = 143; COMB Node = 'GPIO_CLKIN_N1~clkctrl'
                Info: 3: + IC(1.113 ns) + CELL(0.636 ns) = 2.852 ns; Loc. = M4K_X55_Y40; Fanout = 2; MEM Node = 'RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|q_b[0]'
                Info: Total cell delay = 1.625 ns ( 56.98 % )
                Info: Total interconnect delay = 1.227 ns ( 43.02 % )
            Info: - Longest clock path from clock "GPIO_CLKIN_N1" to source memory is 2.905 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AH14; Fanout = 1; CLK Node = 'GPIO_CLKIN_N1'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G15; Fanout = 143; COMB Node = 'GPIO_CLKIN_N1~clkctrl'
                Info: 3: + IC(1.113 ns) + CELL(0.689 ns) = 2.905 ns; Loc. = M4K_X55_Y40; Fanout = 20; MEM Node = 'RAWToRGB:u4|line_buffer:L1|altshift_taps:altshift_taps_component|shift_taps_fms:auto_generated|altsyncram_16d1:altsyncram2|ram_block5a0~portb_address_reg0'
                Info: Total cell delay = 1.678 ns ( 57.76 % )
                Info: Total interconnect delay = 1.227 ns ( 42.24 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: Minimum slack time is 391 ps for clock "vga_pll:u6|altpll:altpll_component|_clk0" between source register "vga_controller:vga|mVGA_V_SYNC" and destination register "vga_controller:vga|mVGA_V_SYNC"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y35_N9; Fanout = 3; REG Node = 'vga_controller:vga|mVGA_V_SYNC'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X52_Y35_N8; Fanout = 1; COMB Node = 'vga_controller:vga|mVGA_V_SYNC~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X52_Y35_N9; Fanout = 3; REG Node = 'vga_controller:vga|mVGA_V_SYNC'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.628 ns
                Info: Clock period of Destination clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.628 ns
                Info: Clock period of Source clock "vga_pll:u6|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.628 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to destination register is 2.752 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 62; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.177 ns) + CELL(0.537 ns) = 2.752 ns; Loc. = LCFF_X52_Y35_N9; Fanout = 3; REG Node = 'vga_controller:vga|mVGA_V_SYNC'
                Info: Total cell delay = 0.537 ns ( 19.51 % )
                Info: Total interconnect delay = 2.215 ns ( 80.49 % )
            Info: - Shortest clock path from clock "vga_pll:u6|altpll:altpll_component|_clk0" to source register is 2.752 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'vga_pll:u6|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.038 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G11; Fanout = 62; COMB Node = 'vga_pll:u6|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.177 ns) + CELL(0.537 ns) = 2.752 ns; Loc. = LCFF_X52_Y35_N9; Fanout = 3; REG Node = 'vga_controller:vga|mVGA_V_SYNC'
                Info: Total cell delay = 0.537 ns ( 19.51 % )
                Info: Total interconnect delay = 2.215 ns ( 80.49 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "iCLK_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "I2C_CCD_Config:u10|senosr_exposure[12]" and destination pin or register "I2C_CCD_Config:u10|mI2C_DATA[12]" for clock "iCLK_50" (Hold time is 3.508 ns)
    Info: + Largest clock skew is 4.370 ns
        Info: + Longest clock path from clock "iCLK_50" to destination register is 7.207 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'
            Info: 2: + IC(1.510 ns) + CELL(0.787 ns) = 3.256 ns; Loc. = LCFF_X49_Y24_N3; Fanout = 3; REG Node = 'I2C_CCD_Config:u10|mI2C_CTRL_CLK'
            Info: 3: + IC(2.183 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G12; Fanout = 72; COMB Node = 'I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl'
            Info: 4: + IC(1.231 ns) + CELL(0.537 ns) = 7.207 ns; Loc. = LCFF_X43_Y27_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u10|mI2C_DATA[12]'
            Info: Total cell delay = 2.283 ns ( 31.68 % )
            Info: Total interconnect delay = 4.924 ns ( 68.32 % )
        Info: - Shortest clock path from clock "iCLK_50" to source register is 2.837 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'
            Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 94; COMB Node = 'iCLK_50~clkctrl'
            Info: 3: + IC(1.229 ns) + CELL(0.537 ns) = 2.837 ns; Loc. = LCFF_X42_Y27_N21; Fanout = 5; REG Node = 'I2C_CCD_Config:u10|senosr_exposure[12]'
            Info: Total cell delay = 1.496 ns ( 52.73 % )
            Info: Total interconnect delay = 1.341 ns ( 47.27 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.878 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y27_N21; Fanout = 5; REG Node = 'I2C_CCD_Config:u10|senosr_exposure[12]'
        Info: 2: + IC(0.523 ns) + CELL(0.271 ns) = 0.794 ns; Loc. = LCCOMB_X43_Y27_N10; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10|Mux11~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.878 ns; Loc. = LCFF_X43_Y27_N11; Fanout = 1; REG Node = 'I2C_CCD_Config:u10|mI2C_DATA[12]'
        Info: Total cell delay = 0.355 ns ( 40.43 % )
        Info: Total interconnect delay = 0.523 ns ( 59.57 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "I2C_CCD_Config:u10|senosr_exposure[7]" (data pin = "iSW[0]", clock pin = "iCLK_50") is 7.709 ns
    Info: + Longest pin to register delay is 10.582 ns
        Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 33; PIN Node = 'iSW[0]'
        Info: 2: + IC(6.655 ns) + CELL(0.150 ns) = 7.627 ns; Loc. = LCCOMB_X43_Y27_N20; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10|senosr_exposure[15]~25'
        Info: 3: + IC(0.270 ns) + CELL(0.438 ns) = 8.335 ns; Loc. = LCCOMB_X43_Y27_N0; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10|senosr_exposure[15]~27'
        Info: 4: + IC(0.455 ns) + CELL(0.438 ns) = 9.228 ns; Loc. = LCCOMB_X44_Y27_N6; Fanout = 14; COMB Node = 'I2C_CCD_Config:u10|senosr_exposure[15]~31'
        Info: 5: + IC(0.695 ns) + CELL(0.659 ns) = 10.582 ns; Loc. = LCFF_X42_Y27_N11; Fanout = 5; REG Node = 'I2C_CCD_Config:u10|senosr_exposure[7]'
        Info: Total cell delay = 2.507 ns ( 23.69 % )
        Info: Total interconnect delay = 8.075 ns ( 76.31 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "iCLK_50" to destination register is 2.837 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 94; COMB Node = 'iCLK_50~clkctrl'
        Info: 3: + IC(1.229 ns) + CELL(0.537 ns) = 2.837 ns; Loc. = LCFF_X42_Y27_N11; Fanout = 5; REG Node = 'I2C_CCD_Config:u10|senosr_exposure[7]'
        Info: Total cell delay = 1.496 ns ( 52.73 % )
        Info: Total interconnect delay = 1.341 ns ( 47.27 % )
Info: tco from clock "iCLK_50" to destination pin "GPIO_1[20]" through register "I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5]" is 15.339 ns
    Info: + Longest clock path from clock "iCLK_50" to source register is 7.211 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'
        Info: 2: + IC(1.510 ns) + CELL(0.787 ns) = 3.256 ns; Loc. = LCFF_X49_Y24_N3; Fanout = 3; REG Node = 'I2C_CCD_Config:u10|mI2C_CTRL_CLK'
        Info: 3: + IC(2.183 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G12; Fanout = 72; COMB Node = 'I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl'
        Info: 4: + IC(1.235 ns) + CELL(0.537 ns) = 7.211 ns; Loc. = LCFF_X48_Y26_N13; Fanout = 13; REG Node = 'I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5]'
        Info: Total cell delay = 2.283 ns ( 31.66 % )
        Info: Total interconnect delay = 4.928 ns ( 68.34 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.878 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y26_N13; Fanout = 13; REG Node = 'I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5]'
        Info: 2: + IC(1.553 ns) + CELL(0.438 ns) = 1.991 ns; Loc. = LCCOMB_X49_Y24_N26; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~0'
        Info: 3: + IC(0.247 ns) + CELL(0.150 ns) = 2.388 ns; Loc. = LCCOMB_X49_Y24_N18; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~1'
        Info: 4: + IC(2.848 ns) + CELL(2.642 ns) = 7.878 ns; Loc. = PIN_M29; Fanout = 0; PIN Node = 'GPIO_1[20]'
        Info: Total cell delay = 3.230 ns ( 41.00 % )
        Info: Total interconnect delay = 4.648 ns ( 59.00 % )
Info: Longest tpd from source pin "iSW[16]" to destination pin "oLEDR[16]" is 10.767 ns
    Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 12; PIN Node = 'iSW[16]'
    Info: 2: + IC(7.187 ns) + CELL(2.768 ns) = 10.767 ns; Loc. = PIN_AD8; Fanout = 0; PIN Node = 'oLEDR[16]'
    Info: Total cell delay = 3.580 ns ( 33.25 % )
    Info: Total interconnect delay = 7.187 ns ( 66.75 % )
Info: th for register "I2C_CCD_Config:u10|I2C_Controller:u0|ACK4" (data pin = "GPIO_1[19]", clock pin = "iCLK_50") is 0.480 ns
    Info: + Longest clock path from clock "iCLK_50" to destination register is 7.177 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'iCLK_50'
        Info: 2: + IC(1.510 ns) + CELL(0.787 ns) = 3.256 ns; Loc. = LCFF_X49_Y24_N3; Fanout = 3; REG Node = 'I2C_CCD_Config:u10|mI2C_CTRL_CLK'
        Info: 3: + IC(2.183 ns) + CELL(0.000 ns) = 5.439 ns; Loc. = CLKCTRL_G12; Fanout = 72; COMB Node = 'I2C_CCD_Config:u10|mI2C_CTRL_CLK~clkctrl'
        Info: 4: + IC(1.201 ns) + CELL(0.537 ns) = 7.177 ns; Loc. = LCFF_X49_Y26_N21; Fanout = 2; REG Node = 'I2C_CCD_Config:u10|I2C_Controller:u0|ACK4'
        Info: Total cell delay = 2.283 ns ( 31.81 % )
        Info: Total interconnect delay = 4.894 ns ( 68.19 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P27; Fanout = 1; PIN Node = 'GPIO_1[19]'
        Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOC_X95_Y30_N2; Fanout = 4; COMB Node = 'GPIO_1[19]~30'
        Info: 3: + IC(5.887 ns) + CELL(0.150 ns) = 6.879 ns; Loc. = LCCOMB_X49_Y26_N20; Fanout = 1; COMB Node = 'I2C_CCD_Config:u10|I2C_Controller:u0|ACK4~9'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.963 ns; Loc. = LCFF_X49_Y26_N21; Fanout = 2; REG Node = 'I2C_CCD_Config:u10|I2C_Controller:u0|ACK4'
        Info: Total cell delay = 1.076 ns ( 15.45 % )
        Info: Total interconnect delay = 5.887 ns ( 84.55 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Wed Dec 09 15:11:42 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


