;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, 120
	MOV -7, <-29
	SPL <327, 106
	SUB @327, 106
	SUB @327, 106
	SUB @-127, 100
	SUB @-127, 100
	JMZ -7, @-20
	JMZ -7, @-20
	JMZ -7, @-20
	MOV -7, <-20
	SUB 2, 0
	JMN <327, 106
	JMP -7, @-20
	JMP -7, @-20
	JMZ -7, @-20
	DJN 300, 90
	SUB @181, 106
	SUB @327, 106
	SUB @327, 106
	SLT 270, 60
	SUB #0, -33
	SUB #40, <-33
	SUB #40, @-33
	SLT 270, 60
	SUB #40, @-33
	SUB 2, 0
	MOV -7, <-20
	ADD <-30, 9
	MOV -7, <-20
	SUB @137, -106
	SUB -3, 0
	SLT <300, 90
	SUB -7, <-20
	SUB @327, 106
	SUB @327, 106
	MOV -7, <-20
	SPL 0, <332
	SUB 2, 0
	SUB @327, 106
	ADD #12, @10
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
