<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/include/asm/sync_core.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/include/asm</a> - sync_core.h<span style="font-size: 80%;"> (source / <a href="sync_core.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">7</td>
            <td class="headerCovTableEntry">9</td>
            <td class="headerCovTableEntryMed">77.8 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-22 12:43:58</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* SPDX-License-Identifier: GPL-2.0 */</a>
<a name="2"><span class="lineNum">       2 </span>            : #ifndef _ASM_X86_SYNC_CORE_H</a>
<a name="3"><span class="lineNum">       3 </span>            : #define _ASM_X86_SYNC_CORE_H</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : #include &lt;linux/preempt.h&gt;</a>
<a name="6"><span class="lineNum">       6 </span>            : #include &lt;asm/processor.h&gt;</a>
<a name="7"><span class="lineNum">       7 </span>            : #include &lt;asm/cpufeature.h&gt;</a>
<a name="8"><span class="lineNum">       8 </span>            : #include &lt;asm/special_insns.h&gt;</a>
<a name="9"><span class="lineNum">       9 </span>            : </a>
<a name="10"><span class="lineNum">      10 </span>            : #ifdef CONFIG_X86_32</a>
<a name="11"><span class="lineNum">      11 </span>            : static inline void iret_to_self(void)</a>
<a name="12"><span class="lineNum">      12 </span>            : {</a>
<a name="13"><span class="lineNum">      13 </span>            :         asm volatile (</a>
<a name="14"><span class="lineNum">      14 </span>            :                 &quot;pushfl\n\t&quot;</a>
<a name="15"><span class="lineNum">      15 </span>            :                 &quot;pushl %%cs\n\t&quot;</a>
<a name="16"><span class="lineNum">      16 </span>            :                 &quot;pushl $1f\n\t&quot;</a>
<a name="17"><span class="lineNum">      17 </span>            :                 &quot;iret\n\t&quot;</a>
<a name="18"><span class="lineNum">      18 </span>            :                 &quot;1:&quot;</a>
<a name="19"><span class="lineNum">      19 </span>            :                 : ASM_CALL_CONSTRAINT : : &quot;memory&quot;);</a>
<a name="20"><span class="lineNum">      20 </span>            : }</a>
<a name="21"><span class="lineNum">      21 </span>            : #else</a>
<a name="22"><span class="lineNum">      22 </span><span class="lineCov">       1151 : static inline void iret_to_self(void)</span></a>
<a name="23"><span class="lineNum">      23 </span>            : {</a>
<a name="24"><span class="lineNum">      24 </span><span class="lineCov">       1151 :         unsigned int tmp;</span></a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span><span class="lineCov">       1151 :         asm volatile (</span></a>
<a name="27"><span class="lineNum">      27 </span>            :                 &quot;mov %%ss, %0\n\t&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            :                 &quot;pushq %q0\n\t&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            :                 &quot;pushq %%rsp\n\t&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            :                 &quot;addq $8, (%%rsp)\n\t&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            :                 &quot;pushfq\n\t&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            :                 &quot;mov %%cs, %0\n\t&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            :                 &quot;pushq %q0\n\t&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            :                 &quot;pushq $1f\n\t&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            :                 &quot;iretq\n\t&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            :                 &quot;1:&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            :                 : &quot;=&amp;r&quot; (tmp), ASM_CALL_CONSTRAINT : : &quot;cc&quot;, &quot;memory&quot;);</a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">       1151 : }</span></a>
<a name="39"><span class="lineNum">      39 </span>            : #endif /* CONFIG_X86_32 */</a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span>            : /*</a>
<a name="42"><span class="lineNum">      42 </span>            :  * This function forces the icache and prefetched instruction stream to</a>
<a name="43"><span class="lineNum">      43 </span>            :  * catch up with reality in two very specific cases:</a>
<a name="44"><span class="lineNum">      44 </span>            :  *</a>
<a name="45"><span class="lineNum">      45 </span>            :  *  a) Text was modified using one virtual address and is about to be executed</a>
<a name="46"><span class="lineNum">      46 </span>            :  *     from the same physical page at a different virtual address.</a>
<a name="47"><span class="lineNum">      47 </span>            :  *</a>
<a name="48"><span class="lineNum">      48 </span>            :  *  b) Text was modified on a different CPU, may subsequently be</a>
<a name="49"><span class="lineNum">      49 </span>            :  *     executed on this CPU, and you want to make sure the new version</a>
<a name="50"><span class="lineNum">      50 </span>            :  *     gets executed.  This generally means you're calling this in an IPI.</a>
<a name="51"><span class="lineNum">      51 </span>            :  *</a>
<a name="52"><span class="lineNum">      52 </span>            :  * If you're calling this for a different reason, you're probably doing</a>
<a name="53"><span class="lineNum">      53 </span>            :  * it wrong.</a>
<a name="54"><span class="lineNum">      54 </span>            :  *</a>
<a name="55"><span class="lineNum">      55 </span>            :  * Like all of Linux's memory ordering operations, this is a</a>
<a name="56"><span class="lineNum">      56 </span>            :  * compiler barrier as well.</a>
<a name="57"><span class="lineNum">      57 </span>            :  */</a>
<a name="58"><span class="lineNum">      58 </span><span class="lineCov">       1151 : static inline void sync_core(void)</span></a>
<a name="59"><span class="lineNum">      59 </span>            : {</a>
<a name="60"><span class="lineNum">      60 </span>            :         /*</a>
<a name="61"><span class="lineNum">      61 </span>            :          * The SERIALIZE instruction is the most straightforward way to</a>
<a name="62"><span class="lineNum">      62 </span>            :          * do this, but it is not universally available.</a>
<a name="63"><span class="lineNum">      63 </span>            :          */</a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">       1151 :         if (static_cpu_has(X86_FEATURE_SERIALIZE)) {</span></a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :                 serialize();</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="67"><span class="lineNum">      67 </span>            :         }</a>
<a name="68"><span class="lineNum">      68 </span>            : </a>
<a name="69"><span class="lineNum">      69 </span>            :         /*</a>
<a name="70"><span class="lineNum">      70 </span>            :          * For all other processors, there are quite a few ways to do this.</a>
<a name="71"><span class="lineNum">      71 </span>            :          * IRET-to-self is nice because it works on every CPU, at any CPL</a>
<a name="72"><span class="lineNum">      72 </span>            :          * (so it's compatible with paravirtualization), and it never exits</a>
<a name="73"><span class="lineNum">      73 </span>            :          * to a hypervisor.  The only downsides are that it's a bit slow</a>
<a name="74"><span class="lineNum">      74 </span>            :          * (it seems to be a bit more than 2x slower than the fastest</a>
<a name="75"><span class="lineNum">      75 </span>            :          * options) and that it unmasks NMIs.  The &quot;push %cs&quot; is needed,</a>
<a name="76"><span class="lineNum">      76 </span>            :          * because in paravirtual environments __KERNEL_CS may not be a</a>
<a name="77"><span class="lineNum">      77 </span>            :          * valid CS value when we do IRET directly.</a>
<a name="78"><span class="lineNum">      78 </span>            :          *</a>
<a name="79"><span class="lineNum">      79 </span>            :          * In case NMI unmasking or performance ever becomes a problem,</a>
<a name="80"><span class="lineNum">      80 </span>            :          * the next best option appears to be MOV-to-CR2 and an</a>
<a name="81"><span class="lineNum">      81 </span>            :          * unconditional jump.  That sequence also works on all CPUs,</a>
<a name="82"><span class="lineNum">      82 </span>            :          * but it will fault at CPL3 (i.e. Xen PV).</a>
<a name="83"><span class="lineNum">      83 </span>            :          *</a>
<a name="84"><span class="lineNum">      84 </span>            :          * CPUID is the conventional way, but it's nasty: it doesn't</a>
<a name="85"><span class="lineNum">      85 </span>            :          * exist on some 486-like CPUs, and it usually exits to a</a>
<a name="86"><span class="lineNum">      86 </span>            :          * hypervisor.</a>
<a name="87"><span class="lineNum">      87 </span>            :          */</a>
<a name="88"><span class="lineNum">      88 </span><span class="lineCov">       1151 :         iret_to_self();</span></a>
<a name="89"><span class="lineNum">      89 </span>            : }</a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span>            : /*</a>
<a name="92"><span class="lineNum">      92 </span>            :  * Ensure that a core serializing instruction is issued before returning</a>
<a name="93"><span class="lineNum">      93 </span>            :  * to user-mode. x86 implements return to user-space through sysexit,</a>
<a name="94"><span class="lineNum">      94 </span>            :  * sysrel, and sysretq, which are not core serializing.</a>
<a name="95"><span class="lineNum">      95 </span>            :  */</a>
<a name="96"><span class="lineNum">      96 </span>            : static inline void sync_core_before_usermode(void)</a>
<a name="97"><span class="lineNum">      97 </span>            : {</a>
<a name="98"><span class="lineNum">      98 </span>            :         /* With PTI, we unconditionally serialize before running user code. */</a>
<a name="99"><span class="lineNum">      99 </span>            :         if (static_cpu_has(X86_FEATURE_PTI))</a>
<a name="100"><span class="lineNum">     100 </span>            :                 return;</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span>            :         /*</a>
<a name="103"><span class="lineNum">     103 </span>            :          * Even if we're in an interrupt, we might reschedule before returning,</a>
<a name="104"><span class="lineNum">     104 </span>            :          * in which case we could switch to a different thread in the same mm</a>
<a name="105"><span class="lineNum">     105 </span>            :          * and return using SYSRET or SYSEXIT.  Instead of trying to keep</a>
<a name="106"><span class="lineNum">     106 </span>            :          * track of our need to sync the core, just sync right away.</a>
<a name="107"><span class="lineNum">     107 </span>            :          */</a>
<a name="108"><span class="lineNum">     108 </span>            :         sync_core();</a>
<a name="109"><span class="lineNum">     109 </span>            : }</a>
<a name="110"><span class="lineNum">     110 </span>            : </a>
<a name="111"><span class="lineNum">     111 </span>            : #endif /* _ASM_X86_SYNC_CORE_H */</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
