0.7
2020.2
Oct 14 2022
05:20:55
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sim_1/new/bram_write_TB.v,1686955589,systemVerilog,,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_design_macros.vh,bram_write_TB,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sim_1/new/nlms_big_test_TB.sv,1686930939,systemVerilog,,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_design_macros.vh,nlms_big_test_TB,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_bram.sv,1686938860,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_datapath.sv,,nlms_bram,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_datapath.sv,1686950894,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_flow_control.sv,,nlms_datapath,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_design_macros.vh,1680806772,verilog,,,,,,,,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_flow_control.sv,1686953901,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_h_fetch_manager.sv,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_design_macros.vh,nlms_flow_control,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_h_fetch_manager.sv,1684446460,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_h_write_manager.sv,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_design_macros.vh,nlms_h_fetch_manager,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_h_write_manager.sv,1684450385,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_int_buff_control.sv,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_design_macros.vh,nlms_h_write_manager,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_int_buff_control.sv,1686867845,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_int_buffers.sv,,nlms_int_buff_control,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_int_buffers.sv,1686956374,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_mul.sv,,nlms_int_buffers,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_mul.sv,1683757554,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_multipliers.sv,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_design_macros.vh,nlms_mul,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_multipliers.sv,1684447441,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_out_buff_write_manager.sv,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_design_macros.vh,nlms_multipliers,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_out_buff_write_manager.sv,1684184919,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_product_processor.sv,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_design_macros.vh,nlms_out_buff_write_manager,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_product_processor.sv,1684449422,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_system_write.sv,,nlms_product_processor,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_system_write.sv,1686956139,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_top.sv,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_design_macros.vh,nlms_system_write,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_top.sv,1686954594,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_x_fifo_buff.sv,,nlms_top,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_x_fifo_buff.sv,1684273324,systemVerilog,,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sim_1/new/bram_write_TB.v,D:/fpga_projects/SDUP/projekt/nlms_acc_ip_new_vivado/nlms_acc_ip_new_vivado.srcs/sources_1/imports/new/nlms_design_macros.vh,nlms_x_fifo_buff,,uvm,../../../../nlms_acc_ip_new_vivado.srcs/sources_1/imports/new,,,,,
