// Seed: 3799448057
module module_0 (
    id_1,
    id_2[-1 :-1],
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  wire id_21;
endmodule
module module_1 #(
    parameter id_2 = 32'd27
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5[-1 :-1'b0],
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout reg id_8;
  input wire id_7;
  input logic [7:0] id_6;
  output logic [7:0] id_5;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_1,
      id_1,
      id_9,
      id_1,
      id_7,
      id_1,
      id_11,
      id_9,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_7
  );
  inout logic [7:0] id_4;
  input wire id_3;
  output wire _id_2;
  inout wire id_1;
  logic id_12;
  assign id_4.id_6 = id_4[-1==?-1];
  wire id_13[id_2 : -1];
  initial id_8 <= 1;
  logic id_14 = 1;
endmodule
