\hypertarget{classyahal_1_1mcu_1_1_clk}{}\section{yahal\+:\+:mcu\+:\+:Clk Class Reference}
\label{classyahal_1_1mcu_1_1_clk}\index{yahal\+::mcu\+::\+Clk@{yahal\+::mcu\+::\+Clk}}


Base class for all system clock handling modules.  




{\ttfamily \#include $<$clk.\+hpp$>$}

Inheritance diagram for yahal\+:\+:mcu\+:\+:Clk\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classyahal_1_1mcu_1_1_clk}
\end{center}
\end{figure}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structyahal_1_1mcu_1_1_clk_1_1_e_r_r_o_r}{E\+R\+R\+O\+R}
\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hypertarget{classyahal_1_1mcu_1_1_clk_a6623c951307778c2e48a096bb5c4804a}{}virtual bool {\bfseries set\+Frequency\+Hz} (uint32\+\_\+t desired\+Frequency\+Hz)=0\label{classyahal_1_1mcu_1_1_clk_a6623c951307778c2e48a096bb5c4804a}

\item 
\hypertarget{classyahal_1_1mcu_1_1_clk_a402906c8635bdbf999d4b13895e42ff2}{}virtual uint32\+\_\+t {\bfseries get\+Frequency\+Hz} (void)=0\label{classyahal_1_1mcu_1_1_clk_a402906c8635bdbf999d4b13895e42ff2}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
Base class for all system clock handling modules. 

Definition at line 47 of file clk.\+hpp.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/andy/\+Documentos/\+Source/yahal/mcu/modules/clk/clk.\+hpp\end{DoxyCompactItemize}
