
uart_tests.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__isr_vector>:
       0:	2000fc00 	.word	0x2000fc00
       4:	00000125 	.word	0x00000125
       8:	0000016d 	.word	0x0000016d
       c:	0000016f 	.word	0x0000016f
      10:	00000171 	.word	0x00000171
      14:	00000173 	.word	0x00000173
      18:	00000175 	.word	0x00000175
	...
      2c:	00000177 	.word	0x00000177
      30:	00000179 	.word	0x00000179
      34:	00000000 	.word	0x00000000
      38:	0000017b 	.word	0x0000017b
      3c:	0000017d 	.word	0x0000017d
      40:	000015e1 	.word	0x000015e1
      44:	00000181 	.word	0x00000181
      48:	00001631 	.word	0x00001631
      4c:	00000185 	.word	0x00000185
      50:	00000187 	.word	0x00000187
      54:	00000189 	.word	0x00000189
      58:	0000018b 	.word	0x0000018b
      5c:	0000018d 	.word	0x0000018d
      60:	0000018f 	.word	0x0000018f
      64:	00000191 	.word	0x00000191
      68:	00000193 	.word	0x00000193
      6c:	00000195 	.word	0x00000195
      70:	000016d1 	.word	0x000016d1
      74:	00000199 	.word	0x00000199
      78:	0000019b 	.word	0x0000019b
      7c:	0000019d 	.word	0x0000019d
      80:	0000019f 	.word	0x0000019f
      84:	000001a1 	.word	0x000001a1
      88:	000001a3 	.word	0x000001a3
      8c:	000001a5 	.word	0x000001a5
      90:	000001a7 	.word	0x000001a7
      94:	000001a9 	.word	0x000001a9
      98:	000001ab 	.word	0x000001ab
      9c:	000001ad 	.word	0x000001ad
      a0:	000001af 	.word	0x000001af
      a4:	000001b1 	.word	0x000001b1
      a8:	000001b3 	.word	0x000001b3
      ac:	000001b5 	.word	0x000001b5
      b0:	000001b7 	.word	0x000001b7
      b4:	000001b9 	.word	0x000001b9
      b8:	000001bb 	.word	0x000001bb
      bc:	000001bd 	.word	0x000001bd
      c0:	000001bf 	.word	0x000001bf
      c4:	000001c1 	.word	0x000001c1
      c8:	000001c3 	.word	0x000001c3
      cc:	000001c5 	.word	0x000001c5
      d0:	000001c7 	.word	0x000001c7
      d4:	000001c9 	.word	0x000001c9
      d8:	000001cb 	.word	0x000001cb
      dc:	000001cd 	.word	0x000001cd
      e0:	000001cf 	.word	0x000001cf
      e4:	000001d1 	.word	0x000001d1
      e8:	000001d3 	.word	0x000001d3
      ec:	000001d5 	.word	0x000001d5
      f0:	000001d7 	.word	0x000001d7
      f4:	00001541 	.word	0x00001541
      f8:	00001591 	.word	0x00001591
      fc:	000001dd 	.word	0x000001dd
     100:	000001df 	.word	0x000001df
     104:	000001e1 	.word	0x000001e1
     108:	000001e3 	.word	0x000001e3
     10c:	000001e5 	.word	0x000001e5
     110:	000001e7 	.word	0x000001e7
     114:	000001e9 	.word	0x000001e9
     118:	000001eb 	.word	0x000001eb
     11c:	000001ed 	.word	0x000001ed
     120:	00001681 	.word	0x00001681

00000124 <Reset_Handler>:
 *      linker script.
 *      __etext: End of code section, i.e., begin of data sections to copy from.
 *      __data_start__/__data_end__: RAM address range that data should be
 *      copied to. Both must be aligned to 4 bytes boundary.  */

    ldr    r1, =__etext
     124:	490b      	ldr	r1, [pc, #44]	; (154 <Reset_Handler+0x30>)
    ldr    r2, =__data_start__
     126:	4a0c      	ldr	r2, [pc, #48]	; (158 <Reset_Handler+0x34>)
    ldr    r3, =__data_end__
     128:	4b0c      	ldr	r3, [pc, #48]	; (15c <Reset_Handler+0x38>)

    subs    r3, r2
     12a:	1a9b      	subs	r3, r3, r2
    ble    .LC1
     12c:	dd03      	ble.n	136 <Reset_Handler+0x12>
.LC0:
    subs    r3, #4
     12e:	3b04      	subs	r3, #4
    ldr    r0, [r1, r3]
     130:	58c8      	ldr	r0, [r1, r3]
    str    r0, [r2, r3]
     132:	50d0      	str	r0, [r2, r3]
    bgt    .LC0
     134:	dcfb      	bgt.n	12e <Reset_Handler+0xa>
 *     Loop to zero out BSS section, which uses following symbols
 *     in linker script:
 *      __bss_start__: start of BSS section. Must align to 4
 *      __bss_end__: end of BSS section. Must align to 4
 */
    ldr r1, =__bss_start__
     136:	490a      	ldr	r1, [pc, #40]	; (160 <Reset_Handler+0x3c>)
    ldr r2, =__bss_end__
     138:	4a0a      	ldr	r2, [pc, #40]	; (164 <Reset_Handler+0x40>)

    movs    r0, 0
     13a:	2000      	movs	r0, #0
.LC2:
    cmp     r1, r2
     13c:	4291      	cmp	r1, r2
    itt    lt
     13e:	bfbc      	itt	lt
    strlt   r0, [r1], #4
     140:	f841 0b04 	strlt.w	r0, [r1], #4
    blt    .LC2
     144:	e7fa      	blt.n	13c <Reset_Handler+0x18>
#endif /* __STARTUP_CLEAR_BSS */

#ifndef __NO_SYSTEM_INIT
    /* bl    SystemInit */
    ldr     r0,=SystemInit
     146:	4808      	ldr	r0, [pc, #32]	; (168 <Reset_Handler+0x44>)
    blx     r0
     148:	4780      	blx	r0
#endif

    bl    main
     14a:	f001 fbc3 	bl	18d4 <main>
    bl    exit
     14e:	f001 fcc9 	bl	1ae4 <exit>
     152:	0000      	.short	0x0000
    ldr    r1, =__etext
     154:	0000332f 	.word	0x0000332f
    ldr    r2, =__data_start__
     158:	20000000 	.word	0x20000000
    ldr    r3, =__data_end__
     15c:	20000068 	.word	0x20000068
    ldr r1, =__bss_start__
     160:	20000068 	.word	0x20000068
    ldr r2, =__bss_end__
     164:	200000ac 	.word	0x200000ac
    ldr     r0,=SystemInit
     168:	00001ad5 	.word	0x00001ad5

0000016c <NMI_Handler>:
    .size    \handler_name, . - \handler_name
    .endm

/* System Exception Handlers */

    def_default_handler    NMI_Handler
     16c:	e7fe      	b.n	16c <NMI_Handler>

0000016e <HardFault_Handler>:
    def_default_handler    HardFault_Handler
     16e:	e7fe      	b.n	16e <HardFault_Handler>

00000170 <MemManage_Handler>:
    def_default_handler    MemManage_Handler
     170:	e7fe      	b.n	170 <MemManage_Handler>

00000172 <BusFault_Handler>:
    def_default_handler    BusFault_Handler
     172:	e7fe      	b.n	172 <BusFault_Handler>

00000174 <UsageFault_Handler>:
    def_default_handler    UsageFault_Handler
     174:	e7fe      	b.n	174 <UsageFault_Handler>

00000176 <SVC_Handler>:
    def_default_handler    SVC_Handler
     176:	e7fe      	b.n	176 <SVC_Handler>

00000178 <DebugMon_Handler>:
    def_default_handler    DebugMon_Handler
     178:	e7fe      	b.n	178 <DebugMon_Handler>

0000017a <PendSV_Handler>:
    def_default_handler    PendSV_Handler
     17a:	e7fe      	b.n	17a <PendSV_Handler>

0000017c <SysTick_Handler>:
    def_default_handler    SysTick_Handler
     17c:	e7fe      	b.n	17c <SysTick_Handler>

/* IRQ Handlers */

    def_default_handler    UART0_Handler
     17e:	e7fe      	b.n	17e <SysTick_Handler+0x2>

00000180 <Spare1_Handler>:
    def_default_handler    Spare1_Handler
     180:	e7fe      	b.n	180 <Spare1_Handler>
    def_default_handler    UART1_Handler
     182:	e7fe      	b.n	182 <Spare1_Handler+0x2>

00000184 <Spare3_Handler>:
    def_default_handler    Spare3_Handler
     184:	e7fe      	b.n	184 <Spare3_Handler>

00000186 <Spare4_Handler>:
    def_default_handler    Spare4_Handler
     186:	e7fe      	b.n	186 <Spare4_Handler>

00000188 <RTC_Handler>:
    def_default_handler    RTC_Handler
     188:	e7fe      	b.n	188 <RTC_Handler>

0000018a <PORT0_COMB_Handler>:
    def_default_handler    PORT0_COMB_Handler
     18a:	e7fe      	b.n	18a <PORT0_COMB_Handler>

0000018c <PORT1_COMB_Handler>:
    def_default_handler    PORT1_COMB_Handler
     18c:	e7fe      	b.n	18c <PORT1_COMB_Handler>

0000018e <TIMER0_Handler>:
    def_default_handler    TIMER0_Handler
     18e:	e7fe      	b.n	18e <TIMER0_Handler>

00000190 <TIMER1_Handler>:
    def_default_handler    TIMER1_Handler
     190:	e7fe      	b.n	190 <TIMER1_Handler>

00000192 <DUALTIMER_HANDLER>:
    def_default_handler    DUALTIMER_HANDLER
     192:	e7fe      	b.n	192 <DUALTIMER_HANDLER>

00000194 <Spare11_Handler>:
    def_default_handler    Spare11_Handler
     194:	e7fe      	b.n	194 <Spare11_Handler>
    def_default_handler    UARTOVF_Handler
     196:	e7fe      	b.n	196 <Spare11_Handler+0x2>

00000198 <Spare13_Handler>:
    def_default_handler    Spare13_Handler
     198:	e7fe      	b.n	198 <Spare13_Handler>

0000019a <Spare14_Handler>:
    def_default_handler    Spare14_Handler
     19a:	e7fe      	b.n	19a <Spare14_Handler>

0000019c <TSC_Handler>:
    def_default_handler    TSC_Handler
     19c:	e7fe      	b.n	19c <TSC_Handler>

0000019e <PORT0_0_Handler>:
    def_default_handler    PORT0_0_Handler
     19e:	e7fe      	b.n	19e <PORT0_0_Handler>

000001a0 <PORT0_1_Handler>:
    def_default_handler    PORT0_1_Handler
     1a0:	e7fe      	b.n	1a0 <PORT0_1_Handler>

000001a2 <PORT0_2_Handler>:
    def_default_handler    PORT0_2_Handler
     1a2:	e7fe      	b.n	1a2 <PORT0_2_Handler>

000001a4 <PORT0_3_Handler>:
    def_default_handler    PORT0_3_Handler
     1a4:	e7fe      	b.n	1a4 <PORT0_3_Handler>

000001a6 <PORT0_4_Handler>:
    def_default_handler    PORT0_4_Handler
     1a6:	e7fe      	b.n	1a6 <PORT0_4_Handler>

000001a8 <PORT0_5_Handler>:
    def_default_handler    PORT0_5_Handler
     1a8:	e7fe      	b.n	1a8 <PORT0_5_Handler>

000001aa <PORT0_6_Handler>:
    def_default_handler    PORT0_6_Handler
     1aa:	e7fe      	b.n	1aa <PORT0_6_Handler>

000001ac <PORT0_7_Handler>:
    def_default_handler    PORT0_7_Handler
     1ac:	e7fe      	b.n	1ac <PORT0_7_Handler>

000001ae <PORT0_8_Handler>:
    def_default_handler    PORT0_8_Handler
     1ae:	e7fe      	b.n	1ae <PORT0_8_Handler>

000001b0 <PORT0_9_Handler>:
    def_default_handler    PORT0_9_Handler
     1b0:	e7fe      	b.n	1b0 <PORT0_9_Handler>

000001b2 <PORT0_10_Handler>:
    def_default_handler    PORT0_10_Handler
     1b2:	e7fe      	b.n	1b2 <PORT0_10_Handler>

000001b4 <PORT0_11_Handler>:
    def_default_handler    PORT0_11_Handler
     1b4:	e7fe      	b.n	1b4 <PORT0_11_Handler>

000001b6 <PORT0_12_Handler>:
    def_default_handler    PORT0_12_Handler
     1b6:	e7fe      	b.n	1b6 <PORT0_12_Handler>

000001b8 <PORT0_13_Handler>:
    def_default_handler    PORT0_13_Handler
     1b8:	e7fe      	b.n	1b8 <PORT0_13_Handler>

000001ba <PORT0_14_Handler>:
    def_default_handler    PORT0_14_Handler
     1ba:	e7fe      	b.n	1ba <PORT0_14_Handler>

000001bc <PORT0_15_Handler>:
    def_default_handler    PORT0_15_Handler
     1bc:	e7fe      	b.n	1bc <PORT0_15_Handler>

000001be <SYSERROR_Handler>:
    def_default_handler    SYSERROR_Handler          /* System Error Handler */
     1be:	e7fe      	b.n	1be <SYSERROR_Handler>

000001c0 <EFLASH_Handler>:
    def_default_handler    EFLASH_Handler            /* Embedded Flash Handler */
     1c0:	e7fe      	b.n	1c0 <EFLASH_Handler>

000001c2 <CORDIO0_Handler>:
    def_default_handler    CORDIO0_Handler           /* Cordio Handler */
     1c2:	e7fe      	b.n	1c2 <CORDIO0_Handler>

000001c4 <CORDIO1_Handler>:
    def_default_handler    CORDIO1_Handler           /* Cordio Handler */
     1c4:	e7fe      	b.n	1c4 <CORDIO1_Handler>

000001c6 <CORDIO2_Handler>:
    def_default_handler    CORDIO2_Handler           /* Cordio Handler */
     1c6:	e7fe      	b.n	1c6 <CORDIO2_Handler>

000001c8 <CORDIO3_Handler>:
    def_default_handler    CORDIO3_Handler           /* Cordio Handler */
     1c8:	e7fe      	b.n	1c8 <CORDIO3_Handler>

000001ca <CORDIO4_Handler>:
    def_default_handler    CORDIO4_Handler           /* Cordio Handler */
     1ca:	e7fe      	b.n	1ca <CORDIO4_Handler>

000001cc <CORDIO5_Handler>:
    def_default_handler    CORDIO5_Handler           /* Cordio Handler */
     1cc:	e7fe      	b.n	1cc <CORDIO5_Handler>

000001ce <CORDIO6_Handler>:
    def_default_handler    CORDIO6_Handler           /* Cordio Handler */
     1ce:	e7fe      	b.n	1ce <CORDIO6_Handler>

000001d0 <CORDIO7_Handler>:
    def_default_handler    CORDIO7_Handler           /* Cordio Handler */
     1d0:	e7fe      	b.n	1d0 <CORDIO7_Handler>

000001d2 <PORT2_COMB_Handler>:
    def_default_handler    PORT2_COMB_Handler        /* GPIO Port 2 Combined Handler */
     1d2:	e7fe      	b.n	1d2 <PORT2_COMB_Handler>

000001d4 <PORT3_COMB_Handler>:
    def_default_handler    PORT3_COMB_Handler        /* GPIO Port 3 Combined Handler */
     1d4:	e7fe      	b.n	1d4 <PORT3_COMB_Handler>

000001d6 <TRNG_Handler>:
    def_default_handler    TRNG_Handler              /* Random Number Handler */
     1d6:	e7fe      	b.n	1d6 <TRNG_Handler>
    def_default_handler    UART2_Handler             /* UART 2 RX and TX Handler */
     1d8:	e7fe      	b.n	1d8 <TRNG_Handler+0x2>
    def_default_handler    UART3_Handler             /* UART 3 RX and TX Handler */
     1da:	e7fe      	b.n	1da <TRNG_Handler+0x4>

000001dc <ETHERNET_Handler>:
    def_default_handler    ETHERNET_Handler          /* Ethernet Handler */
     1dc:	e7fe      	b.n	1dc <ETHERNET_Handler>

000001de <I2S_Handler>:
    def_default_handler    I2S_Handler               /* I2S Handler */
     1de:	e7fe      	b.n	1de <I2S_Handler>

000001e0 <MPS2_SPI0_Handler>:
    def_default_handler    MPS2_SPI0_Handler         /* SPI Handler (spi header) */
     1e0:	e7fe      	b.n	1e0 <MPS2_SPI0_Handler>

000001e2 <MPS2_SPI1_Handler>:
    def_default_handler    MPS2_SPI1_Handler         /* SPI Handler (clcd) */
     1e2:	e7fe      	b.n	1e2 <MPS2_SPI1_Handler>

000001e4 <MPS2_SPI2_Handler>:
    def_default_handler    MPS2_SPI2_Handler         /* SPI Handler (spi 1 ADC replacement) */
     1e4:	e7fe      	b.n	1e4 <MPS2_SPI2_Handler>

000001e6 <MPS2_SPI3_Handler>:
    def_default_handler    MPS2_SPI3_Handler         /* SPI Handler (spi 0 shield 0 replacement) */
     1e6:	e7fe      	b.n	1e6 <MPS2_SPI3_Handler>

000001e8 <MPS2_SPI4_Handler>:
    def_default_handler    MPS2_SPI4_Handler         /* SPI Handler */
     1e8:	e7fe      	b.n	1e8 <MPS2_SPI4_Handler>

000001ea <PORT4_COMB_Handler>:
    def_default_handler    PORT4_COMB_Handler        /* GPIO Port 4 Combined Handler */
     1ea:	e7fe      	b.n	1ea <PORT4_COMB_Handler>

000001ec <PORT5_COMB_Handler>:
    def_default_handler    PORT5_COMB_Handler        /* GPIO Port 5 Combined Handler */
     1ec:	e7fe      	b.n	1ec <PORT5_COMB_Handler>
    def_default_handler    UART4_Handler             /* UART 4 RX and TX Handler */
     1ee:	e7fe      	b.n	1ee <PORT5_COMB_Handler+0x2>

000001f0 <simple_uart_baud_test_single.constprop.0>:
  int return_val=0;
  int err_code=0;
  CM3DS_MPS2_UART_TypeDef *TX_UART;
  CM3DS_MPS2_UART_TypeDef *RX_UART;
  char        received_text[20];
  const char  transmit_text[20] = "Hello world\n";
     1f0:	2200      	movs	r2, #0
int simple_uart_baud_test_single(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART,
     1f2:	b5f0      	push	{r4, r5, r6, r7, lr}
     1f4:	4604      	mov	r4, r0
     1f6:	460e      	mov	r6, r1
     1f8:	b08b      	sub	sp, #44	; 0x2c
  const char  transmit_text[20] = "Hello world\n";
     1fa:	4b34      	ldr	r3, [pc, #208]	; (2cc <Stack_Size+0xcc>)
     1fc:	ad05      	add	r5, sp, #20
     1fe:	f8cd 2021 	str.w	r2, [sp, #33]	; 0x21
     202:	9209      	str	r2, [sp, #36]	; 0x24
     204:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
     206:	c507      	stmia	r5!, {r0, r1, r2}
    puts ("ERROR: Input parameter invalid in function 'simple_uart_baud_test_single'.");
    return 1;
    }

  /* UART can be programmed with different baud rate */
  TX_UART->BAUDDIV = tx_bauddiv;
     208:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 2d0 <Stack_Size+0xd0>
  const char  transmit_text[20] = "Hello world\n";
     20c:	702b      	strb	r3, [r5, #0]
  TX_UART->BAUDDIV = tx_bauddiv;
     20e:	f8cc 4010 	str.w	r4, [ip, #16]
  if (TX_UART->BAUDDIV != tx_bauddiv) { err_code += (1<<0);}
     212:	f8dc 0010 	ldr.w	r0, [ip, #16]
  RX_UART->BAUDDIV = rx_bauddiv;
     216:	4f2f      	ldr	r7, [pc, #188]	; (2d4 <Stack_Size+0xd4>)
  if (TX_UART->BAUDDIV != tx_bauddiv) { err_code += (1<<0);}
     218:	1a24      	subs	r4, r4, r0
     21a:	bf18      	it	ne
     21c:	2401      	movne	r4, #1
  RX_UART->BAUDDIV = rx_bauddiv;
     21e:	613e      	str	r6, [r7, #16]
  if (RX_UART->BAUDDIV != rx_bauddiv) { err_code += (1<<1);}
     220:	693b      	ldr	r3, [r7, #16]
  RX_UART->CTRL =   RX_UART->CTRL | UART_CTRL_RXEN; /* Set RX enable */
  if ((RX_UART->CTRL & UART_CTRL_RXEN)==0) { err_code += (1<<3);}

  tx_count = 0;
  rx_count = 0;
  str_size = strlen(transmit_text);
     222:	a805      	add	r0, sp, #20
  if (RX_UART->BAUDDIV != rx_bauddiv) { err_code += (1<<1);}
     224:	429e      	cmp	r6, r3
  TX_UART->CTRL =   TX_UART->CTRL | UART_CTRL_TXEN; /* Set TX enable */
     226:	4b2a      	ldr	r3, [pc, #168]	; (2d0 <Stack_Size+0xd0>)
  if (RX_UART->BAUDDIV != rx_bauddiv) { err_code += (1<<1);}
     228:	bf18      	it	ne
     22a:	3402      	addne	r4, #2
  TX_UART->CTRL =   TX_UART->CTRL | UART_CTRL_TXEN; /* Set TX enable */
     22c:	689a      	ldr	r2, [r3, #8]
  do { /* test loop for both tx and rx process */
    /* tx process */
    if (((TX_UART->STATE & UART_STATE_TXFULL)==0)&&(tx_count<str_size)) {
     22e:	4d28      	ldr	r5, [pc, #160]	; (2d0 <Stack_Size+0xd0>)
  TX_UART->CTRL =   TX_UART->CTRL | UART_CTRL_TXEN; /* Set TX enable */
     230:	f042 0201 	orr.w	r2, r2, #1
     234:	609a      	str	r2, [r3, #8]
  if ((TX_UART->CTRL & UART_CTRL_TXEN)==0) { err_code += (1<<2);}
     236:	689b      	ldr	r3, [r3, #8]
     238:	07db      	lsls	r3, r3, #31
  RX_UART->CTRL =   RX_UART->CTRL | UART_CTRL_RXEN; /* Set RX enable */
     23a:	4b26      	ldr	r3, [pc, #152]	; (2d4 <Stack_Size+0xd4>)
  if ((TX_UART->CTRL & UART_CTRL_TXEN)==0) { err_code += (1<<2);}
     23c:	bf58      	it	pl
     23e:	3404      	addpl	r4, #4
  RX_UART->CTRL =   RX_UART->CTRL | UART_CTRL_RXEN; /* Set RX enable */
     240:	689a      	ldr	r2, [r3, #8]
     242:	f042 0202 	orr.w	r2, r2, #2
     246:	609a      	str	r2, [r3, #8]
  if ((RX_UART->CTRL & UART_CTRL_RXEN)==0) { err_code += (1<<3);}
     248:	689b      	ldr	r3, [r3, #8]
     24a:	079f      	lsls	r7, r3, #30
     24c:	bf58      	it	pl
     24e:	3408      	addpl	r4, #8
  str_size = strlen(transmit_text);
     250:	f001 fcfc 	bl	1c4c <strlen>
  rx_count = 0;
     254:	2300      	movs	r3, #0
  tx_count = 0;
     256:	469e      	mov	lr, r3
      TX_UART->DATA = transmit_text[tx_count];
      tx_count++;
      }
    /* rx process */
    if ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     258:	491e      	ldr	r1, [pc, #120]	; (2d4 <Stack_Size+0xd4>)
    if (((TX_UART->STATE & UART_STATE_TXFULL)==0)&&(tx_count<str_size)) {
     25a:	686a      	ldr	r2, [r5, #4]
      received_text[rx_count] = RX_UART->DATA;
     25c:	f103 0628 	add.w	r6, r3, #40	; 0x28
     260:	eb0d 0c06 	add.w	ip, sp, r6
    if (((TX_UART->STATE & UART_STATE_TXFULL)==0)&&(tx_count<str_size)) {
     264:	07d6      	lsls	r6, r2, #31
     266:	d409      	bmi.n	27c <Stack_Size+0x7c>
     268:	4570      	cmp	r0, lr
     26a:	d907      	bls.n	27c <Stack_Size+0x7c>
      TX_UART->DATA = transmit_text[tx_count];
     26c:	f10e 0228 	add.w	r2, lr, #40	; 0x28
     270:	446a      	add	r2, sp
     272:	f812 2c14 	ldrb.w	r2, [r2, #-20]
      tx_count++;
     276:	f10e 0e01 	add.w	lr, lr, #1
      TX_UART->DATA = transmit_text[tx_count];
     27a:	602a      	str	r2, [r5, #0]
    if ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     27c:	684a      	ldr	r2, [r1, #4]
     27e:	0792      	lsls	r2, r2, #30
     280:	d51a      	bpl.n	2b8 <Stack_Size+0xb8>
      received_text[rx_count] = RX_UART->DATA;
     282:	680a      	ldr	r2, [r1, #0]
      if (verbose) UartPutc((char) received_text[rx_count]);
      rx_count++;
     284:	3301      	adds	r3, #1
      }
  } while ( rx_count <str_size);
     286:	4298      	cmp	r0, r3
      received_text[rx_count] = RX_UART->DATA;
     288:	f80c 2c28 	strb.w	r2, [ip, #-40]
  } while ( rx_count <str_size);
     28c:	d8e5      	bhi.n	25a <Stack_Size+0x5a>
  received_text[rx_count]=0; /* add NULL termination */
     28e:	2500      	movs	r5, #0
     when reads back X's beyond null char since a load 32-bit word
     happens rather than a byte access. */
  received_text[rx_count+1]=0; /* add NULL termination */
  received_text[rx_count+2]=0; /* add NULL termination */
  received_text[rx_count+3]=0; /* add NULL termination */
  if (strcmp(transmit_text, received_text)!=0){ err_code += (1<<4);}
     290:	4669      	mov	r1, sp
     292:	a805      	add	r0, sp, #20
  received_text[rx_count]=0; /* add NULL termination */
     294:	f84d 5003 	str.w	r5, [sp, r3]
  if (strcmp(transmit_text, received_text)!=0){ err_code += (1<<4);}
     298:	f001 fcce 	bl	1c38 <strcmp>

  TX_UART->CTRL =  0; /* Clear TX enable */
     29c:	4a0c      	ldr	r2, [pc, #48]	; (2d0 <Stack_Size+0xd0>)
  RX_UART->CTRL =  0; /* Clear RX enable */
     29e:	4b0d      	ldr	r3, [pc, #52]	; (2d4 <Stack_Size+0xd4>)
  if (strcmp(transmit_text, received_text)!=0){ err_code += (1<<4);}
     2a0:	b168      	cbz	r0, 2be <Stack_Size+0xbe>
  TX_UART->CTRL =  0; /* Clear TX enable */
     2a2:	6095      	str	r5, [r2, #8]
  if (strcmp(transmit_text, received_text)!=0){ err_code += (1<<4);}
     2a4:	3410      	adds	r4, #16
  RX_UART->CTRL =  0; /* Clear RX enable */
     2a6:	609d      	str	r5, [r3, #8]

  if (err_code != 0) {
    printf ("ERROR : baud test failed (0x%x)\n", err_code);
     2a8:	4621      	mov	r1, r4
    return_val =1;
     2aa:	2401      	movs	r4, #1
    printf ("ERROR : baud test failed (0x%x)\n", err_code);
     2ac:	480a      	ldr	r0, [pc, #40]	; (2d8 <Stack_Size+0xd8>)
     2ae:	f001 fc35 	bl	1b1c <iprintf>
    err_code = 0;
    }

  return(return_val);
}
     2b2:	4620      	mov	r0, r4
     2b4:	b00b      	add	sp, #44	; 0x2c
     2b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  } while ( rx_count <str_size);
     2b8:	4298      	cmp	r0, r3
     2ba:	d8ce      	bhi.n	25a <Stack_Size+0x5a>
     2bc:	e7e7      	b.n	28e <Stack_Size+0x8e>
  TX_UART->CTRL =  0; /* Clear TX enable */
     2be:	6090      	str	r0, [r2, #8]
  RX_UART->CTRL =  0; /* Clear RX enable */
     2c0:	6098      	str	r0, [r3, #8]
  if (err_code != 0) {
     2c2:	2c00      	cmp	r4, #0
     2c4:	d1f0      	bne.n	2a8 <Stack_Size+0xa8>
}
     2c6:	4620      	mov	r0, r4
     2c8:	b00b      	add	sp, #44	; 0x2c
     2ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2cc:	00003270 	.word	0x00003270
     2d0:	4002c000 	.word	0x4002c000
     2d4:	4002d000 	.word	0x4002d000
     2d8:	00002bcc 	.word	0x00002bcc

000002dc <address_test_write>:
#else
/* Test function for write - for gcc */
void address_test_write(unsigned int addr, unsigned int wdata) __attribute__((naked));
void address_test_write(unsigned int addr, unsigned int wdata)
{
  __asm("  str   r1,[r0]\n"
     2dc:	6001      	str	r1, [r0, #0]
     2de:	f3bf 8f4f 	dsb	sy
     2e2:	4770      	bx	lr

000002e4 <address_test_read>:
#else
/* Test function for read - for gcc */
unsigned int  address_test_read(unsigned int addr) __attribute__((naked));
unsigned int  address_test_read(unsigned int addr)
{
  __asm("  push  {r1, r2}   \n"
     2e4:	b406      	push	{r1, r2}
     2e6:	6801      	ldr	r1, [r0, #0]
     2e8:	f3bf 8f4f 	dsb	sy
     2ec:	0008      	movs	r0, r1
     2ee:	bc06      	pop	{r1, r2}
     2f0:	4770      	bx	lr
        "  dsb          \n"
        "  movs  r0, r1 \n"
        "  pop   {r1, r2}   \n"
        "  bx    lr     \n"
  );
}
     2f2:	bf00      	nop

000002f4 <UartIOConfig>:
  CM3DS_MPS2_GPIO0->ALTFUNCSET = (1<<0) | (1<<4);
     2f4:	2011      	movs	r0, #17
  CM3DS_MPS2_GPIO1->ALTFUNCSET = (1<<7) | (1<<8) | (1<<10) | (1<<14);
     2f6:	f44f 428b 	mov.w	r2, #17792	; 0x4580
  CM3DS_MPS2_GPIO0->ALTFUNCSET = (1<<0) | (1<<4);
     2fa:	4902      	ldr	r1, [pc, #8]	; (304 <UartIOConfig+0x10>)
  CM3DS_MPS2_GPIO1->ALTFUNCSET = (1<<7) | (1<<8) | (1<<10) | (1<<14);
     2fc:	4b02      	ldr	r3, [pc, #8]	; (308 <UartIOConfig+0x14>)
  CM3DS_MPS2_GPIO0->ALTFUNCSET = (1<<0) | (1<<4);
     2fe:	6188      	str	r0, [r1, #24]
  CM3DS_MPS2_GPIO1->ALTFUNCSET = (1<<7) | (1<<8) | (1<<10) | (1<<14);
     300:	619a      	str	r2, [r3, #24]
}
     302:	4770      	bx	lr
     304:	40010000 	.word	0x40010000
     308:	40011000 	.word	0x40011000

0000030c <uart_initial_value_check>:
int uart_initial_value_check(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART){
     30c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     310:	4604      	mov	r4, r0
     312:	b083      	sub	sp, #12
  puts("- check initial values");
     314:	4884      	ldr	r0, [pc, #528]	; (528 <uart_initial_value_check+0x21c>)
     316:	f001 fc87 	bl	1c28 <puts>
  if (CM3DS_MPS2_UART->DATA     !=0) {err_code += (1<<0);}
     31a:	6820      	ldr	r0, [r4, #0]
  if (CM3DS_MPS2_UART->STATE    !=0) {err_code += (1<<1);}
     31c:	6863      	ldr	r3, [r4, #4]
  if (CM3DS_MPS2_UART->DATA     !=0) {err_code += (1<<0);}
     31e:	3800      	subs	r0, #0
     320:	bf18      	it	ne
     322:	2001      	movne	r0, #1
  if (CM3DS_MPS2_UART->STATE    !=0) {err_code += (1<<1);}
     324:	b103      	cbz	r3, 328 <uart_initial_value_check+0x1c>
     326:	3002      	adds	r0, #2
  if (CM3DS_MPS2_UART->CTRL     !=0) {err_code += (1<<2);}
     328:	68a3      	ldr	r3, [r4, #8]
     32a:	b103      	cbz	r3, 32e <uart_initial_value_check+0x22>
     32c:	3004      	adds	r0, #4
  if (CM3DS_MPS2_UART->INTSTATUS!=0) {err_code += (1<<3);}
     32e:	68e3      	ldr	r3, [r4, #12]
     330:	b103      	cbz	r3, 334 <uart_initial_value_check+0x28>
     332:	3008      	adds	r0, #8
  if (CM3DS_MPS2_UART->BAUDDIV  !=0) {err_code += (1<<4);}
     334:	6923      	ldr	r3, [r4, #16]
     336:	b103      	cbz	r3, 33a <uart_initial_value_check+0x2e>
     338:	3010      	adds	r0, #16
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART3) {uart_base = CM3DS_MPS2_UART3_BASE;}
     33a:	4b7c      	ldr	r3, [pc, #496]	; (52c <uart_initial_value_check+0x220>)
     33c:	429c      	cmp	r4, r3
     33e:	f000 80de 	beq.w	4fe <uart_initial_value_check+0x1f2>
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART0) {uart_base = CM3DS_MPS2_UART0_BASE;}
     342:	f1b4 2f40 	cmp.w	r4, #1073758208	; 0x40004000
     346:	f000 80bb 	beq.w	4c0 <uart_initial_value_check+0x1b4>
     34a:	4b79      	ldr	r3, [pc, #484]	; (530 <uart_initial_value_check+0x224>)
     34c:	4a79      	ldr	r2, [pc, #484]	; (534 <uart_initial_value_check+0x228>)
     34e:	9301      	str	r3, [sp, #4]
     350:	4613      	mov	r3, r2
     352:	4c79      	ldr	r4, [pc, #484]	; (538 <uart_initial_value_check+0x22c>)
     354:	4d79      	ldr	r5, [pc, #484]	; (53c <uart_initial_value_check+0x230>)
     356:	4e7a      	ldr	r6, [pc, #488]	; (540 <uart_initial_value_check+0x234>)
     358:	4f7a      	ldr	r7, [pc, #488]	; (544 <uart_initial_value_check+0x238>)
     35a:	f8df c1ec 	ldr.w	ip, [pc, #492]	; 548 <uart_initial_value_check+0x23c>
     35e:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 54c <uart_initial_value_check+0x240>
     362:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 550 <uart_initial_value_check+0x244>
     366:	f8df 91ec 	ldr.w	r9, [pc, #492]	; 554 <uart_initial_value_check+0x248>
     36a:	f8df a1ec 	ldr.w	sl, [pc, #492]	; 558 <uart_initial_value_check+0x24c>
     36e:	f8df b1ec 	ldr.w	fp, [pc, #492]	; 55c <uart_initial_value_check+0x250>
  if (HW32_REG(uart_base + 0xFD0) != APB_UART_PID4) {err_code += (1<<5); }
     372:	6811      	ldr	r1, [r2, #0]
     374:	2904      	cmp	r1, #4
  if (HW32_REG(uart_base + 0xFD4) != APB_UART_PID5) {err_code += (1<<6); }
     376:	f8db 1000 	ldr.w	r1, [fp]
  if (HW32_REG(uart_base + 0xFD0) != APB_UART_PID4) {err_code += (1<<5); }
     37a:	bf18      	it	ne
     37c:	3020      	addne	r0, #32
  if (HW32_REG(uart_base + 0xFD4) != APB_UART_PID5) {err_code += (1<<6); }
     37e:	b101      	cbz	r1, 382 <uart_initial_value_check+0x76>
     380:	3040      	adds	r0, #64	; 0x40
  if (HW32_REG(uart_base + 0xFD8) != APB_UART_PID6) {err_code += (1<<7); }
     382:	f8da 1000 	ldr.w	r1, [sl]
     386:	b101      	cbz	r1, 38a <uart_initial_value_check+0x7e>
     388:	3080      	adds	r0, #128	; 0x80
  if (HW32_REG(uart_base + 0xFDC) != APB_UART_PID7) {err_code += (1<<8); }
     38a:	f8d9 1000 	ldr.w	r1, [r9]
     38e:	b109      	cbz	r1, 394 <uart_initial_value_check+0x88>
     390:	f500 7080 	add.w	r0, r0, #256	; 0x100
  if (HW32_REG(uart_base + 0xFE0) != APB_UART_PID0) {err_code += (1<<9); }
     394:	f8d8 1000 	ldr.w	r1, [r8]
     398:	2921      	cmp	r1, #33	; 0x21
  if (HW32_REG(uart_base + 0xFE4) != APB_UART_PID1) {err_code += (1<<10); }
     39a:	f8de 1000 	ldr.w	r1, [lr]
  if (HW32_REG(uart_base + 0xFE0) != APB_UART_PID0) {err_code += (1<<9); }
     39e:	bf18      	it	ne
     3a0:	f500 7000 	addne.w	r0, r0, #512	; 0x200
  if (HW32_REG(uart_base + 0xFE4) != APB_UART_PID1) {err_code += (1<<10); }
     3a4:	29b8      	cmp	r1, #184	; 0xb8
  if (HW32_REG(uart_base + 0xFE8) != APB_UART_PID2) {err_code += (1<<11); }
     3a6:	f8dc 1000 	ldr.w	r1, [ip]
  if (HW32_REG(uart_base + 0xFE4) != APB_UART_PID1) {err_code += (1<<10); }
     3aa:	bf18      	it	ne
     3ac:	f500 6080 	addne.w	r0, r0, #1024	; 0x400
  if (HW32_REG(uart_base + 0xFE8) != APB_UART_PID2) {err_code += (1<<11); }
     3b0:	291b      	cmp	r1, #27
  if (HW32_REG(uart_base + 0xFEC) != APB_UART_PID3) {err_code += (1<<12); }
     3b2:	6839      	ldr	r1, [r7, #0]
  if (HW32_REG(uart_base + 0xFE8) != APB_UART_PID2) {err_code += (1<<11); }
     3b4:	bf18      	it	ne
     3b6:	f500 6000 	addne.w	r0, r0, #2048	; 0x800
  if (HW32_REG(uart_base + 0xFEC) != APB_UART_PID3) {err_code += (1<<12); }
     3ba:	b109      	cbz	r1, 3c0 <uart_initial_value_check+0xb4>
     3bc:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  if (HW32_REG(uart_base + 0xFF0) != APB_UART_CID0) {err_code += (1<<13); }
     3c0:	6831      	ldr	r1, [r6, #0]
     3c2:	290d      	cmp	r1, #13
  if (HW32_REG(uart_base + 0xFF4) != APB_UART_CID1) {err_code += (1<<14); }
     3c4:	6829      	ldr	r1, [r5, #0]
  if (HW32_REG(uart_base + 0xFF0) != APB_UART_CID0) {err_code += (1<<13); }
     3c6:	bf18      	it	ne
     3c8:	f500 5000 	addne.w	r0, r0, #8192	; 0x2000
  if (HW32_REG(uart_base + 0xFF4) != APB_UART_CID1) {err_code += (1<<14); }
     3cc:	29f0      	cmp	r1, #240	; 0xf0
  if (HW32_REG(uart_base + 0xFF8) != APB_UART_CID2) {err_code += (1<<15); }
     3ce:	6821      	ldr	r1, [r4, #0]
  if (HW32_REG(uart_base + 0xFF4) != APB_UART_CID1) {err_code += (1<<14); }
     3d0:	bf18      	it	ne
     3d2:	f500 4080 	addne.w	r0, r0, #16384	; 0x4000
  if (HW32_REG(uart_base + 0xFF8) != APB_UART_CID2) {err_code += (1<<15); }
     3d6:	2905      	cmp	r1, #5
  if (HW32_REG(uart_base + 0xFFC) != APB_UART_CID3) {err_code += (1<<16); }
     3d8:	9901      	ldr	r1, [sp, #4]
  if (HW32_REG(uart_base + 0xFF8) != APB_UART_CID2) {err_code += (1<<15); }
     3da:	bf18      	it	ne
     3dc:	f500 4000 	addne.w	r0, r0, #32768	; 0x8000
  if (HW32_REG(uart_base + 0xFFC) != APB_UART_CID3) {err_code += (1<<16); }
     3e0:	6809      	ldr	r1, [r1, #0]
     3e2:	29b1      	cmp	r1, #177	; 0xb1
    HW32_REG(uart_base + 0xFD0 + (i<<2)) = ~HW32_REG(uart_base + 0xFD0 + (i<<2));
     3e4:	6819      	ldr	r1, [r3, #0]
  if (HW32_REG(uart_base + 0xFFC) != APB_UART_CID3) {err_code += (1<<16); }
     3e6:	bf18      	it	ne
     3e8:	f500 3080 	addne.w	r0, r0, #65536	; 0x10000
    HW32_REG(uart_base + 0xFD0 + (i<<2)) = ~HW32_REG(uart_base + 0xFD0 + (i<<2));
     3ec:	43c9      	mvns	r1, r1
     3ee:	6019      	str	r1, [r3, #0]
     3f0:	6859      	ldr	r1, [r3, #4]
     3f2:	43c9      	mvns	r1, r1
     3f4:	6059      	str	r1, [r3, #4]
     3f6:	6899      	ldr	r1, [r3, #8]
     3f8:	43c9      	mvns	r1, r1
     3fa:	6099      	str	r1, [r3, #8]
     3fc:	68d9      	ldr	r1, [r3, #12]
     3fe:	43c9      	mvns	r1, r1
     400:	60d9      	str	r1, [r3, #12]
     402:	6919      	ldr	r1, [r3, #16]
     404:	43c9      	mvns	r1, r1
     406:	6119      	str	r1, [r3, #16]
     408:	6959      	ldr	r1, [r3, #20]
     40a:	43c9      	mvns	r1, r1
     40c:	6159      	str	r1, [r3, #20]
     40e:	6999      	ldr	r1, [r3, #24]
     410:	43c9      	mvns	r1, r1
     412:	6199      	str	r1, [r3, #24]
     414:	69d9      	ldr	r1, [r3, #28]
     416:	43c9      	mvns	r1, r1
     418:	61d9      	str	r1, [r3, #28]
     41a:	6a19      	ldr	r1, [r3, #32]
     41c:	43c9      	mvns	r1, r1
     41e:	6219      	str	r1, [r3, #32]
     420:	6a59      	ldr	r1, [r3, #36]	; 0x24
     422:	43c9      	mvns	r1, r1
     424:	6259      	str	r1, [r3, #36]	; 0x24
     426:	6a99      	ldr	r1, [r3, #40]	; 0x28
     428:	43c9      	mvns	r1, r1
     42a:	6299      	str	r1, [r3, #40]	; 0x28
     42c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
     42e:	43c9      	mvns	r1, r1
     430:	62d9      	str	r1, [r3, #44]	; 0x2c
  if (HW32_REG(uart_base + 0xFD0) != APB_UART_PID4) {err_code |= (1<<5); }
     432:	6813      	ldr	r3, [r2, #0]
     434:	2b04      	cmp	r3, #4
  if (HW32_REG(uart_base + 0xFD4) != APB_UART_PID5) {err_code |= (1<<6); }
     436:	f8db 3000 	ldr.w	r3, [fp]
  if (HW32_REG(uart_base + 0xFD0) != APB_UART_PID4) {err_code |= (1<<5); }
     43a:	bf18      	it	ne
     43c:	f040 0020 	orrne.w	r0, r0, #32
  if (HW32_REG(uart_base + 0xFD4) != APB_UART_PID5) {err_code |= (1<<6); }
     440:	b10b      	cbz	r3, 446 <uart_initial_value_check+0x13a>
     442:	f040 0040 	orr.w	r0, r0, #64	; 0x40
  if (HW32_REG(uart_base + 0xFD8) != APB_UART_PID6) {err_code |= (1<<7); }
     446:	f8da 3000 	ldr.w	r3, [sl]
     44a:	b10b      	cbz	r3, 450 <uart_initial_value_check+0x144>
     44c:	f040 0080 	orr.w	r0, r0, #128	; 0x80
  if (HW32_REG(uart_base + 0xFDC) != APB_UART_PID7) {err_code |= (1<<8); }
     450:	f8d9 3000 	ldr.w	r3, [r9]
     454:	b10b      	cbz	r3, 45a <uart_initial_value_check+0x14e>
     456:	f440 7080 	orr.w	r0, r0, #256	; 0x100
  if (HW32_REG(uart_base + 0xFE0) != APB_UART_PID0) {err_code |= (1<<9); }
     45a:	f8d8 3000 	ldr.w	r3, [r8]
     45e:	2b21      	cmp	r3, #33	; 0x21
  if (HW32_REG(uart_base + 0xFE4) != APB_UART_PID1) {err_code |= (1<<10); }
     460:	f8de 3000 	ldr.w	r3, [lr]
  if (HW32_REG(uart_base + 0xFE0) != APB_UART_PID0) {err_code |= (1<<9); }
     464:	bf18      	it	ne
     466:	f440 7000 	orrne.w	r0, r0, #512	; 0x200
  if (HW32_REG(uart_base + 0xFE4) != APB_UART_PID1) {err_code |= (1<<10); }
     46a:	2bb8      	cmp	r3, #184	; 0xb8
  if (HW32_REG(uart_base + 0xFE8) != APB_UART_PID2) {err_code |= (1<<11); }
     46c:	f8dc 3000 	ldr.w	r3, [ip]
  if (HW32_REG(uart_base + 0xFE4) != APB_UART_PID1) {err_code |= (1<<10); }
     470:	bf18      	it	ne
     472:	f440 6080 	orrne.w	r0, r0, #1024	; 0x400
  if (HW32_REG(uart_base + 0xFE8) != APB_UART_PID2) {err_code |= (1<<11); }
     476:	2b1b      	cmp	r3, #27
  if (HW32_REG(uart_base + 0xFEC) != APB_UART_PID3) {err_code |= (1<<12); }
     478:	683b      	ldr	r3, [r7, #0]
  if (HW32_REG(uart_base + 0xFE8) != APB_UART_PID2) {err_code |= (1<<11); }
     47a:	bf18      	it	ne
     47c:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  if (HW32_REG(uart_base + 0xFEC) != APB_UART_PID3) {err_code |= (1<<12); }
     480:	b10b      	cbz	r3, 486 <uart_initial_value_check+0x17a>
     482:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
  if (HW32_REG(uart_base + 0xFF0) != APB_UART_CID0) {err_code |= (1<<13); }
     486:	6833      	ldr	r3, [r6, #0]
     488:	2b0d      	cmp	r3, #13
  if (HW32_REG(uart_base + 0xFF4) != APB_UART_CID1) {err_code |= (1<<14); }
     48a:	682b      	ldr	r3, [r5, #0]
  if (HW32_REG(uart_base + 0xFF0) != APB_UART_CID0) {err_code |= (1<<13); }
     48c:	bf18      	it	ne
     48e:	f440 5000 	orrne.w	r0, r0, #8192	; 0x2000
  if (HW32_REG(uart_base + 0xFF4) != APB_UART_CID1) {err_code |= (1<<14); }
     492:	2bf0      	cmp	r3, #240	; 0xf0
  if (HW32_REG(uart_base + 0xFF8) != APB_UART_CID2) {err_code |= (1<<15); }
     494:	6823      	ldr	r3, [r4, #0]
  if (HW32_REG(uart_base + 0xFF4) != APB_UART_CID1) {err_code |= (1<<14); }
     496:	bf18      	it	ne
     498:	f440 4080 	orrne.w	r0, r0, #16384	; 0x4000
  if (HW32_REG(uart_base + 0xFF8) != APB_UART_CID2) {err_code |= (1<<15); }
     49c:	2b05      	cmp	r3, #5
  if (HW32_REG(uart_base + 0xFFC) != APB_UART_CID3) {err_code |= (1<<16); }
     49e:	9b01      	ldr	r3, [sp, #4]
     4a0:	681b      	ldr	r3, [r3, #0]
  if (HW32_REG(uart_base + 0xFF8) != APB_UART_CID2) {err_code |= (1<<15); }
     4a2:	d025      	beq.n	4f0 <uart_initial_value_check+0x1e4>
  if (HW32_REG(uart_base + 0xFFC) != APB_UART_CID3) {err_code |= (1<<16); }
     4a4:	2bb1      	cmp	r3, #177	; 0xb1
  if (HW32_REG(uart_base + 0xFF8) != APB_UART_CID2) {err_code |= (1<<15); }
     4a6:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
  if (HW32_REG(uart_base + 0xFFC) != APB_UART_CID3) {err_code |= (1<<16); }
     4aa:	d001      	beq.n	4b0 <uart_initial_value_check+0x1a4>
     4ac:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
    printf ("ERROR : initial value failed (0x%x)\n", err_code);
     4b0:	4601      	mov	r1, r0
     4b2:	482b      	ldr	r0, [pc, #172]	; (560 <uart_initial_value_check+0x254>)
     4b4:	f001 fb32 	bl	1b1c <iprintf>
    return_val =1;
     4b8:	2001      	movs	r0, #1
}
     4ba:	b003      	add	sp, #12
     4bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART0) {uart_base = CM3DS_MPS2_UART0_BASE;}
     4c0:	4a28      	ldr	r2, [pc, #160]	; (564 <uart_initial_value_check+0x258>)
     4c2:	f5a3 3320 	sub.w	r3, r3, #163840	; 0x28000
     4c6:	3b04      	subs	r3, #4
     4c8:	9301      	str	r3, [sp, #4]
     4ca:	4d27      	ldr	r5, [pc, #156]	; (568 <uart_initial_value_check+0x25c>)
     4cc:	4613      	mov	r3, r2
     4ce:	4e27      	ldr	r6, [pc, #156]	; (56c <uart_initial_value_check+0x260>)
     4d0:	4f27      	ldr	r7, [pc, #156]	; (570 <uart_initial_value_check+0x264>)
     4d2:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 574 <uart_initial_value_check+0x268>
     4d6:	f8df e0a0 	ldr.w	lr, [pc, #160]	; 578 <uart_initial_value_check+0x26c>
     4da:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 57c <uart_initial_value_check+0x270>
     4de:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 580 <uart_initial_value_check+0x274>
     4e2:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 584 <uart_initial_value_check+0x278>
     4e6:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 588 <uart_initial_value_check+0x27c>
     4ea:	f604 74f8 	addw	r4, r4, #4088	; 0xff8
     4ee:	e740      	b.n	372 <uart_initial_value_check+0x66>
  if (HW32_REG(uart_base + 0xFFC) != APB_UART_CID3) {err_code |= (1<<16); }
     4f0:	2bb1      	cmp	r3, #177	; 0xb1
     4f2:	d1db      	bne.n	4ac <uart_initial_value_check+0x1a0>
  if (err_code != 0) {
     4f4:	2800      	cmp	r0, #0
     4f6:	d1db      	bne.n	4b0 <uart_initial_value_check+0x1a4>
}
     4f8:	b003      	add	sp, #12
     4fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     4fe:	4b23      	ldr	r3, [pc, #140]	; (58c <uart_initial_value_check+0x280>)
     500:	4a23      	ldr	r2, [pc, #140]	; (590 <uart_initial_value_check+0x284>)
     502:	9301      	str	r3, [sp, #4]
     504:	4c23      	ldr	r4, [pc, #140]	; (594 <uart_initial_value_check+0x288>)
     506:	4613      	mov	r3, r2
     508:	4d23      	ldr	r5, [pc, #140]	; (598 <uart_initial_value_check+0x28c>)
     50a:	4e24      	ldr	r6, [pc, #144]	; (59c <uart_initial_value_check+0x290>)
     50c:	4f24      	ldr	r7, [pc, #144]	; (5a0 <uart_initial_value_check+0x294>)
     50e:	f8df c094 	ldr.w	ip, [pc, #148]	; 5a4 <uart_initial_value_check+0x298>
     512:	f8df e094 	ldr.w	lr, [pc, #148]	; 5a8 <uart_initial_value_check+0x29c>
     516:	f8df 8094 	ldr.w	r8, [pc, #148]	; 5ac <uart_initial_value_check+0x2a0>
     51a:	f8df 9094 	ldr.w	r9, [pc, #148]	; 5b0 <uart_initial_value_check+0x2a4>
     51e:	f8df a094 	ldr.w	sl, [pc, #148]	; 5b4 <uart_initial_value_check+0x2a8>
     522:	f8df b094 	ldr.w	fp, [pc, #148]	; 5b8 <uart_initial_value_check+0x2ac>
     526:	e724      	b.n	372 <uart_initial_value_check+0x66>
     528:	00002bf0 	.word	0x00002bf0
     52c:	4002d000 	.word	0x4002d000
     530:	4002cffc 	.word	0x4002cffc
     534:	4002cfd0 	.word	0x4002cfd0
     538:	4002cff8 	.word	0x4002cff8
     53c:	4002cff4 	.word	0x4002cff4
     540:	4002cff0 	.word	0x4002cff0
     544:	4002cfec 	.word	0x4002cfec
     548:	4002cfe8 	.word	0x4002cfe8
     54c:	4002cfe4 	.word	0x4002cfe4
     550:	4002cfe0 	.word	0x4002cfe0
     554:	4002cfdc 	.word	0x4002cfdc
     558:	4002cfd8 	.word	0x4002cfd8
     55c:	4002cfd4 	.word	0x4002cfd4
     560:	00002c08 	.word	0x00002c08
     564:	40004fd0 	.word	0x40004fd0
     568:	40004ff4 	.word	0x40004ff4
     56c:	40004ff0 	.word	0x40004ff0
     570:	40004fec 	.word	0x40004fec
     574:	40004fe8 	.word	0x40004fe8
     578:	40004fe4 	.word	0x40004fe4
     57c:	40004fe0 	.word	0x40004fe0
     580:	40004fdc 	.word	0x40004fdc
     584:	40004fd8 	.word	0x40004fd8
     588:	40004fd4 	.word	0x40004fd4
     58c:	4002dffc 	.word	0x4002dffc
     590:	4002dfd0 	.word	0x4002dfd0
     594:	4002dff8 	.word	0x4002dff8
     598:	4002dff4 	.word	0x4002dff4
     59c:	4002dff0 	.word	0x4002dff0
     5a0:	4002dfec 	.word	0x4002dfec
     5a4:	4002dfe8 	.word	0x4002dfe8
     5a8:	4002dfe4 	.word	0x4002dfe4
     5ac:	4002dfe0 	.word	0x4002dfe0
     5b0:	4002dfdc 	.word	0x4002dfdc
     5b4:	4002dfd8 	.word	0x4002dfd8
     5b8:	4002dfd4 	.word	0x4002dfd4

000005bc <simple_uart_test>:
{
     5bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  const char  transmit_text[20] = "Hello world\n";
     5c0:	2700      	movs	r7, #0
{
     5c2:	4606      	mov	r6, r0
     5c4:	b08a      	sub	sp, #40	; 0x28
  const char  transmit_text[20] = "Hello world\n";
     5c6:	4b50      	ldr	r3, [pc, #320]	; (708 <simple_uart_test+0x14c>)
     5c8:	ad05      	add	r5, sp, #20
{
     5ca:	460c      	mov	r4, r1
     5cc:	4690      	mov	r8, r2
  const char  transmit_text[20] = "Hello world\n";
     5ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
     5d0:	c507      	stmia	r5!, {r0, r1, r2}
  puts("Simple test");
     5d2:	484e      	ldr	r0, [pc, #312]	; (70c <simple_uart_test+0x150>)
  const char  transmit_text[20] = "Hello world\n";
     5d4:	702b      	strb	r3, [r5, #0]
     5d6:	f8cd 7021 	str.w	r7, [sp, #33]	; 0x21
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     5da:	4d4d      	ldr	r5, [pc, #308]	; (710 <simple_uart_test+0x154>)
  const char  transmit_text[20] = "Hello world\n";
     5dc:	9709      	str	r7, [sp, #36]	; 0x24
  puts("Simple test");
     5de:	f001 fb23 	bl	1c28 <puts>
  UartPutc('-');
     5e2:	202d      	movs	r0, #45	; 0x2d
     5e4:	f001 fa56 	bl	1a94 <UartPutc>
  UartPutc(' ');
     5e8:	2020      	movs	r0, #32
     5ea:	f001 fa53 	bl	1a94 <UartPutc>
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     5ee:	42ae      	cmp	r6, r5
     5f0:	f000 8088 	beq.w	704 <simple_uart_test+0x148>
  else if (CM3DS_MPS2_UART==CM3DS_MPS2_UART3){
     5f4:	4b47      	ldr	r3, [pc, #284]	; (714 <simple_uart_test+0x158>)
     5f6:	429e      	cmp	r6, r3
     5f8:	d14e      	bne.n	698 <simple_uart_test+0xdc>
  TX_UART->BAUDDIV = bauddiv;
     5fa:	6134      	str	r4, [r6, #16]
  if (TX_UART->BAUDDIV != bauddiv) { err_code += (1<<0);}
     5fc:	6937      	ldr	r7, [r6, #16]
  RX_UART->BAUDDIV = bauddiv;
     5fe:	612c      	str	r4, [r5, #16]
  if (TX_UART->BAUDDIV != bauddiv) { err_code += (1<<0);}
     600:	1b3f      	subs	r7, r7, r4
     602:	bf18      	it	ne
     604:	2701      	movne	r7, #1
  if (RX_UART->BAUDDIV != bauddiv) { err_code += (1<<1);}
     606:	692b      	ldr	r3, [r5, #16]
     608:	42a3      	cmp	r3, r4
  TX_UART->CTRL =   TX_UART->CTRL | UART_CTRL_TXEN; /* Set TX enable */
     60a:	68b3      	ldr	r3, [r6, #8]
  if (RX_UART->BAUDDIV != bauddiv) { err_code += (1<<1);}
     60c:	bf18      	it	ne
     60e:	3702      	addne	r7, #2
  TX_UART->CTRL =   TX_UART->CTRL | UART_CTRL_TXEN; /* Set TX enable */
     610:	f043 0301 	orr.w	r3, r3, #1
     614:	60b3      	str	r3, [r6, #8]
  if ((TX_UART->CTRL & UART_CTRL_TXEN)==0) { err_code += (1<<2);}
     616:	68b3      	ldr	r3, [r6, #8]
     618:	07d9      	lsls	r1, r3, #31
  RX_UART->CTRL =   RX_UART->CTRL | UART_CTRL_RXEN; /* Set RX enable */
     61a:	68ab      	ldr	r3, [r5, #8]
  if ((TX_UART->CTRL & UART_CTRL_TXEN)==0) { err_code += (1<<2);}
     61c:	bf58      	it	pl
     61e:	3704      	addpl	r7, #4
  RX_UART->CTRL =   RX_UART->CTRL | UART_CTRL_RXEN; /* Set RX enable */
     620:	f043 0302 	orr.w	r3, r3, #2
     624:	60ab      	str	r3, [r5, #8]
  if ((RX_UART->CTRL & UART_CTRL_RXEN)==0) { err_code += (1<<3);}
     626:	68ab      	ldr	r3, [r5, #8]
     628:	079a      	lsls	r2, r3, #30
     62a:	bf58      	it	pl
     62c:	3708      	addpl	r7, #8
  str_size = strlen(transmit_text);
     62e:	f1b8 0f00 	cmp.w	r8, #0
     632:	d139      	bne.n	6a8 <simple_uart_test+0xec>
  rx_count = 0;
     634:	4644      	mov	r4, r8
  tx_count = 0;
     636:	4641      	mov	r1, r8
    if (((TX_UART->STATE & UART_STATE_TXFULL)==0)&&(tx_count<str_size)) {
     638:	6873      	ldr	r3, [r6, #4]
      received_text[rx_count] = RX_UART->DATA;
     63a:	f104 0228 	add.w	r2, r4, #40	; 0x28
    if (((TX_UART->STATE & UART_STATE_TXFULL)==0)&&(tx_count<str_size)) {
     63e:	07db      	lsls	r3, r3, #31
      received_text[rx_count] = RX_UART->DATA;
     640:	446a      	add	r2, sp
    if (((TX_UART->STATE & UART_STATE_TXFULL)==0)&&(tx_count<str_size)) {
     642:	d408      	bmi.n	656 <simple_uart_test+0x9a>
     644:	290b      	cmp	r1, #11
     646:	d806      	bhi.n	656 <simple_uart_test+0x9a>
      TX_UART->DATA = transmit_text[tx_count];
     648:	f101 0328 	add.w	r3, r1, #40	; 0x28
     64c:	446b      	add	r3, sp
     64e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
      tx_count++;
     652:	3101      	adds	r1, #1
      TX_UART->DATA = transmit_text[tx_count];
     654:	6033      	str	r3, [r6, #0]
    if ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     656:	686b      	ldr	r3, [r5, #4]
     658:	0798      	lsls	r0, r3, #30
     65a:	d545      	bpl.n	6e8 <simple_uart_test+0x12c>
      received_text[rx_count] = RX_UART->DATA;
     65c:	682b      	ldr	r3, [r5, #0]
      rx_count++;
     65e:	3401      	adds	r4, #1
  } while ( rx_count <str_size);
     660:	2c0b      	cmp	r4, #11
      received_text[rx_count] = RX_UART->DATA;
     662:	f802 3c28 	strb.w	r3, [r2, #-40]
  } while ( rx_count <str_size);
     666:	d9e7      	bls.n	638 <simple_uart_test+0x7c>
  received_text[rx_count]=0; /* add NULL termination */
     668:	f04f 0800 	mov.w	r8, #0
  if (strcmp(transmit_text, received_text)!=0){ err_code += (1<<4);}
     66c:	4669      	mov	r1, sp
     66e:	a805      	add	r0, sp, #20
  received_text[rx_count]=0; /* add NULL termination */
     670:	f84d 8004 	str.w	r8, [sp, r4]
  if (strcmp(transmit_text, received_text)!=0){ err_code += (1<<4);}
     674:	f001 fae0 	bl	1c38 <strcmp>
     678:	2800      	cmp	r0, #0
     67a:	d03b      	beq.n	6f4 <simple_uart_test+0x138>
  TX_UART->CTRL =  0; /* Clear TX enable */
     67c:	f8c6 8008 	str.w	r8, [r6, #8]
  if (strcmp(transmit_text, received_text)!=0){ err_code += (1<<4);}
     680:	3710      	adds	r7, #16
  RX_UART->CTRL =  0; /* Clear RX enable */
     682:	f8c5 8008 	str.w	r8, [r5, #8]
    printf ("ERROR : simple test failed (0x%x)\n", err_code);
     686:	4639      	mov	r1, r7
    return_val =1;
     688:	2701      	movs	r7, #1
    printf ("ERROR : simple test failed (0x%x)\n", err_code);
     68a:	4823      	ldr	r0, [pc, #140]	; (718 <simple_uart_test+0x15c>)
     68c:	f001 fa46 	bl	1b1c <iprintf>
}
     690:	4638      	mov	r0, r7
     692:	b00a      	add	sp, #40	; 0x28
     694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return 1;
     698:	2701      	movs	r7, #1
    puts ("ERROR: Input parameter invalid in function 'simple_uart_test'.");
     69a:	4820      	ldr	r0, [pc, #128]	; (71c <simple_uart_test+0x160>)
     69c:	f001 fac4 	bl	1c28 <puts>
}
     6a0:	4638      	mov	r0, r7
     6a2:	b00a      	add	sp, #40	; 0x28
     6a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  rx_count = 0;
     6a8:	2400      	movs	r4, #0
  tx_count = 0;
     6aa:	46a0      	mov	r8, r4
    if (((TX_UART->STATE & UART_STATE_TXFULL)==0)&&(tx_count<str_size)) {
     6ac:	6873      	ldr	r3, [r6, #4]
      received_text[rx_count] = RX_UART->DATA;
     6ae:	f104 0228 	add.w	r2, r4, #40	; 0x28
    if (((TX_UART->STATE & UART_STATE_TXFULL)==0)&&(tx_count<str_size)) {
     6b2:	07d9      	lsls	r1, r3, #31
      received_text[rx_count] = RX_UART->DATA;
     6b4:	446a      	add	r2, sp
    if (((TX_UART->STATE & UART_STATE_TXFULL)==0)&&(tx_count<str_size)) {
     6b6:	d40a      	bmi.n	6ce <simple_uart_test+0x112>
     6b8:	f1b8 0f0b 	cmp.w	r8, #11
     6bc:	d807      	bhi.n	6ce <simple_uart_test+0x112>
      TX_UART->DATA = transmit_text[tx_count];
     6be:	f108 0328 	add.w	r3, r8, #40	; 0x28
     6c2:	446b      	add	r3, sp
     6c4:	f813 3c14 	ldrb.w	r3, [r3, #-20]
      tx_count++;
     6c8:	f108 0801 	add.w	r8, r8, #1
      TX_UART->DATA = transmit_text[tx_count];
     6cc:	6033      	str	r3, [r6, #0]
    if ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     6ce:	686b      	ldr	r3, [r5, #4]
     6d0:	079b      	lsls	r3, r3, #30
     6d2:	d50c      	bpl.n	6ee <simple_uart_test+0x132>
      received_text[rx_count] = RX_UART->DATA;
     6d4:	6828      	ldr	r0, [r5, #0]
      rx_count++;
     6d6:	3401      	adds	r4, #1
      received_text[rx_count] = RX_UART->DATA;
     6d8:	b2c0      	uxtb	r0, r0
     6da:	f802 0c28 	strb.w	r0, [r2, #-40]
      if (verbose) UartPutc((char) received_text[rx_count]);
     6de:	f001 f9d9 	bl	1a94 <UartPutc>
  } while ( rx_count <str_size);
     6e2:	2c0b      	cmp	r4, #11
     6e4:	d9e2      	bls.n	6ac <simple_uart_test+0xf0>
     6e6:	e7bf      	b.n	668 <simple_uart_test+0xac>
     6e8:	2c0b      	cmp	r4, #11
     6ea:	d9a5      	bls.n	638 <simple_uart_test+0x7c>
     6ec:	e7bc      	b.n	668 <simple_uart_test+0xac>
     6ee:	2c0b      	cmp	r4, #11
     6f0:	d9dc      	bls.n	6ac <simple_uart_test+0xf0>
     6f2:	e7b9      	b.n	668 <simple_uart_test+0xac>
  TX_UART->CTRL =  0; /* Clear TX enable */
     6f4:	60b0      	str	r0, [r6, #8]
  RX_UART->CTRL =  0; /* Clear RX enable */
     6f6:	60a8      	str	r0, [r5, #8]
  if (err_code != 0) {
     6f8:	2f00      	cmp	r7, #0
     6fa:	d1c4      	bne.n	686 <simple_uart_test+0xca>
}
     6fc:	4638      	mov	r0, r7
     6fe:	b00a      	add	sp, #40	; 0x28
     700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    RX_UART = CM3DS_MPS2_UART3;
     704:	4d03      	ldr	r5, [pc, #12]	; (714 <simple_uart_test+0x158>)
     706:	e778      	b.n	5fa <simple_uart_test+0x3e>
     708:	00003270 	.word	0x00003270
     70c:	00002c30 	.word	0x00002c30
     710:	4002c000 	.word	0x4002c000
     714:	4002d000 	.word	0x4002d000
     718:	00002c7c 	.word	0x00002c7c
     71c:	00002c3c 	.word	0x00002c3c

00000720 <simple_uart_baud_test>:
{
     720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  for (i=0; i<10; i++) {
     724:	2500      	movs	r5, #0
  short int tx_bauddiv[10] = {
     726:	4c4d      	ldr	r4, [pc, #308]	; (85c <simple_uart_baud_test+0x13c>)
{
     728:	b08d      	sub	sp, #52	; 0x34
  short int tx_bauddiv[10] = {
     72a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
     72c:	f854 e910 	ldr.w	lr, [r4], #-16
  short int rx_bauddiv[10] = {
     730:	ae07      	add	r6, sp, #28
  short int tx_bauddiv[10] = {
     732:	f10d 0c08 	add.w	ip, sp, #8
     736:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
  short int rx_bauddiv[10] = {
     73a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
     73c:	4637      	mov	r7, r6
     73e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
  puts("Data transfer test\n");
     740:	4847      	ldr	r0, [pc, #284]	; (860 <simple_uart_baud_test+0x140>)
      printf ("ERROR : Baud rate test failed (0x%x) at loop %d\n", err_code, i);
     742:	f8df b120 	ldr.w	fp, [pc, #288]	; 864 <simple_uart_baud_test+0x144>
     746:	f10d 0808 	add.w	r8, sp, #8
  short int tx_bauddiv[10] = {
     74a:	f8cc e000 	str.w	lr, [ip]
  int return_val=0;
     74e:	9501      	str	r5, [sp, #4]
  short int rx_bauddiv[10] = {
     750:	f8c6 e000 	str.w	lr, [r6]
  puts("Data transfer test\n");
     754:	f001 fa68 	bl	1c28 <puts>
  for (i=0; i<10; i++) {
     758:	e011      	b.n	77e <simple_uart_baud_test+0x5e>
    if (simple_uart_baud_test_single(CM3DS_MPS2_UART2,
     75a:	4648      	mov	r0, r9
     75c:	f7ff fd48 	bl	1f0 <simple_uart_baud_test_single.constprop.0>
      tx_bauddiv[i], (rx_bauddiv[i]+1), NO_DISPLAY)!=0) {err_code |= 0x2;};
     760:	f046 0602 	orr.w	r6, r6, #2
    if (simple_uart_baud_test_single(CM3DS_MPS2_UART2,
     764:	b108      	cbz	r0, 76a <simple_uart_baud_test+0x4a>
      tx_bauddiv[i], (rx_bauddiv[i]-1), NO_DISPLAY)!=0) {err_code |= 0x4;};
     766:	f046 0604 	orr.w	r6, r6, #4
      return_val = 1;
     76a:	2301      	movs	r3, #1
      printf ("ERROR : Baud rate test failed (0x%x) at loop %d\n", err_code, i);
     76c:	462a      	mov	r2, r5
     76e:	4631      	mov	r1, r6
     770:	4658      	mov	r0, fp
  for (i=0; i<10; i++) {
     772:	3501      	adds	r5, #1
      return_val = 1;
     774:	9301      	str	r3, [sp, #4]
      printf ("ERROR : Baud rate test failed (0x%x) at loop %d\n", err_code, i);
     776:	f001 f9d1 	bl	1b1c <iprintf>
  for (i=0; i<10; i++) {
     77a:	2d0a      	cmp	r5, #10
     77c:	d022      	beq.n	7c4 <simple_uart_baud_test+0xa4>
      tx_bauddiv[i],  rx_bauddiv[i]   , NO_DISPLAY)!=0) {err_code |= 0x1;};
     77e:	f937 ab02 	ldrsh.w	sl, [r7], #2
     782:	f938 9b02 	ldrsh.w	r9, [r8], #2
    if (simple_uart_baud_test_single(CM3DS_MPS2_UART2,
     786:	4651      	mov	r1, sl
     788:	4648      	mov	r0, r9
     78a:	f7ff fd31 	bl	1f0 <simple_uart_baud_test_single.constprop.0>
     78e:	4604      	mov	r4, r0
    if (simple_uart_baud_test_single(CM3DS_MPS2_UART2,
     790:	f10a 0101 	add.w	r1, sl, #1
    if (simple_uart_baud_test_single(CM3DS_MPS2_UART2,
     794:	1e26      	subs	r6, r4, #0
    if (simple_uart_baud_test_single(CM3DS_MPS2_UART2,
     796:	4648      	mov	r0, r9
    if (simple_uart_baud_test_single(CM3DS_MPS2_UART2,
     798:	bf18      	it	ne
     79a:	2601      	movne	r6, #1
    if (simple_uart_baud_test_single(CM3DS_MPS2_UART2,
     79c:	f7ff fd28 	bl	1f0 <simple_uart_baud_test_single.constprop.0>
    if (simple_uart_baud_test_single(CM3DS_MPS2_UART2,
     7a0:	f10a 31ff 	add.w	r1, sl, #4294967295	; 0xffffffff
    if (simple_uart_baud_test_single(CM3DS_MPS2_UART2,
     7a4:	2800      	cmp	r0, #0
     7a6:	d1d8      	bne.n	75a <simple_uart_baud_test+0x3a>
    if (simple_uart_baud_test_single(CM3DS_MPS2_UART2,
     7a8:	4648      	mov	r0, r9
     7aa:	f7ff fd21 	bl	1f0 <simple_uart_baud_test_single.constprop.0>
     7ae:	2800      	cmp	r0, #0
     7b0:	d1d9      	bne.n	766 <simple_uart_baud_test+0x46>
    if (err_code != 0) {
     7b2:	2c00      	cmp	r4, #0
     7b4:	d150      	bne.n	858 <simple_uart_baud_test+0x138>
      printf ("- bauddiv = %d done\n", tx_bauddiv[i]);
     7b6:	4649      	mov	r1, r9
     7b8:	482b      	ldr	r0, [pc, #172]	; (868 <simple_uart_baud_test+0x148>)
  for (i=0; i<10; i++) {
     7ba:	3501      	adds	r5, #1
      printf ("- bauddiv = %d done\n", tx_bauddiv[i]);
     7bc:	f001 f9ae 	bl	1b1c <iprintf>
  for (i=0; i<10; i++) {
     7c0:	2d0a      	cmp	r5, #10
     7c2:	d1dc      	bne.n	77e <simple_uart_baud_test+0x5e>
  CM3DS_MPS2_UART2->CTRL = 0;
     7c4:	2200      	movs	r2, #0
  CM3DS_MPS2_UART2->BAUDDIV = 0xFFFFFFFF;
     7c6:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
  CM3DS_MPS2_UART2->CTRL = 0;
     7ca:	4b28      	ldr	r3, [pc, #160]	; (86c <simple_uart_baud_test+0x14c>)
  CM3DS_MPS2_UART3->CTRL = 0;
     7cc:	4e28      	ldr	r6, [pc, #160]	; (870 <simple_uart_baud_test+0x150>)
  CM3DS_MPS2_UART2->CTRL = 0;
     7ce:	609a      	str	r2, [r3, #8]
  CM3DS_MPS2_UART3->CTRL = 0;
     7d0:	60b2      	str	r2, [r6, #8]
  CM3DS_MPS2_UART2->BAUDDIV = 0xFFFFFFFF;
     7d2:	611d      	str	r5, [r3, #16]
  if (CM3DS_MPS2_UART2->BAUDDIV != (0xFFFFFFFF & BAUDDIV_MASK)) {err_code |= (1<<0);};
     7d4:	691a      	ldr	r2, [r3, #16]
     7d6:	4927      	ldr	r1, [pc, #156]	; (874 <simple_uart_baud_test+0x154>)
  CM3DS_MPS2_UART2->BAUDDIV = 0xFF55AAC3;
     7d8:	4c27      	ldr	r4, [pc, #156]	; (878 <simple_uart_baud_test+0x158>)
  if (CM3DS_MPS2_UART2->BAUDDIV != (0xFFFFFFFF & BAUDDIV_MASK)) {err_code |= (1<<0);};
     7da:	1a51      	subs	r1, r2, r1
  CM3DS_MPS2_UART2->BAUDDIV = 0x00000000;
     7dc:	f04f 0200 	mov.w	r2, #0
  if (CM3DS_MPS2_UART2->BAUDDIV != (0xFFFFFFFF & BAUDDIV_MASK)) {err_code |= (1<<0);};
     7e0:	bf18      	it	ne
     7e2:	2101      	movne	r1, #1
  CM3DS_MPS2_UART2->BAUDDIV = 0xFF55AAC3;
     7e4:	611c      	str	r4, [r3, #16]
  if (CM3DS_MPS2_UART2->BAUDDIV != (0xFF55AAC3 & BAUDDIV_MASK)) {err_code |= (1<<1);};
     7e6:	691b      	ldr	r3, [r3, #16]
     7e8:	4824      	ldr	r0, [pc, #144]	; (87c <simple_uart_baud_test+0x15c>)
     7ea:	4283      	cmp	r3, r0
  CM3DS_MPS2_UART2->BAUDDIV = 0x00000000;
     7ec:	4b1f      	ldr	r3, [pc, #124]	; (86c <simple_uart_baud_test+0x14c>)
  if (CM3DS_MPS2_UART2->BAUDDIV != (0xFF55AAC3 & BAUDDIV_MASK)) {err_code |= (1<<1);};
     7ee:	bf18      	it	ne
     7f0:	f041 0102 	orrne.w	r1, r1, #2
  CM3DS_MPS2_UART2->BAUDDIV = 0x00000000;
     7f4:	611a      	str	r2, [r3, #16]
  if (CM3DS_MPS2_UART2->BAUDDIV != (0x00000000 & BAUDDIV_MASK)) {err_code |= (1<<2);};
     7f6:	691b      	ldr	r3, [r3, #16]
     7f8:	b10b      	cbz	r3, 7fe <simple_uart_baud_test+0xde>
     7fa:	f041 0104 	orr.w	r1, r1, #4
  CM3DS_MPS2_UART3->BAUDDIV = 0xFFFFFFFF;
     7fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
     802:	4b1b      	ldr	r3, [pc, #108]	; (870 <simple_uart_baud_test+0x150>)
  if (CM3DS_MPS2_UART3->BAUDDIV != (0xFFFFFFFF & BAUDDIV_MASK)) {err_code |= (1<<3);};
     804:	4a1b      	ldr	r2, [pc, #108]	; (874 <simple_uart_baud_test+0x154>)
  CM3DS_MPS2_UART3->BAUDDIV = 0xFFFFFFFF;
     806:	6118      	str	r0, [r3, #16]
  if (CM3DS_MPS2_UART3->BAUDDIV != (0xFFFFFFFF & BAUDDIV_MASK)) {err_code |= (1<<3);};
     808:	691b      	ldr	r3, [r3, #16]
  CM3DS_MPS2_UART3->BAUDDIV = 0xAAFF6699;
     80a:	481d      	ldr	r0, [pc, #116]	; (880 <simple_uart_baud_test+0x160>)
  if (CM3DS_MPS2_UART3->BAUDDIV != (0xFFFFFFFF & BAUDDIV_MASK)) {err_code |= (1<<3);};
     80c:	4293      	cmp	r3, r2
  CM3DS_MPS2_UART3->BAUDDIV = 0xAAFF6699;
     80e:	4b18      	ldr	r3, [pc, #96]	; (870 <simple_uart_baud_test+0x150>)
  if (CM3DS_MPS2_UART3->BAUDDIV != (0xAAFF6699 & BAUDDIV_MASK)) {err_code |= (1<<4);};
     810:	4a1c      	ldr	r2, [pc, #112]	; (884 <simple_uart_baud_test+0x164>)
  CM3DS_MPS2_UART3->BAUDDIV = 0xAAFF6699;
     812:	6118      	str	r0, [r3, #16]
  if (CM3DS_MPS2_UART3->BAUDDIV != (0xAAFF6699 & BAUDDIV_MASK)) {err_code |= (1<<4);};
     814:	6918      	ldr	r0, [r3, #16]
  if (CM3DS_MPS2_UART3->BAUDDIV != (0xFFFFFFFF & BAUDDIV_MASK)) {err_code |= (1<<3);};
     816:	bf18      	it	ne
     818:	f041 0108 	orrne.w	r1, r1, #8
  if (CM3DS_MPS2_UART3->BAUDDIV != (0xAAFF6699 & BAUDDIV_MASK)) {err_code |= (1<<4);};
     81c:	4290      	cmp	r0, r2
  CM3DS_MPS2_UART3->BAUDDIV = 0x00000000;
     81e:	f04f 0200 	mov.w	r2, #0
  if (CM3DS_MPS2_UART3->BAUDDIV != (0xAAFF6699 & BAUDDIV_MASK)) {err_code |= (1<<4);};
     822:	d00f      	beq.n	844 <simple_uart_baud_test+0x124>
  CM3DS_MPS2_UART3->BAUDDIV = 0x00000000;
     824:	611a      	str	r2, [r3, #16]
  if (CM3DS_MPS2_UART3->BAUDDIV != (0x00000000 & BAUDDIV_MASK)) {err_code |= (1<<5);};
     826:	691b      	ldr	r3, [r3, #16]
  if (CM3DS_MPS2_UART3->BAUDDIV != (0xAAFF6699 & BAUDDIV_MASK)) {err_code |= (1<<4);};
     828:	f041 0110 	orr.w	r1, r1, #16
  if (CM3DS_MPS2_UART3->BAUDDIV != (0x00000000 & BAUDDIV_MASK)) {err_code |= (1<<5);};
     82c:	b10b      	cbz	r3, 832 <simple_uart_baud_test+0x112>
     82e:	f041 0120 	orr.w	r1, r1, #32
      printf ("ERROR : Baud rate r/w failed (0x%x)\n", err_code);
     832:	4815      	ldr	r0, [pc, #84]	; (888 <simple_uart_baud_test+0x168>)
     834:	f001 f972 	bl	1b1c <iprintf>
      return_val = 1;
     838:	2301      	movs	r3, #1
     83a:	9301      	str	r3, [sp, #4]
}
     83c:	9801      	ldr	r0, [sp, #4]
     83e:	b00d      	add	sp, #52	; 0x34
     840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  CM3DS_MPS2_UART3->BAUDDIV = 0x00000000;
     844:	611a      	str	r2, [r3, #16]
  if (CM3DS_MPS2_UART3->BAUDDIV != (0x00000000 & BAUDDIV_MASK)) {err_code |= (1<<5);};
     846:	691b      	ldr	r3, [r3, #16]
     848:	2b00      	cmp	r3, #0
     84a:	d1f0      	bne.n	82e <simple_uart_baud_test+0x10e>
    if (err_code != 0) {
     84c:	2900      	cmp	r1, #0
     84e:	d1f0      	bne.n	832 <simple_uart_baud_test+0x112>
}
     850:	9801      	ldr	r0, [sp, #4]
     852:	b00d      	add	sp, #52	; 0x34
     854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     858:	2601      	movs	r6, #1
     85a:	e786      	b.n	76a <simple_uart_baud_test+0x4a>
     85c:	00003284 	.word	0x00003284
     860:	00002ca0 	.word	0x00002ca0
     864:	00002cb4 	.word	0x00002cb4
     868:	00002ce8 	.word	0x00002ce8
     86c:	4002c000 	.word	0x4002c000
     870:	4002d000 	.word	0x4002d000
     874:	000fffff 	.word	0x000fffff
     878:	ff55aac3 	.word	0xff55aac3
     87c:	0005aac3 	.word	0x0005aac3
     880:	aaff6699 	.word	0xaaff6699
     884:	000f6699 	.word	0x000f6699
     888:	00002d00 	.word	0x00002d00

0000088c <simple_uart_baud_test_single>:
{
     88c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
     890:	4606      	mov	r6, r0
  const char  transmit_text[20] = "Hello world\n";
     892:	f04f 0900 	mov.w	r9, #0
{
     896:	b08b      	sub	sp, #44	; 0x2c
  const char  transmit_text[20] = "Hello world\n";
     898:	4f4f      	ldr	r7, [pc, #316]	; (9d8 <simple_uart_baud_test_single+0x14c>)
     89a:	f10d 0c14 	add.w	ip, sp, #20
{
     89e:	4688      	mov	r8, r1
     8a0:	4696      	mov	lr, r2
     8a2:	461c      	mov	r4, r3
  const char  transmit_text[20] = "Hello world\n";
     8a4:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
     8a8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     8ac:	4d4b      	ldr	r5, [pc, #300]	; (9dc <simple_uart_baud_test_single+0x150>)
  const char  transmit_text[20] = "Hello world\n";
     8ae:	f8cd 9021 	str.w	r9, [sp, #33]	; 0x21
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     8b2:	42ae      	cmp	r6, r5
  const char  transmit_text[20] = "Hello world\n";
     8b4:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
     8b8:	f88c 3000 	strb.w	r3, [ip]
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     8bc:	f000 8089 	beq.w	9d2 <simple_uart_baud_test_single+0x146>
  else if (CM3DS_MPS2_UART==CM3DS_MPS2_UART3){
     8c0:	4b47      	ldr	r3, [pc, #284]	; (9e0 <simple_uart_baud_test_single+0x154>)
     8c2:	429e      	cmp	r6, r3
     8c4:	d14f      	bne.n	966 <simple_uart_baud_test_single+0xda>
  TX_UART->BAUDDIV = tx_bauddiv;
     8c6:	f8c6 8010 	str.w	r8, [r6, #16]
  if (TX_UART->BAUDDIV != tx_bauddiv) { err_code += (1<<0);}
     8ca:	6937      	ldr	r7, [r6, #16]
  RX_UART->BAUDDIV = rx_bauddiv;
     8cc:	f8c5 e010 	str.w	lr, [r5, #16]
  if (TX_UART->BAUDDIV != tx_bauddiv) { err_code += (1<<0);}
     8d0:	ebb7 0708 	subs.w	r7, r7, r8
     8d4:	bf18      	it	ne
     8d6:	2701      	movne	r7, #1
  if (RX_UART->BAUDDIV != rx_bauddiv) { err_code += (1<<1);}
     8d8:	692b      	ldr	r3, [r5, #16]
     8da:	4573      	cmp	r3, lr
  TX_UART->CTRL =   TX_UART->CTRL | UART_CTRL_TXEN; /* Set TX enable */
     8dc:	68b3      	ldr	r3, [r6, #8]
  if (RX_UART->BAUDDIV != rx_bauddiv) { err_code += (1<<1);}
     8de:	bf18      	it	ne
     8e0:	3702      	addne	r7, #2
  TX_UART->CTRL =   TX_UART->CTRL | UART_CTRL_TXEN; /* Set TX enable */
     8e2:	f043 0301 	orr.w	r3, r3, #1
     8e6:	60b3      	str	r3, [r6, #8]
  if ((TX_UART->CTRL & UART_CTRL_TXEN)==0) { err_code += (1<<2);}
     8e8:	68b3      	ldr	r3, [r6, #8]
     8ea:	07d9      	lsls	r1, r3, #31
  RX_UART->CTRL =   RX_UART->CTRL | UART_CTRL_RXEN; /* Set RX enable */
     8ec:	68ab      	ldr	r3, [r5, #8]
  if ((TX_UART->CTRL & UART_CTRL_TXEN)==0) { err_code += (1<<2);}
     8ee:	bf58      	it	pl
     8f0:	3704      	addpl	r7, #4
  RX_UART->CTRL =   RX_UART->CTRL | UART_CTRL_RXEN; /* Set RX enable */
     8f2:	f043 0302 	orr.w	r3, r3, #2
     8f6:	60ab      	str	r3, [r5, #8]
  if ((RX_UART->CTRL & UART_CTRL_RXEN)==0) { err_code += (1<<3);}
     8f8:	68ab      	ldr	r3, [r5, #8]
     8fa:	079a      	lsls	r2, r3, #30
     8fc:	bf58      	it	pl
     8fe:	3708      	addpl	r7, #8
  str_size = strlen(transmit_text);
     900:	2c00      	cmp	r4, #0
     902:	d138      	bne.n	976 <simple_uart_baud_test_single+0xea>
  tx_count = 0;
     904:	4621      	mov	r1, r4
    if (((TX_UART->STATE & UART_STATE_TXFULL)==0)&&(tx_count<str_size)) {
     906:	6873      	ldr	r3, [r6, #4]
      received_text[rx_count] = RX_UART->DATA;
     908:	f104 0228 	add.w	r2, r4, #40	; 0x28
    if (((TX_UART->STATE & UART_STATE_TXFULL)==0)&&(tx_count<str_size)) {
     90c:	07db      	lsls	r3, r3, #31
      received_text[rx_count] = RX_UART->DATA;
     90e:	446a      	add	r2, sp
    if (((TX_UART->STATE & UART_STATE_TXFULL)==0)&&(tx_count<str_size)) {
     910:	d408      	bmi.n	924 <simple_uart_baud_test_single+0x98>
     912:	290b      	cmp	r1, #11
     914:	d806      	bhi.n	924 <simple_uart_baud_test_single+0x98>
      TX_UART->DATA = transmit_text[tx_count];
     916:	f101 0328 	add.w	r3, r1, #40	; 0x28
     91a:	446b      	add	r3, sp
     91c:	f813 3c14 	ldrb.w	r3, [r3, #-20]
      tx_count++;
     920:	3101      	adds	r1, #1
      TX_UART->DATA = transmit_text[tx_count];
     922:	6033      	str	r3, [r6, #0]
    if ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     924:	686b      	ldr	r3, [r5, #4]
     926:	0798      	lsls	r0, r3, #30
     928:	d545      	bpl.n	9b6 <simple_uart_baud_test_single+0x12a>
      received_text[rx_count] = RX_UART->DATA;
     92a:	682b      	ldr	r3, [r5, #0]
      rx_count++;
     92c:	3401      	adds	r4, #1
  } while ( rx_count <str_size);
     92e:	2c0b      	cmp	r4, #11
      received_text[rx_count] = RX_UART->DATA;
     930:	f802 3c28 	strb.w	r3, [r2, #-40]
  } while ( rx_count <str_size);
     934:	d9e7      	bls.n	906 <simple_uart_baud_test_single+0x7a>
  received_text[rx_count]=0; /* add NULL termination */
     936:	f04f 0800 	mov.w	r8, #0
  if (strcmp(transmit_text, received_text)!=0){ err_code += (1<<4);}
     93a:	4669      	mov	r1, sp
     93c:	a805      	add	r0, sp, #20
  received_text[rx_count]=0; /* add NULL termination */
     93e:	f84d 8004 	str.w	r8, [sp, r4]
  if (strcmp(transmit_text, received_text)!=0){ err_code += (1<<4);}
     942:	f001 f979 	bl	1c38 <strcmp>
     946:	2800      	cmp	r0, #0
     948:	d03b      	beq.n	9c2 <simple_uart_baud_test_single+0x136>
  TX_UART->CTRL =  0; /* Clear TX enable */
     94a:	f8c6 8008 	str.w	r8, [r6, #8]
  if (strcmp(transmit_text, received_text)!=0){ err_code += (1<<4);}
     94e:	3710      	adds	r7, #16
  RX_UART->CTRL =  0; /* Clear RX enable */
     950:	f8c5 8008 	str.w	r8, [r5, #8]
    printf ("ERROR : baud test failed (0x%x)\n", err_code);
     954:	4639      	mov	r1, r7
    return_val =1;
     956:	2701      	movs	r7, #1
    printf ("ERROR : baud test failed (0x%x)\n", err_code);
     958:	4822      	ldr	r0, [pc, #136]	; (9e4 <simple_uart_baud_test_single+0x158>)
     95a:	f001 f8df 	bl	1b1c <iprintf>
}
     95e:	4638      	mov	r0, r7
     960:	b00b      	add	sp, #44	; 0x2c
     962:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return 1;
     966:	2701      	movs	r7, #1
    puts ("ERROR: Input parameter invalid in function 'simple_uart_baud_test_single'.");
     968:	481f      	ldr	r0, [pc, #124]	; (9e8 <simple_uart_baud_test_single+0x15c>)
     96a:	f001 f95d 	bl	1c28 <puts>
}
     96e:	4638      	mov	r0, r7
     970:	b00b      	add	sp, #44	; 0x2c
     972:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  rx_count = 0;
     976:	2400      	movs	r4, #0
  tx_count = 0;
     978:	46a0      	mov	r8, r4
    if (((TX_UART->STATE & UART_STATE_TXFULL)==0)&&(tx_count<str_size)) {
     97a:	6873      	ldr	r3, [r6, #4]
      received_text[rx_count] = RX_UART->DATA;
     97c:	f104 0228 	add.w	r2, r4, #40	; 0x28
    if (((TX_UART->STATE & UART_STATE_TXFULL)==0)&&(tx_count<str_size)) {
     980:	07d9      	lsls	r1, r3, #31
      received_text[rx_count] = RX_UART->DATA;
     982:	446a      	add	r2, sp
    if (((TX_UART->STATE & UART_STATE_TXFULL)==0)&&(tx_count<str_size)) {
     984:	d40a      	bmi.n	99c <simple_uart_baud_test_single+0x110>
     986:	f1b8 0f0b 	cmp.w	r8, #11
     98a:	d807      	bhi.n	99c <simple_uart_baud_test_single+0x110>
      TX_UART->DATA = transmit_text[tx_count];
     98c:	f108 0328 	add.w	r3, r8, #40	; 0x28
     990:	446b      	add	r3, sp
     992:	f813 3c14 	ldrb.w	r3, [r3, #-20]
      tx_count++;
     996:	f108 0801 	add.w	r8, r8, #1
      TX_UART->DATA = transmit_text[tx_count];
     99a:	6033      	str	r3, [r6, #0]
    if ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     99c:	686b      	ldr	r3, [r5, #4]
     99e:	079b      	lsls	r3, r3, #30
     9a0:	d50c      	bpl.n	9bc <simple_uart_baud_test_single+0x130>
      received_text[rx_count] = RX_UART->DATA;
     9a2:	6828      	ldr	r0, [r5, #0]
      rx_count++;
     9a4:	3401      	adds	r4, #1
      received_text[rx_count] = RX_UART->DATA;
     9a6:	b2c0      	uxtb	r0, r0
     9a8:	f802 0c28 	strb.w	r0, [r2, #-40]
      if (verbose) UartPutc((char) received_text[rx_count]);
     9ac:	f001 f872 	bl	1a94 <UartPutc>
  } while ( rx_count <str_size);
     9b0:	2c0b      	cmp	r4, #11
     9b2:	d9e2      	bls.n	97a <simple_uart_baud_test_single+0xee>
     9b4:	e7bf      	b.n	936 <simple_uart_baud_test_single+0xaa>
     9b6:	2c0b      	cmp	r4, #11
     9b8:	d9a5      	bls.n	906 <simple_uart_baud_test_single+0x7a>
     9ba:	e7bc      	b.n	936 <simple_uart_baud_test_single+0xaa>
     9bc:	2c0b      	cmp	r4, #11
     9be:	d9dc      	bls.n	97a <simple_uart_baud_test_single+0xee>
     9c0:	e7b9      	b.n	936 <simple_uart_baud_test_single+0xaa>
  TX_UART->CTRL =  0; /* Clear TX enable */
     9c2:	60b0      	str	r0, [r6, #8]
  RX_UART->CTRL =  0; /* Clear RX enable */
     9c4:	60a8      	str	r0, [r5, #8]
  if (err_code != 0) {
     9c6:	2f00      	cmp	r7, #0
     9c8:	d1c4      	bne.n	954 <simple_uart_baud_test_single+0xc8>
}
     9ca:	4638      	mov	r0, r7
     9cc:	b00b      	add	sp, #44	; 0x2c
     9ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    RX_UART = CM3DS_MPS2_UART3;
     9d2:	4d03      	ldr	r5, [pc, #12]	; (9e0 <simple_uart_baud_test_single+0x154>)
     9d4:	e777      	b.n	8c6 <simple_uart_baud_test_single+0x3a>
     9d6:	bf00      	nop
     9d8:	00003270 	.word	0x00003270
     9dc:	4002c000 	.word	0x4002c000
     9e0:	4002d000 	.word	0x4002d000
     9e4:	00002bcc 	.word	0x00002bcc
     9e8:	00002d28 	.word	0x00002d28

000009ec <uart_enable_ctrl_test>:
/* --------------------------------------------------------------- */
/*  UART enable control test                                       */
/* --------------------------------------------------------------- */
int uart_enable_ctrl_test(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART)
{
     9ec:	b570      	push	{r4, r5, r6, lr}
  CM3DS_MPS2_UART_TypeDef *TX_UART;
  CM3DS_MPS2_UART_TypeDef *RX_UART;
  char ctmp;

  /* Determine which UART is the sender, and which UART is receiver */
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     9ee:	4c6b      	ldr	r4, [pc, #428]	; (b9c <uart_enable_ctrl_test+0x1b0>)
{
     9f0:	4605      	mov	r5, r0
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     9f2:	42a0      	cmp	r0, r4
     9f4:	f000 80cf 	beq.w	b96 <uart_enable_ctrl_test+0x1aa>
    TX_UART = CM3DS_MPS2_UART2;
    RX_UART = CM3DS_MPS2_UART3;
    }
  else if (CM3DS_MPS2_UART==CM3DS_MPS2_UART3){
     9f8:	4b69      	ldr	r3, [pc, #420]	; (ba0 <uart_enable_ctrl_test+0x1b4>)
     9fa:	4298      	cmp	r0, r3
     9fc:	f040 80c5 	bne.w	b8a <uart_enable_ctrl_test+0x19e>
  else {
    puts ("ERROR: Input parameter invalid in function 'uart_enable_ctrl_test'.");
    return 1;
    }

  puts ("UART enable test");
     a00:	4868      	ldr	r0, [pc, #416]	; (ba4 <uart_enable_ctrl_test+0x1b8>)
     a02:	f001 f911 	bl	1c28 <puts>
  /* UART programmed with same baud rate */
  TX_UART->BAUDDIV = 32;
     a06:	2320      	movs	r3, #32
     a08:	612b      	str	r3, [r5, #16]
  if (TX_UART->BAUDDIV != 32) { err_code += (1<<0);}
     a0a:	692e      	ldr	r6, [r5, #16]
  RX_UART->BAUDDIV = 32;
     a0c:	6123      	str	r3, [r4, #16]
  if (TX_UART->BAUDDIV != 32) { err_code += (1<<0);}
     a0e:	3e20      	subs	r6, #32
     a10:	bf18      	it	ne
     a12:	2601      	movne	r6, #1
  if (RX_UART->BAUDDIV != 32) { err_code += (1<<1);}
     a14:	6923      	ldr	r3, [r4, #16]

  puts ("- both TX and RX are enabled");
     a16:	4864      	ldr	r0, [pc, #400]	; (ba8 <uart_enable_ctrl_test+0x1bc>)
  if (RX_UART->BAUDDIV != 32) { err_code += (1<<1);}
     a18:	2b20      	cmp	r3, #32
     a1a:	bf18      	it	ne
     a1c:	3602      	addne	r6, #2
  puts ("- both TX and RX are enabled");
     a1e:	f001 f903 	bl	1c28 <puts>
  TX_UART->CTRL =   TX_UART->CTRL | UART_CTRL_TXEN; /* Set TX enable */
     a22:	68ab      	ldr	r3, [r5, #8]
     a24:	f043 0301 	orr.w	r3, r3, #1
     a28:	60ab      	str	r3, [r5, #8]
  if ((TX_UART->CTRL & UART_CTRL_TXEN)==0) { err_code += (1<<2);}
     a2a:	68ab      	ldr	r3, [r5, #8]
     a2c:	07da      	lsls	r2, r3, #31
  RX_UART->CTRL =   RX_UART->CTRL | UART_CTRL_RXEN; /* Set RX enable */
     a2e:	68a3      	ldr	r3, [r4, #8]
  if ((TX_UART->CTRL & UART_CTRL_TXEN)==0) { err_code += (1<<2);}
     a30:	bf58      	it	pl
     a32:	3604      	addpl	r6, #4
  RX_UART->CTRL =   RX_UART->CTRL | UART_CTRL_RXEN; /* Set RX enable */
     a34:	f043 0302 	orr.w	r3, r3, #2
     a38:	60a3      	str	r3, [r4, #8]
  if ((RX_UART->CTRL & UART_CTRL_RXEN)==0) { err_code += (1<<3);}
     a3a:	68a3      	ldr	r3, [r4, #8]
     a3c:	079b      	lsls	r3, r3, #30

  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     a3e:	686b      	ldr	r3, [r5, #4]
  if ((RX_UART->CTRL & UART_CTRL_RXEN)==0) { err_code += (1<<3);}
     a40:	bf58      	it	pl
     a42:	3608      	addpl	r6, #8
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     a44:	07d8      	lsls	r0, r3, #31
     a46:	f140 8094 	bpl.w	b72 <uart_enable_ctrl_test+0x186>
      ((RX_UART->STATE & UART_STATE_RXFULL)!=0)) {
      /* Starting state incorrect */
      err_code += (1<<4);}
     a4a:	3610      	adds	r6, #16
  TX_UART->DATA = 'A'; /* transmit a character */
     a4c:	2241      	movs	r2, #65	; 0x41
     a4e:	2378      	movs	r3, #120	; 0x78
     a50:	602a      	str	r2, [r5, #0]
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
     a52:	f3bf 8f6f 	isb	sy
/* --------------------------------------------------------------- */

void delay_for_character(void)
{
  int i;
  for (i=0; i<120;i++){
     a56:	3b01      	subs	r3, #1
     a58:	d1fb      	bne.n	a52 <uart_enable_ctrl_test+0x66>
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     a5a:	686b      	ldr	r3, [r5, #4]
     a5c:	07da      	lsls	r2, r3, #31
     a5e:	f140 8083 	bpl.w	b68 <uart_enable_ctrl_test+0x17c>
      err_code += (1<<5);}
     a62:	3620      	adds	r6, #32
  ctmp = RX_UART->DATA; /* Read received data */
     a64:	6823      	ldr	r3, [r4, #0]
  if ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     a66:	6862      	ldr	r2, [r4, #4]
  ctmp = RX_UART->DATA; /* Read received data */
     a68:	b2db      	uxtb	r3, r3
  if ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     a6a:	0790      	lsls	r0, r2, #30
      err_code += (1<<6);}
     a6c:	bf48      	it	mi
     a6e:	3640      	addmi	r6, #64	; 0x40
  puts ("- TX disabled");
     a70:	484e      	ldr	r0, [pc, #312]	; (bac <uart_enable_ctrl_test+0x1c0>)
  if (  ctmp != 'A') { /* received data incorrect */
     a72:	2b41      	cmp	r3, #65	; 0x41
      err_code += (1<<7);}
     a74:	bf18      	it	ne
     a76:	3680      	addne	r6, #128	; 0x80
  puts ("- TX disabled");
     a78:	f001 f8d6 	bl	1c28 <puts>
  TX_UART->CTRL =   TX_UART->CTRL & ~UART_CTRL_TXEN; /* Clear TX enable */
     a7c:	68ab      	ldr	r3, [r5, #8]
     a7e:	f023 0301 	bic.w	r3, r3, #1
     a82:	60ab      	str	r3, [r5, #8]
  if ((TX_UART->CTRL & UART_CTRL_TXEN)!=0) { err_code += (1<<8);}
     a84:	68ab      	ldr	r3, [r5, #8]
     a86:	07d9      	lsls	r1, r3, #31
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     a88:	686b      	ldr	r3, [r5, #4]
  if ((TX_UART->CTRL & UART_CTRL_TXEN)!=0) { err_code += (1<<8);}
     a8a:	bf48      	it	mi
     a8c:	f506 7680 	addmi.w	r6, r6, #256	; 0x100
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     a90:	07da      	lsls	r2, r3, #31
     a92:	d565      	bpl.n	b60 <uart_enable_ctrl_test+0x174>
      err_code += (1<<9);}
     a94:	f506 7600 	add.w	r6, r6, #512	; 0x200
  TX_UART->DATA = 'B'; /* transmit a character */
     a98:	2242      	movs	r2, #66	; 0x42
     a9a:	2378      	movs	r3, #120	; 0x78
     a9c:	602a      	str	r2, [r5, #0]
     a9e:	f3bf 8f6f 	isb	sy
  for (i=0; i<120;i++){
     aa2:	3b01      	subs	r3, #1
     aa4:	d1fb      	bne.n	a9e <uart_enable_ctrl_test+0xb2>
  if ((RX_UART->STATE & UART_STATE_RXFULL)!=0)  {
     aa6:	6863      	ldr	r3, [r4, #4]
  TX_UART->CTRL =   TX_UART->CTRL | UART_CTRL_TXEN; /* Set TX enable */
     aa8:	68aa      	ldr	r2, [r5, #8]
  if ((RX_UART->STATE & UART_STATE_RXFULL)!=0)  {
     aaa:	0798      	lsls	r0, r3, #30
  TX_UART->CTRL =   TX_UART->CTRL | UART_CTRL_TXEN; /* Set TX enable */
     aac:	f04f 0378 	mov.w	r3, #120	; 0x78
     ab0:	f042 0201 	orr.w	r2, r2, #1
      err_code += (1<<10);}
     ab4:	bf48      	it	mi
     ab6:	f506 6680 	addmi.w	r6, r6, #1024	; 0x400
  TX_UART->CTRL =   TX_UART->CTRL | UART_CTRL_TXEN; /* Set TX enable */
     aba:	60aa      	str	r2, [r5, #8]
     abc:	f3bf 8f6f 	isb	sy
  for (i=0; i<120;i++){
     ac0:	3b01      	subs	r3, #1
     ac2:	d1fb      	bne.n	abc <uart_enable_ctrl_test+0xd0>
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     ac4:	686b      	ldr	r3, [r5, #4]
     ac6:	07d9      	lsls	r1, r3, #31
     ac8:	d546      	bpl.n	b58 <uart_enable_ctrl_test+0x16c>
      err_code += (1<<11);}
     aca:	f506 6600 	add.w	r6, r6, #2048	; 0x800
  puts ("- RX disabled");
     ace:	4838      	ldr	r0, [pc, #224]	; (bb0 <uart_enable_ctrl_test+0x1c4>)
     ad0:	f001 f8aa 	bl	1c28 <puts>
  RX_UART->CTRL =   RX_UART->CTRL & ~UART_CTRL_RXEN; /* Clear RX enable */
     ad4:	68a3      	ldr	r3, [r4, #8]
  TX_UART->DATA = 'C'; /* transmit a character */
     ad6:	2243      	movs	r2, #67	; 0x43
  RX_UART->CTRL =   RX_UART->CTRL & ~UART_CTRL_RXEN; /* Clear RX enable */
     ad8:	f023 0302 	bic.w	r3, r3, #2
     adc:	60a3      	str	r3, [r4, #8]
  if ((RX_UART->CTRL & UART_CTRL_RXEN)!=0) { err_code += (1<<12);}
     ade:	68a3      	ldr	r3, [r4, #8]
  TX_UART->DATA = 'C'; /* transmit a character */
     ae0:	602a      	str	r2, [r5, #0]
  if ((RX_UART->CTRL & UART_CTRL_RXEN)!=0) { err_code += (1<<12);}
     ae2:	079b      	lsls	r3, r3, #30
  TX_UART->DATA = 'C'; /* transmit a character */
     ae4:	f04f 0378 	mov.w	r3, #120	; 0x78
  if ((RX_UART->CTRL & UART_CTRL_RXEN)!=0) { err_code += (1<<12);}
     ae8:	bf48      	it	mi
     aea:	f506 5680 	addmi.w	r6, r6, #4096	; 0x1000
     aee:	f3bf 8f6f 	isb	sy
  for (i=0; i<120;i++){
     af2:	3b01      	subs	r3, #1
     af4:	d1fb      	bne.n	aee <uart_enable_ctrl_test+0x102>
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     af6:	686b      	ldr	r3, [r5, #4]
     af8:	07d8      	lsls	r0, r3, #31
     afa:	d529      	bpl.n	b50 <uart_enable_ctrl_test+0x164>
      err_code += (1<<13);}
     afc:	f506 5600 	add.w	r6, r6, #8192	; 0x2000
  RX_UART->CTRL =   RX_UART->CTRL | UART_CTRL_RXEN; /* Set RX enable */
     b00:	2378      	movs	r3, #120	; 0x78
     b02:	68a2      	ldr	r2, [r4, #8]
     b04:	f042 0202 	orr.w	r2, r2, #2
     b08:	60a2      	str	r2, [r4, #8]
     b0a:	f3bf 8f6f 	isb	sy
  for (i=0; i<120;i++){
     b0e:	3b01      	subs	r3, #1
     b10:	d1fb      	bne.n	b0a <uart_enable_ctrl_test+0x11e>
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     b12:	686a      	ldr	r2, [r5, #4]
     b14:	07d2      	lsls	r2, r2, #31
     b16:	d50e      	bpl.n	b36 <uart_enable_ctrl_test+0x14a>
  TX_UART->CTRL = 0;
     b18:	2300      	movs	r3, #0
     b1a:	60ab      	str	r3, [r5, #8]
  RX_UART->CTRL = 0;
     b1c:	60a3      	str	r3, [r4, #8]
  while ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     b1e:	6863      	ldr	r3, [r4, #4]
      err_code += (1<<14);}
     b20:	f506 4680 	add.w	r6, r6, #16384	; 0x4000
  while ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     b24:	0799      	lsls	r1, r3, #30
     b26:	d529      	bpl.n	b7c <uart_enable_ctrl_test+0x190>
    ctmp=RX_UART->DATA;
     b28:	6823      	ldr	r3, [r4, #0]
  while ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     b2a:	6863      	ldr	r3, [r4, #4]
     b2c:	079b      	lsls	r3, r3, #30
     b2e:	d4fb      	bmi.n	b28 <uart_enable_ctrl_test+0x13c>
  if (err_code != 0) {
     b30:	bb26      	cbnz	r6, b7c <uart_enable_ctrl_test+0x190>
}
     b32:	4630      	mov	r0, r6
     b34:	bd70      	pop	{r4, r5, r6, pc}
      ((RX_UART->STATE & UART_STATE_RXFULL)!=0)) {
     b36:	6862      	ldr	r2, [r4, #4]
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     b38:	0790      	lsls	r0, r2, #30
     b3a:	d4ed      	bmi.n	b18 <uart_enable_ctrl_test+0x12c>
  TX_UART->CTRL = 0;
     b3c:	60ab      	str	r3, [r5, #8]
  RX_UART->CTRL = 0;
     b3e:	60a3      	str	r3, [r4, #8]
  while ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     b40:	6863      	ldr	r3, [r4, #4]
     b42:	079a      	lsls	r2, r3, #30
     b44:	d5f4      	bpl.n	b30 <uart_enable_ctrl_test+0x144>
    ctmp=RX_UART->DATA;
     b46:	6823      	ldr	r3, [r4, #0]
  while ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     b48:	6863      	ldr	r3, [r4, #4]
     b4a:	079b      	lsls	r3, r3, #30
     b4c:	d4ec      	bmi.n	b28 <uart_enable_ctrl_test+0x13c>
     b4e:	e7ef      	b.n	b30 <uart_enable_ctrl_test+0x144>
      ((RX_UART->STATE & UART_STATE_RXFULL)!=0)) {
     b50:	6863      	ldr	r3, [r4, #4]
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     b52:	0799      	lsls	r1, r3, #30
     b54:	d5d4      	bpl.n	b00 <uart_enable_ctrl_test+0x114>
     b56:	e7d1      	b.n	afc <uart_enable_ctrl_test+0x110>
      ((RX_UART->STATE & UART_STATE_RXFULL)!=0)) {
     b58:	6863      	ldr	r3, [r4, #4]
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     b5a:	079a      	lsls	r2, r3, #30
     b5c:	d5b7      	bpl.n	ace <uart_enable_ctrl_test+0xe2>
     b5e:	e7b4      	b.n	aca <uart_enable_ctrl_test+0xde>
      ((RX_UART->STATE & UART_STATE_RXFULL)!=0)) {
     b60:	6863      	ldr	r3, [r4, #4]
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     b62:	079b      	lsls	r3, r3, #30
     b64:	d598      	bpl.n	a98 <uart_enable_ctrl_test+0xac>
     b66:	e795      	b.n	a94 <uart_enable_ctrl_test+0xa8>
      ((RX_UART->STATE & UART_STATE_RXFULL)==0)) {
     b68:	6863      	ldr	r3, [r4, #4]
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     b6a:	079b      	lsls	r3, r3, #30
     b6c:	f53f af7a 	bmi.w	a64 <uart_enable_ctrl_test+0x78>
     b70:	e777      	b.n	a62 <uart_enable_ctrl_test+0x76>
      ((RX_UART->STATE & UART_STATE_RXFULL)!=0)) {
     b72:	6863      	ldr	r3, [r4, #4]
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     b74:	0799      	lsls	r1, r3, #30
     b76:	f57f af69 	bpl.w	a4c <uart_enable_ctrl_test+0x60>
     b7a:	e766      	b.n	a4a <uart_enable_ctrl_test+0x5e>
    printf ("ERROR : uart enable failed (0x%x)\n", err_code);
     b7c:	4631      	mov	r1, r6
    return_val =1;
     b7e:	2601      	movs	r6, #1
    printf ("ERROR : uart enable failed (0x%x)\n", err_code);
     b80:	480c      	ldr	r0, [pc, #48]	; (bb4 <uart_enable_ctrl_test+0x1c8>)
     b82:	f000 ffcb 	bl	1b1c <iprintf>
}
     b86:	4630      	mov	r0, r6
     b88:	bd70      	pop	{r4, r5, r6, pc}
    return 1;
     b8a:	2601      	movs	r6, #1
    puts ("ERROR: Input parameter invalid in function 'uart_enable_ctrl_test'.");
     b8c:	480a      	ldr	r0, [pc, #40]	; (bb8 <uart_enable_ctrl_test+0x1cc>)
     b8e:	f001 f84b 	bl	1c28 <puts>
}
     b92:	4630      	mov	r0, r6
     b94:	bd70      	pop	{r4, r5, r6, pc}
    RX_UART = CM3DS_MPS2_UART3;
     b96:	4c02      	ldr	r4, [pc, #8]	; (ba0 <uart_enable_ctrl_test+0x1b4>)
     b98:	e732      	b.n	a00 <uart_enable_ctrl_test+0x14>
     b9a:	bf00      	nop
     b9c:	4002c000 	.word	0x4002c000
     ba0:	4002d000 	.word	0x4002d000
     ba4:	00002db8 	.word	0x00002db8
     ba8:	00002dcc 	.word	0x00002dcc
     bac:	00002dec 	.word	0x00002dec
     bb0:	00002dfc 	.word	0x00002dfc
     bb4:	00002e0c 	.word	0x00002e0c
     bb8:	00002d74 	.word	0x00002d74

00000bbc <uart_tx_rx_irq_test>:
{
     bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     bbe:	4c9c      	ldr	r4, [pc, #624]	; (e30 <uart_tx_rx_irq_test+0x274>)
{
     bc0:	4606      	mov	r6, r0
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     bc2:	42a0      	cmp	r0, r4
     bc4:	f000 81b4 	beq.w	f30 <uart_tx_rx_irq_test+0x374>
  else if (CM3DS_MPS2_UART==CM3DS_MPS2_UART3){
     bc8:	4b9a      	ldr	r3, [pc, #616]	; (e34 <uart_tx_rx_irq_test+0x278>)
     bca:	4298      	cmp	r0, r3
     bcc:	f040 8154 	bne.w	e78 <uart_tx_rx_irq_test+0x2bc>
  puts ("UART TX & RX IRQ test");
     bd0:	4899      	ldr	r0, [pc, #612]	; (e38 <uart_tx_rx_irq_test+0x27c>)
     bd2:	f001 f829 	bl	1c28 <puts>
  TX_UART->BAUDDIV = 33;
     bd6:	2321      	movs	r3, #33	; 0x21
     bd8:	6133      	str	r3, [r6, #16]
  if (TX_UART->BAUDDIV != 33) { err_code += (1<<0);}
     bda:	6935      	ldr	r5, [r6, #16]
  RX_UART->BAUDDIV = 33;
     bdc:	6123      	str	r3, [r4, #16]
  if (TX_UART->BAUDDIV != 33) { err_code += (1<<0);}
     bde:	3d21      	subs	r5, #33	; 0x21
     be0:	bf18      	it	ne
     be2:	2501      	movne	r5, #1
  if (RX_UART->BAUDDIV != 33) { err_code += (1<<1);}
     be4:	6923      	ldr	r3, [r4, #16]
  puts ("- TX irq enable");
     be6:	4895      	ldr	r0, [pc, #596]	; (e3c <uart_tx_rx_irq_test+0x280>)
  if (RX_UART->BAUDDIV != 33) { err_code += (1<<1);}
     be8:	2b21      	cmp	r3, #33	; 0x21
     bea:	bf18      	it	ne
     bec:	3502      	addne	r5, #2
  puts ("- TX irq enable");
     bee:	f001 f81b 	bl	1c28 <puts>
    uart2_irq_expected=0;
     bf2:	2300      	movs	r3, #0
    uart3_irq_expected=1;
     bf4:	2001      	movs	r0, #1

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     bf6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    uart2_irq_expected=0;
     bfa:	4f91      	ldr	r7, [pc, #580]	; (e40 <uart_tx_rx_irq_test+0x284>)
     bfc:	4a91      	ldr	r2, [pc, #580]	; (e44 <uart_tx_rx_irq_test+0x288>)
}
     bfe:	4c8c      	ldr	r4, [pc, #560]	; (e30 <uart_tx_rx_irq_test+0x274>)
     c00:	603b      	str	r3, [r7, #0]
    uart3_irq_expected=1;
     c02:	6078      	str	r0, [r7, #4]
    uart2_irq_occurred=0;
     c04:	60bb      	str	r3, [r7, #8]
    uart3_irq_occurred=0;
     c06:	60fb      	str	r3, [r7, #12]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     c08:	6051      	str	r1, [r2, #4]
  TX_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_TXIRQEN;
     c0a:	2205      	movs	r2, #5
  RX_UART->CTRL = UART_CTRL_RXEN;
     c0c:	2302      	movs	r3, #2
  TX_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_TXIRQEN;
     c0e:	60b2      	str	r2, [r6, #8]
  RX_UART->CTRL = UART_CTRL_RXEN;
     c10:	60a3      	str	r3, [r4, #8]
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) |
     c12:	6872      	ldr	r2, [r6, #4]
      ((RX_UART->STATE & UART_STATE_RXFULL)!=0)) {
     c14:	6863      	ldr	r3, [r4, #4]
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) |
     c16:	f002 0201 	and.w	r2, r2, #1
      ((RX_UART->STATE & UART_STATE_RXFULL)!=0)) {
     c1a:	f003 0302 	and.w	r3, r3, #2
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) |
     c1e:	4313      	orrs	r3, r2
  TX_UART->DATA = 'A'; /* transmit a character */
     c20:	f04f 0241 	mov.w	r2, #65	; 0x41
     c24:	f04f 0378 	mov.w	r3, #120	; 0x78
      err_code += (1<<2);}
     c28:	bf18      	it	ne
     c2a:	3504      	addne	r5, #4
  TX_UART->DATA = 'A'; /* transmit a character */
     c2c:	6032      	str	r2, [r6, #0]
     c2e:	f3bf 8f6f 	isb	sy
  for (i=0; i<120;i++){
     c32:	3b01      	subs	r3, #1
     c34:	d1fb      	bne.n	c2e <uart_tx_rx_irq_test+0x72>
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     c36:	4b7e      	ldr	r3, [pc, #504]	; (e30 <uart_tx_rx_irq_test+0x274>)
     c38:	429e      	cmp	r6, r3
     c3a:	f000 810b 	beq.w	e54 <uart_tx_rx_irq_test+0x298>
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART3){
     c3e:	4b7d      	ldr	r3, [pc, #500]	; (e34 <uart_tx_rx_irq_test+0x278>)
     c40:	429e      	cmp	r6, r3
     c42:	f000 8138 	beq.w	eb6 <uart_tx_rx_irq_test+0x2fa>
  if (TX_UART->INTSTATUS != 0) { err_code += (1<<5);}
     c46:	68f3      	ldr	r3, [r6, #12]
     c48:	b103      	cbz	r3, c4c <uart_tx_rx_irq_test+0x90>
     c4a:	3520      	adds	r5, #32
  if (RX_UART->INTSTATUS != 0) { err_code += (1<<6);}
     c4c:	68e3      	ldr	r3, [r4, #12]
     c4e:	b103      	cbz	r3, c52 <uart_tx_rx_irq_test+0x96>
     c50:	3540      	adds	r5, #64	; 0x40
  if ((RX_UART->STATE & UART_STATE_RXFULL) == 0) { err_code += (1<<7);}
     c52:	6863      	ldr	r3, [r4, #4]
  puts ("- TX irq disable");
     c54:	487c      	ldr	r0, [pc, #496]	; (e48 <uart_tx_rx_irq_test+0x28c>)
  if ((RX_UART->STATE & UART_STATE_RXFULL) == 0) { err_code += (1<<7);}
     c56:	079a      	lsls	r2, r3, #30
  ctmp = RX_UART->DATA;
     c58:	6823      	ldr	r3, [r4, #0]
  if ((RX_UART->STATE & UART_STATE_RXFULL) == 0) { err_code += (1<<7);}
     c5a:	bf58      	it	pl
     c5c:	3580      	addpl	r5, #128	; 0x80
  if (ctmp!='A')                                 { err_code += (1<<8);}
     c5e:	b2db      	uxtb	r3, r3
     c60:	2b41      	cmp	r3, #65	; 0x41
  if ((RX_UART->STATE & UART_STATE_RXFULL) != 0) { err_code += (1<<9);}
     c62:	6863      	ldr	r3, [r4, #4]
  if (ctmp!='A')                                 { err_code += (1<<8);}
     c64:	bf18      	it	ne
     c66:	f505 7580 	addne.w	r5, r5, #256	; 0x100
  if ((RX_UART->STATE & UART_STATE_RXFULL) != 0) { err_code += (1<<9);}
     c6a:	079b      	lsls	r3, r3, #30
     c6c:	bf48      	it	mi
     c6e:	f505 7500 	addmi.w	r5, r5, #512	; 0x200
  puts ("- TX irq disable");
     c72:	f000 ffd9 	bl	1c28 <puts>
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     c76:	4b6e      	ldr	r3, [pc, #440]	; (e30 <uart_tx_rx_irq_test+0x274>)
     c78:	429e      	cmp	r6, r3
     c7a:	f000 814e 	beq.w	f1a <uart_tx_rx_irq_test+0x35e>
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART3){
     c7e:	4b6d      	ldr	r3, [pc, #436]	; (e34 <uart_tx_rx_irq_test+0x278>)
     c80:	429e      	cmp	r6, r3
     c82:	f000 8140 	beq.w	f06 <uart_tx_rx_irq_test+0x34a>
  RX_UART->CTRL = UART_CTRL_RXEN;  /* No interrupt generation */
     c86:	2302      	movs	r3, #2
  TX_UART->CTRL = UART_CTRL_TXEN;  /* No interrupt generation */
     c88:	2201      	movs	r2, #1
     c8a:	60b2      	str	r2, [r6, #8]
  RX_UART->CTRL = UART_CTRL_RXEN;  /* No interrupt generation */
     c8c:	60a3      	str	r3, [r4, #8]
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     c8e:	6873      	ldr	r3, [r6, #4]
     c90:	07d8      	lsls	r0, r3, #31
     c92:	f100 80ee 	bmi.w	e72 <uart_tx_rx_irq_test+0x2b6>
      ((RX_UART->STATE & UART_STATE_RXFULL)!=0)) {
     c96:	6863      	ldr	r3, [r4, #4]
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     c98:	0799      	lsls	r1, r3, #30
     c9a:	f100 80ea 	bmi.w	e72 <uart_tx_rx_irq_test+0x2b6>
  TX_UART->DATA = 'B'; /* transmit a character */
     c9e:	2242      	movs	r2, #66	; 0x42
     ca0:	2378      	movs	r3, #120	; 0x78
     ca2:	6032      	str	r2, [r6, #0]
     ca4:	f3bf 8f6f 	isb	sy
  for (i=0; i<120;i++){
     ca8:	3b01      	subs	r3, #1
     caa:	d1fb      	bne.n	ca4 <uart_tx_rx_irq_test+0xe8>
  if (uart2_irq_occurred!=0){ err_code += (1<<11);}
     cac:	68bb      	ldr	r3, [r7, #8]
     cae:	b10b      	cbz	r3, cb4 <uart_tx_rx_irq_test+0xf8>
     cb0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
  if (uart3_irq_occurred!=0){ err_code += (1<<12);}
     cb4:	68fb      	ldr	r3, [r7, #12]
     cb6:	b10b      	cbz	r3, cbc <uart_tx_rx_irq_test+0x100>
     cb8:	f505 5580 	add.w	r5, r5, #4096	; 0x1000

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     cbc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     cc0:	4b60      	ldr	r3, [pc, #384]	; (e44 <uart_tx_rx_irq_test+0x288>)
     cc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
     cc6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
     cca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  if ((RX_UART->STATE & UART_STATE_RXFULL) == 0) { err_code += (1<<13);}
     cce:	6863      	ldr	r3, [r4, #4]
     cd0:	079a      	lsls	r2, r3, #30
  ctmp = RX_UART->DATA;
     cd2:	6823      	ldr	r3, [r4, #0]
  if ((RX_UART->STATE & UART_STATE_RXFULL) == 0) { err_code += (1<<13);}
     cd4:	bf58      	it	pl
     cd6:	f505 5500 	addpl.w	r5, r5, #8192	; 0x2000
  if (ctmp!='B')                                 { err_code += (1<<14);}
     cda:	b2db      	uxtb	r3, r3
     cdc:	2b42      	cmp	r3, #66	; 0x42
  if ((RX_UART->STATE & UART_STATE_RXFULL) != 0) { err_code += (1<<15);}
     cde:	6863      	ldr	r3, [r4, #4]
  if (ctmp!='B')                                 { err_code += (1<<14);}
     ce0:	bf18      	it	ne
     ce2:	f505 4580 	addne.w	r5, r5, #16384	; 0x4000
  if ((RX_UART->STATE & UART_STATE_RXFULL) != 0) { err_code += (1<<15);}
     ce6:	079b      	lsls	r3, r3, #30
  if (TX_UART->INTSTATUS != 0) { err_code += (1<<16);}
     ce8:	68f3      	ldr	r3, [r6, #12]
  if ((RX_UART->STATE & UART_STATE_RXFULL) != 0) { err_code += (1<<15);}
     cea:	bf48      	it	mi
     cec:	f505 4500 	addmi.w	r5, r5, #32768	; 0x8000
  if (TX_UART->INTSTATUS != 0) { err_code += (1<<16);}
     cf0:	b10b      	cbz	r3, cf6 <uart_tx_rx_irq_test+0x13a>
     cf2:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
  if (RX_UART->INTSTATUS != 0) { err_code += (1<<17);}
     cf6:	68e3      	ldr	r3, [r4, #12]
     cf8:	b10b      	cbz	r3, cfe <uart_tx_rx_irq_test+0x142>
     cfa:	f505 3500 	add.w	r5, r5, #131072	; 0x20000
  puts ("- RX irq enable");
     cfe:	4853      	ldr	r0, [pc, #332]	; (e4c <uart_tx_rx_irq_test+0x290>)
     d00:	f000 ff92 	bl	1c28 <puts>
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     d04:	4b4a      	ldr	r3, [pc, #296]	; (e30 <uart_tx_rx_irq_test+0x274>)
     d06:	429e      	cmp	r6, r3
     d08:	f000 80ca 	beq.w	ea0 <uart_tx_rx_irq_test+0x2e4>
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART3){
     d0c:	4b49      	ldr	r3, [pc, #292]	; (e34 <uart_tx_rx_irq_test+0x278>)
     d0e:	429e      	cmp	r6, r3
     d10:	d109      	bne.n	d26 <uart_tx_rx_irq_test+0x16a>
    uart3_irq_expected=0;
     d12:	2300      	movs	r3, #0
    uart2_irq_expected=1;
     d14:	2001      	movs	r0, #1
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     d16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     d1a:	4a4a      	ldr	r2, [pc, #296]	; (e44 <uart_tx_rx_irq_test+0x288>)
     d1c:	6038      	str	r0, [r7, #0]
    uart3_irq_expected=0;
     d1e:	607b      	str	r3, [r7, #4]
    uart2_irq_occurred=0;
     d20:	60bb      	str	r3, [r7, #8]
    uart3_irq_occurred=0;
     d22:	60fb      	str	r3, [r7, #12]
     d24:	6051      	str	r1, [r2, #4]
  TX_UART->CTRL = UART_CTRL_TXEN ;  /* No interrupt generation */
     d26:	2001      	movs	r0, #1
  RX_UART->CTRL = UART_CTRL_RXEN | UART_CTRL_RXIRQEN;
     d28:	210a      	movs	r1, #10
  TX_UART->DATA = 'C'; /* transmit a character */
     d2a:	2243      	movs	r2, #67	; 0x43
     d2c:	2378      	movs	r3, #120	; 0x78
  TX_UART->CTRL = UART_CTRL_TXEN ;  /* No interrupt generation */
     d2e:	60b0      	str	r0, [r6, #8]
  RX_UART->CTRL = UART_CTRL_RXEN | UART_CTRL_RXIRQEN;
     d30:	60a1      	str	r1, [r4, #8]
  TX_UART->DATA = 'C'; /* transmit a character */
     d32:	6032      	str	r2, [r6, #0]
     d34:	f3bf 8f6f 	isb	sy
  for (i=0; i<120;i++){
     d38:	3b01      	subs	r3, #1
     d3a:	d1fb      	bne.n	d34 <uart_tx_rx_irq_test+0x178>
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     d3c:	4b3c      	ldr	r3, [pc, #240]	; (e30 <uart_tx_rx_irq_test+0x274>)
     d3e:	429e      	cmp	r6, r3
     d40:	f000 80d3 	beq.w	eea <uart_tx_rx_irq_test+0x32e>
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART3){
     d44:	4b3b      	ldr	r3, [pc, #236]	; (e34 <uart_tx_rx_irq_test+0x278>)
     d46:	429e      	cmp	r6, r3
     d48:	f000 80c1 	beq.w	ece <uart_tx_rx_irq_test+0x312>
  if (TX_UART->INTSTATUS != 0) { err_code += (1<<20);}
     d4c:	68f3      	ldr	r3, [r6, #12]
     d4e:	b10b      	cbz	r3, d54 <uart_tx_rx_irq_test+0x198>
     d50:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
  if (RX_UART->INTSTATUS != 0) { err_code += (1<<21);}
     d54:	68e3      	ldr	r3, [r4, #12]
     d56:	b10b      	cbz	r3, d5c <uart_tx_rx_irq_test+0x1a0>
     d58:	f505 1500 	add.w	r5, r5, #2097152	; 0x200000
  if ((RX_UART->STATE & UART_STATE_RXFULL) == 0) { err_code += (1<<22);}
     d5c:	6863      	ldr	r3, [r4, #4]
     d5e:	0798      	lsls	r0, r3, #30
  ctmp = RX_UART->DATA;
     d60:	6823      	ldr	r3, [r4, #0]
  if ((RX_UART->STATE & UART_STATE_RXFULL) == 0) { err_code += (1<<22);}
     d62:	bf58      	it	pl
     d64:	f505 0580 	addpl.w	r5, r5, #4194304	; 0x400000
  if (ctmp!='C')                                 { err_code += (1<<23);}
     d68:	b2db      	uxtb	r3, r3
     d6a:	2b43      	cmp	r3, #67	; 0x43
  if ((RX_UART->STATE & UART_STATE_RXFULL) != 0) { err_code += (1<<24);}
     d6c:	6863      	ldr	r3, [r4, #4]
  if (ctmp!='C')                                 { err_code += (1<<23);}
     d6e:	bf18      	it	ne
     d70:	f505 0500 	addne.w	r5, r5, #8388608	; 0x800000
  puts ("- RX irq disable");
     d74:	4836      	ldr	r0, [pc, #216]	; (e50 <uart_tx_rx_irq_test+0x294>)
  if ((RX_UART->STATE & UART_STATE_RXFULL) != 0) { err_code += (1<<24);}
     d76:	0799      	lsls	r1, r3, #30
     d78:	bf48      	it	mi
     d7a:	f105 7580 	addmi.w	r5, r5, #16777216	; 0x1000000
  puts ("- RX irq disable");
     d7e:	f000 ff53 	bl	1c28 <puts>
  uart2_irq_expected=0;
     d82:	2300      	movs	r3, #0
  TX_UART->CTRL = UART_CTRL_TXEN;  /* No interrupt generation */
     d84:	f04f 0e01 	mov.w	lr, #1
  RX_UART->CTRL = UART_CTRL_RXEN;  /* No interrupt generation */
     d88:	f04f 0c02 	mov.w	ip, #2
     d8c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
     d90:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     d94:	4a2b      	ldr	r2, [pc, #172]	; (e44 <uart_tx_rx_irq_test+0x288>)
  uart2_irq_expected=0;
     d96:	603b      	str	r3, [r7, #0]
  uart3_irq_expected=0;
     d98:	607b      	str	r3, [r7, #4]
  uart2_irq_occurred=0;
     d9a:	60bb      	str	r3, [r7, #8]
  uart3_irq_occurred=0;
     d9c:	60fb      	str	r3, [r7, #12]
  TX_UART->CTRL = UART_CTRL_TXEN;  /* No interrupt generation */
     d9e:	f8c6 e008 	str.w	lr, [r6, #8]
  RX_UART->CTRL = UART_CTRL_RXEN;  /* No interrupt generation */
     da2:	f8c4 c008 	str.w	ip, [r4, #8]
     da6:	6050      	str	r0, [r2, #4]
     da8:	6051      	str	r1, [r2, #4]
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     daa:	6873      	ldr	r3, [r6, #4]
     dac:	07da      	lsls	r2, r3, #31
     dae:	d45d      	bmi.n	e6c <uart_tx_rx_irq_test+0x2b0>
      ((RX_UART->STATE & UART_STATE_RXFULL)!=0)) {
     db0:	6863      	ldr	r3, [r4, #4]
  if (((TX_UART->STATE & UART_STATE_TXFULL)!=0) ||
     db2:	079b      	lsls	r3, r3, #30
     db4:	d45a      	bmi.n	e6c <uart_tx_rx_irq_test+0x2b0>
  TX_UART->DATA = 'D'; /* transmit a character */
     db6:	2244      	movs	r2, #68	; 0x44
     db8:	2378      	movs	r3, #120	; 0x78
     dba:	6032      	str	r2, [r6, #0]
     dbc:	f3bf 8f6f 	isb	sy
  for (i=0; i<120;i++){
     dc0:	3b01      	subs	r3, #1
     dc2:	d1fb      	bne.n	dbc <uart_tx_rx_irq_test+0x200>
  if (uart2_irq_occurred!=0){ err_code += (1<<26);}
     dc4:	68bb      	ldr	r3, [r7, #8]
     dc6:	b10b      	cbz	r3, dcc <uart_tx_rx_irq_test+0x210>
     dc8:	f105 6580 	add.w	r5, r5, #67108864	; 0x4000000
  if (uart3_irq_occurred!=0){ err_code += (1<<27);}
     dcc:	68fb      	ldr	r3, [r7, #12]
     dce:	b10b      	cbz	r3, dd4 <uart_tx_rx_irq_test+0x218>
     dd0:	f105 6500 	add.w	r5, r5, #134217728	; 0x8000000
  if ((RX_UART->STATE & UART_STATE_RXFULL) == 0) { err_code += (1<<28);}
     dd4:	6863      	ldr	r3, [r4, #4]
     dd6:	079f      	lsls	r7, r3, #30
  ctmp = RX_UART->DATA;
     dd8:	6823      	ldr	r3, [r4, #0]
  if ((RX_UART->STATE & UART_STATE_RXFULL) == 0) { err_code += (1<<28);}
     dda:	bf58      	it	pl
     ddc:	f105 5580 	addpl.w	r5, r5, #268435456	; 0x10000000
  if (ctmp!='D')                                 { err_code += (1<<29);}
     de0:	b2db      	uxtb	r3, r3
     de2:	2b44      	cmp	r3, #68	; 0x44
  if ((RX_UART->STATE & UART_STATE_RXFULL) != 0) { err_code += (1<<30);}
     de4:	6863      	ldr	r3, [r4, #4]
  if (ctmp!='D')                                 { err_code += (1<<29);}
     de6:	bf18      	it	ne
     de8:	f105 5500 	addne.w	r5, r5, #536870912	; 0x20000000
  if ((RX_UART->STATE & UART_STATE_RXFULL) != 0) { err_code += (1<<30);}
     dec:	0798      	lsls	r0, r3, #30
  if ((TX_UART->INTSTATUS != 0)||(RX_UART->INTSTATUS != 0)) { err_code |= 0x80000000UL;}
     dee:	68f3      	ldr	r3, [r6, #12]
  if ((RX_UART->STATE & UART_STATE_RXFULL) != 0) { err_code += (1<<30);}
     df0:	bf48      	it	mi
     df2:	f105 4580 	addmi.w	r5, r5, #1073741824	; 0x40000000
  if ((TX_UART->INTSTATUS != 0)||(RX_UART->INTSTATUS != 0)) { err_code |= 0x80000000UL;}
     df6:	b91b      	cbnz	r3, e00 <uart_tx_rx_irq_test+0x244>
     df8:	68e3      	ldr	r3, [r4, #12]
     dfa:	2b00      	cmp	r3, #0
     dfc:	f000 8091 	beq.w	f22 <uart_tx_rx_irq_test+0x366>
  TX_UART->CTRL = 0;
     e00:	2300      	movs	r3, #0
     e02:	60b3      	str	r3, [r6, #8]
  RX_UART->CTRL = 0;
     e04:	60a3      	str	r3, [r4, #8]
  while ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     e06:	6863      	ldr	r3, [r4, #4]
  if ((TX_UART->INTSTATUS != 0)||(RX_UART->INTSTATUS != 0)) { err_code |= 0x80000000UL;}
     e08:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
  while ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     e0c:	0799      	lsls	r1, r3, #30
     e0e:	d538      	bpl.n	e82 <uart_tx_rx_irq_test+0x2c6>
    ctmp=RX_UART->DATA;
     e10:	6823      	ldr	r3, [r4, #0]
  while ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     e12:	6863      	ldr	r3, [r4, #4]
     e14:	079b      	lsls	r3, r3, #30
     e16:	d4fb      	bmi.n	e10 <uart_tx_rx_irq_test+0x254>
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     e18:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     e1c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
     e20:	4b08      	ldr	r3, [pc, #32]	; (e44 <uart_tx_rx_irq_test+0x288>)
     e22:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
     e26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  if (err_code != 0) {
     e2a:	bb9d      	cbnz	r5, e94 <uart_tx_rx_irq_test+0x2d8>
  int return_val=0;
     e2c:	4628      	mov	r0, r5
}
     e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     e30:	4002c000 	.word	0x4002c000
     e34:	4002d000 	.word	0x4002d000
     e38:	00002eec 	.word	0x00002eec
     e3c:	00002edc 	.word	0x00002edc
     e40:	20000068 	.word	0x20000068
     e44:	e000e100 	.word	0xe000e100
     e48:	00002e74 	.word	0x00002e74
     e4c:	00002e88 	.word	0x00002e88
     e50:	00002e98 	.word	0x00002e98
    if (uart2_irq_occurred==0){ err_code += (1<<3);}
     e54:	68bb      	ldr	r3, [r7, #8]
     e56:	b903      	cbnz	r3, e5a <uart_tx_rx_irq_test+0x29e>
     e58:	3508      	adds	r5, #8
    if (uart3_irq_occurred!=0){ err_code += (1<<4);}
     e5a:	68fb      	ldr	r3, [r7, #12]
     e5c:	b103      	cbz	r3, e60 <uart_tx_rx_irq_test+0x2a4>
     e5e:	3510      	adds	r5, #16
     e60:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     e64:	4b44      	ldr	r3, [pc, #272]	; (f78 <uart_tx_rx_irq_test+0x3bc>)
     e66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART3){
     e6a:	e6ec      	b.n	c46 <uart_tx_rx_irq_test+0x8a>
      err_code += (1<<25);}
     e6c:	f105 7500 	add.w	r5, r5, #33554432	; 0x2000000
     e70:	e7a1      	b.n	db6 <uart_tx_rx_irq_test+0x1fa>
      err_code += (1<<10);}
     e72:	f505 6580 	add.w	r5, r5, #1024	; 0x400
     e76:	e712      	b.n	c9e <uart_tx_rx_irq_test+0xe2>
    puts ("ERROR: Input parameter invalid in function 'uart_tx_rx_irq_test'.");
     e78:	4840      	ldr	r0, [pc, #256]	; (f7c <uart_tx_rx_irq_test+0x3c0>)
     e7a:	f000 fed5 	bl	1c28 <puts>
    return 1;
     e7e:	2001      	movs	r0, #1
}
     e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     e82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     e86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
     e8a:	4b3b      	ldr	r3, [pc, #236]	; (f78 <uart_tx_rx_irq_test+0x3bc>)
     e8c:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
     e90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    printf ("ERROR : uart interrupt enable failed (0x%x)\n", err_code);
     e94:	4629      	mov	r1, r5
     e96:	483a      	ldr	r0, [pc, #232]	; (f80 <uart_tx_rx_irq_test+0x3c4>)
     e98:	f000 fe40 	bl	1b1c <iprintf>
    return_val =1;
     e9c:	2001      	movs	r0, #1
}
     e9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    uart2_irq_expected=0;
     ea0:	2300      	movs	r3, #0
    uart3_irq_expected=1;
     ea2:	2001      	movs	r0, #1
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     ea4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     ea8:	4a33      	ldr	r2, [pc, #204]	; (f78 <uart_tx_rx_irq_test+0x3bc>)
    uart2_irq_expected=0;
     eaa:	603b      	str	r3, [r7, #0]
    uart3_irq_expected=1;
     eac:	6078      	str	r0, [r7, #4]
    uart2_irq_occurred=0;
     eae:	60bb      	str	r3, [r7, #8]
    uart3_irq_occurred=0;
     eb0:	60fb      	str	r3, [r7, #12]
     eb2:	6051      	str	r1, [r2, #4]
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART3){
     eb4:	e737      	b.n	d26 <uart_tx_rx_irq_test+0x16a>
    if (uart3_irq_occurred==0){ err_code += (1<<3);}
     eb6:	68fb      	ldr	r3, [r7, #12]
     eb8:	b903      	cbnz	r3, ebc <uart_tx_rx_irq_test+0x300>
     eba:	3508      	adds	r5, #8
    if (uart2_irq_occurred!=0){ err_code += (1<<4);}
     ebc:	68bb      	ldr	r3, [r7, #8]
     ebe:	b103      	cbz	r3, ec2 <uart_tx_rx_irq_test+0x306>
     ec0:	3510      	adds	r5, #16
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     ec2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
     ec6:	4b2c      	ldr	r3, [pc, #176]	; (f78 <uart_tx_rx_irq_test+0x3bc>)
     ec8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
     ecc:	e6bb      	b.n	c46 <uart_tx_rx_irq_test+0x8a>
    if (uart3_irq_occurred!=0){ err_code += (1<<18);}
     ece:	68fb      	ldr	r3, [r7, #12]
     ed0:	b10b      	cbz	r3, ed6 <uart_tx_rx_irq_test+0x31a>
     ed2:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
    if (uart2_irq_occurred==0){ err_code += (1<<19);}
     ed6:	68bb      	ldr	r3, [r7, #8]
     ed8:	b90b      	cbnz	r3, ede <uart_tx_rx_irq_test+0x322>
     eda:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     ede:	f44f 4280 	mov.w	r2, #16384	; 0x4000
     ee2:	4b25      	ldr	r3, [pc, #148]	; (f78 <uart_tx_rx_irq_test+0x3bc>)
     ee4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
     ee8:	e730      	b.n	d4c <uart_tx_rx_irq_test+0x190>
    if (uart2_irq_occurred!=0){ err_code += (1<<18);}
     eea:	68bb      	ldr	r3, [r7, #8]
     eec:	b10b      	cbz	r3, ef2 <uart_tx_rx_irq_test+0x336>
     eee:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
    if (uart3_irq_occurred==0){ err_code += (1<<19);}
     ef2:	68fb      	ldr	r3, [r7, #12]
     ef4:	b90b      	cbnz	r3, efa <uart_tx_rx_irq_test+0x33e>
     ef6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     efa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     efe:	4b1e      	ldr	r3, [pc, #120]	; (f78 <uart_tx_rx_irq_test+0x3bc>)
     f00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART3){
     f04:	e722      	b.n	d4c <uart_tx_rx_irq_test+0x190>
    uart2_irq_expected=0;
     f06:	2300      	movs	r3, #0
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     f08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     f0c:	4a1a      	ldr	r2, [pc, #104]	; (f78 <uart_tx_rx_irq_test+0x3bc>)
     f0e:	603b      	str	r3, [r7, #0]
    uart3_irq_expected=0;
     f10:	607b      	str	r3, [r7, #4]
    uart2_irq_occurred=0;
     f12:	60bb      	str	r3, [r7, #8]
    uart3_irq_occurred=0;
     f14:	60fb      	str	r3, [r7, #12]
     f16:	6051      	str	r1, [r2, #4]
}
     f18:	e6b5      	b.n	c86 <uart_tx_rx_irq_test+0xca>
    uart2_irq_expected=0;
     f1a:	2300      	movs	r3, #0
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     f1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     f20:	e7f4      	b.n	f0c <uart_tx_rx_irq_test+0x350>
  TX_UART->CTRL = 0;
     f22:	60b3      	str	r3, [r6, #8]
  RX_UART->CTRL = 0;
     f24:	60a3      	str	r3, [r4, #8]
  while ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
     f26:	6863      	ldr	r3, [r4, #4]
     f28:	079a      	lsls	r2, r3, #30
     f2a:	f57f af75 	bpl.w	e18 <uart_tx_rx_irq_test+0x25c>
     f2e:	e76f      	b.n	e10 <uart_tx_rx_irq_test+0x254>
  puts ("UART TX & RX IRQ test");
     f30:	4814      	ldr	r0, [pc, #80]	; (f84 <uart_tx_rx_irq_test+0x3c8>)
     f32:	f000 fe79 	bl	1c28 <puts>
  TX_UART->BAUDDIV = 33;
     f36:	2221      	movs	r2, #33	; 0x21
  RX_UART->BAUDDIV = 33;
     f38:	4b13      	ldr	r3, [pc, #76]	; (f88 <uart_tx_rx_irq_test+0x3cc>)
  TX_UART->BAUDDIV = 33;
     f3a:	6132      	str	r2, [r6, #16]
  if (TX_UART->BAUDDIV != 33) { err_code += (1<<0);}
     f3c:	6935      	ldr	r5, [r6, #16]
  RX_UART->BAUDDIV = 33;
     f3e:	611a      	str	r2, [r3, #16]
  if (RX_UART->BAUDDIV != 33) { err_code += (1<<1);}
     f40:	691b      	ldr	r3, [r3, #16]
  if (TX_UART->BAUDDIV != 33) { err_code += (1<<0);}
     f42:	1aad      	subs	r5, r5, r2
     f44:	bf18      	it	ne
     f46:	2501      	movne	r5, #1
  if (RX_UART->BAUDDIV != 33) { err_code += (1<<1);}
     f48:	4293      	cmp	r3, r2
     f4a:	d010      	beq.n	f6e <uart_tx_rx_irq_test+0x3b2>
  puts ("- TX irq enable");
     f4c:	480f      	ldr	r0, [pc, #60]	; (f8c <uart_tx_rx_irq_test+0x3d0>)
  if (RX_UART->BAUDDIV != 33) { err_code += (1<<1);}
     f4e:	3502      	adds	r5, #2
  puts ("- TX irq enable");
     f50:	f000 fe6a 	bl	1c28 <puts>
    uart3_irq_expected=0;
     f54:	2300      	movs	r3, #0
    uart2_irq_expected=1;
     f56:	2101      	movs	r1, #1
     f58:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     f5c:	4f0c      	ldr	r7, [pc, #48]	; (f90 <uart_tx_rx_irq_test+0x3d4>)
     f5e:	4c0a      	ldr	r4, [pc, #40]	; (f88 <uart_tx_rx_irq_test+0x3cc>)
     f60:	6039      	str	r1, [r7, #0]
    uart3_irq_expected=0;
     f62:	607b      	str	r3, [r7, #4]
    uart2_irq_occurred=0;
     f64:	60bb      	str	r3, [r7, #8]
    uart3_irq_occurred=0;
     f66:	60fb      	str	r3, [r7, #12]
     f68:	4b03      	ldr	r3, [pc, #12]	; (f78 <uart_tx_rx_irq_test+0x3bc>)
     f6a:	605a      	str	r2, [r3, #4]
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART3){
     f6c:	e64d      	b.n	c0a <uart_tx_rx_irq_test+0x4e>
  puts ("- TX irq enable");
     f6e:	4807      	ldr	r0, [pc, #28]	; (f8c <uart_tx_rx_irq_test+0x3d0>)
     f70:	f000 fe5a 	bl	1c28 <puts>
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     f74:	e7ee      	b.n	f54 <uart_tx_rx_irq_test+0x398>
     f76:	bf00      	nop
     f78:	e000e100 	.word	0xe000e100
     f7c:	00002e30 	.word	0x00002e30
     f80:	00002eac 	.word	0x00002eac
     f84:	00002eec 	.word	0x00002eec
     f88:	4002d000 	.word	0x4002d000
     f8c:	00002edc 	.word	0x00002edc
     f90:	20000068 	.word	0x20000068

00000f94 <uart_tx_rx_overflow_test>:
{
     f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     f96:	4c8a      	ldr	r4, [pc, #552]	; (11c0 <uart_tx_rx_overflow_test+0x22c>)
{
     f98:	4605      	mov	r5, r0
  if (CM3DS_MPS2_UART==CM3DS_MPS2_UART2){
     f9a:	42a0      	cmp	r0, r4
     f9c:	f000 810d 	beq.w	11ba <uart_tx_rx_overflow_test+0x226>
  else if (CM3DS_MPS2_UART==CM3DS_MPS2_UART3){
     fa0:	4b88      	ldr	r3, [pc, #544]	; (11c4 <uart_tx_rx_overflow_test+0x230>)
     fa2:	4298      	cmp	r0, r3
     fa4:	f040 8103 	bne.w	11ae <uart_tx_rx_overflow_test+0x21a>
  puts ("UART TX & RX overflow test");
     fa8:	4887      	ldr	r0, [pc, #540]	; (11c8 <uart_tx_rx_overflow_test+0x234>)
     faa:	f000 fe3d 	bl	1c28 <puts>
  TX_UART->BAUDDIV = 34;
     fae:	2322      	movs	r3, #34	; 0x22
     fb0:	612b      	str	r3, [r5, #16]
  if (TX_UART->BAUDDIV != 34) { err_code += (1<<0);}
     fb2:	692e      	ldr	r6, [r5, #16]
  RX_UART->BAUDDIV = 34;
     fb4:	6123      	str	r3, [r4, #16]
  if (TX_UART->BAUDDIV != 34) { err_code += (1<<0);}
     fb6:	3e22      	subs	r6, #34	; 0x22
     fb8:	bf18      	it	ne
     fba:	2601      	movne	r6, #1
  if (RX_UART->BAUDDIV != 34) { err_code += (1<<1);}
     fbc:	6923      	ldr	r3, [r4, #16]
  puts ("- TX without overflow");
     fbe:	4883      	ldr	r0, [pc, #524]	; (11cc <uart_tx_rx_overflow_test+0x238>)
  if (RX_UART->BAUDDIV != 34) { err_code += (1<<1);}
     fc0:	2b22      	cmp	r3, #34	; 0x22
     fc2:	bf18      	it	ne
     fc4:	3602      	addne	r6, #2
  puts ("- TX without overflow");
     fc6:	f000 fe2f 	bl	1c28 <puts>
  uart2_irq_expected=0;
     fca:	2300      	movs	r3, #0
  RX_UART->CTRL = UART_CTRL_RXEN ;  /* No interrupt generation */
     fcc:	2002      	movs	r0, #2
  TX_UART->CTRL = UART_CTRL_TXEN ;  /* No interrupt generation */
     fce:	f04f 0c01 	mov.w	ip, #1
  TX_UART->DATA = 'A';
     fd2:	2141      	movs	r1, #65	; 0x41
  TX_UART->DATA = 'B';
     fd4:	2242      	movs	r2, #66	; 0x42
  uart2_irq_expected=0;
     fd6:	4f7e      	ldr	r7, [pc, #504]	; (11d0 <uart_tx_rx_overflow_test+0x23c>)
     fd8:	603b      	str	r3, [r7, #0]
  uart3_irq_expected=0;
     fda:	607b      	str	r3, [r7, #4]
  uart_ovfirq_expected=0;
     fdc:	613b      	str	r3, [r7, #16]
  uart2_irq_occurred=0;
     fde:	60bb      	str	r3, [r7, #8]
  uart3_irq_occurred=0;
     fe0:	60fb      	str	r3, [r7, #12]
  uart_ovfirq_occurred = 0;
     fe2:	617b      	str	r3, [r7, #20]
  TX_UART->CTRL = UART_CTRL_TXEN ;  /* No interrupt generation */
     fe4:	f8c5 c008 	str.w	ip, [r5, #8]
  RX_UART->CTRL = UART_CTRL_RXEN ;  /* No interrupt generation */
     fe8:	60a0      	str	r0, [r4, #8]
  TX_UART->DATA = 'A';
     fea:	6029      	str	r1, [r5, #0]
  TX_UART->DATA = 'B';
     fec:	602a      	str	r2, [r5, #0]
  if ((TX_UART->STATE & UART_STATE_TXOVR)!=0)  { err_code += (1<<2);}
     fee:	686b      	ldr	r3, [r5, #4]
     ff0:	0758      	lsls	r0, r3, #29
     ff2:	bf48      	it	mi
     ff4:	3604      	addmi	r6, #4
    while ((RX_UART->STATE & UART_STATE_RXFULL)==0); /* wait for data */
     ff6:	6863      	ldr	r3, [r4, #4]
     ff8:	0799      	lsls	r1, r3, #30
     ffa:	d5fc      	bpl.n	ff6 <uart_tx_rx_overflow_test+0x62>
    ctmp=  RX_UART->DATA;
     ffc:	6823      	ldr	r3, [r4, #0]
      if (ctmp!='A') { err_code += (1<<3);}
     ffe:	b2db      	uxtb	r3, r3
    1000:	2b41      	cmp	r3, #65	; 0x41
    1002:	bf18      	it	ne
    1004:	3608      	addne	r6, #8
    while ((RX_UART->STATE & UART_STATE_RXFULL)==0); /* wait for data */
    1006:	6863      	ldr	r3, [r4, #4]
    1008:	079a      	lsls	r2, r3, #30
    100a:	d5fc      	bpl.n	1006 <uart_tx_rx_overflow_test+0x72>
    ctmp=  RX_UART->DATA;
    100c:	6823      	ldr	r3, [r4, #0]
      if (ctmp!='B') { err_code += (1<<4);}
    100e:	b2db      	uxtb	r3, r3
    1010:	2b42      	cmp	r3, #66	; 0x42
  if ((RX_UART->STATE != 0)||(TX_UART->STATE != 0))  { err_code += (1<<5);}
    1012:	6863      	ldr	r3, [r4, #4]
      if (ctmp!='B') { err_code += (1<<4);}
    1014:	bf18      	it	ne
    1016:	3610      	addne	r6, #16
  if ((RX_UART->STATE != 0)||(TX_UART->STATE != 0))  { err_code += (1<<5);}
    1018:	2b00      	cmp	r3, #0
    101a:	f000 80a4 	beq.w	1166 <uart_tx_rx_overflow_test+0x1d2>
    101e:	3620      	adds	r6, #32
  puts ("- TX with overflow");
    1020:	486c      	ldr	r0, [pc, #432]	; (11d4 <uart_tx_rx_overflow_test+0x240>)
    1022:	f000 fe01 	bl	1c28 <puts>
  TX_UART->DATA = 'C';
    1026:	2343      	movs	r3, #67	; 0x43
  TX_UART->DATA = 'A';
    1028:	2141      	movs	r1, #65	; 0x41
  TX_UART->DATA = 'B';
    102a:	2242      	movs	r2, #66	; 0x42
  TX_UART->DATA = 'A';
    102c:	6029      	str	r1, [r5, #0]
  TX_UART->DATA = 'B';
    102e:	602a      	str	r2, [r5, #0]
  TX_UART->DATA = 'C';
    1030:	602b      	str	r3, [r5, #0]
  if ((TX_UART->STATE & UART_STATE_TXOVR)==0)  { err_code += (1<<6);}
    1032:	686b      	ldr	r3, [r5, #4]
    1034:	075b      	lsls	r3, r3, #29
    1036:	bf58      	it	pl
    1038:	3640      	addpl	r6, #64	; 0x40
    while ((RX_UART->STATE & UART_STATE_RXFULL)==0); /* wait for data */
    103a:	6863      	ldr	r3, [r4, #4]
    103c:	0798      	lsls	r0, r3, #30
    103e:	d5fc      	bpl.n	103a <uart_tx_rx_overflow_test+0xa6>
    ctmp=  RX_UART->DATA;
    1040:	6823      	ldr	r3, [r4, #0]
      if (ctmp!='A') { err_code += (1<<7);}
    1042:	b2db      	uxtb	r3, r3
    1044:	2b41      	cmp	r3, #65	; 0x41
    1046:	bf18      	it	ne
    1048:	3680      	addne	r6, #128	; 0x80
    while ((RX_UART->STATE & UART_STATE_RXFULL)==0); /* wait for data */
    104a:	6863      	ldr	r3, [r4, #4]
    104c:	0799      	lsls	r1, r3, #30
    104e:	d5fc      	bpl.n	104a <uart_tx_rx_overflow_test+0xb6>
    ctmp=  RX_UART->DATA;
    1050:	6823      	ldr	r3, [r4, #0]
  if ((TX_UART->STATE & UART_STATE_TXOVR)==0)  { err_code += (1<<8);}
    1052:	686b      	ldr	r3, [r5, #4]
  uart_ovfirq_occurred=0;
    1054:	2100      	movs	r1, #0
  if ((TX_UART->STATE & UART_STATE_TXOVR)==0)  { err_code += (1<<8);}
    1056:	075a      	lsls	r2, r3, #29
  if ((TX_UART->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  { err_code += (1<<9);}
    1058:	68eb      	ldr	r3, [r5, #12]
  if ((TX_UART->STATE & UART_STATE_TXOVR)==0)  { err_code += (1<<8);}
    105a:	bf58      	it	pl
    105c:	f506 7680 	addpl.w	r6, r6, #256	; 0x100
  if ((TX_UART->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  { err_code += (1<<9);}
    1060:	075b      	lsls	r3, r3, #29
  TX_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_TXOVRIRQEN;  /* Enable overflow interrupt generation */
    1062:	f04f 0311 	mov.w	r3, #17
    1066:	60ab      	str	r3, [r5, #8]
  if ((TX_UART->INTSTATUS & UART_INTSTATE_TXOVR)==0)  { err_code += (1<<10);}
    1068:	68eb      	ldr	r3, [r5, #12]
    106a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  if ((TX_UART->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  { err_code += (1<<9);}
    106e:	bf48      	it	mi
    1070:	f506 7600 	addmi.w	r6, r6, #512	; 0x200
  if ((TX_UART->INTSTATUS & UART_INTSTATE_TXOVR)==0)  { err_code += (1<<10);}
    1074:	0758      	lsls	r0, r3, #29
  uart_ovfirq_expected=1;
    1076:	f04f 0001 	mov.w	r0, #1
    107a:	4b57      	ldr	r3, [pc, #348]	; (11d8 <uart_tx_rx_overflow_test+0x244>)
    107c:	6138      	str	r0, [r7, #16]
  if ((TX_UART->INTSTATUS & UART_INTSTATE_TXOVR)==0)  { err_code += (1<<10);}
    107e:	bf58      	it	pl
    1080:	f506 6680 	addpl.w	r6, r6, #1024	; 0x400
  uart_ovfirq_occurred=0;
    1084:	6179      	str	r1, [r7, #20]
    1086:	601a      	str	r2, [r3, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
    1088:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
    108c:	f3bf 8f6f 	isb	sy
  if ((TX_UART->STATE & UART_STATE_TXOVR)!=0)  { err_code += (1<<11);}
    1090:	686b      	ldr	r3, [r5, #4]
    1092:	0759      	lsls	r1, r3, #29
  if ((CM3DS_MPS2_UART==CM3DS_MPS2_UART2)&&(uart_ovfirq_occurred==0)) { err_code += (1<<12);}
    1094:	4b4a      	ldr	r3, [pc, #296]	; (11c0 <uart_tx_rx_overflow_test+0x22c>)
  if ((TX_UART->STATE & UART_STATE_TXOVR)!=0)  { err_code += (1<<11);}
    1096:	bf48      	it	mi
    1098:	f506 6600 	addmi.w	r6, r6, #2048	; 0x800
  if ((CM3DS_MPS2_UART==CM3DS_MPS2_UART2)&&(uart_ovfirq_occurred==0)) { err_code += (1<<12);}
    109c:	429d      	cmp	r5, r3
    109e:	d067      	beq.n	1170 <uart_tx_rx_overflow_test+0x1dc>
  if ((CM3DS_MPS2_UART==CM3DS_MPS2_UART3)&&(uart_ovfirq_occurred==0)) { err_code += (1<<12);}
    10a0:	4b48      	ldr	r3, [pc, #288]	; (11c4 <uart_tx_rx_overflow_test+0x230>)
    10a2:	429d      	cmp	r5, r3
    10a4:	d064      	beq.n	1170 <uart_tx_rx_overflow_test+0x1dc>
  TX_UART->CTRL = UART_CTRL_TXEN ;  /* No interrupt generation */
    10a6:	f04f 0e01 	mov.w	lr, #1
  RX_UART->CTRL = UART_CTRL_RXEN ;  /* No interrupt generation */
    10aa:	f04f 0c02 	mov.w	ip, #2
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    10ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  uart_ovfirq_expected=0;
    10b2:	2300      	movs	r3, #0
    10b4:	4a48      	ldr	r2, [pc, #288]	; (11d8 <uart_tx_rx_overflow_test+0x244>)
  TX_UART->CTRL = UART_CTRL_TXEN ;  /* No interrupt generation */
    10b6:	f8c5 e008 	str.w	lr, [r5, #8]
  puts ("- RX overflow");
    10ba:	4848      	ldr	r0, [pc, #288]	; (11dc <uart_tx_rx_overflow_test+0x248>)
  RX_UART->CTRL = UART_CTRL_RXEN ;  /* No interrupt generation */
    10bc:	f8c4 c008 	str.w	ip, [r4, #8]
    10c0:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
  uart_ovfirq_expected=0;
    10c4:	613b      	str	r3, [r7, #16]
  uart_ovfirq_occurred=0;
    10c6:	617b      	str	r3, [r7, #20]
  puts ("- RX overflow");
    10c8:	f000 fdae 	bl	1c28 <puts>
  TX_UART->DATA = 'A';
    10cc:	2241      	movs	r2, #65	; 0x41
  TX_UART->DATA = 'B';
    10ce:	2342      	movs	r3, #66	; 0x42
  TX_UART->DATA = 'A';
    10d0:	602a      	str	r2, [r5, #0]
  TX_UART->DATA = 'B';
    10d2:	602b      	str	r3, [r5, #0]
  if ((TX_UART->STATE & UART_STATE_TXOVR)!=0)  { err_code += (1<<13);}
    10d4:	686b      	ldr	r3, [r5, #4]
    10d6:	075a      	lsls	r2, r3, #29
    10d8:	bf48      	it	mi
    10da:	f506 5600 	addmi.w	r6, r6, #8192	; 0x2000
  while ((RX_UART->STATE & UART_STATE_RXFULL)==0);
    10de:	6863      	ldr	r3, [r4, #4]
    10e0:	079b      	lsls	r3, r3, #30
    10e2:	d5fc      	bpl.n	10de <uart_tx_rx_overflow_test+0x14a>
  if ((RX_UART->STATE & UART_STATE_RXOVR)!=0)  { err_code += (1<<14);}
    10e4:	6863      	ldr	r3, [r4, #4]
    10e6:	0718      	lsls	r0, r3, #28
    10e8:	bf48      	it	mi
    10ea:	f506 4680 	addmi.w	r6, r6, #16384	; 0x4000
  while ((RX_UART->STATE & UART_STATE_RXOVR)==0);
    10ee:	6863      	ldr	r3, [r4, #4]
    10f0:	0719      	lsls	r1, r3, #28
    10f2:	d5fc      	bpl.n	10ee <uart_tx_rx_overflow_test+0x15a>
  if ((RX_UART->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  { err_code += (1<<15);}
    10f4:	68e3      	ldr	r3, [r4, #12]
  uart_ovfirq_expected=1;
    10f6:	2001      	movs	r0, #1
  if ((RX_UART->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  { err_code += (1<<15);}
    10f8:	071a      	lsls	r2, r3, #28
  RX_UART->CTRL = UART_CTRL_RXEN | UART_CTRL_RXOVRIRQEN;  /* Enable overflow interrupt generation */
    10fa:	f04f 0322 	mov.w	r3, #34	; 0x22
  uart_ovfirq_occurred=0;
    10fe:	f04f 0100 	mov.w	r1, #0
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1102:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  RX_UART->CTRL = UART_CTRL_RXEN | UART_CTRL_RXOVRIRQEN;  /* Enable overflow interrupt generation */
    1106:	60a3      	str	r3, [r4, #8]
  if ((RX_UART->INTSTATUS & UART_INTSTATE_RXOVR)==0)  { err_code += (1<<16);}
    1108:	68e3      	ldr	r3, [r4, #12]
  if ((RX_UART->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  { err_code += (1<<15);}
    110a:	bf48      	it	mi
    110c:	f506 4600 	addmi.w	r6, r6, #32768	; 0x8000
  if ((RX_UART->INTSTATUS & UART_INTSTATE_RXOVR)==0)  { err_code += (1<<16);}
    1110:	071b      	lsls	r3, r3, #28
    1112:	4b31      	ldr	r3, [pc, #196]	; (11d8 <uart_tx_rx_overflow_test+0x244>)
  uart_ovfirq_expected=1;
    1114:	6138      	str	r0, [r7, #16]
  if ((RX_UART->INTSTATUS & UART_INTSTATE_RXOVR)==0)  { err_code += (1<<16);}
    1116:	bf58      	it	pl
    1118:	f506 3680 	addpl.w	r6, r6, #65536	; 0x10000
  uart_ovfirq_occurred=0;
    111c:	6179      	str	r1, [r7, #20]
    111e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dsb");
    1120:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
    1124:	f3bf 8f6f 	isb	sy
  if ((RX_UART->STATE & UART_STATE_RXOVR)!=0)  { err_code += (1<<17);}
    1128:	6863      	ldr	r3, [r4, #4]
    112a:	0718      	lsls	r0, r3, #28
  if ((CM3DS_MPS2_UART==CM3DS_MPS2_UART2)&&(uart_ovfirq_occurred==0)) { err_code += (1<<18);}
    112c:	4b24      	ldr	r3, [pc, #144]	; (11c0 <uart_tx_rx_overflow_test+0x22c>)
  if ((RX_UART->STATE & UART_STATE_RXOVR)!=0)  { err_code += (1<<17);}
    112e:	bf48      	it	mi
    1130:	f506 3600 	addmi.w	r6, r6, #131072	; 0x20000
  if ((CM3DS_MPS2_UART==CM3DS_MPS2_UART2)&&(uart_ovfirq_occurred==0)) { err_code += (1<<18);}
    1134:	429d      	cmp	r5, r3
    1136:	d021      	beq.n	117c <uart_tx_rx_overflow_test+0x1e8>
  if ((CM3DS_MPS2_UART==CM3DS_MPS2_UART3)&&(uart_ovfirq_occurred==0)) { err_code += (1<<18);}
    1138:	4b22      	ldr	r3, [pc, #136]	; (11c4 <uart_tx_rx_overflow_test+0x230>)
    113a:	429d      	cmp	r5, r3
    113c:	d01e      	beq.n	117c <uart_tx_rx_overflow_test+0x1e8>
  uart_ovfirq_expected=0;
    113e:	2300      	movs	r3, #0
    1140:	613b      	str	r3, [r7, #16]
  uart_ovfirq_occurred=0;
    1142:	617b      	str	r3, [r7, #20]
  TX_UART->CTRL = 0;
    1144:	60ab      	str	r3, [r5, #8]
  RX_UART->CTRL = 0;
    1146:	60a3      	str	r3, [r4, #8]
  while ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
    1148:	6863      	ldr	r3, [r4, #4]
    114a:	0799      	lsls	r1, r3, #30
    114c:	d503      	bpl.n	1156 <uart_tx_rx_overflow_test+0x1c2>
    ctmp=RX_UART->DATA;
    114e:	6823      	ldr	r3, [r4, #0]
  while ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
    1150:	6863      	ldr	r3, [r4, #4]
    1152:	079a      	lsls	r2, r3, #30
    1154:	d4fb      	bmi.n	114e <uart_tx_rx_overflow_test+0x1ba>
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1156:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    115a:	4b1f      	ldr	r3, [pc, #124]	; (11d8 <uart_tx_rx_overflow_test+0x244>)
    115c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  if (err_code != 0) {
    1160:	b9f6      	cbnz	r6, 11a0 <uart_tx_rx_overflow_test+0x20c>
}
    1162:	4630      	mov	r0, r6
    1164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((RX_UART->STATE != 0)||(TX_UART->STATE != 0))  { err_code += (1<<5);}
    1166:	686b      	ldr	r3, [r5, #4]
    1168:	2b00      	cmp	r3, #0
    116a:	f43f af59 	beq.w	1020 <uart_tx_rx_overflow_test+0x8c>
    116e:	e756      	b.n	101e <uart_tx_rx_overflow_test+0x8a>
  if ((CM3DS_MPS2_UART==CM3DS_MPS2_UART3)&&(uart_ovfirq_occurred==0)) { err_code += (1<<12);}
    1170:	697b      	ldr	r3, [r7, #20]
    1172:	2b00      	cmp	r3, #0
    1174:	d197      	bne.n	10a6 <uart_tx_rx_overflow_test+0x112>
    1176:	f506 5680 	add.w	r6, r6, #4096	; 0x1000
    117a:	e794      	b.n	10a6 <uart_tx_rx_overflow_test+0x112>
  if ((CM3DS_MPS2_UART==CM3DS_MPS2_UART3)&&(uart_ovfirq_occurred==0)) { err_code += (1<<18);}
    117c:	697b      	ldr	r3, [r7, #20]
    117e:	2b00      	cmp	r3, #0
    1180:	d1dd      	bne.n	113e <uart_tx_rx_overflow_test+0x1aa>
  uart_ovfirq_expected=0;
    1182:	2300      	movs	r3, #0
    1184:	613b      	str	r3, [r7, #16]
  uart_ovfirq_occurred=0;
    1186:	617b      	str	r3, [r7, #20]
  TX_UART->CTRL = 0;
    1188:	60ab      	str	r3, [r5, #8]
  RX_UART->CTRL = 0;
    118a:	60a3      	str	r3, [r4, #8]
  while ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
    118c:	6863      	ldr	r3, [r4, #4]
  if ((CM3DS_MPS2_UART==CM3DS_MPS2_UART3)&&(uart_ovfirq_occurred==0)) { err_code += (1<<18);}
    118e:	f506 2680 	add.w	r6, r6, #262144	; 0x40000
  while ((RX_UART->STATE & UART_STATE_RXFULL)!=0) {
    1192:	079b      	lsls	r3, r3, #30
    1194:	d4db      	bmi.n	114e <uart_tx_rx_overflow_test+0x1ba>
    1196:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    119a:	4b0f      	ldr	r3, [pc, #60]	; (11d8 <uart_tx_rx_overflow_test+0x244>)
    119c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    printf ("ERROR : uart overflow test failed (0x%x)\n", err_code);
    11a0:	4631      	mov	r1, r6
    return_val =1;
    11a2:	2601      	movs	r6, #1
    printf ("ERROR : uart overflow test failed (0x%x)\n", err_code);
    11a4:	480e      	ldr	r0, [pc, #56]	; (11e0 <uart_tx_rx_overflow_test+0x24c>)
    11a6:	f000 fcb9 	bl	1b1c <iprintf>
}
    11aa:	4630      	mov	r0, r6
    11ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return 1;
    11ae:	2601      	movs	r6, #1
    puts ("ERROR: Input parameter invalid in function 'uart_tx_rx_overflow_test'.");
    11b0:	480c      	ldr	r0, [pc, #48]	; (11e4 <uart_tx_rx_overflow_test+0x250>)
    11b2:	f000 fd39 	bl	1c28 <puts>
}
    11b6:	4630      	mov	r0, r6
    11b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    RX_UART = CM3DS_MPS2_UART3;
    11ba:	4c02      	ldr	r4, [pc, #8]	; (11c4 <uart_tx_rx_overflow_test+0x230>)
    11bc:	e6f4      	b.n	fa8 <uart_tx_rx_overflow_test+0x14>
    11be:	bf00      	nop
    11c0:	4002c000 	.word	0x4002c000
    11c4:	4002d000 	.word	0x4002d000
    11c8:	00002f4c 	.word	0x00002f4c
    11cc:	00002f68 	.word	0x00002f68
    11d0:	20000068 	.word	0x20000068
    11d4:	00002f80 	.word	0x00002f80
    11d8:	e000e100 	.word	0xe000e100
    11dc:	00002f94 	.word	0x00002f94
    11e0:	00002fa4 	.word	0x00002fa4
    11e4:	00002f04 	.word	0x00002f04

000011e8 <uart_interrupt_test>:
int uart_interrupt_test(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART){
    11e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_TXIRQEN | UART_CTRL_HIGHSPEEDTX;
    11ea:	2145      	movs	r1, #69	; 0x45
  uart0_irq_expected = 0;
    11ec:	2300      	movs	r3, #0
  CM3DS_MPS2_UART->BAUDDIV = 0x10; // set baud rate for high speed tx
    11ee:	2510      	movs	r5, #16
  uart0_irq_expected = 0;
    11f0:	4c9a      	ldr	r4, [pc, #616]	; (145c <uart_interrupt_test+0x274>)
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART0) {
    11f2:	f1b0 2f40 	cmp.w	r0, #1073758208	; 0x40004000
  uart0_irq_expected = 0;
    11f6:	61a3      	str	r3, [r4, #24]
int uart_interrupt_test(CM3DS_MPS2_UART_TypeDef *CM3DS_MPS2_UART){
    11f8:	4602      	mov	r2, r0
  uart0_irq_occurred = 0;
    11fa:	61e3      	str	r3, [r4, #28]
  uart1_irq_expected = 0;
    11fc:	6223      	str	r3, [r4, #32]
  uart1_irq_occurred = 0;
    11fe:	6263      	str	r3, [r4, #36]	; 0x24
  uart4_irq_expected = 0;
    1200:	62a3      	str	r3, [r4, #40]	; 0x28
  uart4_irq_occurred = 0;
    1202:	62e3      	str	r3, [r4, #44]	; 0x2c
  CM3DS_MPS2_UART->BAUDDIV = 0x10; // set baud rate for high speed tx
    1204:	6105      	str	r5, [r0, #16]
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_TXIRQEN | UART_CTRL_HIGHSPEEDTX;
    1206:	6081      	str	r1, [r0, #8]
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART0) {
    1208:	d034      	beq.n	1274 <uart_interrupt_test+0x8c>
  } else if (CM3DS_MPS2_UART == CM3DS_MPS2_UART1) {
    120a:	4b95      	ldr	r3, [pc, #596]	; (1460 <uart_interrupt_test+0x278>)
    120c:	4298      	cmp	r0, r3
    120e:	d02b      	beq.n	1268 <uart_interrupt_test+0x80>
  } else if (CM3DS_MPS2_UART == CM3DS_MPS2_UART4) {
    1210:	4b94      	ldr	r3, [pc, #592]	; (1464 <uart_interrupt_test+0x27c>)
    1212:	4298      	cmp	r0, r3
    1214:	f040 810b 	bne.w	142e <uart_interrupt_test+0x246>
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1218:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
    uart4_irq_expected = 1;
    121c:	2301      	movs	r3, #1
    121e:	4992      	ldr	r1, [pc, #584]	; (1468 <uart_interrupt_test+0x280>)
    1220:	6048      	str	r0, [r1, #4]
    1222:	62a3      	str	r3, [r4, #40]	; 0x28
  CM3DS_MPS2_UART->DATA = '.';
    1224:	232e      	movs	r3, #46	; 0x2e
    1226:	6013      	str	r3, [r2, #0]
    1228:	f3bf 8f6f 	isb	sy
    122c:	f3bf 8f6f 	isb	sy
    1230:	f3bf 8f6f 	isb	sy
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_HIGHSPEEDTX;
    1234:	2341      	movs	r3, #65	; 0x41
  if ((CM3DS_MPS2_UART==CM3DS_MPS2_UART0 && uart0_irq_occurred==0) ||
    1236:	f1b2 2f40 	cmp.w	r2, #1073758208	; 0x40004000
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_HIGHSPEEDTX;
    123a:	6093      	str	r3, [r2, #8]
  if ((CM3DS_MPS2_UART==CM3DS_MPS2_UART0 && uart0_irq_occurred==0) ||
    123c:	d01f      	beq.n	127e <uart_interrupt_test+0x96>
    123e:	4b88      	ldr	r3, [pc, #544]	; (1460 <uart_interrupt_test+0x278>)
    1240:	429a      	cmp	r2, r3
    1242:	d02a      	beq.n	129a <uart_interrupt_test+0xb2>
      (CM3DS_MPS2_UART==CM3DS_MPS2_UART1 && uart1_irq_occurred==0) ||
    1244:	4b87      	ldr	r3, [pc, #540]	; (1464 <uart_interrupt_test+0x27c>)
    1246:	429a      	cmp	r2, r3
    1248:	f000 80d3 	beq.w	13f2 <uart_interrupt_test+0x20a>
  uart0_irq_occurred = 0;
    124c:	2300      	movs	r3, #0
  int err_code=0;
    124e:	4618      	mov	r0, r3
  uart0_irq_occurred = 0;
    1250:	61e3      	str	r3, [r4, #28]
  uart1_irq_occurred = 0;
    1252:	6263      	str	r3, [r4, #36]	; 0x24
  uart4_irq_occurred = 0;
    1254:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART4) NVIC_DisableIRQ(UART4_IRQn);
    1256:	4b83      	ldr	r3, [pc, #524]	; (1464 <uart_interrupt_test+0x27c>)
    1258:	429a      	cmp	r2, r3
    125a:	d12d      	bne.n	12b8 <uart_interrupt_test+0xd0>
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    125c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
    1260:	4b81      	ldr	r3, [pc, #516]	; (1468 <uart_interrupt_test+0x280>)
    1262:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
}
    1266:	e027      	b.n	12b8 <uart_interrupt_test+0xd0>
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1268:	2004      	movs	r0, #4
    uart1_irq_expected = 1;
    126a:	2301      	movs	r3, #1
    126c:	497e      	ldr	r1, [pc, #504]	; (1468 <uart_interrupt_test+0x280>)
    126e:	6008      	str	r0, [r1, #0]
    1270:	6223      	str	r3, [r4, #32]
    1272:	e7d7      	b.n	1224 <uart_interrupt_test+0x3c>
    1274:	2301      	movs	r3, #1
    1276:	497c      	ldr	r1, [pc, #496]	; (1468 <uart_interrupt_test+0x280>)
    1278:	600b      	str	r3, [r1, #0]
    uart0_irq_expected = 1;
    127a:	61a3      	str	r3, [r4, #24]
    127c:	e7d2      	b.n	1224 <uart_interrupt_test+0x3c>
  if ((CM3DS_MPS2_UART==CM3DS_MPS2_UART0 && uart0_irq_occurred==0) ||
    127e:	69e3      	ldr	r3, [r4, #28]
    1280:	2b00      	cmp	r3, #0
    1282:	f000 80ba 	beq.w	13fa <uart_interrupt_test+0x212>
  uart0_irq_occurred = 0;
    1286:	2300      	movs	r3, #0
  int err_code=0;
    1288:	4618      	mov	r0, r3
  uart0_irq_occurred = 0;
    128a:	61e3      	str	r3, [r4, #28]
  uart1_irq_occurred = 0;
    128c:	6263      	str	r3, [r4, #36]	; 0x24
  uart4_irq_occurred = 0;
    128e:	62e3      	str	r3, [r4, #44]	; 0x2c
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1290:	2101      	movs	r1, #1
    1292:	4b75      	ldr	r3, [pc, #468]	; (1468 <uart_interrupt_test+0x280>)
    1294:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART4) NVIC_DisableIRQ(UART4_IRQn);
    1298:	e00e      	b.n	12b8 <uart_interrupt_test+0xd0>
      (CM3DS_MPS2_UART==CM3DS_MPS2_UART1 && uart1_irq_occurred==0) ||
    129a:	6a60      	ldr	r0, [r4, #36]	; 0x24
    129c:	fab0 f080 	clz	r0, r0
    12a0:	0940      	lsrs	r0, r0, #5
  uart0_irq_occurred = 0;
    12a2:	2300      	movs	r3, #0
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART1) NVIC_DisableIRQ(UART1_IRQn);
    12a4:	496e      	ldr	r1, [pc, #440]	; (1460 <uart_interrupt_test+0x278>)
  uart0_irq_occurred = 0;
    12a6:	61e3      	str	r3, [r4, #28]
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART1) NVIC_DisableIRQ(UART1_IRQn);
    12a8:	428a      	cmp	r2, r1
  uart1_irq_occurred = 0;
    12aa:	6263      	str	r3, [r4, #36]	; 0x24
  uart4_irq_occurred = 0;
    12ac:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART1) NVIC_DisableIRQ(UART1_IRQn);
    12ae:	d1d2      	bne.n	1256 <uart_interrupt_test+0x6e>
    12b0:	2104      	movs	r1, #4
    12b2:	4b6d      	ldr	r3, [pc, #436]	; (1468 <uart_interrupt_test+0x280>)
    12b4:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  uart0_irq_expected = 0;
    12b8:	2100      	movs	r1, #0
  CM3DS_MPS2_UART->DATA = '.';
    12ba:	232e      	movs	r3, #46	; 0x2e
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    12bc:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
  uart_ovfirq_expected = 1;
    12c0:	2601      	movs	r6, #1
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_TXOVRIRQEN | UART_CTRL_HIGHSPEEDTX;
    12c2:	2551      	movs	r5, #81	; 0x51
    12c4:	4f68      	ldr	r7, [pc, #416]	; (1468 <uart_interrupt_test+0x280>)
  uart0_irq_expected = 0;
    12c6:	61a1      	str	r1, [r4, #24]
  uart1_irq_expected = 0;
    12c8:	6221      	str	r1, [r4, #32]
  uart4_irq_expected = 0;
    12ca:	62a1      	str	r1, [r4, #40]	; 0x28
    12cc:	f8c7 c000 	str.w	ip, [r7]
  uart_ovfirq_expected = 1;
    12d0:	6126      	str	r6, [r4, #16]
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_TXOVRIRQEN | UART_CTRL_HIGHSPEEDTX;
    12d2:	6095      	str	r5, [r2, #8]
  CM3DS_MPS2_UART->DATA = '.';
    12d4:	6013      	str	r3, [r2, #0]
  CM3DS_MPS2_UART->DATA = '.';
    12d6:	6013      	str	r3, [r2, #0]
  CM3DS_MPS2_UART->DATA = '.';
    12d8:	6013      	str	r3, [r2, #0]
    12da:	f3bf 8f6f 	isb	sy
    12de:	f3bf 8f6f 	isb	sy
    12e2:	f3bf 8f6f 	isb	sy
  if (uart_ovfirq_occurred==0)                         { err_code += (1<<1);}
    12e6:	6963      	ldr	r3, [r4, #20]
    12e8:	b903      	cbnz	r3, 12ec <uart_interrupt_test+0x104>
    12ea:	3002      	adds	r0, #2
  uart_ovfirq_occurred = 0;
    12ec:	2300      	movs	r3, #0
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    12ee:	f44f 5580 	mov.w	r5, #4096	; 0x1000
    12f2:	495d      	ldr	r1, [pc, #372]	; (1468 <uart_interrupt_test+0x280>)
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART0) {
    12f4:	f1b2 2f40 	cmp.w	r2, #1073758208	; 0x40004000
  uart_ovfirq_occurred = 0;
    12f8:	6163      	str	r3, [r4, #20]
    12fa:	f8c1 5080 	str.w	r5, [r1, #128]	; 0x80
  uart_ovfirq_expected = 0;
    12fe:	6123      	str	r3, [r4, #16]
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART0) {
    1300:	d052      	beq.n	13a8 <uart_interrupt_test+0x1c0>
  } else if (CM3DS_MPS2_UART == CM3DS_MPS2_UART1) {
    1302:	4b57      	ldr	r3, [pc, #348]	; (1460 <uart_interrupt_test+0x278>)
    1304:	429a      	cmp	r2, r3
    1306:	f000 8097 	beq.w	1438 <uart_interrupt_test+0x250>
  } else if (CM3DS_MPS2_UART == CM3DS_MPS2_UART4) {
    130a:	4b56      	ldr	r3, [pc, #344]	; (1464 <uart_interrupt_test+0x27c>)
    130c:	429a      	cmp	r2, r3
    130e:	f000 8098 	beq.w	1442 <uart_interrupt_test+0x25a>
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_RXEN | UART_CTRL_RXIRQEN | UART_CTRL_HIGHSPEEDTX;
    1312:	254b      	movs	r5, #75	; 0x4b
  CM3DS_MPS2_UART->DATA = '.';
    1314:	212e      	movs	r1, #46	; 0x2e
    1316:	2332      	movs	r3, #50	; 0x32
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_RXEN | UART_CTRL_RXIRQEN | UART_CTRL_HIGHSPEEDTX;
    1318:	6095      	str	r5, [r2, #8]
  CM3DS_MPS2_UART->DATA = '.';
    131a:	6011      	str	r1, [r2, #0]
    131c:	f3bf 8f6f 	isb	sy
  for (i=0; i<50;i++){ __ISB(); } /* medium delay */
    1320:	3b01      	subs	r3, #1
    1322:	d1fb      	bne.n	131c <uart_interrupt_test+0x134>
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_RXEN | UART_CTRL_HIGHSPEEDTX;
    1324:	2143      	movs	r1, #67	; 0x43
  if ((CM3DS_MPS2_UART==CM3DS_MPS2_UART0 && uart0_irq_occurred==0) ||
    1326:	f1b2 2f40 	cmp.w	r2, #1073758208	; 0x40004000
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_RXEN | UART_CTRL_HIGHSPEEDTX;
    132a:	6091      	str	r1, [r2, #8]
  if ((CM3DS_MPS2_UART==CM3DS_MPS2_UART0 && uart0_irq_occurred==0) ||
    132c:	d040      	beq.n	13b0 <uart_interrupt_test+0x1c8>
    132e:	494c      	ldr	r1, [pc, #304]	; (1460 <uart_interrupt_test+0x278>)
    1330:	428a      	cmp	r2, r1
    1332:	d047      	beq.n	13c4 <uart_interrupt_test+0x1dc>
      (CM3DS_MPS2_UART==CM3DS_MPS2_UART1 && uart1_irq_occurred==0) ||
    1334:	494b      	ldr	r1, [pc, #300]	; (1464 <uart_interrupt_test+0x27c>)
    1336:	428a      	cmp	r2, r1
    1338:	d054      	beq.n	13e4 <uart_interrupt_test+0x1fc>
  uart0_irq_occurred = 0;
    133a:	61e3      	str	r3, [r4, #28]
  uart1_irq_occurred = 0;
    133c:	6263      	str	r3, [r4, #36]	; 0x24
  uart4_irq_occurred = 0;
    133e:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART4) NVIC_DisableIRQ(UART4_IRQn);
    1340:	4b48      	ldr	r3, [pc, #288]	; (1464 <uart_interrupt_test+0x27c>)
    1342:	429a      	cmp	r2, r3
    1344:	d104      	bne.n	1350 <uart_interrupt_test+0x168>
    1346:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
    134a:	4b47      	ldr	r3, [pc, #284]	; (1468 <uart_interrupt_test+0x280>)
    134c:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  uart0_irq_expected = 0;
    1350:	2500      	movs	r5, #0
  CM3DS_MPS2_UART->DATA = '.';
    1352:	212e      	movs	r1, #46	; 0x2e
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1354:	f44f 5e80 	mov.w	lr, #4096	; 0x1000
  uart_ovfirq_expected = 1;
    1358:	2701      	movs	r7, #1
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_RXEN | UART_CTRL_RXOVRIRQEN | UART_CTRL_HIGHSPEEDTX;
    135a:	2663      	movs	r6, #99	; 0x63
  CM3DS_MPS2_UART->DATA = '.';
    135c:	2332      	movs	r3, #50	; 0x32
    135e:	f8df c108 	ldr.w	ip, [pc, #264]	; 1468 <uart_interrupt_test+0x280>
  uart0_irq_expected = 0;
    1362:	61a5      	str	r5, [r4, #24]
  uart1_irq_expected = 0;
    1364:	6225      	str	r5, [r4, #32]
  uart4_irq_expected = 0;
    1366:	62a5      	str	r5, [r4, #40]	; 0x28
    1368:	f8cc e000 	str.w	lr, [ip]
  uart_ovfirq_expected = 1;
    136c:	6127      	str	r7, [r4, #16]
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_RXEN | UART_CTRL_RXOVRIRQEN | UART_CTRL_HIGHSPEEDTX;
    136e:	6096      	str	r6, [r2, #8]
  CM3DS_MPS2_UART->DATA = '.';
    1370:	6011      	str	r1, [r2, #0]
  CM3DS_MPS2_UART->DATA = '.';
    1372:	6011      	str	r1, [r2, #0]
  CM3DS_MPS2_UART->DATA = '.';
    1374:	6011      	str	r1, [r2, #0]
    1376:	f3bf 8f6f 	isb	sy
  for (i=0; i<50;i++){ __ISB(); } /* medium delay */
    137a:	3b01      	subs	r3, #1
    137c:	d1fb      	bne.n	1376 <uart_interrupt_test+0x18e>
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_RXEN | UART_CTRL_HIGHSPEEDTX;
    137e:	2143      	movs	r1, #67	; 0x43
    1380:	6091      	str	r1, [r2, #8]
  if (uart_ovfirq_occurred==0)                         { err_code += (1<<4);}
    1382:	6961      	ldr	r1, [r4, #20]
    1384:	2900      	cmp	r1, #0
    1386:	d146      	bne.n	1416 <uart_interrupt_test+0x22e>
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1388:	f44f 5580 	mov.w	r5, #4096	; 0x1000
    138c:	4936      	ldr	r1, [pc, #216]	; (1468 <uart_interrupt_test+0x280>)
  uart_ovfirq_occurred = 0;
    138e:	6163      	str	r3, [r4, #20]
    1390:	f8c1 5080 	str.w	r5, [r1, #128]	; 0x80
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_HIGHSPEEDTX;
    1394:	2141      	movs	r1, #65	; 0x41
  uart_ovfirq_expected = 0;
    1396:	6123      	str	r3, [r4, #16]
  if (uart_ovfirq_occurred==0)                         { err_code += (1<<4);}
    1398:	3010      	adds	r0, #16
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_HIGHSPEEDTX;
    139a:	6091      	str	r1, [r2, #8]
    printf ("ERROR : interrupt connectivity test failed (0x%x)\n", err_code);
    139c:	4601      	mov	r1, r0
    139e:	4833      	ldr	r0, [pc, #204]	; (146c <uart_interrupt_test+0x284>)
    13a0:	f000 fbbc 	bl	1b1c <iprintf>
    return_val =1;
    13a4:	2001      	movs	r0, #1
}
    13a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    13a8:	2301      	movs	r3, #1
    13aa:	600b      	str	r3, [r1, #0]
    uart0_irq_expected = 1;
    13ac:	61a3      	str	r3, [r4, #24]
    13ae:	e7b0      	b.n	1312 <uart_interrupt_test+0x12a>
  if ((CM3DS_MPS2_UART==CM3DS_MPS2_UART0 && uart0_irq_occurred==0) ||
    13b0:	69e1      	ldr	r1, [r4, #28]
    13b2:	b339      	cbz	r1, 1404 <uart_interrupt_test+0x21c>
  uart0_irq_occurred = 0;
    13b4:	61e3      	str	r3, [r4, #28]
  uart1_irq_occurred = 0;
    13b6:	6263      	str	r3, [r4, #36]	; 0x24
  uart4_irq_occurred = 0;
    13b8:	62e3      	str	r3, [r4, #44]	; 0x2c
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    13ba:	2101      	movs	r1, #1
    13bc:	4b2a      	ldr	r3, [pc, #168]	; (1468 <uart_interrupt_test+0x280>)
    13be:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART4) NVIC_DisableIRQ(UART4_IRQn);
    13c2:	e7c5      	b.n	1350 <uart_interrupt_test+0x168>
      (CM3DS_MPS2_UART==CM3DS_MPS2_UART1 && uart1_irq_occurred==0) ||
    13c4:	6a61      	ldr	r1, [r4, #36]	; 0x24
    13c6:	bb11      	cbnz	r1, 140e <uart_interrupt_test+0x226>
  uart0_irq_occurred = 0;
    13c8:	2300      	movs	r3, #0
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART1) NVIC_DisableIRQ(UART1_IRQn);
    13ca:	4925      	ldr	r1, [pc, #148]	; (1460 <uart_interrupt_test+0x278>)
  uart0_irq_occurred = 0;
    13cc:	61e3      	str	r3, [r4, #28]
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART1) NVIC_DisableIRQ(UART1_IRQn);
    13ce:	428a      	cmp	r2, r1
  uart1_irq_occurred = 0;
    13d0:	6263      	str	r3, [r4, #36]	; 0x24
      (CM3DS_MPS2_UART==CM3DS_MPS2_UART4 && uart4_irq_occurred==0)) { err_code += (1<<2);}
    13d2:	f100 0004 	add.w	r0, r0, #4
  uart4_irq_occurred = 0;
    13d6:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART1) NVIC_DisableIRQ(UART1_IRQn);
    13d8:	d1b2      	bne.n	1340 <uart_interrupt_test+0x158>
    13da:	2104      	movs	r1, #4
    13dc:	4b22      	ldr	r3, [pc, #136]	; (1468 <uart_interrupt_test+0x280>)
    13de:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART4) NVIC_DisableIRQ(UART4_IRQn);
    13e2:	e7b5      	b.n	1350 <uart_interrupt_test+0x168>
      (CM3DS_MPS2_UART==CM3DS_MPS2_UART4 && uart4_irq_occurred==0)) { err_code += (1<<2);}
    13e4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    13e6:	2900      	cmp	r1, #0
    13e8:	d0ee      	beq.n	13c8 <uart_interrupt_test+0x1e0>
  uart0_irq_occurred = 0;
    13ea:	61e3      	str	r3, [r4, #28]
  uart1_irq_occurred = 0;
    13ec:	6263      	str	r3, [r4, #36]	; 0x24
  uart4_irq_occurred = 0;
    13ee:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART4) NVIC_DisableIRQ(UART4_IRQn);
    13f0:	e7a9      	b.n	1346 <uart_interrupt_test+0x15e>
      (CM3DS_MPS2_UART==CM3DS_MPS2_UART4 && uart4_irq_occurred==0)) { err_code += (1<<0);}
    13f2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    13f4:	bb5b      	cbnz	r3, 144e <uart_interrupt_test+0x266>
    13f6:	2001      	movs	r0, #1
    13f8:	e753      	b.n	12a2 <uart_interrupt_test+0xba>
  uart0_irq_occurred = 0;
    13fa:	61e3      	str	r3, [r4, #28]
      (CM3DS_MPS2_UART==CM3DS_MPS2_UART4 && uart4_irq_occurred==0)) { err_code += (1<<0);}
    13fc:	2001      	movs	r0, #1
  uart1_irq_occurred = 0;
    13fe:	6263      	str	r3, [r4, #36]	; 0x24
  uart4_irq_occurred = 0;
    1400:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART0) NVIC_DisableIRQ(UART0_IRQn);
    1402:	e745      	b.n	1290 <uart_interrupt_test+0xa8>
  uart0_irq_occurred = 0;
    1404:	61e3      	str	r3, [r4, #28]
      (CM3DS_MPS2_UART==CM3DS_MPS2_UART4 && uart4_irq_occurred==0)) { err_code += (1<<2);}
    1406:	3004      	adds	r0, #4
  uart1_irq_occurred = 0;
    1408:	6263      	str	r3, [r4, #36]	; 0x24
  uart4_irq_occurred = 0;
    140a:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART0) NVIC_DisableIRQ(UART0_IRQn);
    140c:	e7d5      	b.n	13ba <uart_interrupt_test+0x1d2>
  uart0_irq_occurred = 0;
    140e:	61e3      	str	r3, [r4, #28]
  uart1_irq_occurred = 0;
    1410:	6263      	str	r3, [r4, #36]	; 0x24
  uart4_irq_occurred = 0;
    1412:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART1) NVIC_DisableIRQ(UART1_IRQn);
    1414:	e7e1      	b.n	13da <uart_interrupt_test+0x1f2>
    1416:	f44f 5580 	mov.w	r5, #4096	; 0x1000
    141a:	4913      	ldr	r1, [pc, #76]	; (1468 <uart_interrupt_test+0x280>)
  uart_ovfirq_occurred = 0;
    141c:	6163      	str	r3, [r4, #20]
    141e:	f8c1 5080 	str.w	r5, [r1, #128]	; 0x80
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_HIGHSPEEDTX;
    1422:	2141      	movs	r1, #65	; 0x41
  uart_ovfirq_expected = 0;
    1424:	6123      	str	r3, [r4, #16]
  CM3DS_MPS2_UART->CTRL = UART_CTRL_TXEN | UART_CTRL_HIGHSPEEDTX;
    1426:	6091      	str	r1, [r2, #8]
  if (err_code != 0) {
    1428:	2800      	cmp	r0, #0
    142a:	d1b7      	bne.n	139c <uart_interrupt_test+0x1b4>
}
    142c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    puts ("ERROR: Input parameter invalid in function 'uart_interrupt_test'.");
    142e:	4810      	ldr	r0, [pc, #64]	; (1470 <uart_interrupt_test+0x288>)
    1430:	f000 fbfa 	bl	1c28 <puts>
    return 1;
    1434:	2001      	movs	r0, #1
}
    1436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1438:	2504      	movs	r5, #4
    uart1_irq_expected = 1;
    143a:	2301      	movs	r3, #1
    143c:	600d      	str	r5, [r1, #0]
    143e:	6223      	str	r3, [r4, #32]
    1440:	e767      	b.n	1312 <uart_interrupt_test+0x12a>
    1442:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
    uart4_irq_expected = 1;
    1446:	2301      	movs	r3, #1
    1448:	604d      	str	r5, [r1, #4]
    144a:	62a3      	str	r3, [r4, #40]	; 0x28
    144c:	e761      	b.n	1312 <uart_interrupt_test+0x12a>
  uart0_irq_occurred = 0;
    144e:	2300      	movs	r3, #0
    1450:	61e3      	str	r3, [r4, #28]
  int err_code=0;
    1452:	4618      	mov	r0, r3
  uart1_irq_occurred = 0;
    1454:	6263      	str	r3, [r4, #36]	; 0x24
  uart4_irq_occurred = 0;
    1456:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (CM3DS_MPS2_UART == CM3DS_MPS2_UART4) NVIC_DisableIRQ(UART4_IRQn);
    1458:	e700      	b.n	125c <uart_interrupt_test+0x74>
    145a:	bf00      	nop
    145c:	20000068 	.word	0x20000068
    1460:	40005000 	.word	0x40005000
    1464:	4002e000 	.word	0x4002e000
    1468:	e000e100 	.word	0xe000e100
    146c:	00003014 	.word	0x00003014
    1470:	00002fd0 	.word	0x00002fd0

00001474 <delay_for_character>:
{
    1474:	2378      	movs	r3, #120	; 0x78
    1476:	f3bf 8f6f 	isb	sy
  for (i=0; i<120;i++){
    147a:	3b01      	subs	r3, #1
    147c:	d1fb      	bne.n	1476 <delay_for_character+0x2>
    __ISB();
    }
  return;
}
    147e:	4770      	bx	lr

00001480 <uart1_id_check>:
/* --------------------------------------------------------------- */
/*  Peripheral ID detection to check if device is present          */
/* --------------------------------------------------------------- */
int uart1_id_check(void)
{
if ((HW32_REG(CM3DS_MPS2_UART1_BASE + 0xFE0) != 0x21) ||
    1480:	4b06      	ldr	r3, [pc, #24]	; (149c <uart1_id_check+0x1c>)
    1482:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
    1486:	2a21      	cmp	r2, #33	; 0x21
    1488:	d105      	bne.n	1496 <uart1_id_check+0x16>
    (HW32_REG(CM3DS_MPS2_UART1_BASE + 0xFE4) != 0xB8))
    148a:	f8d3 0fe4 	ldr.w	r0, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_UART1_BASE + 0xFE0) != 0x21) ||
    148e:	38b8      	subs	r0, #184	; 0xb8
    1490:	bf18      	it	ne
    1492:	2001      	movne	r0, #1
    1494:	4770      	bx	lr
  return 1; /* part ID does not match */
    1496:	2001      	movs	r0, #1
else
  return 0;
}
    1498:	4770      	bx	lr
    149a:	bf00      	nop
    149c:	40005000 	.word	0x40005000

000014a0 <uart2_id_check>:

int uart2_id_check(void)
{
if ((HW32_REG(CM3DS_MPS2_UART2_BASE + 0xFE0) != 0x21) ||
    14a0:	4b06      	ldr	r3, [pc, #24]	; (14bc <uart2_id_check+0x1c>)
    14a2:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
    14a6:	2a21      	cmp	r2, #33	; 0x21
    14a8:	d105      	bne.n	14b6 <uart2_id_check+0x16>
    (HW32_REG(CM3DS_MPS2_UART2_BASE + 0xFE4) != 0xB8))
    14aa:	f8d3 0fe4 	ldr.w	r0, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_UART2_BASE + 0xFE0) != 0x21) ||
    14ae:	38b8      	subs	r0, #184	; 0xb8
    14b0:	bf18      	it	ne
    14b2:	2001      	movne	r0, #1
    14b4:	4770      	bx	lr
  return 1; /* part ID does not match */
    14b6:	2001      	movs	r0, #1
else
  return 0;
}
    14b8:	4770      	bx	lr
    14ba:	bf00      	nop
    14bc:	4002c000 	.word	0x4002c000

000014c0 <uart3_id_check>:

int uart3_id_check(void)
{
if ((HW32_REG(CM3DS_MPS2_UART3_BASE + 0xFE0) != 0x21) ||
    14c0:	4b06      	ldr	r3, [pc, #24]	; (14dc <uart3_id_check+0x1c>)
    14c2:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
    14c6:	2a21      	cmp	r2, #33	; 0x21
    14c8:	d105      	bne.n	14d6 <uart3_id_check+0x16>
    (HW32_REG(CM3DS_MPS2_UART3_BASE + 0xFE4) != 0xB8))
    14ca:	f8d3 0fe4 	ldr.w	r0, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_UART3_BASE + 0xFE0) != 0x21) ||
    14ce:	38b8      	subs	r0, #184	; 0xb8
    14d0:	bf18      	it	ne
    14d2:	2001      	movne	r0, #1
    14d4:	4770      	bx	lr
  return 1; /* part ID does not match */
    14d6:	2001      	movs	r0, #1
else
  return 0;
}
    14d8:	4770      	bx	lr
    14da:	bf00      	nop
    14dc:	4002d000 	.word	0x4002d000

000014e0 <uart4_id_check>:

int uart4_id_check(void)
{
if ((HW32_REG(CM3DS_MPS2_UART4_BASE + 0xFE0) != 0x21) ||
    14e0:	4b06      	ldr	r3, [pc, #24]	; (14fc <uart4_id_check+0x1c>)
    14e2:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
    14e6:	2a21      	cmp	r2, #33	; 0x21
    14e8:	d105      	bne.n	14f6 <uart4_id_check+0x16>
    (HW32_REG(CM3DS_MPS2_UART4_BASE + 0xFE4) != 0xB8))
    14ea:	f8d3 0fe4 	ldr.w	r0, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_UART4_BASE + 0xFE0) != 0x21) ||
    14ee:	38b8      	subs	r0, #184	; 0xb8
    14f0:	bf18      	it	ne
    14f2:	2001      	movne	r0, #1
    14f4:	4770      	bx	lr
  return 1; /* part ID does not match */
    14f6:	2001      	movs	r0, #1
else
  return 0;
}
    14f8:	4770      	bx	lr
    14fa:	bf00      	nop
    14fc:	4002e000 	.word	0x4002e000

00001500 <gpio0_id_check>:

int gpio0_id_check(void)
{
if ((HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE0) != 0x20) ||
    1500:	4b06      	ldr	r3, [pc, #24]	; (151c <gpio0_id_check+0x1c>)
    1502:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
    1506:	2a20      	cmp	r2, #32
    1508:	d105      	bne.n	1516 <gpio0_id_check+0x16>
    (HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE4) != 0xB8))
    150a:	f8d3 0fe4 	ldr.w	r0, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE0) != 0x20) ||
    150e:	38b8      	subs	r0, #184	; 0xb8
    1510:	bf18      	it	ne
    1512:	2001      	movne	r0, #1
    1514:	4770      	bx	lr
  return 1; /* part ID does not match */
    1516:	2001      	movs	r0, #1
else
  return 0;
}
    1518:	4770      	bx	lr
    151a:	bf00      	nop
    151c:	40010000 	.word	0x40010000

00001520 <gpio1_id_check>:

int gpio1_id_check(void)
{
if ((HW32_REG(CM3DS_MPS2_GPIO1_BASE + 0xFE0) != 0x20) ||
    1520:	4b06      	ldr	r3, [pc, #24]	; (153c <gpio1_id_check+0x1c>)
    1522:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
    1526:	2a20      	cmp	r2, #32
    1528:	d105      	bne.n	1536 <gpio1_id_check+0x16>
    (HW32_REG(CM3DS_MPS2_GPIO1_BASE + 0xFE4) != 0xB8))
    152a:	f8d3 0fe4 	ldr.w	r0, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_GPIO1_BASE + 0xFE0) != 0x20) ||
    152e:	38b8      	subs	r0, #184	; 0xb8
    1530:	bf18      	it	ne
    1532:	2001      	movne	r0, #1
    1534:	4770      	bx	lr
  return 1; /* part ID does not match */
    1536:	2001      	movs	r0, #1
else
  return 0;
}
    1538:	4770      	bx	lr
    153a:	bf00      	nop
    153c:	40011000 	.word	0x40011000

00001540 <UART2_Handler>:
/* --------------------------------------------------------------- */
/*  UART interrupt handlers                                        */
/* --------------------------------------------------------------- */
void UART2_Handler(void)
{
    1540:	b508      	push	{r3, lr}
  int err_code = 0;
  if (uart2_irq_expected==0)                           {err_code += (1<<0);}
    1542:	4b10      	ldr	r3, [pc, #64]	; (1584 <UART2_Handler+0x44>)
  if (CM3DS_MPS2_UART2->INTSTATUS==0) {err_code += (1<<1);}
    1544:	4a10      	ldr	r2, [pc, #64]	; (1588 <UART2_Handler+0x48>)
  if (uart2_irq_expected==0)                           {err_code += (1<<0);}
    1546:	6819      	ldr	r1, [r3, #0]
  if (CM3DS_MPS2_UART2->INTSTATUS==0) {err_code += (1<<1);}
    1548:	68d2      	ldr	r2, [r2, #12]
  if (uart2_irq_expected==0)                           {err_code += (1<<0);}
    154a:	fab1 f181 	clz	r1, r1
    154e:	0949      	lsrs	r1, r1, #5
  if (CM3DS_MPS2_UART2->INTSTATUS==0) {err_code += (1<<1);}
    1550:	b902      	cbnz	r2, 1554 <UART2_Handler+0x14>
    1552:	3102      	adds	r1, #2
  if ((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TX)!=0)
    1554:	4a0c      	ldr	r2, [pc, #48]	; (1588 <UART2_Handler+0x48>)
    1556:	68d0      	ldr	r0, [r2, #12]
    1558:	07c0      	lsls	r0, r0, #31
     CM3DS_MPS2_UART2->INTCLEAR = UART_INTSTATE_TX; // clear TX IRQ
    155a:	bf44      	itt	mi
    155c:	2001      	movmi	r0, #1
    155e:	60d0      	strmi	r0, [r2, #12]
  if ((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_RX)!=0)
    1560:	4a09      	ldr	r2, [pc, #36]	; (1588 <UART2_Handler+0x48>)
    1562:	68d0      	ldr	r0, [r2, #12]
    1564:	0780      	lsls	r0, r0, #30
     CM3DS_MPS2_UART2->INTCLEAR = UART_INTSTATE_RX; // clear RX IRQ
    1566:	bf44      	itt	mi
    1568:	2002      	movmi	r0, #2
    156a:	60d0      	strmi	r0, [r2, #12]
  uart2_irq_occurred++;
    156c:	689a      	ldr	r2, [r3, #8]
    156e:	3201      	adds	r2, #1
    1570:	609a      	str	r2, [r3, #8]
  if (err_code != 0) {
    1572:	b901      	cbnz	r1, 1576 <UART2_Handler+0x36>
    printf ("ERROR : UART 0 handler failed (0x%x)\n", err_code);
    UartEndSimulation();
    while(1);
    }
  return;
}
    1574:	bd08      	pop	{r3, pc}
    printf ("ERROR : UART 0 handler failed (0x%x)\n", err_code);
    1576:	4805      	ldr	r0, [pc, #20]	; (158c <UART2_Handler+0x4c>)
    1578:	f000 fad0 	bl	1b1c <iprintf>
    UartEndSimulation();
    157c:	f000 fa9a 	bl	1ab4 <UartEndSimulation>
    while(1);
    1580:	e7fe      	b.n	1580 <UART2_Handler+0x40>
    1582:	bf00      	nop
    1584:	20000068 	.word	0x20000068
    1588:	4002c000 	.word	0x4002c000
    158c:	0000317c 	.word	0x0000317c

00001590 <UART3_Handler>:

void UART3_Handler(void)
{
    1590:	b508      	push	{r3, lr}
  int err_code = 0;
  if (uart3_irq_expected==0)                           {err_code += (1<<0);}
    1592:	4b10      	ldr	r3, [pc, #64]	; (15d4 <UART3_Handler+0x44>)
  if (CM3DS_MPS2_UART3->INTSTATUS==0) {err_code += (1<<1);}
    1594:	4a10      	ldr	r2, [pc, #64]	; (15d8 <UART3_Handler+0x48>)
  if (uart3_irq_expected==0)                           {err_code += (1<<0);}
    1596:	6859      	ldr	r1, [r3, #4]
  if (CM3DS_MPS2_UART3->INTSTATUS==0) {err_code += (1<<1);}
    1598:	68d2      	ldr	r2, [r2, #12]
  if (uart3_irq_expected==0)                           {err_code += (1<<0);}
    159a:	fab1 f181 	clz	r1, r1
    159e:	0949      	lsrs	r1, r1, #5
  if (CM3DS_MPS2_UART3->INTSTATUS==0) {err_code += (1<<1);}
    15a0:	b902      	cbnz	r2, 15a4 <UART3_Handler+0x14>
    15a2:	3102      	adds	r1, #2
  if ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_TX)!=0)
    15a4:	4a0c      	ldr	r2, [pc, #48]	; (15d8 <UART3_Handler+0x48>)
    15a6:	68d0      	ldr	r0, [r2, #12]
    15a8:	07c0      	lsls	r0, r0, #31
     CM3DS_MPS2_UART3->INTCLEAR = UART_INTSTATE_TX; // clear TX IRQ
    15aa:	bf44      	itt	mi
    15ac:	2001      	movmi	r0, #1
    15ae:	60d0      	strmi	r0, [r2, #12]
  if ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_RX)!=0)
    15b0:	4a09      	ldr	r2, [pc, #36]	; (15d8 <UART3_Handler+0x48>)
    15b2:	68d0      	ldr	r0, [r2, #12]
    15b4:	0780      	lsls	r0, r0, #30
     CM3DS_MPS2_UART3->INTCLEAR = UART_INTSTATE_RX; // clear RX IRQ
    15b6:	bf44      	itt	mi
    15b8:	2002      	movmi	r0, #2
    15ba:	60d0      	strmi	r0, [r2, #12]
  uart3_irq_occurred++;
    15bc:	68da      	ldr	r2, [r3, #12]
    15be:	3201      	adds	r2, #1
    15c0:	60da      	str	r2, [r3, #12]
  if (err_code != 0) {
    15c2:	b901      	cbnz	r1, 15c6 <UART3_Handler+0x36>
    printf ("ERROR : UART 3 handler failed (0x%x)\n", err_code);
    UartEndSimulation();
    while(1);
    }
  return;
}
    15c4:	bd08      	pop	{r3, pc}
    printf ("ERROR : UART 3 handler failed (0x%x)\n", err_code);
    15c6:	4805      	ldr	r0, [pc, #20]	; (15dc <UART3_Handler+0x4c>)
    15c8:	f000 faa8 	bl	1b1c <iprintf>
    UartEndSimulation();
    15cc:	f000 fa72 	bl	1ab4 <UartEndSimulation>
    while(1);
    15d0:	e7fe      	b.n	15d0 <UART3_Handler+0x40>
    15d2:	bf00      	nop
    15d4:	20000068 	.word	0x20000068
    15d8:	4002d000 	.word	0x4002d000
    15dc:	000031a4 	.word	0x000031a4

000015e0 <UART0_Handler>:

void UART0_Handler(void)
{
    15e0:	b508      	push	{r3, lr}
  int err_code = 0;
  if (uart0_irq_expected==0)                           {err_code += (1<<0);}
    15e2:	4b11      	ldr	r3, [pc, #68]	; (1628 <UART0_Handler+0x48>)
  if (CM3DS_MPS2_UART0->INTSTATUS==0) {err_code += (1<<1);}
    15e4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
  if (uart0_irq_expected==0)                           {err_code += (1<<0);}
    15e8:	6999      	ldr	r1, [r3, #24]
  if (CM3DS_MPS2_UART0->INTSTATUS==0) {err_code += (1<<1);}
    15ea:	68d2      	ldr	r2, [r2, #12]
  if (uart0_irq_expected==0)                           {err_code += (1<<0);}
    15ec:	fab1 f181 	clz	r1, r1
    15f0:	0949      	lsrs	r1, r1, #5
  if (CM3DS_MPS2_UART0->INTSTATUS==0) {err_code += (1<<1);}
    15f2:	b902      	cbnz	r2, 15f6 <UART0_Handler+0x16>
    15f4:	3102      	adds	r1, #2
  if ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_TX)!=0)
    15f6:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    15fa:	68d0      	ldr	r0, [r2, #12]
    15fc:	07c0      	lsls	r0, r0, #31
     CM3DS_MPS2_UART0->INTCLEAR = UART_INTSTATE_TX; // clear TX IRQ
    15fe:	bf44      	itt	mi
    1600:	2001      	movmi	r0, #1
    1602:	60d0      	strmi	r0, [r2, #12]
  if ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_RX)!=0)
    1604:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    1608:	68d0      	ldr	r0, [r2, #12]
    160a:	0780      	lsls	r0, r0, #30
     CM3DS_MPS2_UART0->INTCLEAR = UART_INTSTATE_RX; // clear RX IRQ
    160c:	bf44      	itt	mi
    160e:	2002      	movmi	r0, #2
    1610:	60d0      	strmi	r0, [r2, #12]
  uart0_irq_occurred++;
    1612:	69da      	ldr	r2, [r3, #28]
    1614:	3201      	adds	r2, #1
    1616:	61da      	str	r2, [r3, #28]
  if (err_code != 0) {
    1618:	b901      	cbnz	r1, 161c <UART0_Handler+0x3c>
    printf ("ERROR : UART 2 handler failed (0x%x)\n", err_code);
    UartEndSimulation();
    while(1);
    }
  return;
}
    161a:	bd08      	pop	{r3, pc}
    printf ("ERROR : UART 2 handler failed (0x%x)\n", err_code);
    161c:	4803      	ldr	r0, [pc, #12]	; (162c <UART0_Handler+0x4c>)
    161e:	f000 fa7d 	bl	1b1c <iprintf>
    UartEndSimulation();
    1622:	f000 fa47 	bl	1ab4 <UartEndSimulation>
    while(1);
    1626:	e7fe      	b.n	1626 <UART0_Handler+0x46>
    1628:	20000068 	.word	0x20000068
    162c:	000031cc 	.word	0x000031cc

00001630 <UART1_Handler>:

void UART1_Handler(void)
{
    1630:	b508      	push	{r3, lr}
  int err_code = 0;
  if (uart1_irq_expected==0)                           {err_code += (1<<0);}
    1632:	4b10      	ldr	r3, [pc, #64]	; (1674 <UART1_Handler+0x44>)
  if (CM3DS_MPS2_UART1->INTSTATUS==0) {err_code += (1<<1);}
    1634:	4a10      	ldr	r2, [pc, #64]	; (1678 <UART1_Handler+0x48>)
  if (uart1_irq_expected==0)                           {err_code += (1<<0);}
    1636:	6a19      	ldr	r1, [r3, #32]
  if (CM3DS_MPS2_UART1->INTSTATUS==0) {err_code += (1<<1);}
    1638:	68d2      	ldr	r2, [r2, #12]
  if (uart1_irq_expected==0)                           {err_code += (1<<0);}
    163a:	fab1 f181 	clz	r1, r1
    163e:	0949      	lsrs	r1, r1, #5
  if (CM3DS_MPS2_UART1->INTSTATUS==0) {err_code += (1<<1);}
    1640:	b902      	cbnz	r2, 1644 <UART1_Handler+0x14>
    1642:	3102      	adds	r1, #2
  if ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_TX)!=0)
    1644:	4a0c      	ldr	r2, [pc, #48]	; (1678 <UART1_Handler+0x48>)
    1646:	68d0      	ldr	r0, [r2, #12]
    1648:	07c0      	lsls	r0, r0, #31
     CM3DS_MPS2_UART1->INTCLEAR = UART_INTSTATE_TX; // clear TX IRQ
    164a:	bf44      	itt	mi
    164c:	2001      	movmi	r0, #1
    164e:	60d0      	strmi	r0, [r2, #12]
  if ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_RX)!=0)
    1650:	4a09      	ldr	r2, [pc, #36]	; (1678 <UART1_Handler+0x48>)
    1652:	68d0      	ldr	r0, [r2, #12]
    1654:	0780      	lsls	r0, r0, #30
     CM3DS_MPS2_UART1->INTCLEAR = UART_INTSTATE_RX; // clear RX IRQ
    1656:	bf44      	itt	mi
    1658:	2002      	movmi	r0, #2
    165a:	60d0      	strmi	r0, [r2, #12]
  uart1_irq_occurred++;
    165c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    165e:	3201      	adds	r2, #1
    1660:	625a      	str	r2, [r3, #36]	; 0x24
  if (err_code != 0) {
    1662:	b901      	cbnz	r1, 1666 <UART1_Handler+0x36>
    printf ("ERROR : UART 1 handler failed (0x%x)\n", err_code);
    UartEndSimulation();
    while(1);
    }
  return;
}
    1664:	bd08      	pop	{r3, pc}
    printf ("ERROR : UART 1 handler failed (0x%x)\n", err_code);
    1666:	4805      	ldr	r0, [pc, #20]	; (167c <UART1_Handler+0x4c>)
    1668:	f000 fa58 	bl	1b1c <iprintf>
    UartEndSimulation();
    166c:	f000 fa22 	bl	1ab4 <UartEndSimulation>
    while(1);
    1670:	e7fe      	b.n	1670 <UART1_Handler+0x40>
    1672:	bf00      	nop
    1674:	20000068 	.word	0x20000068
    1678:	40005000 	.word	0x40005000
    167c:	000031f4 	.word	0x000031f4

00001680 <UART4_Handler>:

void UART4_Handler(void)
{
    1680:	b508      	push	{r3, lr}
  int err_code = 0;
  if (uart4_irq_expected==0)                           {err_code += (1<<0);}
    1682:	4b10      	ldr	r3, [pc, #64]	; (16c4 <UART4_Handler+0x44>)
  if (CM3DS_MPS2_UART4->INTSTATUS==0) {err_code += (1<<1);}
    1684:	4a10      	ldr	r2, [pc, #64]	; (16c8 <UART4_Handler+0x48>)
  if (uart4_irq_expected==0)                           {err_code += (1<<0);}
    1686:	6a99      	ldr	r1, [r3, #40]	; 0x28
  if (CM3DS_MPS2_UART4->INTSTATUS==0) {err_code += (1<<1);}
    1688:	68d2      	ldr	r2, [r2, #12]
  if (uart4_irq_expected==0)                           {err_code += (1<<0);}
    168a:	fab1 f181 	clz	r1, r1
    168e:	0949      	lsrs	r1, r1, #5
  if (CM3DS_MPS2_UART4->INTSTATUS==0) {err_code += (1<<1);}
    1690:	b902      	cbnz	r2, 1694 <UART4_Handler+0x14>
    1692:	3102      	adds	r1, #2
  if ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_TX)!=0)
    1694:	4a0c      	ldr	r2, [pc, #48]	; (16c8 <UART4_Handler+0x48>)
    1696:	68d0      	ldr	r0, [r2, #12]
    1698:	07c0      	lsls	r0, r0, #31
     CM3DS_MPS2_UART4->INTCLEAR = UART_INTSTATE_TX; // clear TX IRQ
    169a:	bf44      	itt	mi
    169c:	2001      	movmi	r0, #1
    169e:	60d0      	strmi	r0, [r2, #12]
  if ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_RX)!=0)
    16a0:	4a09      	ldr	r2, [pc, #36]	; (16c8 <UART4_Handler+0x48>)
    16a2:	68d0      	ldr	r0, [r2, #12]
    16a4:	0780      	lsls	r0, r0, #30
     CM3DS_MPS2_UART4->INTCLEAR = UART_INTSTATE_RX; // clear RX IRQ
    16a6:	bf44      	itt	mi
    16a8:	2002      	movmi	r0, #2
    16aa:	60d0      	strmi	r0, [r2, #12]
  uart4_irq_occurred++;
    16ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    16ae:	3201      	adds	r2, #1
    16b0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (err_code != 0) {
    16b2:	b901      	cbnz	r1, 16b6 <UART4_Handler+0x36>
    printf ("ERROR : UART 4 handler failed (0x%x)\n", err_code);
    UartEndSimulation();
    while(1);
    }
  return;
}
    16b4:	bd08      	pop	{r3, pc}
    printf ("ERROR : UART 4 handler failed (0x%x)\n", err_code);
    16b6:	4805      	ldr	r0, [pc, #20]	; (16cc <UART4_Handler+0x4c>)
    16b8:	f000 fa30 	bl	1b1c <iprintf>
    UartEndSimulation();
    16bc:	f000 f9fa 	bl	1ab4 <UartEndSimulation>
    while(1);
    16c0:	e7fe      	b.n	16c0 <UART4_Handler+0x40>
    16c2:	bf00      	nop
    16c4:	20000068 	.word	0x20000068
    16c8:	4002e000 	.word	0x4002e000
    16cc:	0000321c 	.word	0x0000321c

000016d0 <UARTOVF_Handler>:

void UARTOVF_Handler(int uartid)
{
    16d0:	b538      	push	{r3, r4, r5, lr}
  int err_code = 0;
  if (uart_ovfirq_expected==0)                               {err_code += (1<<0);}
    16d2:	4b7a      	ldr	r3, [pc, #488]	; (18bc <UARTOVF_Handler+0x1ec>)
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    16d4:	4a7a      	ldr	r2, [pc, #488]	; (18c0 <UARTOVF_Handler+0x1f0>)
  if (uart_ovfirq_expected==0)                               {err_code += (1<<0);}
    16d6:	6919      	ldr	r1, [r3, #16]
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    16d8:	68d0      	ldr	r0, [r2, #12]
  if (uart_ovfirq_expected==0)                               {err_code += (1<<0);}
    16da:	fab1 f181 	clz	r1, r1
      ((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_RXOVR)!=0))
    16de:	68d2      	ldr	r2, [r2, #12]
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    16e0:	f000 0004 	and.w	r0, r0, #4
      ((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_RXOVR)!=0))
    16e4:	f002 0208 	and.w	r2, r2, #8
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    16e8:	4302      	orrs	r2, r0
  if (uart_ovfirq_expected==0)                               {err_code += (1<<0);}
    16ea:	ea4f 1151 	mov.w	r1, r1, lsr #5
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    16ee:	d002      	beq.n	16f6 <UARTOVF_Handler+0x26>
    uart_ovfirq_occurred++;
    16f0:	695a      	ldr	r2, [r3, #20]
    16f2:	3201      	adds	r2, #1
    16f4:	615a      	str	r2, [r3, #20]
  if (((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    16f6:	4a73      	ldr	r2, [pc, #460]	; (18c4 <UARTOVF_Handler+0x1f4>)
    16f8:	68d0      	ldr	r0, [r2, #12]
      ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_RXOVR)!=0))
    16fa:	68d2      	ldr	r2, [r2, #12]
  if (((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    16fc:	f000 0004 	and.w	r0, r0, #4
      ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_RXOVR)!=0))
    1700:	f002 0208 	and.w	r2, r2, #8
  if (((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    1704:	4302      	orrs	r2, r0
    1706:	d002      	beq.n	170e <UARTOVF_Handler+0x3e>
    uart_ovfirq_occurred++;
    1708:	695a      	ldr	r2, [r3, #20]
    170a:	3201      	adds	r2, #1
    170c:	615a      	str	r2, [r3, #20]
  if (((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    170e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    1712:	68d0      	ldr	r0, [r2, #12]
      ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_RXOVR)!=0))
    1714:	68d2      	ldr	r2, [r2, #12]
  if (((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    1716:	f000 0004 	and.w	r0, r0, #4
      ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_RXOVR)!=0))
    171a:	f002 0208 	and.w	r2, r2, #8
  if (((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    171e:	4302      	orrs	r2, r0
    1720:	d002      	beq.n	1728 <UARTOVF_Handler+0x58>
    uart_ovfirq_occurred++;
    1722:	695a      	ldr	r2, [r3, #20]
    1724:	3201      	adds	r2, #1
    1726:	615a      	str	r2, [r3, #20]
  if (((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    1728:	4a67      	ldr	r2, [pc, #412]	; (18c8 <UARTOVF_Handler+0x1f8>)
    172a:	68d0      	ldr	r0, [r2, #12]
      ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_RXOVR)!=0))
    172c:	68d2      	ldr	r2, [r2, #12]
  if (((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    172e:	f000 0004 	and.w	r0, r0, #4
      ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_RXOVR)!=0))
    1732:	f002 0208 	and.w	r2, r2, #8
  if (((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    1736:	4302      	orrs	r2, r0
    1738:	d002      	beq.n	1740 <UARTOVF_Handler+0x70>
    uart_ovfirq_occurred++;
    173a:	695a      	ldr	r2, [r3, #20]
    173c:	3201      	adds	r2, #1
    173e:	615a      	str	r2, [r3, #20]
  if (((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    1740:	4a62      	ldr	r2, [pc, #392]	; (18cc <UARTOVF_Handler+0x1fc>)
    1742:	68d0      	ldr	r0, [r2, #12]
      ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_RXOVR)!=0))
    1744:	68d2      	ldr	r2, [r2, #12]
  if (((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    1746:	f000 0004 	and.w	r0, r0, #4
      ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_RXOVR)!=0))
    174a:	f002 0208 	and.w	r2, r2, #8
  if (((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_TXOVR)!=0) |
    174e:	4302      	orrs	r2, r0
    1750:	d002      	beq.n	1758 <UARTOVF_Handler+0x88>
    uart_ovfirq_occurred++;
    1752:	695a      	ldr	r2, [r3, #20]
    1754:	3201      	adds	r2, #1
    1756:	615a      	str	r2, [r3, #20]
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
      ((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_RXOVR)==0) &
      ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
      ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_RXOVR)==0) &
      ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    1758:	f04f 2c40 	mov.w	ip, #1073758208	; 0x40004000
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    175c:	4a58      	ldr	r2, [pc, #352]	; (18c0 <UARTOVF_Handler+0x1f0>)
      ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    175e:	4c59      	ldr	r4, [pc, #356]	; (18c4 <UARTOVF_Handler+0x1f4>)
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    1760:	68d3      	ldr	r3, [r2, #12]
      ((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_RXOVR)==0) &
    1762:	68d2      	ldr	r2, [r2, #12]
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    1764:	f003 0304 	and.w	r3, r3, #4
      ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    1768:	68e0      	ldr	r0, [r4, #12]
      ((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_RXOVR)==0) &
    176a:	f002 0208 	and.w	r2, r2, #8
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    176e:	4313      	orrs	r3, r2
      ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_RXOVR)==0) &
    1770:	68e2      	ldr	r2, [r4, #12]
      ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    1772:	f000 0004 	and.w	r0, r0, #4
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    1776:	4303      	orrs	r3, r0
      ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_RXOVR)==0) &
    1778:	f002 0208 	and.w	r2, r2, #8
      ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    177c:	f8dc 000c 	ldr.w	r0, [ip, #12]
      ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_RXOVR)==0) &
      ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    1780:	4d51      	ldr	r5, [pc, #324]	; (18c8 <UARTOVF_Handler+0x1f8>)
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    1782:	4313      	orrs	r3, r2
      ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_RXOVR)==0) &
    1784:	f8dc 200c 	ldr.w	r2, [ip, #12]
      ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    1788:	f000 0004 	and.w	r0, r0, #4
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    178c:	4303      	orrs	r3, r0
      ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_RXOVR)==0) &
    178e:	f002 0208 	and.w	r2, r2, #8
      ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    1792:	68e8      	ldr	r0, [r5, #12]
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    1794:	4313      	orrs	r3, r2
      ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_RXOVR)==0) &
    1796:	68ea      	ldr	r2, [r5, #12]
      ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    1798:	f504 5480 	add.w	r4, r4, #4096	; 0x1000
      ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    179c:	f000 0004 	and.w	r0, r0, #4
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    17a0:	4303      	orrs	r3, r0
      ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_RXOVR)==0) &
    17a2:	f002 0208 	and.w	r2, r2, #8
      ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    17a6:	68e0      	ldr	r0, [r4, #12]
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    17a8:	4313      	orrs	r3, r2
      ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_RXOVR)==0)) {err_code += (1<<1);}
    17aa:	68e2      	ldr	r2, [r4, #12]
      ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    17ac:	f000 0004 	and.w	r0, r0, #4
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    17b0:	4303      	orrs	r3, r0
      ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_RXOVR)==0)) {err_code += (1<<1);}
    17b2:	f002 0208 	and.w	r2, r2, #8
  if (((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)==0) &
    17b6:	4313      	orrs	r3, r2
  if ((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)!=0){
    17b8:	4b41      	ldr	r3, [pc, #260]	; (18c0 <UARTOVF_Handler+0x1f0>)
      ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_RXOVR)==0)) {err_code += (1<<1);}
    17ba:	bf08      	it	eq
    17bc:	3102      	addeq	r1, #2
  if ((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)!=0){
    17be:	68da      	ldr	r2, [r3, #12]
    17c0:	0750      	lsls	r0, r2, #29
    CM3DS_MPS2_UART2->INTCLEAR = UART_STATE_TXOVR; /* Clear TX overrun status */
    17c2:	bf44      	itt	mi
    17c4:	2204      	movmi	r2, #4
    17c6:	60da      	strmi	r2, [r3, #12]
    }
  if ((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_RXOVR)!=0){
    17c8:	4b3d      	ldr	r3, [pc, #244]	; (18c0 <UARTOVF_Handler+0x1f0>)
    17ca:	68da      	ldr	r2, [r3, #12]
    17cc:	0712      	lsls	r2, r2, #28
    CM3DS_MPS2_UART2->INTCLEAR = UART_STATE_RXOVR; /* Clear RX overrun status */
    17ce:	bf44      	itt	mi
    17d0:	2208      	movmi	r2, #8
    17d2:	60da      	strmi	r2, [r3, #12]
    }
  if ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_TXOVR)!=0){
    17d4:	4b3b      	ldr	r3, [pc, #236]	; (18c4 <UARTOVF_Handler+0x1f4>)
    17d6:	68da      	ldr	r2, [r3, #12]
    17d8:	0755      	lsls	r5, r2, #29
    CM3DS_MPS2_UART3->INTCLEAR = UART_STATE_TXOVR; /* Clear TX overrun status */
    17da:	bf44      	itt	mi
    17dc:	2204      	movmi	r2, #4
    17de:	60da      	strmi	r2, [r3, #12]
    }
  if ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_RXOVR)!=0){
    17e0:	4b38      	ldr	r3, [pc, #224]	; (18c4 <UARTOVF_Handler+0x1f4>)
    17e2:	68da      	ldr	r2, [r3, #12]
    17e4:	0714      	lsls	r4, r2, #28
    CM3DS_MPS2_UART3->INTCLEAR = UART_STATE_RXOVR; /* Clear RX overrun status */
    17e6:	bf44      	itt	mi
    17e8:	2208      	movmi	r2, #8
    17ea:	60da      	strmi	r2, [r3, #12]
    }
  if ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_TXOVR)!=0){
    17ec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    17f0:	68da      	ldr	r2, [r3, #12]
    17f2:	0750      	lsls	r0, r2, #29
    CM3DS_MPS2_UART0->INTCLEAR = UART_STATE_TXOVR; /* Clear TX overrun status */
    17f4:	bf44      	itt	mi
    17f6:	2204      	movmi	r2, #4
    17f8:	60da      	strmi	r2, [r3, #12]
    }
  if ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_RXOVR)!=0){
    17fa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    17fe:	68da      	ldr	r2, [r3, #12]
    1800:	0712      	lsls	r2, r2, #28
    CM3DS_MPS2_UART0->INTCLEAR = UART_STATE_RXOVR; /* Clear RX overrun status */
    1802:	bf44      	itt	mi
    1804:	2208      	movmi	r2, #8
    1806:	60da      	strmi	r2, [r3, #12]
    }
  if ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_TXOVR)!=0){
    1808:	4b2f      	ldr	r3, [pc, #188]	; (18c8 <UARTOVF_Handler+0x1f8>)
    180a:	68da      	ldr	r2, [r3, #12]
    180c:	0755      	lsls	r5, r2, #29
    CM3DS_MPS2_UART1->INTCLEAR = UART_STATE_TXOVR; /* Clear TX overrun status */
    180e:	bf44      	itt	mi
    1810:	2204      	movmi	r2, #4
    1812:	60da      	strmi	r2, [r3, #12]
    }
  if ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_RXOVR)!=0){
    1814:	4b2c      	ldr	r3, [pc, #176]	; (18c8 <UARTOVF_Handler+0x1f8>)
    1816:	68da      	ldr	r2, [r3, #12]
    1818:	0714      	lsls	r4, r2, #28
    CM3DS_MPS2_UART1->INTCLEAR = UART_STATE_RXOVR; /* Clear RX overrun status */
    181a:	bf44      	itt	mi
    181c:	2208      	movmi	r2, #8
    181e:	60da      	strmi	r2, [r3, #12]
    }
  if ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_TXOVR)!=0){
    1820:	4b2a      	ldr	r3, [pc, #168]	; (18cc <UARTOVF_Handler+0x1fc>)
    1822:	68da      	ldr	r2, [r3, #12]
    1824:	0750      	lsls	r0, r2, #29
    CM3DS_MPS2_UART4->INTCLEAR = UART_STATE_TXOVR; /* Clear TX overrun status */
    1826:	bf44      	itt	mi
    1828:	2204      	movmi	r2, #4
    182a:	60da      	strmi	r2, [r3, #12]
    }
  if ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_RXOVR)!=0){
    182c:	4b27      	ldr	r3, [pc, #156]	; (18cc <UARTOVF_Handler+0x1fc>)
    182e:	68da      	ldr	r2, [r3, #12]
    1830:	0712      	lsls	r2, r2, #28
    CM3DS_MPS2_UART4->INTCLEAR = UART_STATE_RXOVR; /* Clear RX overrun status */
    1832:	bf44      	itt	mi
    1834:	2208      	movmi	r2, #8
    1836:	60da      	strmi	r2, [r3, #12]
    }
  if ((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  {err_code += (1<<2);}
    1838:	4b21      	ldr	r3, [pc, #132]	; (18c0 <UARTOVF_Handler+0x1f0>)
    183a:	68db      	ldr	r3, [r3, #12]
    183c:	075b      	lsls	r3, r3, #29
  if ((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<3);}
    183e:	4b20      	ldr	r3, [pc, #128]	; (18c0 <UARTOVF_Handler+0x1f0>)
  if ((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  {err_code += (1<<2);}
    1840:	bf48      	it	mi
    1842:	3104      	addmi	r1, #4
  if ((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<3);}
    1844:	68db      	ldr	r3, [r3, #12]
    1846:	071d      	lsls	r5, r3, #28
  if ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  {err_code += (1<<4);}
    1848:	4b1e      	ldr	r3, [pc, #120]	; (18c4 <UARTOVF_Handler+0x1f4>)
  if ((CM3DS_MPS2_UART2->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<3);}
    184a:	bf48      	it	mi
    184c:	3108      	addmi	r1, #8
  if ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  {err_code += (1<<4);}
    184e:	68db      	ldr	r3, [r3, #12]
    1850:	075c      	lsls	r4, r3, #29
  if ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<5);}
    1852:	4b1c      	ldr	r3, [pc, #112]	; (18c4 <UARTOVF_Handler+0x1f4>)
  if ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  {err_code += (1<<4);}
    1854:	bf48      	it	mi
    1856:	3110      	addmi	r1, #16
  if ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<5);}
    1858:	68db      	ldr	r3, [r3, #12]
    185a:	0718      	lsls	r0, r3, #28
  if ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  {err_code += (1<<6);}
    185c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    1860:	68db      	ldr	r3, [r3, #12]
  if ((CM3DS_MPS2_UART3->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<5);}
    1862:	bf48      	it	mi
    1864:	3120      	addmi	r1, #32
  if ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  {err_code += (1<<6);}
    1866:	075a      	lsls	r2, r3, #29
  if ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<7);}
    1868:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    186c:	68db      	ldr	r3, [r3, #12]
  if ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  {err_code += (1<<6);}
    186e:	bf48      	it	mi
    1870:	3140      	addmi	r1, #64	; 0x40
  if ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<7);}
    1872:	071b      	lsls	r3, r3, #28
  if ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  {err_code += (1<<8);}
    1874:	4b14      	ldr	r3, [pc, #80]	; (18c8 <UARTOVF_Handler+0x1f8>)
  if ((CM3DS_MPS2_UART0->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<7);}
    1876:	bf48      	it	mi
    1878:	3180      	addmi	r1, #128	; 0x80
  if ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  {err_code += (1<<8);}
    187a:	68db      	ldr	r3, [r3, #12]
    187c:	075d      	lsls	r5, r3, #29
  if ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<9);}
    187e:	4b12      	ldr	r3, [pc, #72]	; (18c8 <UARTOVF_Handler+0x1f8>)
  if ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  {err_code += (1<<8);}
    1880:	bf48      	it	mi
    1882:	f501 7180 	addmi.w	r1, r1, #256	; 0x100
  if ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<9);}
    1886:	68db      	ldr	r3, [r3, #12]
    1888:	071c      	lsls	r4, r3, #28
  if ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  {err_code += (1<<10);}
    188a:	4b10      	ldr	r3, [pc, #64]	; (18cc <UARTOVF_Handler+0x1fc>)
  if ((CM3DS_MPS2_UART1->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<9);}
    188c:	bf48      	it	mi
    188e:	f501 7100 	addmi.w	r1, r1, #512	; 0x200
  if ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  {err_code += (1<<10);}
    1892:	68da      	ldr	r2, [r3, #12]
  if ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<11);}
    1894:	68db      	ldr	r3, [r3, #12]
  if ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  {err_code += (1<<10);}
    1896:	0750      	lsls	r0, r2, #29
    1898:	d50b      	bpl.n	18b2 <UARTOVF_Handler+0x1e2>
  if ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<11);}
    189a:	071a      	lsls	r2, r3, #28
  if ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_TXOVR)!=0)  {err_code += (1<<10);}
    189c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
  if ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<11);}
    18a0:	d501      	bpl.n	18a6 <UARTOVF_Handler+0x1d6>
    18a2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
  if (err_code != 0) {
    printf ("ERROR : UART overrun handler failed (0x%x)\n", err_code);
    18a6:	480a      	ldr	r0, [pc, #40]	; (18d0 <UARTOVF_Handler+0x200>)
    18a8:	f000 f938 	bl	1b1c <iprintf>
    UartEndSimulation();
    18ac:	f000 f902 	bl	1ab4 <UartEndSimulation>
    while(1);
    18b0:	e7fe      	b.n	18b0 <UARTOVF_Handler+0x1e0>
  if ((CM3DS_MPS2_UART4->INTSTATUS & UART_INTSTATE_RXOVR)!=0)  {err_code += (1<<11);}
    18b2:	071b      	lsls	r3, r3, #28
    18b4:	d4f5      	bmi.n	18a2 <UARTOVF_Handler+0x1d2>
  if (err_code != 0) {
    18b6:	2900      	cmp	r1, #0
    18b8:	d1f5      	bne.n	18a6 <UARTOVF_Handler+0x1d6>
    }  return;
}
    18ba:	bd38      	pop	{r3, r4, r5, pc}
    18bc:	20000068 	.word	0x20000068
    18c0:	4002c000 	.word	0x4002c000
    18c4:	4002d000 	.word	0x4002d000
    18c8:	40005000 	.word	0x40005000
    18cc:	4002e000 	.word	0x4002e000
    18d0:	00003244 	.word	0x00003244

000018d4 <main>:
{
    18d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  UartStdOutInit();
    18d6:	f000 f8d5 	bl	1a84 <UartStdOutInit>
  puts("\nCortex-M3 DesignStart - UART Test - revision $Revision: 243483 $\n");
    18da:	4856      	ldr	r0, [pc, #344]	; (1a34 <main+0x160>)
    18dc:	f000 f9a4 	bl	1c28 <puts>
if ((HW32_REG(CM3DS_MPS2_UART1_BASE + 0xFE0) != 0x21) ||
    18e0:	4b55      	ldr	r3, [pc, #340]	; (1a38 <main+0x164>)
    18e2:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
    18e6:	2a21      	cmp	r2, #33	; 0x21
    18e8:	d103      	bne.n	18f2 <main+0x1e>
    (HW32_REG(CM3DS_MPS2_UART1_BASE + 0xFE4) != 0xB8))
    18ea:	f8d3 3fe4 	ldr.w	r3, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_UART1_BASE + 0xFE0) != 0x21) ||
    18ee:	2bb8      	cmp	r3, #184	; 0xb8
    18f0:	d006      	beq.n	1900 <main+0x2c>
    puts("** TEST SKIPPED ** UART 1 / UART 2 / UART 3 / UART 4 / GPIO 0 / GPIO 1 not available");
    18f2:	4852      	ldr	r0, [pc, #328]	; (1a3c <main+0x168>)
    18f4:	f000 f998 	bl	1c28 <puts>
    UartEndSimulation();
    18f8:	f000 f8dc 	bl	1ab4 <UartEndSimulation>
}
    18fc:	2000      	movs	r0, #0
    18fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
if ((HW32_REG(CM3DS_MPS2_UART2_BASE + 0xFE0) != 0x21) ||
    1900:	4b4f      	ldr	r3, [pc, #316]	; (1a40 <main+0x16c>)
    1902:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
    1906:	2a21      	cmp	r2, #33	; 0x21
    1908:	d1f3      	bne.n	18f2 <main+0x1e>
    (HW32_REG(CM3DS_MPS2_UART2_BASE + 0xFE4) != 0xB8))
    190a:	f8d3 3fe4 	ldr.w	r3, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_UART2_BASE + 0xFE0) != 0x21) ||
    190e:	2bb8      	cmp	r3, #184	; 0xb8
    1910:	d1ef      	bne.n	18f2 <main+0x1e>
if ((HW32_REG(CM3DS_MPS2_UART3_BASE + 0xFE0) != 0x21) ||
    1912:	4b4c      	ldr	r3, [pc, #304]	; (1a44 <main+0x170>)
    1914:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
    1918:	2a21      	cmp	r2, #33	; 0x21
    191a:	d1ea      	bne.n	18f2 <main+0x1e>
    (HW32_REG(CM3DS_MPS2_UART3_BASE + 0xFE4) != 0xB8))
    191c:	f8d3 3fe4 	ldr.w	r3, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_UART3_BASE + 0xFE0) != 0x21) ||
    1920:	2bb8      	cmp	r3, #184	; 0xb8
    1922:	d1e6      	bne.n	18f2 <main+0x1e>
if ((HW32_REG(CM3DS_MPS2_UART4_BASE + 0xFE0) != 0x21) ||
    1924:	4b48      	ldr	r3, [pc, #288]	; (1a48 <main+0x174>)
    1926:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
    192a:	2a21      	cmp	r2, #33	; 0x21
    192c:	d1e1      	bne.n	18f2 <main+0x1e>
    (HW32_REG(CM3DS_MPS2_UART4_BASE + 0xFE4) != 0xB8))
    192e:	f8d3 3fe4 	ldr.w	r3, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_UART4_BASE + 0xFE0) != 0x21) ||
    1932:	2bb8      	cmp	r3, #184	; 0xb8
    1934:	d1dd      	bne.n	18f2 <main+0x1e>
if ((HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE0) != 0x20) ||
    1936:	4b45      	ldr	r3, [pc, #276]	; (1a4c <main+0x178>)
    1938:	f8d3 2fe0 	ldr.w	r2, [r3, #4064]	; 0xfe0
    193c:	2a20      	cmp	r2, #32
    193e:	d1d8      	bne.n	18f2 <main+0x1e>
    (HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE4) != 0xB8))
    1940:	f8d3 3fe4 	ldr.w	r3, [r3, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_GPIO0_BASE + 0xFE0) != 0x20) ||
    1944:	2bb8      	cmp	r3, #184	; 0xb8
    1946:	d1d4      	bne.n	18f2 <main+0x1e>
if ((HW32_REG(CM3DS_MPS2_GPIO1_BASE + 0xFE0) != 0x20) ||
    1948:	4c41      	ldr	r4, [pc, #260]	; (1a50 <main+0x17c>)
    194a:	f8d4 6fe0 	ldr.w	r6, [r4, #4064]	; 0xfe0
    194e:	2e20      	cmp	r6, #32
    1950:	d1cf      	bne.n	18f2 <main+0x1e>
    (HW32_REG(CM3DS_MPS2_GPIO1_BASE + 0xFE4) != 0xB8))
    1952:	f8d4 3fe4 	ldr.w	r3, [r4, #4068]	; 0xfe4
if ((HW32_REG(CM3DS_MPS2_GPIO1_BASE + 0xFE0) != 0x20) ||
    1956:	2bb8      	cmp	r3, #184	; 0xb8
    1958:	d1cb      	bne.n	18f2 <main+0x1e>
  uart0_irq_occurred = 0;
    195a:	2200      	movs	r2, #0
  CM3DS_MPS2_GPIO1->ALTFUNCSET = (1<<7) | (1<<8) | (1<<10) | (1<<14);
    195c:	f44f 418b 	mov.w	r1, #17792	; 0x4580
  CM3DS_MPS2_GPIO0->ALTFUNCSET = (1<<0) | (1<<4);
    1960:	2511      	movs	r5, #17
  uart0_irq_occurred = 0;
    1962:	4b3c      	ldr	r3, [pc, #240]	; (1a54 <main+0x180>)
  CM3DS_MPS2_GPIO0->ALTFUNCSET = (1<<0) | (1<<4);
    1964:	4f39      	ldr	r7, [pc, #228]	; (1a4c <main+0x178>)
  uart0_irq_occurred = 0;
    1966:	61da      	str	r2, [r3, #28]
  result += uart_initial_value_check(CM3DS_MPS2_UART2);
    1968:	4835      	ldr	r0, [pc, #212]	; (1a40 <main+0x16c>)
  uart1_irq_occurred = 0;
    196a:	625a      	str	r2, [r3, #36]	; 0x24
  uart2_irq_occurred = 0;
    196c:	609a      	str	r2, [r3, #8]
  uart3_irq_occurred = 0;
    196e:	60da      	str	r2, [r3, #12]
  uart4_irq_occurred = 0;
    1970:	62da      	str	r2, [r3, #44]	; 0x2c
  uart0_irq_expected = 0;
    1972:	619a      	str	r2, [r3, #24]
  uart1_irq_expected = 0;
    1974:	621a      	str	r2, [r3, #32]
  uart2_irq_expected = 0;
    1976:	601a      	str	r2, [r3, #0]
  uart3_irq_expected = 0;
    1978:	605a      	str	r2, [r3, #4]
  uart4_irq_expected = 0;
    197a:	629a      	str	r2, [r3, #40]	; 0x28
  uart_ovfirq_occurred = 0;
    197c:	615a      	str	r2, [r3, #20]
  uart_ovfirq_expected = 0;
    197e:	611a      	str	r2, [r3, #16]
  CM3DS_MPS2_GPIO0->ALTFUNCSET = (1<<0) | (1<<4);
    1980:	61bd      	str	r5, [r7, #24]
  CM3DS_MPS2_GPIO1->ALTFUNCSET = (1<<7) | (1<<8) | (1<<10) | (1<<14);
    1982:	61a1      	str	r1, [r4, #24]
  result += uart_initial_value_check(CM3DS_MPS2_UART2);
    1984:	f7fe fcc2 	bl	30c <uart_initial_value_check>
    1988:	4604      	mov	r4, r0
  result += uart_initial_value_check(CM3DS_MPS2_UART3);
    198a:	482e      	ldr	r0, [pc, #184]	; (1a44 <main+0x170>)
    198c:	f7fe fcbe 	bl	30c <uart_initial_value_check>
    1990:	4603      	mov	r3, r0
  puts("\nUART 2 for transmit, UART 3 for receive\n");
    1992:	4831      	ldr	r0, [pc, #196]	; (1a58 <main+0x184>)
  result += uart_initial_value_check(CM3DS_MPS2_UART3);
    1994:	441c      	add	r4, r3
  puts("\nUART 2 for transmit, UART 3 for receive\n");
    1996:	f000 f947 	bl	1c28 <puts>
  result += simple_uart_test(CM3DS_MPS2_UART2, 32, DISPLAY);
    199a:	2201      	movs	r2, #1
    199c:	4631      	mov	r1, r6
    199e:	4828      	ldr	r0, [pc, #160]	; (1a40 <main+0x16c>)
    19a0:	f7fe fe0c 	bl	5bc <simple_uart_test>
    19a4:	4404      	add	r4, r0
  result += simple_uart_baud_test();
    19a6:	f7fe febb 	bl	720 <simple_uart_baud_test>
    19aa:	4603      	mov	r3, r0
  result += uart_enable_ctrl_test(CM3DS_MPS2_UART2);
    19ac:	4824      	ldr	r0, [pc, #144]	; (1a40 <main+0x16c>)
  result += simple_uart_baud_test();
    19ae:	441c      	add	r4, r3
  result += uart_enable_ctrl_test(CM3DS_MPS2_UART2);
    19b0:	f7ff f81c 	bl	9ec <uart_enable_ctrl_test>
    19b4:	4603      	mov	r3, r0
  result += uart_tx_rx_irq_test(CM3DS_MPS2_UART2);
    19b6:	4822      	ldr	r0, [pc, #136]	; (1a40 <main+0x16c>)
  result += uart_enable_ctrl_test(CM3DS_MPS2_UART2);
    19b8:	441c      	add	r4, r3
  result += uart_tx_rx_irq_test(CM3DS_MPS2_UART2);
    19ba:	f7ff f8ff 	bl	bbc <uart_tx_rx_irq_test>
    19be:	4603      	mov	r3, r0
  result += uart_tx_rx_overflow_test(CM3DS_MPS2_UART2);
    19c0:	481f      	ldr	r0, [pc, #124]	; (1a40 <main+0x16c>)
  result += uart_tx_rx_irq_test(CM3DS_MPS2_UART2);
    19c2:	441c      	add	r4, r3
  result += uart_tx_rx_overflow_test(CM3DS_MPS2_UART2);
    19c4:	f7ff fae6 	bl	f94 <uart_tx_rx_overflow_test>
    19c8:	4603      	mov	r3, r0
  puts("\nUART 3 for transmit, UART 2 for receive\n");
    19ca:	4824      	ldr	r0, [pc, #144]	; (1a5c <main+0x188>)
  result += uart_tx_rx_overflow_test(CM3DS_MPS2_UART2);
    19cc:	441c      	add	r4, r3
  puts("\nUART 3 for transmit, UART 2 for receive\n");
    19ce:	f000 f92b 	bl	1c28 <puts>
  result += simple_uart_test(CM3DS_MPS2_UART3, 16, DISPLAY);
    19d2:	2110      	movs	r1, #16
    19d4:	2201      	movs	r2, #1
    19d6:	481b      	ldr	r0, [pc, #108]	; (1a44 <main+0x170>)
    19d8:	f7fe fdf0 	bl	5bc <simple_uart_test>
    19dc:	4603      	mov	r3, r0
  result += uart_enable_ctrl_test(CM3DS_MPS2_UART3);
    19de:	4819      	ldr	r0, [pc, #100]	; (1a44 <main+0x170>)
  result += simple_uart_test(CM3DS_MPS2_UART3, 16, DISPLAY);
    19e0:	441c      	add	r4, r3
  result += uart_enable_ctrl_test(CM3DS_MPS2_UART3);
    19e2:	f7ff f803 	bl	9ec <uart_enable_ctrl_test>
    19e6:	4603      	mov	r3, r0
  result += uart_tx_rx_irq_test(CM3DS_MPS2_UART3);
    19e8:	4816      	ldr	r0, [pc, #88]	; (1a44 <main+0x170>)
  result += uart_enable_ctrl_test(CM3DS_MPS2_UART3);
    19ea:	441c      	add	r4, r3
  result += uart_tx_rx_irq_test(CM3DS_MPS2_UART3);
    19ec:	f7ff f8e6 	bl	bbc <uart_tx_rx_irq_test>
    19f0:	4603      	mov	r3, r0
  result += uart_tx_rx_overflow_test(CM3DS_MPS2_UART3);
    19f2:	4814      	ldr	r0, [pc, #80]	; (1a44 <main+0x170>)
  result += uart_tx_rx_irq_test(CM3DS_MPS2_UART3);
    19f4:	441c      	add	r4, r3
  result += uart_tx_rx_overflow_test(CM3DS_MPS2_UART3);
    19f6:	f7ff facd 	bl	f94 <uart_tx_rx_overflow_test>
    19fa:	4603      	mov	r3, r0
  result += uart_interrupt_test(CM3DS_MPS2_UART0);
    19fc:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  result += uart_tx_rx_overflow_test(CM3DS_MPS2_UART3);
    1a00:	441c      	add	r4, r3
  result += uart_interrupt_test(CM3DS_MPS2_UART0);
    1a02:	f7ff fbf1 	bl	11e8 <uart_interrupt_test>
    1a06:	4603      	mov	r3, r0
  result += uart_interrupt_test(CM3DS_MPS2_UART1);
    1a08:	480b      	ldr	r0, [pc, #44]	; (1a38 <main+0x164>)
  result += uart_interrupt_test(CM3DS_MPS2_UART0);
    1a0a:	441c      	add	r4, r3
  result += uart_interrupt_test(CM3DS_MPS2_UART1);
    1a0c:	f7ff fbec 	bl	11e8 <uart_interrupt_test>
    1a10:	4603      	mov	r3, r0
  result += uart_interrupt_test(CM3DS_MPS2_UART4);
    1a12:	480d      	ldr	r0, [pc, #52]	; (1a48 <main+0x174>)
  result += uart_interrupt_test(CM3DS_MPS2_UART1);
    1a14:	441c      	add	r4, r3
  result += uart_interrupt_test(CM3DS_MPS2_UART4);
    1a16:	f7ff fbe7 	bl	11e8 <uart_interrupt_test>
  if (result==0) {
    1a1a:	1821      	adds	r1, r4, r0
    1a1c:	d105      	bne.n	1a2a <main+0x156>
    printf ("\n** TEST PASSED **\n");
    1a1e:	4810      	ldr	r0, [pc, #64]	; (1a60 <main+0x18c>)
    1a20:	f000 f902 	bl	1c28 <puts>
  UartEndSimulation();
    1a24:	f000 f846 	bl	1ab4 <UartEndSimulation>
  return 0;
    1a28:	e768      	b.n	18fc <main+0x28>
    printf ("\n** TEST FAILED ** , Error code = (0x%x)\n", result);
    1a2a:	480e      	ldr	r0, [pc, #56]	; (1a64 <main+0x190>)
    1a2c:	f000 f876 	bl	1b1c <iprintf>
    1a30:	e7f8      	b.n	1a24 <main+0x150>
    1a32:	bf00      	nop
    1a34:	00003048 	.word	0x00003048
    1a38:	40005000 	.word	0x40005000
    1a3c:	000030e4 	.word	0x000030e4
    1a40:	4002c000 	.word	0x4002c000
    1a44:	4002d000 	.word	0x4002d000
    1a48:	4002e000 	.word	0x4002e000
    1a4c:	40010000 	.word	0x40010000
    1a50:	40011000 	.word	0x40011000
    1a54:	20000068 	.word	0x20000068
    1a58:	0000308c 	.word	0x0000308c
    1a5c:	000030b8 	.word	0x000030b8
    1a60:	0000313c 	.word	0x0000313c
    1a64:	00003150 	.word	0x00003150

00001a68 <_write>:
#include <sys/stat.h>

extern unsigned char UartPutc(unsigned char my_ch);

__attribute__ ((used))  int _write (int fd, char *ptr, int len)
{
    1a68:	b570      	push	{r4, r5, r6, lr}
  size_t i;
  for (i=0; i<len;i++) {
    1a6a:	4616      	mov	r6, r2
    1a6c:	b13a      	cbz	r2, 1a7e <_write+0x16>
    1a6e:	1e4c      	subs	r4, r1, #1
    1a70:	18a5      	adds	r5, r4, r2
    UartPutc(ptr[i]); // call character output function
    1a72:	f814 0f01 	ldrb.w	r0, [r4, #1]!
    1a76:	f000 f80d 	bl	1a94 <UartPutc>
  for (i=0; i<len;i++) {
    1a7a:	42ac      	cmp	r4, r5
    1a7c:	d1f9      	bne.n	1a72 <_write+0xa>
    }
  return len;
}
    1a7e:	4630      	mov	r0, r6
    1a80:	bd70      	pop	{r4, r5, r6, pc}
    1a82:	bf00      	nop

00001a84 <UartStdOutInit>:
#else
// Simulation

void UartStdOutInit(void)
{
  CM3DS_MPS2_UART0->BAUDDIV = 16;
    1a84:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    1a88:	2110      	movs	r1, #16
  CM3DS_MPS2_UART0->CTRL    = 0x41; // High speed test mode, TX only
    1a8a:	2241      	movs	r2, #65	; 0x41
  CM3DS_MPS2_UART0->BAUDDIV = 16;
    1a8c:	6119      	str	r1, [r3, #16]
  CM3DS_MPS2_UART0->CTRL    = 0x41; // High speed test mode, TX only
    1a8e:	609a      	str	r2, [r3, #8]
//  CM3DS_MPS2_GPIO1->ALTFUNCSET = (1<<5);
  return;
}
    1a90:	4770      	bx	lr
    1a92:	bf00      	nop

00001a94 <UartPutc>:
// Output a character
unsigned char UartPutc(unsigned char my_ch)
{
  while ((CM3DS_MPS2_UART0->STATE & 1)); // Wait if Transmit Holding register is full
    1a94:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    1a98:	6853      	ldr	r3, [r2, #4]
    1a9a:	07db      	lsls	r3, r3, #31
    1a9c:	d4fc      	bmi.n	1a98 <UartPutc+0x4>
  CM3DS_MPS2_UART0->DATA = my_ch; // write to transmit holding register
    1a9e:	6010      	str	r0, [r2, #0]
  return (my_ch);
}
    1aa0:	4770      	bx	lr
    1aa2:	bf00      	nop

00001aa4 <UartGetc>:
// Get a character
unsigned char UartGetc(void)
{
  while ((CM3DS_MPS2_UART0->STATE & 2)==0); // Wait if Receive Holding register is empty
    1aa4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    1aa8:	6853      	ldr	r3, [r2, #4]
    1aaa:	079b      	lsls	r3, r3, #30
    1aac:	d5fc      	bpl.n	1aa8 <UartGetc+0x4>
  return (CM3DS_MPS2_UART0->DATA);
    1aae:	6810      	ldr	r0, [r2, #0]
}
    1ab0:	b2c0      	uxtb	r0, r0
    1ab2:	4770      	bx	lr

00001ab4 <UartEndSimulation>:
  while ((CM3DS_MPS2_UART0->STATE & 1)); // Wait if Transmit Holding register is full
    1ab4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    1ab8:	6853      	ldr	r3, [r2, #4]
    1aba:	07db      	lsls	r3, r3, #31
    1abc:	d4fc      	bmi.n	1ab8 <UartEndSimulation+0x4>
  CM3DS_MPS2_UART0->DATA = my_ch; // write to transmit holding register
    1abe:	2304      	movs	r3, #4
    1ac0:	6013      	str	r3, [r2, #0]

void UartEndSimulation(void)
{
  UartPutc((char) 0x4); // End of simulation
  while(1);
    1ac2:	e7fe      	b.n	1ac2 <UartEndSimulation+0xe>

00001ac4 <SystemCoreClockUpdate>:
    1ac4:	4b01      	ldr	r3, [pc, #4]	; (1acc <SystemCoreClockUpdate+0x8>)
    1ac6:	4a02      	ldr	r2, [pc, #8]	; (1ad0 <SystemCoreClockUpdate+0xc>)
    1ac8:	601a      	str	r2, [r3, #0]
    1aca:	4770      	bx	lr
    1acc:	20000000 	.word	0x20000000
    1ad0:	017d7840 	.word	0x017d7840

00001ad4 <SystemInit>:

#ifdef UNALIGNED_SUPPORT_DISABLE
  SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif

  SystemCoreClock = __SYSTEM_CLOCK;
    1ad4:	4b01      	ldr	r3, [pc, #4]	; (1adc <SystemInit+0x8>)
    1ad6:	4a02      	ldr	r2, [pc, #8]	; (1ae0 <SystemInit+0xc>)
    1ad8:	601a      	str	r2, [r3, #0]

}
    1ada:	4770      	bx	lr
    1adc:	20000000 	.word	0x20000000
    1ae0:	017d7840 	.word	0x017d7840

00001ae4 <exit>:
    1ae4:	b508      	push	{r3, lr}
    1ae6:	4b07      	ldr	r3, [pc, #28]	; (1b04 <exit+0x20>)
    1ae8:	4604      	mov	r4, r0
    1aea:	b113      	cbz	r3, 1af2 <exit+0xe>
    1aec:	2100      	movs	r1, #0
    1aee:	f3af 8000 	nop.w
    1af2:	4b05      	ldr	r3, [pc, #20]	; (1b08 <exit+0x24>)
    1af4:	6818      	ldr	r0, [r3, #0]
    1af6:	6a83      	ldr	r3, [r0, #40]	; 0x28
    1af8:	b103      	cbz	r3, 1afc <exit+0x18>
    1afa:	4798      	blx	r3
    1afc:	4620      	mov	r0, r4
    1afe:	f001 f85f 	bl	2bc0 <_exit>
    1b02:	bf00      	nop
    1b04:	00000000 	.word	0x00000000
    1b08:	00003298 	.word	0x00003298

00001b0c <memset>:
    1b0c:	4603      	mov	r3, r0
    1b0e:	4402      	add	r2, r0
    1b10:	4293      	cmp	r3, r2
    1b12:	d100      	bne.n	1b16 <memset+0xa>
    1b14:	4770      	bx	lr
    1b16:	f803 1b01 	strb.w	r1, [r3], #1
    1b1a:	e7f9      	b.n	1b10 <memset+0x4>

00001b1c <iprintf>:
    1b1c:	b40f      	push	{r0, r1, r2, r3}
    1b1e:	4b0a      	ldr	r3, [pc, #40]	; (1b48 <iprintf+0x2c>)
    1b20:	b513      	push	{r0, r1, r4, lr}
    1b22:	681c      	ldr	r4, [r3, #0]
    1b24:	b124      	cbz	r4, 1b30 <iprintf+0x14>
    1b26:	69a3      	ldr	r3, [r4, #24]
    1b28:	b913      	cbnz	r3, 1b30 <iprintf+0x14>
    1b2a:	4620      	mov	r0, r4
    1b2c:	f000 fa6c 	bl	2008 <__sinit>
    1b30:	ab05      	add	r3, sp, #20
    1b32:	4620      	mov	r0, r4
    1b34:	9a04      	ldr	r2, [sp, #16]
    1b36:	68a1      	ldr	r1, [r4, #8]
    1b38:	9301      	str	r3, [sp, #4]
    1b3a:	f000 fc6f 	bl	241c <_vfiprintf_r>
    1b3e:	b002      	add	sp, #8
    1b40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    1b44:	b004      	add	sp, #16
    1b46:	4770      	bx	lr
    1b48:	20000004 	.word	0x20000004

00001b4c <_puts_r>:
    1b4c:	b570      	push	{r4, r5, r6, lr}
    1b4e:	460e      	mov	r6, r1
    1b50:	4605      	mov	r5, r0
    1b52:	b118      	cbz	r0, 1b5c <_puts_r+0x10>
    1b54:	6983      	ldr	r3, [r0, #24]
    1b56:	b90b      	cbnz	r3, 1b5c <_puts_r+0x10>
    1b58:	f000 fa56 	bl	2008 <__sinit>
    1b5c:	69ab      	ldr	r3, [r5, #24]
    1b5e:	68ac      	ldr	r4, [r5, #8]
    1b60:	b913      	cbnz	r3, 1b68 <_puts_r+0x1c>
    1b62:	4628      	mov	r0, r5
    1b64:	f000 fa50 	bl	2008 <__sinit>
    1b68:	4b2c      	ldr	r3, [pc, #176]	; (1c1c <_puts_r+0xd0>)
    1b6a:	429c      	cmp	r4, r3
    1b6c:	d120      	bne.n	1bb0 <_puts_r+0x64>
    1b6e:	686c      	ldr	r4, [r5, #4]
    1b70:	6e63      	ldr	r3, [r4, #100]	; 0x64
    1b72:	07db      	lsls	r3, r3, #31
    1b74:	d405      	bmi.n	1b82 <_puts_r+0x36>
    1b76:	89a3      	ldrh	r3, [r4, #12]
    1b78:	0598      	lsls	r0, r3, #22
    1b7a:	d402      	bmi.n	1b82 <_puts_r+0x36>
    1b7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
    1b7e:	f000 fae1 	bl	2144 <__retarget_lock_acquire_recursive>
    1b82:	89a3      	ldrh	r3, [r4, #12]
    1b84:	0719      	lsls	r1, r3, #28
    1b86:	d51d      	bpl.n	1bc4 <_puts_r+0x78>
    1b88:	6923      	ldr	r3, [r4, #16]
    1b8a:	b1db      	cbz	r3, 1bc4 <_puts_r+0x78>
    1b8c:	3e01      	subs	r6, #1
    1b8e:	68a3      	ldr	r3, [r4, #8]
    1b90:	f816 1f01 	ldrb.w	r1, [r6, #1]!
    1b94:	3b01      	subs	r3, #1
    1b96:	60a3      	str	r3, [r4, #8]
    1b98:	bb39      	cbnz	r1, 1bea <_puts_r+0x9e>
    1b9a:	2b00      	cmp	r3, #0
    1b9c:	da38      	bge.n	1c10 <_puts_r+0xc4>
    1b9e:	4622      	mov	r2, r4
    1ba0:	210a      	movs	r1, #10
    1ba2:	4628      	mov	r0, r5
    1ba4:	f000 f85a 	bl	1c5c <__swbuf_r>
    1ba8:	3001      	adds	r0, #1
    1baa:	d011      	beq.n	1bd0 <_puts_r+0x84>
    1bac:	250a      	movs	r5, #10
    1bae:	e011      	b.n	1bd4 <_puts_r+0x88>
    1bb0:	4b1b      	ldr	r3, [pc, #108]	; (1c20 <_puts_r+0xd4>)
    1bb2:	429c      	cmp	r4, r3
    1bb4:	d101      	bne.n	1bba <_puts_r+0x6e>
    1bb6:	68ac      	ldr	r4, [r5, #8]
    1bb8:	e7da      	b.n	1b70 <_puts_r+0x24>
    1bba:	4b1a      	ldr	r3, [pc, #104]	; (1c24 <_puts_r+0xd8>)
    1bbc:	429c      	cmp	r4, r3
    1bbe:	bf08      	it	eq
    1bc0:	68ec      	ldreq	r4, [r5, #12]
    1bc2:	e7d5      	b.n	1b70 <_puts_r+0x24>
    1bc4:	4621      	mov	r1, r4
    1bc6:	4628      	mov	r0, r5
    1bc8:	f000 f89a 	bl	1d00 <__swsetup_r>
    1bcc:	2800      	cmp	r0, #0
    1bce:	d0dd      	beq.n	1b8c <_puts_r+0x40>
    1bd0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    1bd4:	6e63      	ldr	r3, [r4, #100]	; 0x64
    1bd6:	07da      	lsls	r2, r3, #31
    1bd8:	d405      	bmi.n	1be6 <_puts_r+0x9a>
    1bda:	89a3      	ldrh	r3, [r4, #12]
    1bdc:	059b      	lsls	r3, r3, #22
    1bde:	d402      	bmi.n	1be6 <_puts_r+0x9a>
    1be0:	6da0      	ldr	r0, [r4, #88]	; 0x58
    1be2:	f000 fab0 	bl	2146 <__retarget_lock_release_recursive>
    1be6:	4628      	mov	r0, r5
    1be8:	bd70      	pop	{r4, r5, r6, pc}
    1bea:	2b00      	cmp	r3, #0
    1bec:	da04      	bge.n	1bf8 <_puts_r+0xac>
    1bee:	69a2      	ldr	r2, [r4, #24]
    1bf0:	429a      	cmp	r2, r3
    1bf2:	dc06      	bgt.n	1c02 <_puts_r+0xb6>
    1bf4:	290a      	cmp	r1, #10
    1bf6:	d004      	beq.n	1c02 <_puts_r+0xb6>
    1bf8:	6823      	ldr	r3, [r4, #0]
    1bfa:	1c5a      	adds	r2, r3, #1
    1bfc:	6022      	str	r2, [r4, #0]
    1bfe:	7019      	strb	r1, [r3, #0]
    1c00:	e7c5      	b.n	1b8e <_puts_r+0x42>
    1c02:	4622      	mov	r2, r4
    1c04:	4628      	mov	r0, r5
    1c06:	f000 f829 	bl	1c5c <__swbuf_r>
    1c0a:	3001      	adds	r0, #1
    1c0c:	d1bf      	bne.n	1b8e <_puts_r+0x42>
    1c0e:	e7df      	b.n	1bd0 <_puts_r+0x84>
    1c10:	250a      	movs	r5, #10
    1c12:	6823      	ldr	r3, [r4, #0]
    1c14:	1c5a      	adds	r2, r3, #1
    1c16:	6022      	str	r2, [r4, #0]
    1c18:	701d      	strb	r5, [r3, #0]
    1c1a:	e7db      	b.n	1bd4 <_puts_r+0x88>
    1c1c:	000032bc 	.word	0x000032bc
    1c20:	000032dc 	.word	0x000032dc
    1c24:	0000329c 	.word	0x0000329c

00001c28 <puts>:
    1c28:	4b02      	ldr	r3, [pc, #8]	; (1c34 <puts+0xc>)
    1c2a:	4601      	mov	r1, r0
    1c2c:	6818      	ldr	r0, [r3, #0]
    1c2e:	f7ff bf8d 	b.w	1b4c <_puts_r>
    1c32:	bf00      	nop
    1c34:	20000004 	.word	0x20000004

00001c38 <strcmp>:
    1c38:	f810 2b01 	ldrb.w	r2, [r0], #1
    1c3c:	f811 3b01 	ldrb.w	r3, [r1], #1
    1c40:	2a01      	cmp	r2, #1
    1c42:	bf28      	it	cs
    1c44:	429a      	cmpcs	r2, r3
    1c46:	d0f7      	beq.n	1c38 <strcmp>
    1c48:	1ad0      	subs	r0, r2, r3
    1c4a:	4770      	bx	lr

00001c4c <strlen>:
    1c4c:	4603      	mov	r3, r0
    1c4e:	f813 2b01 	ldrb.w	r2, [r3], #1
    1c52:	2a00      	cmp	r2, #0
    1c54:	d1fb      	bne.n	1c4e <strlen+0x2>
    1c56:	1a18      	subs	r0, r3, r0
    1c58:	3801      	subs	r0, #1
    1c5a:	4770      	bx	lr

00001c5c <__swbuf_r>:
    1c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c5e:	460e      	mov	r6, r1
    1c60:	4614      	mov	r4, r2
    1c62:	4605      	mov	r5, r0
    1c64:	b118      	cbz	r0, 1c6e <__swbuf_r+0x12>
    1c66:	6983      	ldr	r3, [r0, #24]
    1c68:	b90b      	cbnz	r3, 1c6e <__swbuf_r+0x12>
    1c6a:	f000 f9cd 	bl	2008 <__sinit>
    1c6e:	4b21      	ldr	r3, [pc, #132]	; (1cf4 <__swbuf_r+0x98>)
    1c70:	429c      	cmp	r4, r3
    1c72:	d12b      	bne.n	1ccc <__swbuf_r+0x70>
    1c74:	686c      	ldr	r4, [r5, #4]
    1c76:	69a3      	ldr	r3, [r4, #24]
    1c78:	60a3      	str	r3, [r4, #8]
    1c7a:	89a3      	ldrh	r3, [r4, #12]
    1c7c:	071a      	lsls	r2, r3, #28
    1c7e:	d52f      	bpl.n	1ce0 <__swbuf_r+0x84>
    1c80:	6923      	ldr	r3, [r4, #16]
    1c82:	b36b      	cbz	r3, 1ce0 <__swbuf_r+0x84>
    1c84:	6923      	ldr	r3, [r4, #16]
    1c86:	6820      	ldr	r0, [r4, #0]
    1c88:	b2f6      	uxtb	r6, r6
    1c8a:	1ac0      	subs	r0, r0, r3
    1c8c:	6963      	ldr	r3, [r4, #20]
    1c8e:	4637      	mov	r7, r6
    1c90:	4283      	cmp	r3, r0
    1c92:	dc04      	bgt.n	1c9e <__swbuf_r+0x42>
    1c94:	4621      	mov	r1, r4
    1c96:	4628      	mov	r0, r5
    1c98:	f000 f922 	bl	1ee0 <_fflush_r>
    1c9c:	bb30      	cbnz	r0, 1cec <__swbuf_r+0x90>
    1c9e:	68a3      	ldr	r3, [r4, #8]
    1ca0:	3001      	adds	r0, #1
    1ca2:	3b01      	subs	r3, #1
    1ca4:	60a3      	str	r3, [r4, #8]
    1ca6:	6823      	ldr	r3, [r4, #0]
    1ca8:	1c5a      	adds	r2, r3, #1
    1caa:	6022      	str	r2, [r4, #0]
    1cac:	701e      	strb	r6, [r3, #0]
    1cae:	6963      	ldr	r3, [r4, #20]
    1cb0:	4283      	cmp	r3, r0
    1cb2:	d004      	beq.n	1cbe <__swbuf_r+0x62>
    1cb4:	89a3      	ldrh	r3, [r4, #12]
    1cb6:	07db      	lsls	r3, r3, #31
    1cb8:	d506      	bpl.n	1cc8 <__swbuf_r+0x6c>
    1cba:	2e0a      	cmp	r6, #10
    1cbc:	d104      	bne.n	1cc8 <__swbuf_r+0x6c>
    1cbe:	4621      	mov	r1, r4
    1cc0:	4628      	mov	r0, r5
    1cc2:	f000 f90d 	bl	1ee0 <_fflush_r>
    1cc6:	b988      	cbnz	r0, 1cec <__swbuf_r+0x90>
    1cc8:	4638      	mov	r0, r7
    1cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1ccc:	4b0a      	ldr	r3, [pc, #40]	; (1cf8 <__swbuf_r+0x9c>)
    1cce:	429c      	cmp	r4, r3
    1cd0:	d101      	bne.n	1cd6 <__swbuf_r+0x7a>
    1cd2:	68ac      	ldr	r4, [r5, #8]
    1cd4:	e7cf      	b.n	1c76 <__swbuf_r+0x1a>
    1cd6:	4b09      	ldr	r3, [pc, #36]	; (1cfc <__swbuf_r+0xa0>)
    1cd8:	429c      	cmp	r4, r3
    1cda:	bf08      	it	eq
    1cdc:	68ec      	ldreq	r4, [r5, #12]
    1cde:	e7ca      	b.n	1c76 <__swbuf_r+0x1a>
    1ce0:	4621      	mov	r1, r4
    1ce2:	4628      	mov	r0, r5
    1ce4:	f000 f80c 	bl	1d00 <__swsetup_r>
    1ce8:	2800      	cmp	r0, #0
    1cea:	d0cb      	beq.n	1c84 <__swbuf_r+0x28>
    1cec:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    1cf0:	e7ea      	b.n	1cc8 <__swbuf_r+0x6c>
    1cf2:	bf00      	nop
    1cf4:	000032bc 	.word	0x000032bc
    1cf8:	000032dc 	.word	0x000032dc
    1cfc:	0000329c 	.word	0x0000329c

00001d00 <__swsetup_r>:
    1d00:	4b32      	ldr	r3, [pc, #200]	; (1dcc <__swsetup_r+0xcc>)
    1d02:	b570      	push	{r4, r5, r6, lr}
    1d04:	681d      	ldr	r5, [r3, #0]
    1d06:	4606      	mov	r6, r0
    1d08:	460c      	mov	r4, r1
    1d0a:	b125      	cbz	r5, 1d16 <__swsetup_r+0x16>
    1d0c:	69ab      	ldr	r3, [r5, #24]
    1d0e:	b913      	cbnz	r3, 1d16 <__swsetup_r+0x16>
    1d10:	4628      	mov	r0, r5
    1d12:	f000 f979 	bl	2008 <__sinit>
    1d16:	4b2e      	ldr	r3, [pc, #184]	; (1dd0 <__swsetup_r+0xd0>)
    1d18:	429c      	cmp	r4, r3
    1d1a:	d10f      	bne.n	1d3c <__swsetup_r+0x3c>
    1d1c:	686c      	ldr	r4, [r5, #4]
    1d1e:	89a3      	ldrh	r3, [r4, #12]
    1d20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    1d24:	0719      	lsls	r1, r3, #28
    1d26:	d42c      	bmi.n	1d82 <__swsetup_r+0x82>
    1d28:	06dd      	lsls	r5, r3, #27
    1d2a:	d411      	bmi.n	1d50 <__swsetup_r+0x50>
    1d2c:	2309      	movs	r3, #9
    1d2e:	6033      	str	r3, [r6, #0]
    1d30:	f042 0340 	orr.w	r3, r2, #64	; 0x40
    1d34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1d38:	81a3      	strh	r3, [r4, #12]
    1d3a:	e03e      	b.n	1dba <__swsetup_r+0xba>
    1d3c:	4b25      	ldr	r3, [pc, #148]	; (1dd4 <__swsetup_r+0xd4>)
    1d3e:	429c      	cmp	r4, r3
    1d40:	d101      	bne.n	1d46 <__swsetup_r+0x46>
    1d42:	68ac      	ldr	r4, [r5, #8]
    1d44:	e7eb      	b.n	1d1e <__swsetup_r+0x1e>
    1d46:	4b24      	ldr	r3, [pc, #144]	; (1dd8 <__swsetup_r+0xd8>)
    1d48:	429c      	cmp	r4, r3
    1d4a:	bf08      	it	eq
    1d4c:	68ec      	ldreq	r4, [r5, #12]
    1d4e:	e7e6      	b.n	1d1e <__swsetup_r+0x1e>
    1d50:	0758      	lsls	r0, r3, #29
    1d52:	d512      	bpl.n	1d7a <__swsetup_r+0x7a>
    1d54:	6b61      	ldr	r1, [r4, #52]	; 0x34
    1d56:	b141      	cbz	r1, 1d6a <__swsetup_r+0x6a>
    1d58:	f104 0344 	add.w	r3, r4, #68	; 0x44
    1d5c:	4299      	cmp	r1, r3
    1d5e:	d002      	beq.n	1d66 <__swsetup_r+0x66>
    1d60:	4630      	mov	r0, r6
    1d62:	f000 fa57 	bl	2214 <_free_r>
    1d66:	2300      	movs	r3, #0
    1d68:	6363      	str	r3, [r4, #52]	; 0x34
    1d6a:	89a3      	ldrh	r3, [r4, #12]
    1d6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
    1d70:	81a3      	strh	r3, [r4, #12]
    1d72:	2300      	movs	r3, #0
    1d74:	6063      	str	r3, [r4, #4]
    1d76:	6923      	ldr	r3, [r4, #16]
    1d78:	6023      	str	r3, [r4, #0]
    1d7a:	89a3      	ldrh	r3, [r4, #12]
    1d7c:	f043 0308 	orr.w	r3, r3, #8
    1d80:	81a3      	strh	r3, [r4, #12]
    1d82:	6923      	ldr	r3, [r4, #16]
    1d84:	b94b      	cbnz	r3, 1d9a <__swsetup_r+0x9a>
    1d86:	89a3      	ldrh	r3, [r4, #12]
    1d88:	f403 7320 	and.w	r3, r3, #640	; 0x280
    1d8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    1d90:	d003      	beq.n	1d9a <__swsetup_r+0x9a>
    1d92:	4621      	mov	r1, r4
    1d94:	4630      	mov	r0, r6
    1d96:	f000 f9fd 	bl	2194 <__smakebuf_r>
    1d9a:	89a0      	ldrh	r0, [r4, #12]
    1d9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    1da0:	f010 0301 	ands.w	r3, r0, #1
    1da4:	d00a      	beq.n	1dbc <__swsetup_r+0xbc>
    1da6:	2300      	movs	r3, #0
    1da8:	60a3      	str	r3, [r4, #8]
    1daa:	6963      	ldr	r3, [r4, #20]
    1dac:	425b      	negs	r3, r3
    1dae:	61a3      	str	r3, [r4, #24]
    1db0:	6923      	ldr	r3, [r4, #16]
    1db2:	b943      	cbnz	r3, 1dc6 <__swsetup_r+0xc6>
    1db4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
    1db8:	d1ba      	bne.n	1d30 <__swsetup_r+0x30>
    1dba:	bd70      	pop	{r4, r5, r6, pc}
    1dbc:	0781      	lsls	r1, r0, #30
    1dbe:	bf58      	it	pl
    1dc0:	6963      	ldrpl	r3, [r4, #20]
    1dc2:	60a3      	str	r3, [r4, #8]
    1dc4:	e7f4      	b.n	1db0 <__swsetup_r+0xb0>
    1dc6:	2000      	movs	r0, #0
    1dc8:	e7f7      	b.n	1dba <__swsetup_r+0xba>
    1dca:	bf00      	nop
    1dcc:	20000004 	.word	0x20000004
    1dd0:	000032bc 	.word	0x000032bc
    1dd4:	000032dc 	.word	0x000032dc
    1dd8:	0000329c 	.word	0x0000329c

00001ddc <__sflush_r>:
    1ddc:	898a      	ldrh	r2, [r1, #12]
    1dde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1de0:	4605      	mov	r5, r0
    1de2:	0710      	lsls	r0, r2, #28
    1de4:	460c      	mov	r4, r1
    1de6:	d457      	bmi.n	1e98 <__sflush_r+0xbc>
    1de8:	684b      	ldr	r3, [r1, #4]
    1dea:	2b00      	cmp	r3, #0
    1dec:	dc04      	bgt.n	1df8 <__sflush_r+0x1c>
    1dee:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    1df0:	2b00      	cmp	r3, #0
    1df2:	dc01      	bgt.n	1df8 <__sflush_r+0x1c>
    1df4:	2000      	movs	r0, #0
    1df6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1df8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    1dfa:	2e00      	cmp	r6, #0
    1dfc:	d0fa      	beq.n	1df4 <__sflush_r+0x18>
    1dfe:	2300      	movs	r3, #0
    1e00:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    1e04:	682f      	ldr	r7, [r5, #0]
    1e06:	602b      	str	r3, [r5, #0]
    1e08:	d032      	beq.n	1e70 <__sflush_r+0x94>
    1e0a:	6d60      	ldr	r0, [r4, #84]	; 0x54
    1e0c:	89a3      	ldrh	r3, [r4, #12]
    1e0e:	075a      	lsls	r2, r3, #29
    1e10:	d505      	bpl.n	1e1e <__sflush_r+0x42>
    1e12:	6863      	ldr	r3, [r4, #4]
    1e14:	1ac0      	subs	r0, r0, r3
    1e16:	6b63      	ldr	r3, [r4, #52]	; 0x34
    1e18:	b10b      	cbz	r3, 1e1e <__sflush_r+0x42>
    1e1a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    1e1c:	1ac0      	subs	r0, r0, r3
    1e1e:	2300      	movs	r3, #0
    1e20:	4602      	mov	r2, r0
    1e22:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    1e24:	4628      	mov	r0, r5
    1e26:	6a21      	ldr	r1, [r4, #32]
    1e28:	47b0      	blx	r6
    1e2a:	1c43      	adds	r3, r0, #1
    1e2c:	89a3      	ldrh	r3, [r4, #12]
    1e2e:	d106      	bne.n	1e3e <__sflush_r+0x62>
    1e30:	6829      	ldr	r1, [r5, #0]
    1e32:	291d      	cmp	r1, #29
    1e34:	d82c      	bhi.n	1e90 <__sflush_r+0xb4>
    1e36:	4a29      	ldr	r2, [pc, #164]	; (1edc <__sflush_r+0x100>)
    1e38:	40ca      	lsrs	r2, r1
    1e3a:	07d6      	lsls	r6, r2, #31
    1e3c:	d528      	bpl.n	1e90 <__sflush_r+0xb4>
    1e3e:	2200      	movs	r2, #0
    1e40:	6062      	str	r2, [r4, #4]
    1e42:	6922      	ldr	r2, [r4, #16]
    1e44:	04d9      	lsls	r1, r3, #19
    1e46:	6022      	str	r2, [r4, #0]
    1e48:	d504      	bpl.n	1e54 <__sflush_r+0x78>
    1e4a:	1c42      	adds	r2, r0, #1
    1e4c:	d101      	bne.n	1e52 <__sflush_r+0x76>
    1e4e:	682b      	ldr	r3, [r5, #0]
    1e50:	b903      	cbnz	r3, 1e54 <__sflush_r+0x78>
    1e52:	6560      	str	r0, [r4, #84]	; 0x54
    1e54:	6b61      	ldr	r1, [r4, #52]	; 0x34
    1e56:	602f      	str	r7, [r5, #0]
    1e58:	2900      	cmp	r1, #0
    1e5a:	d0cb      	beq.n	1df4 <__sflush_r+0x18>
    1e5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
    1e60:	4299      	cmp	r1, r3
    1e62:	d002      	beq.n	1e6a <__sflush_r+0x8e>
    1e64:	4628      	mov	r0, r5
    1e66:	f000 f9d5 	bl	2214 <_free_r>
    1e6a:	2000      	movs	r0, #0
    1e6c:	6360      	str	r0, [r4, #52]	; 0x34
    1e6e:	e7c2      	b.n	1df6 <__sflush_r+0x1a>
    1e70:	6a21      	ldr	r1, [r4, #32]
    1e72:	2301      	movs	r3, #1
    1e74:	4628      	mov	r0, r5
    1e76:	47b0      	blx	r6
    1e78:	1c41      	adds	r1, r0, #1
    1e7a:	d1c7      	bne.n	1e0c <__sflush_r+0x30>
    1e7c:	682b      	ldr	r3, [r5, #0]
    1e7e:	2b00      	cmp	r3, #0
    1e80:	d0c4      	beq.n	1e0c <__sflush_r+0x30>
    1e82:	2b1d      	cmp	r3, #29
    1e84:	d001      	beq.n	1e8a <__sflush_r+0xae>
    1e86:	2b16      	cmp	r3, #22
    1e88:	d101      	bne.n	1e8e <__sflush_r+0xb2>
    1e8a:	602f      	str	r7, [r5, #0]
    1e8c:	e7b2      	b.n	1df4 <__sflush_r+0x18>
    1e8e:	89a3      	ldrh	r3, [r4, #12]
    1e90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1e94:	81a3      	strh	r3, [r4, #12]
    1e96:	e7ae      	b.n	1df6 <__sflush_r+0x1a>
    1e98:	690f      	ldr	r7, [r1, #16]
    1e9a:	2f00      	cmp	r7, #0
    1e9c:	d0aa      	beq.n	1df4 <__sflush_r+0x18>
    1e9e:	0793      	lsls	r3, r2, #30
    1ea0:	bf18      	it	ne
    1ea2:	2300      	movne	r3, #0
    1ea4:	680e      	ldr	r6, [r1, #0]
    1ea6:	bf08      	it	eq
    1ea8:	694b      	ldreq	r3, [r1, #20]
    1eaa:	1bf6      	subs	r6, r6, r7
    1eac:	600f      	str	r7, [r1, #0]
    1eae:	608b      	str	r3, [r1, #8]
    1eb0:	2e00      	cmp	r6, #0
    1eb2:	dd9f      	ble.n	1df4 <__sflush_r+0x18>
    1eb4:	4633      	mov	r3, r6
    1eb6:	463a      	mov	r2, r7
    1eb8:	4628      	mov	r0, r5
    1eba:	6a21      	ldr	r1, [r4, #32]
    1ebc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
    1ec0:	47e0      	blx	ip
    1ec2:	2800      	cmp	r0, #0
    1ec4:	dc06      	bgt.n	1ed4 <__sflush_r+0xf8>
    1ec6:	89a3      	ldrh	r3, [r4, #12]
    1ec8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    1ecc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1ed0:	81a3      	strh	r3, [r4, #12]
    1ed2:	e790      	b.n	1df6 <__sflush_r+0x1a>
    1ed4:	4407      	add	r7, r0
    1ed6:	1a36      	subs	r6, r6, r0
    1ed8:	e7ea      	b.n	1eb0 <__sflush_r+0xd4>
    1eda:	bf00      	nop
    1edc:	20400001 	.word	0x20400001

00001ee0 <_fflush_r>:
    1ee0:	b538      	push	{r3, r4, r5, lr}
    1ee2:	690b      	ldr	r3, [r1, #16]
    1ee4:	4605      	mov	r5, r0
    1ee6:	460c      	mov	r4, r1
    1ee8:	b913      	cbnz	r3, 1ef0 <_fflush_r+0x10>
    1eea:	2500      	movs	r5, #0
    1eec:	4628      	mov	r0, r5
    1eee:	bd38      	pop	{r3, r4, r5, pc}
    1ef0:	b118      	cbz	r0, 1efa <_fflush_r+0x1a>
    1ef2:	6983      	ldr	r3, [r0, #24]
    1ef4:	b90b      	cbnz	r3, 1efa <_fflush_r+0x1a>
    1ef6:	f000 f887 	bl	2008 <__sinit>
    1efa:	4b14      	ldr	r3, [pc, #80]	; (1f4c <_fflush_r+0x6c>)
    1efc:	429c      	cmp	r4, r3
    1efe:	d11b      	bne.n	1f38 <_fflush_r+0x58>
    1f00:	686c      	ldr	r4, [r5, #4]
    1f02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    1f06:	2b00      	cmp	r3, #0
    1f08:	d0ef      	beq.n	1eea <_fflush_r+0xa>
    1f0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
    1f0c:	07d0      	lsls	r0, r2, #31
    1f0e:	d404      	bmi.n	1f1a <_fflush_r+0x3a>
    1f10:	0599      	lsls	r1, r3, #22
    1f12:	d402      	bmi.n	1f1a <_fflush_r+0x3a>
    1f14:	6da0      	ldr	r0, [r4, #88]	; 0x58
    1f16:	f000 f915 	bl	2144 <__retarget_lock_acquire_recursive>
    1f1a:	4628      	mov	r0, r5
    1f1c:	4621      	mov	r1, r4
    1f1e:	f7ff ff5d 	bl	1ddc <__sflush_r>
    1f22:	6e63      	ldr	r3, [r4, #100]	; 0x64
    1f24:	4605      	mov	r5, r0
    1f26:	07da      	lsls	r2, r3, #31
    1f28:	d4e0      	bmi.n	1eec <_fflush_r+0xc>
    1f2a:	89a3      	ldrh	r3, [r4, #12]
    1f2c:	059b      	lsls	r3, r3, #22
    1f2e:	d4dd      	bmi.n	1eec <_fflush_r+0xc>
    1f30:	6da0      	ldr	r0, [r4, #88]	; 0x58
    1f32:	f000 f908 	bl	2146 <__retarget_lock_release_recursive>
    1f36:	e7d9      	b.n	1eec <_fflush_r+0xc>
    1f38:	4b05      	ldr	r3, [pc, #20]	; (1f50 <_fflush_r+0x70>)
    1f3a:	429c      	cmp	r4, r3
    1f3c:	d101      	bne.n	1f42 <_fflush_r+0x62>
    1f3e:	68ac      	ldr	r4, [r5, #8]
    1f40:	e7df      	b.n	1f02 <_fflush_r+0x22>
    1f42:	4b04      	ldr	r3, [pc, #16]	; (1f54 <_fflush_r+0x74>)
    1f44:	429c      	cmp	r4, r3
    1f46:	bf08      	it	eq
    1f48:	68ec      	ldreq	r4, [r5, #12]
    1f4a:	e7da      	b.n	1f02 <_fflush_r+0x22>
    1f4c:	000032bc 	.word	0x000032bc
    1f50:	000032dc 	.word	0x000032dc
    1f54:	0000329c 	.word	0x0000329c

00001f58 <std>:
    1f58:	2300      	movs	r3, #0
    1f5a:	b510      	push	{r4, lr}
    1f5c:	4604      	mov	r4, r0
    1f5e:	e9c0 3300 	strd	r3, r3, [r0]
    1f62:	e9c0 3304 	strd	r3, r3, [r0, #16]
    1f66:	6083      	str	r3, [r0, #8]
    1f68:	8181      	strh	r1, [r0, #12]
    1f6a:	6643      	str	r3, [r0, #100]	; 0x64
    1f6c:	81c2      	strh	r2, [r0, #14]
    1f6e:	6183      	str	r3, [r0, #24]
    1f70:	4619      	mov	r1, r3
    1f72:	2208      	movs	r2, #8
    1f74:	305c      	adds	r0, #92	; 0x5c
    1f76:	f7ff fdc9 	bl	1b0c <memset>
    1f7a:	4b05      	ldr	r3, [pc, #20]	; (1f90 <std+0x38>)
    1f7c:	6224      	str	r4, [r4, #32]
    1f7e:	6263      	str	r3, [r4, #36]	; 0x24
    1f80:	4b04      	ldr	r3, [pc, #16]	; (1f94 <std+0x3c>)
    1f82:	62a3      	str	r3, [r4, #40]	; 0x28
    1f84:	4b04      	ldr	r3, [pc, #16]	; (1f98 <std+0x40>)
    1f86:	62e3      	str	r3, [r4, #44]	; 0x2c
    1f88:	4b04      	ldr	r3, [pc, #16]	; (1f9c <std+0x44>)
    1f8a:	6323      	str	r3, [r4, #48]	; 0x30
    1f8c:	bd10      	pop	{r4, pc}
    1f8e:	bf00      	nop
    1f90:	000029c9 	.word	0x000029c9
    1f94:	000029eb 	.word	0x000029eb
    1f98:	00002a23 	.word	0x00002a23
    1f9c:	00002a47 	.word	0x00002a47

00001fa0 <_cleanup_r>:
    1fa0:	4901      	ldr	r1, [pc, #4]	; (1fa8 <_cleanup_r+0x8>)
    1fa2:	f000 b8af 	b.w	2104 <_fwalk_reent>
    1fa6:	bf00      	nop
    1fa8:	00001ee1 	.word	0x00001ee1

00001fac <__sfmoreglue>:
    1fac:	2268      	movs	r2, #104	; 0x68
    1fae:	b570      	push	{r4, r5, r6, lr}
    1fb0:	1e4d      	subs	r5, r1, #1
    1fb2:	4355      	muls	r5, r2
    1fb4:	460e      	mov	r6, r1
    1fb6:	f105 0174 	add.w	r1, r5, #116	; 0x74
    1fba:	f000 f993 	bl	22e4 <_malloc_r>
    1fbe:	4604      	mov	r4, r0
    1fc0:	b140      	cbz	r0, 1fd4 <__sfmoreglue+0x28>
    1fc2:	2100      	movs	r1, #0
    1fc4:	e9c0 1600 	strd	r1, r6, [r0]
    1fc8:	300c      	adds	r0, #12
    1fca:	60a0      	str	r0, [r4, #8]
    1fcc:	f105 0268 	add.w	r2, r5, #104	; 0x68
    1fd0:	f7ff fd9c 	bl	1b0c <memset>
    1fd4:	4620      	mov	r0, r4
    1fd6:	bd70      	pop	{r4, r5, r6, pc}

00001fd8 <__sfp_lock_acquire>:
    1fd8:	4801      	ldr	r0, [pc, #4]	; (1fe0 <__sfp_lock_acquire+0x8>)
    1fda:	f000 b8b3 	b.w	2144 <__retarget_lock_acquire_recursive>
    1fde:	bf00      	nop
    1fe0:	20000099 	.word	0x20000099

00001fe4 <__sfp_lock_release>:
    1fe4:	4801      	ldr	r0, [pc, #4]	; (1fec <__sfp_lock_release+0x8>)
    1fe6:	f000 b8ae 	b.w	2146 <__retarget_lock_release_recursive>
    1fea:	bf00      	nop
    1fec:	20000099 	.word	0x20000099

00001ff0 <__sinit_lock_acquire>:
    1ff0:	4801      	ldr	r0, [pc, #4]	; (1ff8 <__sinit_lock_acquire+0x8>)
    1ff2:	f000 b8a7 	b.w	2144 <__retarget_lock_acquire_recursive>
    1ff6:	bf00      	nop
    1ff8:	2000009a 	.word	0x2000009a

00001ffc <__sinit_lock_release>:
    1ffc:	4801      	ldr	r0, [pc, #4]	; (2004 <__sinit_lock_release+0x8>)
    1ffe:	f000 b8a2 	b.w	2146 <__retarget_lock_release_recursive>
    2002:	bf00      	nop
    2004:	2000009a 	.word	0x2000009a

00002008 <__sinit>:
    2008:	b510      	push	{r4, lr}
    200a:	4604      	mov	r4, r0
    200c:	f7ff fff0 	bl	1ff0 <__sinit_lock_acquire>
    2010:	69a3      	ldr	r3, [r4, #24]
    2012:	b11b      	cbz	r3, 201c <__sinit+0x14>
    2014:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2018:	f7ff bff0 	b.w	1ffc <__sinit_lock_release>
    201c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
    2020:	6523      	str	r3, [r4, #80]	; 0x50
    2022:	4b13      	ldr	r3, [pc, #76]	; (2070 <__sinit+0x68>)
    2024:	4a13      	ldr	r2, [pc, #76]	; (2074 <__sinit+0x6c>)
    2026:	681b      	ldr	r3, [r3, #0]
    2028:	62a2      	str	r2, [r4, #40]	; 0x28
    202a:	42a3      	cmp	r3, r4
    202c:	bf08      	it	eq
    202e:	2301      	moveq	r3, #1
    2030:	4620      	mov	r0, r4
    2032:	bf08      	it	eq
    2034:	61a3      	streq	r3, [r4, #24]
    2036:	f000 f81f 	bl	2078 <__sfp>
    203a:	6060      	str	r0, [r4, #4]
    203c:	4620      	mov	r0, r4
    203e:	f000 f81b 	bl	2078 <__sfp>
    2042:	60a0      	str	r0, [r4, #8]
    2044:	4620      	mov	r0, r4
    2046:	f000 f817 	bl	2078 <__sfp>
    204a:	2200      	movs	r2, #0
    204c:	2104      	movs	r1, #4
    204e:	60e0      	str	r0, [r4, #12]
    2050:	6860      	ldr	r0, [r4, #4]
    2052:	f7ff ff81 	bl	1f58 <std>
    2056:	2201      	movs	r2, #1
    2058:	2109      	movs	r1, #9
    205a:	68a0      	ldr	r0, [r4, #8]
    205c:	f7ff ff7c 	bl	1f58 <std>
    2060:	2202      	movs	r2, #2
    2062:	2112      	movs	r1, #18
    2064:	68e0      	ldr	r0, [r4, #12]
    2066:	f7ff ff77 	bl	1f58 <std>
    206a:	2301      	movs	r3, #1
    206c:	61a3      	str	r3, [r4, #24]
    206e:	e7d1      	b.n	2014 <__sinit+0xc>
    2070:	00003298 	.word	0x00003298
    2074:	00001fa1 	.word	0x00001fa1

00002078 <__sfp>:
    2078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    207a:	4607      	mov	r7, r0
    207c:	f7ff ffac 	bl	1fd8 <__sfp_lock_acquire>
    2080:	4b1e      	ldr	r3, [pc, #120]	; (20fc <__sfp+0x84>)
    2082:	681e      	ldr	r6, [r3, #0]
    2084:	69b3      	ldr	r3, [r6, #24]
    2086:	b913      	cbnz	r3, 208e <__sfp+0x16>
    2088:	4630      	mov	r0, r6
    208a:	f7ff ffbd 	bl	2008 <__sinit>
    208e:	3648      	adds	r6, #72	; 0x48
    2090:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
    2094:	3b01      	subs	r3, #1
    2096:	d503      	bpl.n	20a0 <__sfp+0x28>
    2098:	6833      	ldr	r3, [r6, #0]
    209a:	b30b      	cbz	r3, 20e0 <__sfp+0x68>
    209c:	6836      	ldr	r6, [r6, #0]
    209e:	e7f7      	b.n	2090 <__sfp+0x18>
    20a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    20a4:	b9d5      	cbnz	r5, 20dc <__sfp+0x64>
    20a6:	4b16      	ldr	r3, [pc, #88]	; (2100 <__sfp+0x88>)
    20a8:	f104 0058 	add.w	r0, r4, #88	; 0x58
    20ac:	60e3      	str	r3, [r4, #12]
    20ae:	6665      	str	r5, [r4, #100]	; 0x64
    20b0:	f000 f847 	bl	2142 <__retarget_lock_init_recursive>
    20b4:	f7ff ff96 	bl	1fe4 <__sfp_lock_release>
    20b8:	2208      	movs	r2, #8
    20ba:	4629      	mov	r1, r5
    20bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
    20c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
    20c4:	6025      	str	r5, [r4, #0]
    20c6:	61a5      	str	r5, [r4, #24]
    20c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    20cc:	f7ff fd1e 	bl	1b0c <memset>
    20d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
    20d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
    20d8:	4620      	mov	r0, r4
    20da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    20dc:	3468      	adds	r4, #104	; 0x68
    20de:	e7d9      	b.n	2094 <__sfp+0x1c>
    20e0:	2104      	movs	r1, #4
    20e2:	4638      	mov	r0, r7
    20e4:	f7ff ff62 	bl	1fac <__sfmoreglue>
    20e8:	4604      	mov	r4, r0
    20ea:	6030      	str	r0, [r6, #0]
    20ec:	2800      	cmp	r0, #0
    20ee:	d1d5      	bne.n	209c <__sfp+0x24>
    20f0:	f7ff ff78 	bl	1fe4 <__sfp_lock_release>
    20f4:	230c      	movs	r3, #12
    20f6:	603b      	str	r3, [r7, #0]
    20f8:	e7ee      	b.n	20d8 <__sfp+0x60>
    20fa:	bf00      	nop
    20fc:	00003298 	.word	0x00003298
    2100:	ffff0001 	.word	0xffff0001

00002104 <_fwalk_reent>:
    2104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2108:	4606      	mov	r6, r0
    210a:	4688      	mov	r8, r1
    210c:	2700      	movs	r7, #0
    210e:	f100 0448 	add.w	r4, r0, #72	; 0x48
    2112:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
    2116:	f1b9 0901 	subs.w	r9, r9, #1
    211a:	d505      	bpl.n	2128 <_fwalk_reent+0x24>
    211c:	6824      	ldr	r4, [r4, #0]
    211e:	2c00      	cmp	r4, #0
    2120:	d1f7      	bne.n	2112 <_fwalk_reent+0xe>
    2122:	4638      	mov	r0, r7
    2124:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2128:	89ab      	ldrh	r3, [r5, #12]
    212a:	2b01      	cmp	r3, #1
    212c:	d907      	bls.n	213e <_fwalk_reent+0x3a>
    212e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
    2132:	3301      	adds	r3, #1
    2134:	d003      	beq.n	213e <_fwalk_reent+0x3a>
    2136:	4629      	mov	r1, r5
    2138:	4630      	mov	r0, r6
    213a:	47c0      	blx	r8
    213c:	4307      	orrs	r7, r0
    213e:	3568      	adds	r5, #104	; 0x68
    2140:	e7e9      	b.n	2116 <_fwalk_reent+0x12>

00002142 <__retarget_lock_init_recursive>:
    2142:	4770      	bx	lr

00002144 <__retarget_lock_acquire_recursive>:
    2144:	4770      	bx	lr

00002146 <__retarget_lock_release_recursive>:
    2146:	4770      	bx	lr

00002148 <__swhatbuf_r>:
    2148:	b570      	push	{r4, r5, r6, lr}
    214a:	460e      	mov	r6, r1
    214c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    2150:	4614      	mov	r4, r2
    2152:	2900      	cmp	r1, #0
    2154:	461d      	mov	r5, r3
    2156:	b096      	sub	sp, #88	; 0x58
    2158:	da08      	bge.n	216c <__swhatbuf_r+0x24>
    215a:	2200      	movs	r2, #0
    215c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
    2160:	602a      	str	r2, [r5, #0]
    2162:	061a      	lsls	r2, r3, #24
    2164:	d410      	bmi.n	2188 <__swhatbuf_r+0x40>
    2166:	f44f 6380 	mov.w	r3, #1024	; 0x400
    216a:	e00e      	b.n	218a <__swhatbuf_r+0x42>
    216c:	466a      	mov	r2, sp
    216e:	f000 fc91 	bl	2a94 <_fstat_r>
    2172:	2800      	cmp	r0, #0
    2174:	dbf1      	blt.n	215a <__swhatbuf_r+0x12>
    2176:	9a01      	ldr	r2, [sp, #4]
    2178:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
    217c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
    2180:	425a      	negs	r2, r3
    2182:	415a      	adcs	r2, r3
    2184:	602a      	str	r2, [r5, #0]
    2186:	e7ee      	b.n	2166 <__swhatbuf_r+0x1e>
    2188:	2340      	movs	r3, #64	; 0x40
    218a:	2000      	movs	r0, #0
    218c:	6023      	str	r3, [r4, #0]
    218e:	b016      	add	sp, #88	; 0x58
    2190:	bd70      	pop	{r4, r5, r6, pc}
	...

00002194 <__smakebuf_r>:
    2194:	898b      	ldrh	r3, [r1, #12]
    2196:	b573      	push	{r0, r1, r4, r5, r6, lr}
    2198:	079d      	lsls	r5, r3, #30
    219a:	4606      	mov	r6, r0
    219c:	460c      	mov	r4, r1
    219e:	d507      	bpl.n	21b0 <__smakebuf_r+0x1c>
    21a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
    21a4:	6023      	str	r3, [r4, #0]
    21a6:	6123      	str	r3, [r4, #16]
    21a8:	2301      	movs	r3, #1
    21aa:	6163      	str	r3, [r4, #20]
    21ac:	b002      	add	sp, #8
    21ae:	bd70      	pop	{r4, r5, r6, pc}
    21b0:	466a      	mov	r2, sp
    21b2:	ab01      	add	r3, sp, #4
    21b4:	f7ff ffc8 	bl	2148 <__swhatbuf_r>
    21b8:	9900      	ldr	r1, [sp, #0]
    21ba:	4605      	mov	r5, r0
    21bc:	4630      	mov	r0, r6
    21be:	f000 f891 	bl	22e4 <_malloc_r>
    21c2:	b948      	cbnz	r0, 21d8 <__smakebuf_r+0x44>
    21c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    21c8:	059a      	lsls	r2, r3, #22
    21ca:	d4ef      	bmi.n	21ac <__smakebuf_r+0x18>
    21cc:	f023 0303 	bic.w	r3, r3, #3
    21d0:	f043 0302 	orr.w	r3, r3, #2
    21d4:	81a3      	strh	r3, [r4, #12]
    21d6:	e7e3      	b.n	21a0 <__smakebuf_r+0xc>
    21d8:	4b0d      	ldr	r3, [pc, #52]	; (2210 <__smakebuf_r+0x7c>)
    21da:	62b3      	str	r3, [r6, #40]	; 0x28
    21dc:	89a3      	ldrh	r3, [r4, #12]
    21de:	6020      	str	r0, [r4, #0]
    21e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    21e4:	81a3      	strh	r3, [r4, #12]
    21e6:	9b00      	ldr	r3, [sp, #0]
    21e8:	6120      	str	r0, [r4, #16]
    21ea:	6163      	str	r3, [r4, #20]
    21ec:	9b01      	ldr	r3, [sp, #4]
    21ee:	b15b      	cbz	r3, 2208 <__smakebuf_r+0x74>
    21f0:	4630      	mov	r0, r6
    21f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    21f6:	f000 fc5f 	bl	2ab8 <_isatty_r>
    21fa:	b128      	cbz	r0, 2208 <__smakebuf_r+0x74>
    21fc:	89a3      	ldrh	r3, [r4, #12]
    21fe:	f023 0303 	bic.w	r3, r3, #3
    2202:	f043 0301 	orr.w	r3, r3, #1
    2206:	81a3      	strh	r3, [r4, #12]
    2208:	89a0      	ldrh	r0, [r4, #12]
    220a:	4305      	orrs	r5, r0
    220c:	81a5      	strh	r5, [r4, #12]
    220e:	e7cd      	b.n	21ac <__smakebuf_r+0x18>
    2210:	00001fa1 	.word	0x00001fa1

00002214 <_free_r>:
    2214:	b538      	push	{r3, r4, r5, lr}
    2216:	4605      	mov	r5, r0
    2218:	2900      	cmp	r1, #0
    221a:	d040      	beq.n	229e <_free_r+0x8a>
    221c:	f851 3c04 	ldr.w	r3, [r1, #-4]
    2220:	1f0c      	subs	r4, r1, #4
    2222:	2b00      	cmp	r3, #0
    2224:	bfb8      	it	lt
    2226:	18e4      	addlt	r4, r4, r3
    2228:	f000 fc76 	bl	2b18 <__malloc_lock>
    222c:	4a1c      	ldr	r2, [pc, #112]	; (22a0 <_free_r+0x8c>)
    222e:	6813      	ldr	r3, [r2, #0]
    2230:	b933      	cbnz	r3, 2240 <_free_r+0x2c>
    2232:	6063      	str	r3, [r4, #4]
    2234:	6014      	str	r4, [r2, #0]
    2236:	4628      	mov	r0, r5
    2238:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    223c:	f000 bc72 	b.w	2b24 <__malloc_unlock>
    2240:	42a3      	cmp	r3, r4
    2242:	d908      	bls.n	2256 <_free_r+0x42>
    2244:	6820      	ldr	r0, [r4, #0]
    2246:	1821      	adds	r1, r4, r0
    2248:	428b      	cmp	r3, r1
    224a:	bf01      	itttt	eq
    224c:	6819      	ldreq	r1, [r3, #0]
    224e:	685b      	ldreq	r3, [r3, #4]
    2250:	1809      	addeq	r1, r1, r0
    2252:	6021      	streq	r1, [r4, #0]
    2254:	e7ed      	b.n	2232 <_free_r+0x1e>
    2256:	461a      	mov	r2, r3
    2258:	685b      	ldr	r3, [r3, #4]
    225a:	b10b      	cbz	r3, 2260 <_free_r+0x4c>
    225c:	42a3      	cmp	r3, r4
    225e:	d9fa      	bls.n	2256 <_free_r+0x42>
    2260:	6811      	ldr	r1, [r2, #0]
    2262:	1850      	adds	r0, r2, r1
    2264:	42a0      	cmp	r0, r4
    2266:	d10b      	bne.n	2280 <_free_r+0x6c>
    2268:	6820      	ldr	r0, [r4, #0]
    226a:	4401      	add	r1, r0
    226c:	1850      	adds	r0, r2, r1
    226e:	4283      	cmp	r3, r0
    2270:	6011      	str	r1, [r2, #0]
    2272:	d1e0      	bne.n	2236 <_free_r+0x22>
    2274:	6818      	ldr	r0, [r3, #0]
    2276:	685b      	ldr	r3, [r3, #4]
    2278:	4401      	add	r1, r0
    227a:	6011      	str	r1, [r2, #0]
    227c:	6053      	str	r3, [r2, #4]
    227e:	e7da      	b.n	2236 <_free_r+0x22>
    2280:	d902      	bls.n	2288 <_free_r+0x74>
    2282:	230c      	movs	r3, #12
    2284:	602b      	str	r3, [r5, #0]
    2286:	e7d6      	b.n	2236 <_free_r+0x22>
    2288:	6820      	ldr	r0, [r4, #0]
    228a:	1821      	adds	r1, r4, r0
    228c:	428b      	cmp	r3, r1
    228e:	bf01      	itttt	eq
    2290:	6819      	ldreq	r1, [r3, #0]
    2292:	685b      	ldreq	r3, [r3, #4]
    2294:	1809      	addeq	r1, r1, r0
    2296:	6021      	streq	r1, [r4, #0]
    2298:	6063      	str	r3, [r4, #4]
    229a:	6054      	str	r4, [r2, #4]
    229c:	e7cb      	b.n	2236 <_free_r+0x22>
    229e:	bd38      	pop	{r3, r4, r5, pc}
    22a0:	2000009c 	.word	0x2000009c

000022a4 <sbrk_aligned>:
    22a4:	b570      	push	{r4, r5, r6, lr}
    22a6:	4e0e      	ldr	r6, [pc, #56]	; (22e0 <sbrk_aligned+0x3c>)
    22a8:	460c      	mov	r4, r1
    22aa:	6831      	ldr	r1, [r6, #0]
    22ac:	4605      	mov	r5, r0
    22ae:	b911      	cbnz	r1, 22b6 <sbrk_aligned+0x12>
    22b0:	f000 fb7a 	bl	29a8 <_sbrk_r>
    22b4:	6030      	str	r0, [r6, #0]
    22b6:	4621      	mov	r1, r4
    22b8:	4628      	mov	r0, r5
    22ba:	f000 fb75 	bl	29a8 <_sbrk_r>
    22be:	1c43      	adds	r3, r0, #1
    22c0:	d00a      	beq.n	22d8 <sbrk_aligned+0x34>
    22c2:	1cc4      	adds	r4, r0, #3
    22c4:	f024 0403 	bic.w	r4, r4, #3
    22c8:	42a0      	cmp	r0, r4
    22ca:	d007      	beq.n	22dc <sbrk_aligned+0x38>
    22cc:	1a21      	subs	r1, r4, r0
    22ce:	4628      	mov	r0, r5
    22d0:	f000 fb6a 	bl	29a8 <_sbrk_r>
    22d4:	3001      	adds	r0, #1
    22d6:	d101      	bne.n	22dc <sbrk_aligned+0x38>
    22d8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    22dc:	4620      	mov	r0, r4
    22de:	bd70      	pop	{r4, r5, r6, pc}
    22e0:	200000a0 	.word	0x200000a0

000022e4 <_malloc_r>:
    22e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    22e8:	1ccd      	adds	r5, r1, #3
    22ea:	f025 0503 	bic.w	r5, r5, #3
    22ee:	3508      	adds	r5, #8
    22f0:	2d0c      	cmp	r5, #12
    22f2:	bf38      	it	cc
    22f4:	250c      	movcc	r5, #12
    22f6:	2d00      	cmp	r5, #0
    22f8:	4607      	mov	r7, r0
    22fa:	db01      	blt.n	2300 <_malloc_r+0x1c>
    22fc:	42a9      	cmp	r1, r5
    22fe:	d905      	bls.n	230c <_malloc_r+0x28>
    2300:	230c      	movs	r3, #12
    2302:	2600      	movs	r6, #0
    2304:	603b      	str	r3, [r7, #0]
    2306:	4630      	mov	r0, r6
    2308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    230c:	4e2e      	ldr	r6, [pc, #184]	; (23c8 <_malloc_r+0xe4>)
    230e:	f000 fc03 	bl	2b18 <__malloc_lock>
    2312:	6833      	ldr	r3, [r6, #0]
    2314:	461c      	mov	r4, r3
    2316:	bb34      	cbnz	r4, 2366 <_malloc_r+0x82>
    2318:	4629      	mov	r1, r5
    231a:	4638      	mov	r0, r7
    231c:	f7ff ffc2 	bl	22a4 <sbrk_aligned>
    2320:	1c43      	adds	r3, r0, #1
    2322:	4604      	mov	r4, r0
    2324:	d14d      	bne.n	23c2 <_malloc_r+0xde>
    2326:	6834      	ldr	r4, [r6, #0]
    2328:	4626      	mov	r6, r4
    232a:	2e00      	cmp	r6, #0
    232c:	d140      	bne.n	23b0 <_malloc_r+0xcc>
    232e:	6823      	ldr	r3, [r4, #0]
    2330:	4631      	mov	r1, r6
    2332:	4638      	mov	r0, r7
    2334:	eb04 0803 	add.w	r8, r4, r3
    2338:	f000 fb36 	bl	29a8 <_sbrk_r>
    233c:	4580      	cmp	r8, r0
    233e:	d13a      	bne.n	23b6 <_malloc_r+0xd2>
    2340:	6821      	ldr	r1, [r4, #0]
    2342:	3503      	adds	r5, #3
    2344:	1a6d      	subs	r5, r5, r1
    2346:	f025 0503 	bic.w	r5, r5, #3
    234a:	3508      	adds	r5, #8
    234c:	2d0c      	cmp	r5, #12
    234e:	bf38      	it	cc
    2350:	250c      	movcc	r5, #12
    2352:	4638      	mov	r0, r7
    2354:	4629      	mov	r1, r5
    2356:	f7ff ffa5 	bl	22a4 <sbrk_aligned>
    235a:	3001      	adds	r0, #1
    235c:	d02b      	beq.n	23b6 <_malloc_r+0xd2>
    235e:	6823      	ldr	r3, [r4, #0]
    2360:	442b      	add	r3, r5
    2362:	6023      	str	r3, [r4, #0]
    2364:	e00e      	b.n	2384 <_malloc_r+0xa0>
    2366:	6822      	ldr	r2, [r4, #0]
    2368:	1b52      	subs	r2, r2, r5
    236a:	d41e      	bmi.n	23aa <_malloc_r+0xc6>
    236c:	2a0b      	cmp	r2, #11
    236e:	d916      	bls.n	239e <_malloc_r+0xba>
    2370:	1961      	adds	r1, r4, r5
    2372:	42a3      	cmp	r3, r4
    2374:	6025      	str	r5, [r4, #0]
    2376:	bf18      	it	ne
    2378:	6059      	strne	r1, [r3, #4]
    237a:	6863      	ldr	r3, [r4, #4]
    237c:	bf08      	it	eq
    237e:	6031      	streq	r1, [r6, #0]
    2380:	5162      	str	r2, [r4, r5]
    2382:	604b      	str	r3, [r1, #4]
    2384:	4638      	mov	r0, r7
    2386:	f104 060b 	add.w	r6, r4, #11
    238a:	f000 fbcb 	bl	2b24 <__malloc_unlock>
    238e:	f026 0607 	bic.w	r6, r6, #7
    2392:	1d23      	adds	r3, r4, #4
    2394:	1af2      	subs	r2, r6, r3
    2396:	d0b6      	beq.n	2306 <_malloc_r+0x22>
    2398:	1b9b      	subs	r3, r3, r6
    239a:	50a3      	str	r3, [r4, r2]
    239c:	e7b3      	b.n	2306 <_malloc_r+0x22>
    239e:	6862      	ldr	r2, [r4, #4]
    23a0:	42a3      	cmp	r3, r4
    23a2:	bf0c      	ite	eq
    23a4:	6032      	streq	r2, [r6, #0]
    23a6:	605a      	strne	r2, [r3, #4]
    23a8:	e7ec      	b.n	2384 <_malloc_r+0xa0>
    23aa:	4623      	mov	r3, r4
    23ac:	6864      	ldr	r4, [r4, #4]
    23ae:	e7b2      	b.n	2316 <_malloc_r+0x32>
    23b0:	4634      	mov	r4, r6
    23b2:	6876      	ldr	r6, [r6, #4]
    23b4:	e7b9      	b.n	232a <_malloc_r+0x46>
    23b6:	230c      	movs	r3, #12
    23b8:	4638      	mov	r0, r7
    23ba:	603b      	str	r3, [r7, #0]
    23bc:	f000 fbb2 	bl	2b24 <__malloc_unlock>
    23c0:	e7a1      	b.n	2306 <_malloc_r+0x22>
    23c2:	6025      	str	r5, [r4, #0]
    23c4:	e7de      	b.n	2384 <_malloc_r+0xa0>
    23c6:	bf00      	nop
    23c8:	2000009c 	.word	0x2000009c

000023cc <__sfputc_r>:
    23cc:	6893      	ldr	r3, [r2, #8]
    23ce:	b410      	push	{r4}
    23d0:	3b01      	subs	r3, #1
    23d2:	2b00      	cmp	r3, #0
    23d4:	6093      	str	r3, [r2, #8]
    23d6:	da07      	bge.n	23e8 <__sfputc_r+0x1c>
    23d8:	6994      	ldr	r4, [r2, #24]
    23da:	42a3      	cmp	r3, r4
    23dc:	db01      	blt.n	23e2 <__sfputc_r+0x16>
    23de:	290a      	cmp	r1, #10
    23e0:	d102      	bne.n	23e8 <__sfputc_r+0x1c>
    23e2:	bc10      	pop	{r4}
    23e4:	f7ff bc3a 	b.w	1c5c <__swbuf_r>
    23e8:	6813      	ldr	r3, [r2, #0]
    23ea:	1c58      	adds	r0, r3, #1
    23ec:	6010      	str	r0, [r2, #0]
    23ee:	7019      	strb	r1, [r3, #0]
    23f0:	4608      	mov	r0, r1
    23f2:	bc10      	pop	{r4}
    23f4:	4770      	bx	lr

000023f6 <__sfputs_r>:
    23f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    23f8:	4606      	mov	r6, r0
    23fa:	460f      	mov	r7, r1
    23fc:	4614      	mov	r4, r2
    23fe:	18d5      	adds	r5, r2, r3
    2400:	42ac      	cmp	r4, r5
    2402:	d101      	bne.n	2408 <__sfputs_r+0x12>
    2404:	2000      	movs	r0, #0
    2406:	e007      	b.n	2418 <__sfputs_r+0x22>
    2408:	463a      	mov	r2, r7
    240a:	4630      	mov	r0, r6
    240c:	f814 1b01 	ldrb.w	r1, [r4], #1
    2410:	f7ff ffdc 	bl	23cc <__sfputc_r>
    2414:	1c43      	adds	r3, r0, #1
    2416:	d1f3      	bne.n	2400 <__sfputs_r+0xa>
    2418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000241c <_vfiprintf_r>:
    241c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2420:	460d      	mov	r5, r1
    2422:	4614      	mov	r4, r2
    2424:	4698      	mov	r8, r3
    2426:	4606      	mov	r6, r0
    2428:	b09d      	sub	sp, #116	; 0x74
    242a:	b118      	cbz	r0, 2434 <_vfiprintf_r+0x18>
    242c:	6983      	ldr	r3, [r0, #24]
    242e:	b90b      	cbnz	r3, 2434 <_vfiprintf_r+0x18>
    2430:	f7ff fdea 	bl	2008 <__sinit>
    2434:	4b89      	ldr	r3, [pc, #548]	; (265c <_vfiprintf_r+0x240>)
    2436:	429d      	cmp	r5, r3
    2438:	d11b      	bne.n	2472 <_vfiprintf_r+0x56>
    243a:	6875      	ldr	r5, [r6, #4]
    243c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    243e:	07d9      	lsls	r1, r3, #31
    2440:	d405      	bmi.n	244e <_vfiprintf_r+0x32>
    2442:	89ab      	ldrh	r3, [r5, #12]
    2444:	059a      	lsls	r2, r3, #22
    2446:	d402      	bmi.n	244e <_vfiprintf_r+0x32>
    2448:	6da8      	ldr	r0, [r5, #88]	; 0x58
    244a:	f7ff fe7b 	bl	2144 <__retarget_lock_acquire_recursive>
    244e:	89ab      	ldrh	r3, [r5, #12]
    2450:	071b      	lsls	r3, r3, #28
    2452:	d501      	bpl.n	2458 <_vfiprintf_r+0x3c>
    2454:	692b      	ldr	r3, [r5, #16]
    2456:	b9eb      	cbnz	r3, 2494 <_vfiprintf_r+0x78>
    2458:	4629      	mov	r1, r5
    245a:	4630      	mov	r0, r6
    245c:	f7ff fc50 	bl	1d00 <__swsetup_r>
    2460:	b1c0      	cbz	r0, 2494 <_vfiprintf_r+0x78>
    2462:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    2464:	07dc      	lsls	r4, r3, #31
    2466:	d50e      	bpl.n	2486 <_vfiprintf_r+0x6a>
    2468:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    246c:	b01d      	add	sp, #116	; 0x74
    246e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2472:	4b7b      	ldr	r3, [pc, #492]	; (2660 <_vfiprintf_r+0x244>)
    2474:	429d      	cmp	r5, r3
    2476:	d101      	bne.n	247c <_vfiprintf_r+0x60>
    2478:	68b5      	ldr	r5, [r6, #8]
    247a:	e7df      	b.n	243c <_vfiprintf_r+0x20>
    247c:	4b79      	ldr	r3, [pc, #484]	; (2664 <_vfiprintf_r+0x248>)
    247e:	429d      	cmp	r5, r3
    2480:	bf08      	it	eq
    2482:	68f5      	ldreq	r5, [r6, #12]
    2484:	e7da      	b.n	243c <_vfiprintf_r+0x20>
    2486:	89ab      	ldrh	r3, [r5, #12]
    2488:	0598      	lsls	r0, r3, #22
    248a:	d4ed      	bmi.n	2468 <_vfiprintf_r+0x4c>
    248c:	6da8      	ldr	r0, [r5, #88]	; 0x58
    248e:	f7ff fe5a 	bl	2146 <__retarget_lock_release_recursive>
    2492:	e7e9      	b.n	2468 <_vfiprintf_r+0x4c>
    2494:	2300      	movs	r3, #0
    2496:	9309      	str	r3, [sp, #36]	; 0x24
    2498:	2320      	movs	r3, #32
    249a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    249e:	2330      	movs	r3, #48	; 0x30
    24a0:	f04f 0901 	mov.w	r9, #1
    24a4:	f8cd 800c 	str.w	r8, [sp, #12]
    24a8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 2668 <_vfiprintf_r+0x24c>
    24ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    24b0:	4623      	mov	r3, r4
    24b2:	469a      	mov	sl, r3
    24b4:	f813 2b01 	ldrb.w	r2, [r3], #1
    24b8:	b10a      	cbz	r2, 24be <_vfiprintf_r+0xa2>
    24ba:	2a25      	cmp	r2, #37	; 0x25
    24bc:	d1f9      	bne.n	24b2 <_vfiprintf_r+0x96>
    24be:	ebba 0b04 	subs.w	fp, sl, r4
    24c2:	d00b      	beq.n	24dc <_vfiprintf_r+0xc0>
    24c4:	465b      	mov	r3, fp
    24c6:	4622      	mov	r2, r4
    24c8:	4629      	mov	r1, r5
    24ca:	4630      	mov	r0, r6
    24cc:	f7ff ff93 	bl	23f6 <__sfputs_r>
    24d0:	3001      	adds	r0, #1
    24d2:	f000 80aa 	beq.w	262a <_vfiprintf_r+0x20e>
    24d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    24d8:	445a      	add	r2, fp
    24da:	9209      	str	r2, [sp, #36]	; 0x24
    24dc:	f89a 3000 	ldrb.w	r3, [sl]
    24e0:	2b00      	cmp	r3, #0
    24e2:	f000 80a2 	beq.w	262a <_vfiprintf_r+0x20e>
    24e6:	2300      	movs	r3, #0
    24e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    24ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
    24f0:	f10a 0a01 	add.w	sl, sl, #1
    24f4:	9304      	str	r3, [sp, #16]
    24f6:	9307      	str	r3, [sp, #28]
    24f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    24fc:	931a      	str	r3, [sp, #104]	; 0x68
    24fe:	4654      	mov	r4, sl
    2500:	2205      	movs	r2, #5
    2502:	f814 1b01 	ldrb.w	r1, [r4], #1
    2506:	4858      	ldr	r0, [pc, #352]	; (2668 <_vfiprintf_r+0x24c>)
    2508:	f000 faf8 	bl	2afc <memchr>
    250c:	9a04      	ldr	r2, [sp, #16]
    250e:	b9d8      	cbnz	r0, 2548 <_vfiprintf_r+0x12c>
    2510:	06d1      	lsls	r1, r2, #27
    2512:	bf44      	itt	mi
    2514:	2320      	movmi	r3, #32
    2516:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    251a:	0713      	lsls	r3, r2, #28
    251c:	bf44      	itt	mi
    251e:	232b      	movmi	r3, #43	; 0x2b
    2520:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    2524:	f89a 3000 	ldrb.w	r3, [sl]
    2528:	2b2a      	cmp	r3, #42	; 0x2a
    252a:	d015      	beq.n	2558 <_vfiprintf_r+0x13c>
    252c:	4654      	mov	r4, sl
    252e:	2000      	movs	r0, #0
    2530:	f04f 0c0a 	mov.w	ip, #10
    2534:	9a07      	ldr	r2, [sp, #28]
    2536:	4621      	mov	r1, r4
    2538:	f811 3b01 	ldrb.w	r3, [r1], #1
    253c:	3b30      	subs	r3, #48	; 0x30
    253e:	2b09      	cmp	r3, #9
    2540:	d94e      	bls.n	25e0 <_vfiprintf_r+0x1c4>
    2542:	b1b0      	cbz	r0, 2572 <_vfiprintf_r+0x156>
    2544:	9207      	str	r2, [sp, #28]
    2546:	e014      	b.n	2572 <_vfiprintf_r+0x156>
    2548:	eba0 0308 	sub.w	r3, r0, r8
    254c:	fa09 f303 	lsl.w	r3, r9, r3
    2550:	4313      	orrs	r3, r2
    2552:	46a2      	mov	sl, r4
    2554:	9304      	str	r3, [sp, #16]
    2556:	e7d2      	b.n	24fe <_vfiprintf_r+0xe2>
    2558:	9b03      	ldr	r3, [sp, #12]
    255a:	1d19      	adds	r1, r3, #4
    255c:	681b      	ldr	r3, [r3, #0]
    255e:	9103      	str	r1, [sp, #12]
    2560:	2b00      	cmp	r3, #0
    2562:	bfbb      	ittet	lt
    2564:	425b      	neglt	r3, r3
    2566:	f042 0202 	orrlt.w	r2, r2, #2
    256a:	9307      	strge	r3, [sp, #28]
    256c:	9307      	strlt	r3, [sp, #28]
    256e:	bfb8      	it	lt
    2570:	9204      	strlt	r2, [sp, #16]
    2572:	7823      	ldrb	r3, [r4, #0]
    2574:	2b2e      	cmp	r3, #46	; 0x2e
    2576:	d10c      	bne.n	2592 <_vfiprintf_r+0x176>
    2578:	7863      	ldrb	r3, [r4, #1]
    257a:	2b2a      	cmp	r3, #42	; 0x2a
    257c:	d135      	bne.n	25ea <_vfiprintf_r+0x1ce>
    257e:	9b03      	ldr	r3, [sp, #12]
    2580:	3402      	adds	r4, #2
    2582:	1d1a      	adds	r2, r3, #4
    2584:	681b      	ldr	r3, [r3, #0]
    2586:	9203      	str	r2, [sp, #12]
    2588:	2b00      	cmp	r3, #0
    258a:	bfb8      	it	lt
    258c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
    2590:	9305      	str	r3, [sp, #20]
    2592:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 266c <_vfiprintf_r+0x250>
    2596:	2203      	movs	r2, #3
    2598:	4650      	mov	r0, sl
    259a:	7821      	ldrb	r1, [r4, #0]
    259c:	f000 faae 	bl	2afc <memchr>
    25a0:	b140      	cbz	r0, 25b4 <_vfiprintf_r+0x198>
    25a2:	2340      	movs	r3, #64	; 0x40
    25a4:	eba0 000a 	sub.w	r0, r0, sl
    25a8:	fa03 f000 	lsl.w	r0, r3, r0
    25ac:	9b04      	ldr	r3, [sp, #16]
    25ae:	3401      	adds	r4, #1
    25b0:	4303      	orrs	r3, r0
    25b2:	9304      	str	r3, [sp, #16]
    25b4:	f814 1b01 	ldrb.w	r1, [r4], #1
    25b8:	2206      	movs	r2, #6
    25ba:	482d      	ldr	r0, [pc, #180]	; (2670 <_vfiprintf_r+0x254>)
    25bc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    25c0:	f000 fa9c 	bl	2afc <memchr>
    25c4:	2800      	cmp	r0, #0
    25c6:	d03f      	beq.n	2648 <_vfiprintf_r+0x22c>
    25c8:	4b2a      	ldr	r3, [pc, #168]	; (2674 <_vfiprintf_r+0x258>)
    25ca:	bb1b      	cbnz	r3, 2614 <_vfiprintf_r+0x1f8>
    25cc:	9b03      	ldr	r3, [sp, #12]
    25ce:	3307      	adds	r3, #7
    25d0:	f023 0307 	bic.w	r3, r3, #7
    25d4:	3308      	adds	r3, #8
    25d6:	9303      	str	r3, [sp, #12]
    25d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    25da:	443b      	add	r3, r7
    25dc:	9309      	str	r3, [sp, #36]	; 0x24
    25de:	e767      	b.n	24b0 <_vfiprintf_r+0x94>
    25e0:	460c      	mov	r4, r1
    25e2:	2001      	movs	r0, #1
    25e4:	fb0c 3202 	mla	r2, ip, r2, r3
    25e8:	e7a5      	b.n	2536 <_vfiprintf_r+0x11a>
    25ea:	2300      	movs	r3, #0
    25ec:	f04f 0c0a 	mov.w	ip, #10
    25f0:	4619      	mov	r1, r3
    25f2:	3401      	adds	r4, #1
    25f4:	9305      	str	r3, [sp, #20]
    25f6:	4620      	mov	r0, r4
    25f8:	f810 2b01 	ldrb.w	r2, [r0], #1
    25fc:	3a30      	subs	r2, #48	; 0x30
    25fe:	2a09      	cmp	r2, #9
    2600:	d903      	bls.n	260a <_vfiprintf_r+0x1ee>
    2602:	2b00      	cmp	r3, #0
    2604:	d0c5      	beq.n	2592 <_vfiprintf_r+0x176>
    2606:	9105      	str	r1, [sp, #20]
    2608:	e7c3      	b.n	2592 <_vfiprintf_r+0x176>
    260a:	4604      	mov	r4, r0
    260c:	2301      	movs	r3, #1
    260e:	fb0c 2101 	mla	r1, ip, r1, r2
    2612:	e7f0      	b.n	25f6 <_vfiprintf_r+0x1da>
    2614:	ab03      	add	r3, sp, #12
    2616:	9300      	str	r3, [sp, #0]
    2618:	462a      	mov	r2, r5
    261a:	4630      	mov	r0, r6
    261c:	4b16      	ldr	r3, [pc, #88]	; (2678 <_vfiprintf_r+0x25c>)
    261e:	a904      	add	r1, sp, #16
    2620:	f3af 8000 	nop.w
    2624:	4607      	mov	r7, r0
    2626:	1c78      	adds	r0, r7, #1
    2628:	d1d6      	bne.n	25d8 <_vfiprintf_r+0x1bc>
    262a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    262c:	07d9      	lsls	r1, r3, #31
    262e:	d405      	bmi.n	263c <_vfiprintf_r+0x220>
    2630:	89ab      	ldrh	r3, [r5, #12]
    2632:	059a      	lsls	r2, r3, #22
    2634:	d402      	bmi.n	263c <_vfiprintf_r+0x220>
    2636:	6da8      	ldr	r0, [r5, #88]	; 0x58
    2638:	f7ff fd85 	bl	2146 <__retarget_lock_release_recursive>
    263c:	89ab      	ldrh	r3, [r5, #12]
    263e:	065b      	lsls	r3, r3, #25
    2640:	f53f af12 	bmi.w	2468 <_vfiprintf_r+0x4c>
    2644:	9809      	ldr	r0, [sp, #36]	; 0x24
    2646:	e711      	b.n	246c <_vfiprintf_r+0x50>
    2648:	ab03      	add	r3, sp, #12
    264a:	9300      	str	r3, [sp, #0]
    264c:	462a      	mov	r2, r5
    264e:	4630      	mov	r0, r6
    2650:	4b09      	ldr	r3, [pc, #36]	; (2678 <_vfiprintf_r+0x25c>)
    2652:	a904      	add	r1, sp, #16
    2654:	f000 f882 	bl	275c <_printf_i>
    2658:	e7e4      	b.n	2624 <_vfiprintf_r+0x208>
    265a:	bf00      	nop
    265c:	000032bc 	.word	0x000032bc
    2660:	000032dc 	.word	0x000032dc
    2664:	0000329c 	.word	0x0000329c
    2668:	000032fc 	.word	0x000032fc
    266c:	00003302 	.word	0x00003302
    2670:	00003306 	.word	0x00003306
    2674:	00000000 	.word	0x00000000
    2678:	000023f7 	.word	0x000023f7

0000267c <_printf_common>:
    267c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2680:	4616      	mov	r6, r2
    2682:	4699      	mov	r9, r3
    2684:	688a      	ldr	r2, [r1, #8]
    2686:	690b      	ldr	r3, [r1, #16]
    2688:	4607      	mov	r7, r0
    268a:	4293      	cmp	r3, r2
    268c:	bfb8      	it	lt
    268e:	4613      	movlt	r3, r2
    2690:	6033      	str	r3, [r6, #0]
    2692:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    2696:	460c      	mov	r4, r1
    2698:	f8dd 8020 	ldr.w	r8, [sp, #32]
    269c:	b10a      	cbz	r2, 26a2 <_printf_common+0x26>
    269e:	3301      	adds	r3, #1
    26a0:	6033      	str	r3, [r6, #0]
    26a2:	6823      	ldr	r3, [r4, #0]
    26a4:	0699      	lsls	r1, r3, #26
    26a6:	bf42      	ittt	mi
    26a8:	6833      	ldrmi	r3, [r6, #0]
    26aa:	3302      	addmi	r3, #2
    26ac:	6033      	strmi	r3, [r6, #0]
    26ae:	6825      	ldr	r5, [r4, #0]
    26b0:	f015 0506 	ands.w	r5, r5, #6
    26b4:	d106      	bne.n	26c4 <_printf_common+0x48>
    26b6:	f104 0a19 	add.w	sl, r4, #25
    26ba:	68e3      	ldr	r3, [r4, #12]
    26bc:	6832      	ldr	r2, [r6, #0]
    26be:	1a9b      	subs	r3, r3, r2
    26c0:	42ab      	cmp	r3, r5
    26c2:	dc28      	bgt.n	2716 <_printf_common+0x9a>
    26c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
    26c8:	1e13      	subs	r3, r2, #0
    26ca:	6822      	ldr	r2, [r4, #0]
    26cc:	bf18      	it	ne
    26ce:	2301      	movne	r3, #1
    26d0:	0692      	lsls	r2, r2, #26
    26d2:	d42d      	bmi.n	2730 <_printf_common+0xb4>
    26d4:	4649      	mov	r1, r9
    26d6:	4638      	mov	r0, r7
    26d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
    26dc:	47c0      	blx	r8
    26de:	3001      	adds	r0, #1
    26e0:	d020      	beq.n	2724 <_printf_common+0xa8>
    26e2:	6823      	ldr	r3, [r4, #0]
    26e4:	68e5      	ldr	r5, [r4, #12]
    26e6:	f003 0306 	and.w	r3, r3, #6
    26ea:	2b04      	cmp	r3, #4
    26ec:	bf18      	it	ne
    26ee:	2500      	movne	r5, #0
    26f0:	6832      	ldr	r2, [r6, #0]
    26f2:	f04f 0600 	mov.w	r6, #0
    26f6:	68a3      	ldr	r3, [r4, #8]
    26f8:	bf08      	it	eq
    26fa:	1aad      	subeq	r5, r5, r2
    26fc:	6922      	ldr	r2, [r4, #16]
    26fe:	bf08      	it	eq
    2700:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    2704:	4293      	cmp	r3, r2
    2706:	bfc4      	itt	gt
    2708:	1a9b      	subgt	r3, r3, r2
    270a:	18ed      	addgt	r5, r5, r3
    270c:	341a      	adds	r4, #26
    270e:	42b5      	cmp	r5, r6
    2710:	d11a      	bne.n	2748 <_printf_common+0xcc>
    2712:	2000      	movs	r0, #0
    2714:	e008      	b.n	2728 <_printf_common+0xac>
    2716:	2301      	movs	r3, #1
    2718:	4652      	mov	r2, sl
    271a:	4649      	mov	r1, r9
    271c:	4638      	mov	r0, r7
    271e:	47c0      	blx	r8
    2720:	3001      	adds	r0, #1
    2722:	d103      	bne.n	272c <_printf_common+0xb0>
    2724:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    272c:	3501      	adds	r5, #1
    272e:	e7c4      	b.n	26ba <_printf_common+0x3e>
    2730:	2030      	movs	r0, #48	; 0x30
    2732:	18e1      	adds	r1, r4, r3
    2734:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    2738:	1c5a      	adds	r2, r3, #1
    273a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    273e:	4422      	add	r2, r4
    2740:	3302      	adds	r3, #2
    2742:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    2746:	e7c5      	b.n	26d4 <_printf_common+0x58>
    2748:	2301      	movs	r3, #1
    274a:	4622      	mov	r2, r4
    274c:	4649      	mov	r1, r9
    274e:	4638      	mov	r0, r7
    2750:	47c0      	blx	r8
    2752:	3001      	adds	r0, #1
    2754:	d0e6      	beq.n	2724 <_printf_common+0xa8>
    2756:	3601      	adds	r6, #1
    2758:	e7d9      	b.n	270e <_printf_common+0x92>
	...

0000275c <_printf_i>:
    275c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
    2760:	7e0f      	ldrb	r7, [r1, #24]
    2762:	4691      	mov	r9, r2
    2764:	2f78      	cmp	r7, #120	; 0x78
    2766:	4680      	mov	r8, r0
    2768:	460c      	mov	r4, r1
    276a:	469a      	mov	sl, r3
    276c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    276e:	f101 0243 	add.w	r2, r1, #67	; 0x43
    2772:	d807      	bhi.n	2784 <_printf_i+0x28>
    2774:	2f62      	cmp	r7, #98	; 0x62
    2776:	d80a      	bhi.n	278e <_printf_i+0x32>
    2778:	2f00      	cmp	r7, #0
    277a:	f000 80d9 	beq.w	2930 <_printf_i+0x1d4>
    277e:	2f58      	cmp	r7, #88	; 0x58
    2780:	f000 80a4 	beq.w	28cc <_printf_i+0x170>
    2784:	f104 0542 	add.w	r5, r4, #66	; 0x42
    2788:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
    278c:	e03a      	b.n	2804 <_printf_i+0xa8>
    278e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
    2792:	2b15      	cmp	r3, #21
    2794:	d8f6      	bhi.n	2784 <_printf_i+0x28>
    2796:	a101      	add	r1, pc, #4	; (adr r1, 279c <_printf_i+0x40>)
    2798:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
    279c:	000027f5 	.word	0x000027f5
    27a0:	00002809 	.word	0x00002809
    27a4:	00002785 	.word	0x00002785
    27a8:	00002785 	.word	0x00002785
    27ac:	00002785 	.word	0x00002785
    27b0:	00002785 	.word	0x00002785
    27b4:	00002809 	.word	0x00002809
    27b8:	00002785 	.word	0x00002785
    27bc:	00002785 	.word	0x00002785
    27c0:	00002785 	.word	0x00002785
    27c4:	00002785 	.word	0x00002785
    27c8:	00002917 	.word	0x00002917
    27cc:	00002839 	.word	0x00002839
    27d0:	000028f9 	.word	0x000028f9
    27d4:	00002785 	.word	0x00002785
    27d8:	00002785 	.word	0x00002785
    27dc:	00002939 	.word	0x00002939
    27e0:	00002785 	.word	0x00002785
    27e4:	00002839 	.word	0x00002839
    27e8:	00002785 	.word	0x00002785
    27ec:	00002785 	.word	0x00002785
    27f0:	00002901 	.word	0x00002901
    27f4:	682b      	ldr	r3, [r5, #0]
    27f6:	1d1a      	adds	r2, r3, #4
    27f8:	681b      	ldr	r3, [r3, #0]
    27fa:	602a      	str	r2, [r5, #0]
    27fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
    2800:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    2804:	2301      	movs	r3, #1
    2806:	e0a4      	b.n	2952 <_printf_i+0x1f6>
    2808:	6820      	ldr	r0, [r4, #0]
    280a:	6829      	ldr	r1, [r5, #0]
    280c:	0606      	lsls	r6, r0, #24
    280e:	f101 0304 	add.w	r3, r1, #4
    2812:	d50a      	bpl.n	282a <_printf_i+0xce>
    2814:	680e      	ldr	r6, [r1, #0]
    2816:	602b      	str	r3, [r5, #0]
    2818:	2e00      	cmp	r6, #0
    281a:	da03      	bge.n	2824 <_printf_i+0xc8>
    281c:	232d      	movs	r3, #45	; 0x2d
    281e:	4276      	negs	r6, r6
    2820:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    2824:	230a      	movs	r3, #10
    2826:	485e      	ldr	r0, [pc, #376]	; (29a0 <_printf_i+0x244>)
    2828:	e019      	b.n	285e <_printf_i+0x102>
    282a:	680e      	ldr	r6, [r1, #0]
    282c:	f010 0f40 	tst.w	r0, #64	; 0x40
    2830:	602b      	str	r3, [r5, #0]
    2832:	bf18      	it	ne
    2834:	b236      	sxthne	r6, r6
    2836:	e7ef      	b.n	2818 <_printf_i+0xbc>
    2838:	682b      	ldr	r3, [r5, #0]
    283a:	6820      	ldr	r0, [r4, #0]
    283c:	1d19      	adds	r1, r3, #4
    283e:	6029      	str	r1, [r5, #0]
    2840:	0601      	lsls	r1, r0, #24
    2842:	d501      	bpl.n	2848 <_printf_i+0xec>
    2844:	681e      	ldr	r6, [r3, #0]
    2846:	e002      	b.n	284e <_printf_i+0xf2>
    2848:	0646      	lsls	r6, r0, #25
    284a:	d5fb      	bpl.n	2844 <_printf_i+0xe8>
    284c:	881e      	ldrh	r6, [r3, #0]
    284e:	2f6f      	cmp	r7, #111	; 0x6f
    2850:	bf0c      	ite	eq
    2852:	2308      	moveq	r3, #8
    2854:	230a      	movne	r3, #10
    2856:	4852      	ldr	r0, [pc, #328]	; (29a0 <_printf_i+0x244>)
    2858:	2100      	movs	r1, #0
    285a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
    285e:	6865      	ldr	r5, [r4, #4]
    2860:	2d00      	cmp	r5, #0
    2862:	bfa8      	it	ge
    2864:	6821      	ldrge	r1, [r4, #0]
    2866:	60a5      	str	r5, [r4, #8]
    2868:	bfa4      	itt	ge
    286a:	f021 0104 	bicge.w	r1, r1, #4
    286e:	6021      	strge	r1, [r4, #0]
    2870:	b90e      	cbnz	r6, 2876 <_printf_i+0x11a>
    2872:	2d00      	cmp	r5, #0
    2874:	d04d      	beq.n	2912 <_printf_i+0x1b6>
    2876:	4615      	mov	r5, r2
    2878:	fbb6 f1f3 	udiv	r1, r6, r3
    287c:	fb03 6711 	mls	r7, r3, r1, r6
    2880:	5dc7      	ldrb	r7, [r0, r7]
    2882:	f805 7d01 	strb.w	r7, [r5, #-1]!
    2886:	4637      	mov	r7, r6
    2888:	42bb      	cmp	r3, r7
    288a:	460e      	mov	r6, r1
    288c:	d9f4      	bls.n	2878 <_printf_i+0x11c>
    288e:	2b08      	cmp	r3, #8
    2890:	d10b      	bne.n	28aa <_printf_i+0x14e>
    2892:	6823      	ldr	r3, [r4, #0]
    2894:	07de      	lsls	r6, r3, #31
    2896:	d508      	bpl.n	28aa <_printf_i+0x14e>
    2898:	6923      	ldr	r3, [r4, #16]
    289a:	6861      	ldr	r1, [r4, #4]
    289c:	4299      	cmp	r1, r3
    289e:	bfde      	ittt	le
    28a0:	2330      	movle	r3, #48	; 0x30
    28a2:	f805 3c01 	strble.w	r3, [r5, #-1]
    28a6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
    28aa:	1b52      	subs	r2, r2, r5
    28ac:	6122      	str	r2, [r4, #16]
    28ae:	464b      	mov	r3, r9
    28b0:	4621      	mov	r1, r4
    28b2:	4640      	mov	r0, r8
    28b4:	f8cd a000 	str.w	sl, [sp]
    28b8:	aa03      	add	r2, sp, #12
    28ba:	f7ff fedf 	bl	267c <_printf_common>
    28be:	3001      	adds	r0, #1
    28c0:	d14c      	bne.n	295c <_printf_i+0x200>
    28c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    28c6:	b004      	add	sp, #16
    28c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    28cc:	4834      	ldr	r0, [pc, #208]	; (29a0 <_printf_i+0x244>)
    28ce:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
    28d2:	6829      	ldr	r1, [r5, #0]
    28d4:	6823      	ldr	r3, [r4, #0]
    28d6:	f851 6b04 	ldr.w	r6, [r1], #4
    28da:	6029      	str	r1, [r5, #0]
    28dc:	061d      	lsls	r5, r3, #24
    28de:	d514      	bpl.n	290a <_printf_i+0x1ae>
    28e0:	07df      	lsls	r7, r3, #31
    28e2:	bf44      	itt	mi
    28e4:	f043 0320 	orrmi.w	r3, r3, #32
    28e8:	6023      	strmi	r3, [r4, #0]
    28ea:	b91e      	cbnz	r6, 28f4 <_printf_i+0x198>
    28ec:	6823      	ldr	r3, [r4, #0]
    28ee:	f023 0320 	bic.w	r3, r3, #32
    28f2:	6023      	str	r3, [r4, #0]
    28f4:	2310      	movs	r3, #16
    28f6:	e7af      	b.n	2858 <_printf_i+0xfc>
    28f8:	6823      	ldr	r3, [r4, #0]
    28fa:	f043 0320 	orr.w	r3, r3, #32
    28fe:	6023      	str	r3, [r4, #0]
    2900:	2378      	movs	r3, #120	; 0x78
    2902:	4828      	ldr	r0, [pc, #160]	; (29a4 <_printf_i+0x248>)
    2904:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
    2908:	e7e3      	b.n	28d2 <_printf_i+0x176>
    290a:	0659      	lsls	r1, r3, #25
    290c:	bf48      	it	mi
    290e:	b2b6      	uxthmi	r6, r6
    2910:	e7e6      	b.n	28e0 <_printf_i+0x184>
    2912:	4615      	mov	r5, r2
    2914:	e7bb      	b.n	288e <_printf_i+0x132>
    2916:	682b      	ldr	r3, [r5, #0]
    2918:	6826      	ldr	r6, [r4, #0]
    291a:	1d18      	adds	r0, r3, #4
    291c:	6961      	ldr	r1, [r4, #20]
    291e:	6028      	str	r0, [r5, #0]
    2920:	0635      	lsls	r5, r6, #24
    2922:	681b      	ldr	r3, [r3, #0]
    2924:	d501      	bpl.n	292a <_printf_i+0x1ce>
    2926:	6019      	str	r1, [r3, #0]
    2928:	e002      	b.n	2930 <_printf_i+0x1d4>
    292a:	0670      	lsls	r0, r6, #25
    292c:	d5fb      	bpl.n	2926 <_printf_i+0x1ca>
    292e:	8019      	strh	r1, [r3, #0]
    2930:	2300      	movs	r3, #0
    2932:	4615      	mov	r5, r2
    2934:	6123      	str	r3, [r4, #16]
    2936:	e7ba      	b.n	28ae <_printf_i+0x152>
    2938:	682b      	ldr	r3, [r5, #0]
    293a:	2100      	movs	r1, #0
    293c:	1d1a      	adds	r2, r3, #4
    293e:	602a      	str	r2, [r5, #0]
    2940:	681d      	ldr	r5, [r3, #0]
    2942:	6862      	ldr	r2, [r4, #4]
    2944:	4628      	mov	r0, r5
    2946:	f000 f8d9 	bl	2afc <memchr>
    294a:	b108      	cbz	r0, 2950 <_printf_i+0x1f4>
    294c:	1b40      	subs	r0, r0, r5
    294e:	6060      	str	r0, [r4, #4]
    2950:	6863      	ldr	r3, [r4, #4]
    2952:	6123      	str	r3, [r4, #16]
    2954:	2300      	movs	r3, #0
    2956:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    295a:	e7a8      	b.n	28ae <_printf_i+0x152>
    295c:	462a      	mov	r2, r5
    295e:	4649      	mov	r1, r9
    2960:	4640      	mov	r0, r8
    2962:	6923      	ldr	r3, [r4, #16]
    2964:	47d0      	blx	sl
    2966:	3001      	adds	r0, #1
    2968:	d0ab      	beq.n	28c2 <_printf_i+0x166>
    296a:	6823      	ldr	r3, [r4, #0]
    296c:	079b      	lsls	r3, r3, #30
    296e:	d413      	bmi.n	2998 <_printf_i+0x23c>
    2970:	68e0      	ldr	r0, [r4, #12]
    2972:	9b03      	ldr	r3, [sp, #12]
    2974:	4298      	cmp	r0, r3
    2976:	bfb8      	it	lt
    2978:	4618      	movlt	r0, r3
    297a:	e7a4      	b.n	28c6 <_printf_i+0x16a>
    297c:	2301      	movs	r3, #1
    297e:	4632      	mov	r2, r6
    2980:	4649      	mov	r1, r9
    2982:	4640      	mov	r0, r8
    2984:	47d0      	blx	sl
    2986:	3001      	adds	r0, #1
    2988:	d09b      	beq.n	28c2 <_printf_i+0x166>
    298a:	3501      	adds	r5, #1
    298c:	68e3      	ldr	r3, [r4, #12]
    298e:	9903      	ldr	r1, [sp, #12]
    2990:	1a5b      	subs	r3, r3, r1
    2992:	42ab      	cmp	r3, r5
    2994:	dcf2      	bgt.n	297c <_printf_i+0x220>
    2996:	e7eb      	b.n	2970 <_printf_i+0x214>
    2998:	2500      	movs	r5, #0
    299a:	f104 0619 	add.w	r6, r4, #25
    299e:	e7f5      	b.n	298c <_printf_i+0x230>
    29a0:	0000330d 	.word	0x0000330d
    29a4:	0000331e 	.word	0x0000331e

000029a8 <_sbrk_r>:
    29a8:	b538      	push	{r3, r4, r5, lr}
    29aa:	2300      	movs	r3, #0
    29ac:	4d05      	ldr	r5, [pc, #20]	; (29c4 <_sbrk_r+0x1c>)
    29ae:	4604      	mov	r4, r0
    29b0:	4608      	mov	r0, r1
    29b2:	602b      	str	r3, [r5, #0]
    29b4:	f000 f8f6 	bl	2ba4 <_sbrk>
    29b8:	1c43      	adds	r3, r0, #1
    29ba:	d102      	bne.n	29c2 <_sbrk_r+0x1a>
    29bc:	682b      	ldr	r3, [r5, #0]
    29be:	b103      	cbz	r3, 29c2 <_sbrk_r+0x1a>
    29c0:	6023      	str	r3, [r4, #0]
    29c2:	bd38      	pop	{r3, r4, r5, pc}
    29c4:	200000a4 	.word	0x200000a4

000029c8 <__sread>:
    29c8:	b510      	push	{r4, lr}
    29ca:	460c      	mov	r4, r1
    29cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    29d0:	f000 f8ae 	bl	2b30 <_read_r>
    29d4:	2800      	cmp	r0, #0
    29d6:	bfab      	itete	ge
    29d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
    29da:	89a3      	ldrhlt	r3, [r4, #12]
    29dc:	181b      	addge	r3, r3, r0
    29de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
    29e2:	bfac      	ite	ge
    29e4:	6563      	strge	r3, [r4, #84]	; 0x54
    29e6:	81a3      	strhlt	r3, [r4, #12]
    29e8:	bd10      	pop	{r4, pc}

000029ea <__swrite>:
    29ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    29ee:	461f      	mov	r7, r3
    29f0:	898b      	ldrh	r3, [r1, #12]
    29f2:	4605      	mov	r5, r0
    29f4:	05db      	lsls	r3, r3, #23
    29f6:	460c      	mov	r4, r1
    29f8:	4616      	mov	r6, r2
    29fa:	d505      	bpl.n	2a08 <__swrite+0x1e>
    29fc:	2302      	movs	r3, #2
    29fe:	2200      	movs	r2, #0
    2a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    2a04:	f000 f868 	bl	2ad8 <_lseek_r>
    2a08:	89a3      	ldrh	r3, [r4, #12]
    2a0a:	4632      	mov	r2, r6
    2a0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    2a10:	81a3      	strh	r3, [r4, #12]
    2a12:	4628      	mov	r0, r5
    2a14:	463b      	mov	r3, r7
    2a16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    2a1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    2a1e:	f000 b817 	b.w	2a50 <_write_r>

00002a22 <__sseek>:
    2a22:	b510      	push	{r4, lr}
    2a24:	460c      	mov	r4, r1
    2a26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    2a2a:	f000 f855 	bl	2ad8 <_lseek_r>
    2a2e:	1c43      	adds	r3, r0, #1
    2a30:	89a3      	ldrh	r3, [r4, #12]
    2a32:	bf15      	itete	ne
    2a34:	6560      	strne	r0, [r4, #84]	; 0x54
    2a36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    2a3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    2a3e:	81a3      	strheq	r3, [r4, #12]
    2a40:	bf18      	it	ne
    2a42:	81a3      	strhne	r3, [r4, #12]
    2a44:	bd10      	pop	{r4, pc}

00002a46 <__sclose>:
    2a46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    2a4a:	f000 b813 	b.w	2a74 <_close_r>
	...

00002a50 <_write_r>:
    2a50:	b538      	push	{r3, r4, r5, lr}
    2a52:	4604      	mov	r4, r0
    2a54:	4608      	mov	r0, r1
    2a56:	4611      	mov	r1, r2
    2a58:	2200      	movs	r2, #0
    2a5a:	4d05      	ldr	r5, [pc, #20]	; (2a70 <_write_r+0x20>)
    2a5c:	602a      	str	r2, [r5, #0]
    2a5e:	461a      	mov	r2, r3
    2a60:	f7ff f802 	bl	1a68 <_write>
    2a64:	1c43      	adds	r3, r0, #1
    2a66:	d102      	bne.n	2a6e <_write_r+0x1e>
    2a68:	682b      	ldr	r3, [r5, #0]
    2a6a:	b103      	cbz	r3, 2a6e <_write_r+0x1e>
    2a6c:	6023      	str	r3, [r4, #0]
    2a6e:	bd38      	pop	{r3, r4, r5, pc}
    2a70:	200000a4 	.word	0x200000a4

00002a74 <_close_r>:
    2a74:	b538      	push	{r3, r4, r5, lr}
    2a76:	2300      	movs	r3, #0
    2a78:	4d05      	ldr	r5, [pc, #20]	; (2a90 <_close_r+0x1c>)
    2a7a:	4604      	mov	r4, r0
    2a7c:	4608      	mov	r0, r1
    2a7e:	602b      	str	r3, [r5, #0]
    2a80:	f000 f868 	bl	2b54 <_close>
    2a84:	1c43      	adds	r3, r0, #1
    2a86:	d102      	bne.n	2a8e <_close_r+0x1a>
    2a88:	682b      	ldr	r3, [r5, #0]
    2a8a:	b103      	cbz	r3, 2a8e <_close_r+0x1a>
    2a8c:	6023      	str	r3, [r4, #0]
    2a8e:	bd38      	pop	{r3, r4, r5, pc}
    2a90:	200000a4 	.word	0x200000a4

00002a94 <_fstat_r>:
    2a94:	b538      	push	{r3, r4, r5, lr}
    2a96:	2300      	movs	r3, #0
    2a98:	4d06      	ldr	r5, [pc, #24]	; (2ab4 <_fstat_r+0x20>)
    2a9a:	4604      	mov	r4, r0
    2a9c:	4608      	mov	r0, r1
    2a9e:	4611      	mov	r1, r2
    2aa0:	602b      	str	r3, [r5, #0]
    2aa2:	f000 f85f 	bl	2b64 <_fstat>
    2aa6:	1c43      	adds	r3, r0, #1
    2aa8:	d102      	bne.n	2ab0 <_fstat_r+0x1c>
    2aaa:	682b      	ldr	r3, [r5, #0]
    2aac:	b103      	cbz	r3, 2ab0 <_fstat_r+0x1c>
    2aae:	6023      	str	r3, [r4, #0]
    2ab0:	bd38      	pop	{r3, r4, r5, pc}
    2ab2:	bf00      	nop
    2ab4:	200000a4 	.word	0x200000a4

00002ab8 <_isatty_r>:
    2ab8:	b538      	push	{r3, r4, r5, lr}
    2aba:	2300      	movs	r3, #0
    2abc:	4d05      	ldr	r5, [pc, #20]	; (2ad4 <_isatty_r+0x1c>)
    2abe:	4604      	mov	r4, r0
    2ac0:	4608      	mov	r0, r1
    2ac2:	602b      	str	r3, [r5, #0]
    2ac4:	f000 f856 	bl	2b74 <_isatty>
    2ac8:	1c43      	adds	r3, r0, #1
    2aca:	d102      	bne.n	2ad2 <_isatty_r+0x1a>
    2acc:	682b      	ldr	r3, [r5, #0]
    2ace:	b103      	cbz	r3, 2ad2 <_isatty_r+0x1a>
    2ad0:	6023      	str	r3, [r4, #0]
    2ad2:	bd38      	pop	{r3, r4, r5, pc}
    2ad4:	200000a4 	.word	0x200000a4

00002ad8 <_lseek_r>:
    2ad8:	b538      	push	{r3, r4, r5, lr}
    2ada:	4604      	mov	r4, r0
    2adc:	4608      	mov	r0, r1
    2ade:	4611      	mov	r1, r2
    2ae0:	2200      	movs	r2, #0
    2ae2:	4d05      	ldr	r5, [pc, #20]	; (2af8 <_lseek_r+0x20>)
    2ae4:	602a      	str	r2, [r5, #0]
    2ae6:	461a      	mov	r2, r3
    2ae8:	f000 f84c 	bl	2b84 <_lseek>
    2aec:	1c43      	adds	r3, r0, #1
    2aee:	d102      	bne.n	2af6 <_lseek_r+0x1e>
    2af0:	682b      	ldr	r3, [r5, #0]
    2af2:	b103      	cbz	r3, 2af6 <_lseek_r+0x1e>
    2af4:	6023      	str	r3, [r4, #0]
    2af6:	bd38      	pop	{r3, r4, r5, pc}
    2af8:	200000a4 	.word	0x200000a4

00002afc <memchr>:
    2afc:	4603      	mov	r3, r0
    2afe:	b510      	push	{r4, lr}
    2b00:	b2c9      	uxtb	r1, r1
    2b02:	4402      	add	r2, r0
    2b04:	4293      	cmp	r3, r2
    2b06:	4618      	mov	r0, r3
    2b08:	d101      	bne.n	2b0e <memchr+0x12>
    2b0a:	2000      	movs	r0, #0
    2b0c:	e003      	b.n	2b16 <memchr+0x1a>
    2b0e:	7804      	ldrb	r4, [r0, #0]
    2b10:	3301      	adds	r3, #1
    2b12:	428c      	cmp	r4, r1
    2b14:	d1f6      	bne.n	2b04 <memchr+0x8>
    2b16:	bd10      	pop	{r4, pc}

00002b18 <__malloc_lock>:
    2b18:	4801      	ldr	r0, [pc, #4]	; (2b20 <__malloc_lock+0x8>)
    2b1a:	f7ff bb13 	b.w	2144 <__retarget_lock_acquire_recursive>
    2b1e:	bf00      	nop
    2b20:	20000098 	.word	0x20000098

00002b24 <__malloc_unlock>:
    2b24:	4801      	ldr	r0, [pc, #4]	; (2b2c <__malloc_unlock+0x8>)
    2b26:	f7ff bb0e 	b.w	2146 <__retarget_lock_release_recursive>
    2b2a:	bf00      	nop
    2b2c:	20000098 	.word	0x20000098

00002b30 <_read_r>:
    2b30:	b538      	push	{r3, r4, r5, lr}
    2b32:	4604      	mov	r4, r0
    2b34:	4608      	mov	r0, r1
    2b36:	4611      	mov	r1, r2
    2b38:	2200      	movs	r2, #0
    2b3a:	4d05      	ldr	r5, [pc, #20]	; (2b50 <_read_r+0x20>)
    2b3c:	602a      	str	r2, [r5, #0]
    2b3e:	461a      	mov	r2, r3
    2b40:	f000 f828 	bl	2b94 <_read>
    2b44:	1c43      	adds	r3, r0, #1
    2b46:	d102      	bne.n	2b4e <_read_r+0x1e>
    2b48:	682b      	ldr	r3, [r5, #0]
    2b4a:	b103      	cbz	r3, 2b4e <_read_r+0x1e>
    2b4c:	6023      	str	r3, [r4, #0]
    2b4e:	bd38      	pop	{r3, r4, r5, pc}
    2b50:	200000a4 	.word	0x200000a4

00002b54 <_close>:
    2b54:	2258      	movs	r2, #88	; 0x58
    2b56:	4b02      	ldr	r3, [pc, #8]	; (2b60 <_close+0xc>)
    2b58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2b5c:	601a      	str	r2, [r3, #0]
    2b5e:	4770      	bx	lr
    2b60:	200000a4 	.word	0x200000a4

00002b64 <_fstat>:
    2b64:	2258      	movs	r2, #88	; 0x58
    2b66:	4b02      	ldr	r3, [pc, #8]	; (2b70 <_fstat+0xc>)
    2b68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2b6c:	601a      	str	r2, [r3, #0]
    2b6e:	4770      	bx	lr
    2b70:	200000a4 	.word	0x200000a4

00002b74 <_isatty>:
    2b74:	2258      	movs	r2, #88	; 0x58
    2b76:	4b02      	ldr	r3, [pc, #8]	; (2b80 <_isatty+0xc>)
    2b78:	2000      	movs	r0, #0
    2b7a:	601a      	str	r2, [r3, #0]
    2b7c:	4770      	bx	lr
    2b7e:	bf00      	nop
    2b80:	200000a4 	.word	0x200000a4

00002b84 <_lseek>:
    2b84:	2258      	movs	r2, #88	; 0x58
    2b86:	4b02      	ldr	r3, [pc, #8]	; (2b90 <_lseek+0xc>)
    2b88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2b8c:	601a      	str	r2, [r3, #0]
    2b8e:	4770      	bx	lr
    2b90:	200000a4 	.word	0x200000a4

00002b94 <_read>:
    2b94:	2258      	movs	r2, #88	; 0x58
    2b96:	4b02      	ldr	r3, [pc, #8]	; (2ba0 <_read+0xc>)
    2b98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2b9c:	601a      	str	r2, [r3, #0]
    2b9e:	4770      	bx	lr
    2ba0:	200000a4 	.word	0x200000a4

00002ba4 <_sbrk>:
    2ba4:	4a04      	ldr	r2, [pc, #16]	; (2bb8 <_sbrk+0x14>)
    2ba6:	4905      	ldr	r1, [pc, #20]	; (2bbc <_sbrk+0x18>)
    2ba8:	6813      	ldr	r3, [r2, #0]
    2baa:	2b00      	cmp	r3, #0
    2bac:	bf08      	it	eq
    2bae:	460b      	moveq	r3, r1
    2bb0:	4418      	add	r0, r3
    2bb2:	6010      	str	r0, [r2, #0]
    2bb4:	4618      	mov	r0, r3
    2bb6:	4770      	bx	lr
    2bb8:	200000a8 	.word	0x200000a8
    2bbc:	200000b0 	.word	0x200000b0

00002bc0 <_exit>:
    2bc0:	e7fe      	b.n	2bc0 <_exit>
    2bc2:	bf00      	nop

00002bc4 <_init>:
    2bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2bc6:	bf00      	nop

00002bc8 <_fini>:
    2bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2bca:	bf00      	nop
    2bcc:	4f525245 	.word	0x4f525245
    2bd0:	203a2052 	.word	0x203a2052
    2bd4:	64756162 	.word	0x64756162
    2bd8:	73657420 	.word	0x73657420
    2bdc:	61662074 	.word	0x61662074
    2be0:	64656c69 	.word	0x64656c69
    2be4:	78302820 	.word	0x78302820
    2be8:	0a297825 	.word	0x0a297825
    2bec:	00000000 	.word	0x00000000
    2bf0:	6863202d 	.word	0x6863202d
    2bf4:	206b6365 	.word	0x206b6365
    2bf8:	74696e69 	.word	0x74696e69
    2bfc:	206c6169 	.word	0x206c6169
    2c00:	756c6176 	.word	0x756c6176
    2c04:	00007365 	.word	0x00007365
    2c08:	4f525245 	.word	0x4f525245
    2c0c:	203a2052 	.word	0x203a2052
    2c10:	74696e69 	.word	0x74696e69
    2c14:	206c6169 	.word	0x206c6169
    2c18:	756c6176 	.word	0x756c6176
    2c1c:	61662065 	.word	0x61662065
    2c20:	64656c69 	.word	0x64656c69
    2c24:	78302820 	.word	0x78302820
    2c28:	0a297825 	.word	0x0a297825
    2c2c:	00000000 	.word	0x00000000
    2c30:	706d6953 	.word	0x706d6953
    2c34:	7420656c 	.word	0x7420656c
    2c38:	00747365 	.word	0x00747365
    2c3c:	4f525245 	.word	0x4f525245
    2c40:	49203a52 	.word	0x49203a52
    2c44:	7475706e 	.word	0x7475706e
    2c48:	72617020 	.word	0x72617020
    2c4c:	74656d61 	.word	0x74656d61
    2c50:	69207265 	.word	0x69207265
    2c54:	6c61766e 	.word	0x6c61766e
    2c58:	69206469 	.word	0x69206469
    2c5c:	7566206e 	.word	0x7566206e
    2c60:	6974636e 	.word	0x6974636e
    2c64:	27206e6f 	.word	0x27206e6f
    2c68:	706d6973 	.word	0x706d6973
    2c6c:	755f656c 	.word	0x755f656c
    2c70:	5f747261 	.word	0x5f747261
    2c74:	74736574 	.word	0x74736574
    2c78:	00002e27 	.word	0x00002e27
    2c7c:	4f525245 	.word	0x4f525245
    2c80:	203a2052 	.word	0x203a2052
    2c84:	706d6973 	.word	0x706d6973
    2c88:	7420656c 	.word	0x7420656c
    2c8c:	20747365 	.word	0x20747365
    2c90:	6c696166 	.word	0x6c696166
    2c94:	28206465 	.word	0x28206465
    2c98:	78257830 	.word	0x78257830
    2c9c:	00000a29 	.word	0x00000a29
    2ca0:	61746144 	.word	0x61746144
    2ca4:	61727420 	.word	0x61727420
    2ca8:	6566736e 	.word	0x6566736e
    2cac:	65742072 	.word	0x65742072
    2cb0:	000a7473 	.word	0x000a7473
    2cb4:	4f525245 	.word	0x4f525245
    2cb8:	203a2052 	.word	0x203a2052
    2cbc:	64756142 	.word	0x64756142
    2cc0:	74617220 	.word	0x74617220
    2cc4:	65742065 	.word	0x65742065
    2cc8:	66207473 	.word	0x66207473
    2ccc:	656c6961 	.word	0x656c6961
    2cd0:	30282064 	.word	0x30282064
    2cd4:	29782578 	.word	0x29782578
    2cd8:	20746120 	.word	0x20746120
    2cdc:	706f6f6c 	.word	0x706f6f6c
    2ce0:	0a642520 	.word	0x0a642520
    2ce4:	00000000 	.word	0x00000000
    2ce8:	6162202d 	.word	0x6162202d
    2cec:	69646475 	.word	0x69646475
    2cf0:	203d2076 	.word	0x203d2076
    2cf4:	64206425 	.word	0x64206425
    2cf8:	0a656e6f 	.word	0x0a656e6f
    2cfc:	00000000 	.word	0x00000000
    2d00:	4f525245 	.word	0x4f525245
    2d04:	203a2052 	.word	0x203a2052
    2d08:	64756142 	.word	0x64756142
    2d0c:	74617220 	.word	0x74617220
    2d10:	2f722065 	.word	0x2f722065
    2d14:	61662077 	.word	0x61662077
    2d18:	64656c69 	.word	0x64656c69
    2d1c:	78302820 	.word	0x78302820
    2d20:	0a297825 	.word	0x0a297825
    2d24:	00000000 	.word	0x00000000
    2d28:	4f525245 	.word	0x4f525245
    2d2c:	49203a52 	.word	0x49203a52
    2d30:	7475706e 	.word	0x7475706e
    2d34:	72617020 	.word	0x72617020
    2d38:	74656d61 	.word	0x74656d61
    2d3c:	69207265 	.word	0x69207265
    2d40:	6c61766e 	.word	0x6c61766e
    2d44:	69206469 	.word	0x69206469
    2d48:	7566206e 	.word	0x7566206e
    2d4c:	6974636e 	.word	0x6974636e
    2d50:	27206e6f 	.word	0x27206e6f
    2d54:	706d6973 	.word	0x706d6973
    2d58:	755f656c 	.word	0x755f656c
    2d5c:	5f747261 	.word	0x5f747261
    2d60:	64756162 	.word	0x64756162
    2d64:	7365745f 	.word	0x7365745f
    2d68:	69735f74 	.word	0x69735f74
    2d6c:	656c676e 	.word	0x656c676e
    2d70:	00002e27 	.word	0x00002e27
    2d74:	4f525245 	.word	0x4f525245
    2d78:	49203a52 	.word	0x49203a52
    2d7c:	7475706e 	.word	0x7475706e
    2d80:	72617020 	.word	0x72617020
    2d84:	74656d61 	.word	0x74656d61
    2d88:	69207265 	.word	0x69207265
    2d8c:	6c61766e 	.word	0x6c61766e
    2d90:	69206469 	.word	0x69206469
    2d94:	7566206e 	.word	0x7566206e
    2d98:	6974636e 	.word	0x6974636e
    2d9c:	27206e6f 	.word	0x27206e6f
    2da0:	74726175 	.word	0x74726175
    2da4:	616e655f 	.word	0x616e655f
    2da8:	5f656c62 	.word	0x5f656c62
    2dac:	6c727463 	.word	0x6c727463
    2db0:	7365745f 	.word	0x7365745f
    2db4:	002e2774 	.word	0x002e2774
    2db8:	54524155 	.word	0x54524155
    2dbc:	616e6520 	.word	0x616e6520
    2dc0:	20656c62 	.word	0x20656c62
    2dc4:	74736574 	.word	0x74736574
    2dc8:	00000000 	.word	0x00000000
    2dcc:	6f62202d 	.word	0x6f62202d
    2dd0:	54206874 	.word	0x54206874
    2dd4:	6e612058 	.word	0x6e612058
    2dd8:	58522064 	.word	0x58522064
    2ddc:	65726120 	.word	0x65726120
    2de0:	616e6520 	.word	0x616e6520
    2de4:	64656c62 	.word	0x64656c62
    2de8:	00000000 	.word	0x00000000
    2dec:	5854202d 	.word	0x5854202d
    2df0:	73696420 	.word	0x73696420
    2df4:	656c6261 	.word	0x656c6261
    2df8:	00000064 	.word	0x00000064
    2dfc:	5852202d 	.word	0x5852202d
    2e00:	73696420 	.word	0x73696420
    2e04:	656c6261 	.word	0x656c6261
    2e08:	00000064 	.word	0x00000064
    2e0c:	4f525245 	.word	0x4f525245
    2e10:	203a2052 	.word	0x203a2052
    2e14:	74726175 	.word	0x74726175
    2e18:	616e6520 	.word	0x616e6520
    2e1c:	20656c62 	.word	0x20656c62
    2e20:	6c696166 	.word	0x6c696166
    2e24:	28206465 	.word	0x28206465
    2e28:	78257830 	.word	0x78257830
    2e2c:	00000a29 	.word	0x00000a29
    2e30:	4f525245 	.word	0x4f525245
    2e34:	49203a52 	.word	0x49203a52
    2e38:	7475706e 	.word	0x7475706e
    2e3c:	72617020 	.word	0x72617020
    2e40:	74656d61 	.word	0x74656d61
    2e44:	69207265 	.word	0x69207265
    2e48:	6c61766e 	.word	0x6c61766e
    2e4c:	69206469 	.word	0x69206469
    2e50:	7566206e 	.word	0x7566206e
    2e54:	6974636e 	.word	0x6974636e
    2e58:	27206e6f 	.word	0x27206e6f
    2e5c:	74726175 	.word	0x74726175
    2e60:	5f78745f 	.word	0x5f78745f
    2e64:	695f7872 	.word	0x695f7872
    2e68:	745f7172 	.word	0x745f7172
    2e6c:	27747365 	.word	0x27747365
    2e70:	0000002e 	.word	0x0000002e
    2e74:	5854202d 	.word	0x5854202d
    2e78:	71726920 	.word	0x71726920
    2e7c:	73696420 	.word	0x73696420
    2e80:	656c6261 	.word	0x656c6261
    2e84:	00000000 	.word	0x00000000
    2e88:	5852202d 	.word	0x5852202d
    2e8c:	71726920 	.word	0x71726920
    2e90:	616e6520 	.word	0x616e6520
    2e94:	00656c62 	.word	0x00656c62
    2e98:	5852202d 	.word	0x5852202d
    2e9c:	71726920 	.word	0x71726920
    2ea0:	73696420 	.word	0x73696420
    2ea4:	656c6261 	.word	0x656c6261
    2ea8:	00000000 	.word	0x00000000
    2eac:	4f525245 	.word	0x4f525245
    2eb0:	203a2052 	.word	0x203a2052
    2eb4:	74726175 	.word	0x74726175
    2eb8:	746e6920 	.word	0x746e6920
    2ebc:	75727265 	.word	0x75727265
    2ec0:	65207470 	.word	0x65207470
    2ec4:	6c62616e 	.word	0x6c62616e
    2ec8:	61662065 	.word	0x61662065
    2ecc:	64656c69 	.word	0x64656c69
    2ed0:	78302820 	.word	0x78302820
    2ed4:	0a297825 	.word	0x0a297825
    2ed8:	00000000 	.word	0x00000000
    2edc:	5854202d 	.word	0x5854202d
    2ee0:	71726920 	.word	0x71726920
    2ee4:	616e6520 	.word	0x616e6520
    2ee8:	00656c62 	.word	0x00656c62
    2eec:	54524155 	.word	0x54524155
    2ef0:	20585420 	.word	0x20585420
    2ef4:	58522026 	.word	0x58522026
    2ef8:	51524920 	.word	0x51524920
    2efc:	73657420 	.word	0x73657420
    2f00:	00000074 	.word	0x00000074
    2f04:	4f525245 	.word	0x4f525245
    2f08:	49203a52 	.word	0x49203a52
    2f0c:	7475706e 	.word	0x7475706e
    2f10:	72617020 	.word	0x72617020
    2f14:	74656d61 	.word	0x74656d61
    2f18:	69207265 	.word	0x69207265
    2f1c:	6c61766e 	.word	0x6c61766e
    2f20:	69206469 	.word	0x69206469
    2f24:	7566206e 	.word	0x7566206e
    2f28:	6974636e 	.word	0x6974636e
    2f2c:	27206e6f 	.word	0x27206e6f
    2f30:	74726175 	.word	0x74726175
    2f34:	5f78745f 	.word	0x5f78745f
    2f38:	6f5f7872 	.word	0x6f5f7872
    2f3c:	66726576 	.word	0x66726576
    2f40:	5f776f6c 	.word	0x5f776f6c
    2f44:	74736574 	.word	0x74736574
    2f48:	00002e27 	.word	0x00002e27
    2f4c:	54524155 	.word	0x54524155
    2f50:	20585420 	.word	0x20585420
    2f54:	58522026 	.word	0x58522026
    2f58:	65766f20 	.word	0x65766f20
    2f5c:	6f6c6672 	.word	0x6f6c6672
    2f60:	65742077 	.word	0x65742077
    2f64:	00007473 	.word	0x00007473
    2f68:	5854202d 	.word	0x5854202d
    2f6c:	74697720 	.word	0x74697720
    2f70:	74756f68 	.word	0x74756f68
    2f74:	65766f20 	.word	0x65766f20
    2f78:	6f6c6672 	.word	0x6f6c6672
    2f7c:	00000077 	.word	0x00000077
    2f80:	5854202d 	.word	0x5854202d
    2f84:	74697720 	.word	0x74697720
    2f88:	766f2068 	.word	0x766f2068
    2f8c:	6c667265 	.word	0x6c667265
    2f90:	0000776f 	.word	0x0000776f
    2f94:	5852202d 	.word	0x5852202d
    2f98:	65766f20 	.word	0x65766f20
    2f9c:	6f6c6672 	.word	0x6f6c6672
    2fa0:	00000077 	.word	0x00000077
    2fa4:	4f525245 	.word	0x4f525245
    2fa8:	203a2052 	.word	0x203a2052
    2fac:	74726175 	.word	0x74726175
    2fb0:	65766f20 	.word	0x65766f20
    2fb4:	6f6c6672 	.word	0x6f6c6672
    2fb8:	65742077 	.word	0x65742077
    2fbc:	66207473 	.word	0x66207473
    2fc0:	656c6961 	.word	0x656c6961
    2fc4:	30282064 	.word	0x30282064
    2fc8:	29782578 	.word	0x29782578
    2fcc:	0000000a 	.word	0x0000000a
    2fd0:	4f525245 	.word	0x4f525245
    2fd4:	49203a52 	.word	0x49203a52
    2fd8:	7475706e 	.word	0x7475706e
    2fdc:	72617020 	.word	0x72617020
    2fe0:	74656d61 	.word	0x74656d61
    2fe4:	69207265 	.word	0x69207265
    2fe8:	6c61766e 	.word	0x6c61766e
    2fec:	69206469 	.word	0x69206469
    2ff0:	7566206e 	.word	0x7566206e
    2ff4:	6974636e 	.word	0x6974636e
    2ff8:	27206e6f 	.word	0x27206e6f
    2ffc:	74726175 	.word	0x74726175
    3000:	746e695f 	.word	0x746e695f
    3004:	75727265 	.word	0x75727265
    3008:	745f7470 	.word	0x745f7470
    300c:	27747365 	.word	0x27747365
    3010:	0000002e 	.word	0x0000002e
    3014:	4f525245 	.word	0x4f525245
    3018:	203a2052 	.word	0x203a2052
    301c:	65746e69 	.word	0x65746e69
    3020:	70757272 	.word	0x70757272
    3024:	6f632074 	.word	0x6f632074
    3028:	63656e6e 	.word	0x63656e6e
    302c:	69766974 	.word	0x69766974
    3030:	74207974 	.word	0x74207974
    3034:	20747365 	.word	0x20747365
    3038:	6c696166 	.word	0x6c696166
    303c:	28206465 	.word	0x28206465
    3040:	78257830 	.word	0x78257830
    3044:	00000a29 	.word	0x00000a29
    3048:	726f430a 	.word	0x726f430a
    304c:	2d786574 	.word	0x2d786574
    3050:	4420334d 	.word	0x4420334d
    3054:	67697365 	.word	0x67697365
    3058:	6174536e 	.word	0x6174536e
    305c:	2d207472 	.word	0x2d207472
    3060:	52415520 	.word	0x52415520
    3064:	65542054 	.word	0x65542054
    3068:	2d207473 	.word	0x2d207473
    306c:	76657220 	.word	0x76657220
    3070:	6f697369 	.word	0x6f697369
    3074:	5224206e 	.word	0x5224206e
    3078:	73697665 	.word	0x73697665
    307c:	3a6e6f69 	.word	0x3a6e6f69
    3080:	33343220 	.word	0x33343220
    3084:	20333834 	.word	0x20333834
    3088:	00000a24 	.word	0x00000a24
    308c:	5241550a 	.word	0x5241550a
    3090:	20322054 	.word	0x20322054
    3094:	20726f66 	.word	0x20726f66
    3098:	6e617274 	.word	0x6e617274
    309c:	74696d73 	.word	0x74696d73
    30a0:	4155202c 	.word	0x4155202c
    30a4:	33205452 	.word	0x33205452
    30a8:	726f6620 	.word	0x726f6620
    30ac:	63657220 	.word	0x63657220
    30b0:	65766965 	.word	0x65766965
    30b4:	0000000a 	.word	0x0000000a
    30b8:	5241550a 	.word	0x5241550a
    30bc:	20332054 	.word	0x20332054
    30c0:	20726f66 	.word	0x20726f66
    30c4:	6e617274 	.word	0x6e617274
    30c8:	74696d73 	.word	0x74696d73
    30cc:	4155202c 	.word	0x4155202c
    30d0:	32205452 	.word	0x32205452
    30d4:	726f6620 	.word	0x726f6620
    30d8:	63657220 	.word	0x63657220
    30dc:	65766965 	.word	0x65766965
    30e0:	0000000a 	.word	0x0000000a
    30e4:	54202a2a 	.word	0x54202a2a
    30e8:	20545345 	.word	0x20545345
    30ec:	50494b53 	.word	0x50494b53
    30f0:	20444550 	.word	0x20444550
    30f4:	55202a2a 	.word	0x55202a2a
    30f8:	20545241 	.word	0x20545241
    30fc:	202f2031 	.word	0x202f2031
    3100:	54524155 	.word	0x54524155
    3104:	2f203220 	.word	0x2f203220
    3108:	52415520 	.word	0x52415520
    310c:	20332054 	.word	0x20332054
    3110:	4155202f 	.word	0x4155202f
    3114:	34205452 	.word	0x34205452
    3118:	47202f20 	.word	0x47202f20
    311c:	204f4950 	.word	0x204f4950
    3120:	202f2030 	.word	0x202f2030
    3124:	4f495047 	.word	0x4f495047
    3128:	6e203120 	.word	0x6e203120
    312c:	6120746f 	.word	0x6120746f
    3130:	6c696176 	.word	0x6c696176
    3134:	656c6261 	.word	0x656c6261
    3138:	00000000 	.word	0x00000000
    313c:	202a2a0a 	.word	0x202a2a0a
    3140:	54534554 	.word	0x54534554
    3144:	53415020 	.word	0x53415020
    3148:	20444553 	.word	0x20444553
    314c:	00002a2a 	.word	0x00002a2a
    3150:	202a2a0a 	.word	0x202a2a0a
    3154:	54534554 	.word	0x54534554
    3158:	49414620 	.word	0x49414620
    315c:	2044454c 	.word	0x2044454c
    3160:	2c202a2a 	.word	0x2c202a2a
    3164:	72724520 	.word	0x72724520
    3168:	6320726f 	.word	0x6320726f
    316c:	2065646f 	.word	0x2065646f
    3170:	3028203d 	.word	0x3028203d
    3174:	29782578 	.word	0x29782578
    3178:	0000000a 	.word	0x0000000a
    317c:	4f525245 	.word	0x4f525245
    3180:	203a2052 	.word	0x203a2052
    3184:	54524155 	.word	0x54524155
    3188:	68203020 	.word	0x68203020
    318c:	6c646e61 	.word	0x6c646e61
    3190:	66207265 	.word	0x66207265
    3194:	656c6961 	.word	0x656c6961
    3198:	30282064 	.word	0x30282064
    319c:	29782578 	.word	0x29782578
    31a0:	0000000a 	.word	0x0000000a
    31a4:	4f525245 	.word	0x4f525245
    31a8:	203a2052 	.word	0x203a2052
    31ac:	54524155 	.word	0x54524155
    31b0:	68203320 	.word	0x68203320
    31b4:	6c646e61 	.word	0x6c646e61
    31b8:	66207265 	.word	0x66207265
    31bc:	656c6961 	.word	0x656c6961
    31c0:	30282064 	.word	0x30282064
    31c4:	29782578 	.word	0x29782578
    31c8:	0000000a 	.word	0x0000000a
    31cc:	4f525245 	.word	0x4f525245
    31d0:	203a2052 	.word	0x203a2052
    31d4:	54524155 	.word	0x54524155
    31d8:	68203220 	.word	0x68203220
    31dc:	6c646e61 	.word	0x6c646e61
    31e0:	66207265 	.word	0x66207265
    31e4:	656c6961 	.word	0x656c6961
    31e8:	30282064 	.word	0x30282064
    31ec:	29782578 	.word	0x29782578
    31f0:	0000000a 	.word	0x0000000a
    31f4:	4f525245 	.word	0x4f525245
    31f8:	203a2052 	.word	0x203a2052
    31fc:	54524155 	.word	0x54524155
    3200:	68203120 	.word	0x68203120
    3204:	6c646e61 	.word	0x6c646e61
    3208:	66207265 	.word	0x66207265
    320c:	656c6961 	.word	0x656c6961
    3210:	30282064 	.word	0x30282064
    3214:	29782578 	.word	0x29782578
    3218:	0000000a 	.word	0x0000000a
    321c:	4f525245 	.word	0x4f525245
    3220:	203a2052 	.word	0x203a2052
    3224:	54524155 	.word	0x54524155
    3228:	68203420 	.word	0x68203420
    322c:	6c646e61 	.word	0x6c646e61
    3230:	66207265 	.word	0x66207265
    3234:	656c6961 	.word	0x656c6961
    3238:	30282064 	.word	0x30282064
    323c:	29782578 	.word	0x29782578
    3240:	0000000a 	.word	0x0000000a
    3244:	4f525245 	.word	0x4f525245
    3248:	203a2052 	.word	0x203a2052
    324c:	54524155 	.word	0x54524155
    3250:	65766f20 	.word	0x65766f20
    3254:	6e757272 	.word	0x6e757272
    3258:	6e616820 	.word	0x6e616820
    325c:	72656c64 	.word	0x72656c64
    3260:	69616620 	.word	0x69616620
    3264:	2064656c 	.word	0x2064656c
    3268:	25783028 	.word	0x25783028
    326c:	000a2978 	.word	0x000a2978
    3270:	6c6c6548 	.word	0x6c6c6548
    3274:	6f77206f 	.word	0x6f77206f
    3278:	0a646c72 	.word	0x0a646c72
	...
    3284:	0040003f 	.word	0x0040003f
    3288:	00260023 	.word	0x00260023
    328c:	002e0028 	.word	0x002e0028
    3290:	00310055 	.word	0x00310055
    3294:	00250033 	.word	0x00250033

00003298 <_global_impure_ptr>:
    3298:	20000008                                ... 

0000329c <__sf_fake_stderr>:
	...

000032bc <__sf_fake_stdin>:
	...

000032dc <__sf_fake_stdout>:
	...
    32fc:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    330c:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    331c:	31300046 35343332 39383736 64636261     F.0123456789abcd
    332c:	                                         ef.
