<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-davinci › include › mach › psc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>psc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  DaVinci Power &amp; Sleep Controller (PSC) defines</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2006 Texas Instruments.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&#39;&#39; AND   ANY  EXPRESS OR IMPLIED</span>
<span class="cm"> *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN</span>
<span class="cm"> *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,</span>
<span class="cm"> *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</span>
<span class="cm"> *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF</span>
<span class="cm"> *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span>
<span class="cm"> *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<span class="cm"> *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the  GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write  to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_ARCH_PSC_H</span>
<span class="cp">#define __ASM_ARCH_PSC_H</span>

<span class="cp">#define	DAVINCI_PWR_SLEEP_CNTRL_BASE	0x01C41000</span>

<span class="cm">/* Power and Sleep Controller (PSC) Domains */</span>
<span class="cp">#define DAVINCI_GPSC_ARMDOMAIN		0</span>
<span class="cp">#define DAVINCI_GPSC_DSPDOMAIN		1</span>

<span class="cp">#define DAVINCI_LPSC_VPSSMSTR		0</span>
<span class="cp">#define DAVINCI_LPSC_VPSSSLV		1</span>
<span class="cp">#define DAVINCI_LPSC_TPCC		2</span>
<span class="cp">#define DAVINCI_LPSC_TPTC0		3</span>
<span class="cp">#define DAVINCI_LPSC_TPTC1		4</span>
<span class="cp">#define DAVINCI_LPSC_EMAC		5</span>
<span class="cp">#define DAVINCI_LPSC_EMAC_WRAPPER	6</span>
<span class="cp">#define DAVINCI_LPSC_USB		9</span>
<span class="cp">#define DAVINCI_LPSC_ATA		10</span>
<span class="cp">#define DAVINCI_LPSC_VLYNQ		11</span>
<span class="cp">#define DAVINCI_LPSC_UHPI		12</span>
<span class="cp">#define DAVINCI_LPSC_DDR_EMIF		13</span>
<span class="cp">#define DAVINCI_LPSC_AEMIF		14</span>
<span class="cp">#define DAVINCI_LPSC_MMC_SD		15</span>
<span class="cp">#define DAVINCI_LPSC_McBSP		17</span>
<span class="cp">#define DAVINCI_LPSC_I2C		18</span>
<span class="cp">#define DAVINCI_LPSC_UART0		19</span>
<span class="cp">#define DAVINCI_LPSC_UART1		20</span>
<span class="cp">#define DAVINCI_LPSC_UART2		21</span>
<span class="cp">#define DAVINCI_LPSC_SPI		22</span>
<span class="cp">#define DAVINCI_LPSC_PWM0		23</span>
<span class="cp">#define DAVINCI_LPSC_PWM1		24</span>
<span class="cp">#define DAVINCI_LPSC_PWM2		25</span>
<span class="cp">#define DAVINCI_LPSC_GPIO		26</span>
<span class="cp">#define DAVINCI_LPSC_TIMER0		27</span>
<span class="cp">#define DAVINCI_LPSC_TIMER1		28</span>
<span class="cp">#define DAVINCI_LPSC_TIMER2		29</span>
<span class="cp">#define DAVINCI_LPSC_SYSTEM_SUBSYS	30</span>
<span class="cp">#define DAVINCI_LPSC_ARM		31</span>
<span class="cp">#define DAVINCI_LPSC_SCR2		32</span>
<span class="cp">#define DAVINCI_LPSC_SCR3		33</span>
<span class="cp">#define DAVINCI_LPSC_SCR4		34</span>
<span class="cp">#define DAVINCI_LPSC_CROSSBAR		35</span>
<span class="cp">#define DAVINCI_LPSC_CFG27		36</span>
<span class="cp">#define DAVINCI_LPSC_CFG3		37</span>
<span class="cp">#define DAVINCI_LPSC_CFG5		38</span>
<span class="cp">#define DAVINCI_LPSC_GEM		39</span>
<span class="cp">#define DAVINCI_LPSC_IMCOP		40</span>

<span class="cp">#define DM355_LPSC_TIMER3		5</span>
<span class="cp">#define DM355_LPSC_SPI1			6</span>
<span class="cp">#define DM355_LPSC_MMC_SD1		7</span>
<span class="cp">#define DM355_LPSC_McBSP1		8</span>
<span class="cp">#define DM355_LPSC_PWM3			10</span>
<span class="cp">#define DM355_LPSC_SPI2			11</span>
<span class="cp">#define DM355_LPSC_RTO			12</span>
<span class="cp">#define DM355_LPSC_VPSS_DAC		41</span>

<span class="cm">/* DM365 */</span>
<span class="cp">#define DM365_LPSC_TIMER3	5</span>
<span class="cp">#define DM365_LPSC_SPI1		6</span>
<span class="cp">#define DM365_LPSC_MMC_SD1	7</span>
<span class="cp">#define DM365_LPSC_McBSP1	8</span>
<span class="cp">#define DM365_LPSC_PWM3		10</span>
<span class="cp">#define DM365_LPSC_SPI2		11</span>
<span class="cp">#define DM365_LPSC_RTO		12</span>
<span class="cp">#define DM365_LPSC_TIMER4	17</span>
<span class="cp">#define DM365_LPSC_SPI0		22</span>
<span class="cp">#define DM365_LPSC_SPI3		38</span>
<span class="cp">#define DM365_LPSC_SPI4		39</span>
<span class="cp">#define DM365_LPSC_EMAC		40</span>
<span class="cp">#define DM365_LPSC_VOICE_CODEC	44</span>
<span class="cp">#define DM365_LPSC_DAC_CLK	46</span>
<span class="cp">#define DM365_LPSC_VPSSMSTR	47</span>
<span class="cp">#define DM365_LPSC_MJCP		50</span>

<span class="cm">/*</span>
<span class="cm"> * LPSC Assignments</span>
<span class="cm"> */</span>
<span class="cp">#define DM646X_LPSC_ARM		0</span>
<span class="cp">#define DM646X_LPSC_C64X_CPU	1</span>
<span class="cp">#define DM646X_LPSC_HDVICP0	2</span>
<span class="cp">#define DM646X_LPSC_HDVICP1	3</span>
<span class="cp">#define DM646X_LPSC_TPCC	4</span>
<span class="cp">#define DM646X_LPSC_TPTC0	5</span>
<span class="cp">#define DM646X_LPSC_TPTC1	6</span>
<span class="cp">#define DM646X_LPSC_TPTC2	7</span>
<span class="cp">#define DM646X_LPSC_TPTC3	8</span>
<span class="cp">#define DM646X_LPSC_PCI		13</span>
<span class="cp">#define DM646X_LPSC_EMAC	14</span>
<span class="cp">#define DM646X_LPSC_VDCE	15</span>
<span class="cp">#define DM646X_LPSC_VPSSMSTR	16</span>
<span class="cp">#define DM646X_LPSC_VPSSSLV	17</span>
<span class="cp">#define DM646X_LPSC_TSIF0	18</span>
<span class="cp">#define DM646X_LPSC_TSIF1	19</span>
<span class="cp">#define DM646X_LPSC_DDR_EMIF	20</span>
<span class="cp">#define DM646X_LPSC_AEMIF	21</span>
<span class="cp">#define DM646X_LPSC_McASP0	22</span>
<span class="cp">#define DM646X_LPSC_McASP1	23</span>
<span class="cp">#define DM646X_LPSC_CRGEN0	24</span>
<span class="cp">#define DM646X_LPSC_CRGEN1	25</span>
<span class="cp">#define DM646X_LPSC_UART0	26</span>
<span class="cp">#define DM646X_LPSC_UART1	27</span>
<span class="cp">#define DM646X_LPSC_UART2	28</span>
<span class="cp">#define DM646X_LPSC_PWM0	29</span>
<span class="cp">#define DM646X_LPSC_PWM1	30</span>
<span class="cp">#define DM646X_LPSC_I2C		31</span>
<span class="cp">#define DM646X_LPSC_SPI		32</span>
<span class="cp">#define DM646X_LPSC_GPIO	33</span>
<span class="cp">#define DM646X_LPSC_TIMER0	34</span>
<span class="cp">#define DM646X_LPSC_TIMER1	35</span>
<span class="cp">#define DM646X_LPSC_ARM_INTC	45</span>

<span class="cm">/* PSC0 defines */</span>
<span class="cp">#define DA8XX_LPSC0_TPCC		0</span>
<span class="cp">#define DA8XX_LPSC0_TPTC0		1</span>
<span class="cp">#define DA8XX_LPSC0_TPTC1		2</span>
<span class="cp">#define DA8XX_LPSC0_EMIF25		3</span>
<span class="cp">#define DA8XX_LPSC0_SPI0		4</span>
<span class="cp">#define DA8XX_LPSC0_MMC_SD		5</span>
<span class="cp">#define DA8XX_LPSC0_AINTC		6</span>
<span class="cp">#define DA8XX_LPSC0_ARM_RAM_ROM		7</span>
<span class="cp">#define DA8XX_LPSC0_SECU_MGR		8</span>
<span class="cp">#define DA8XX_LPSC0_UART0		9</span>
<span class="cp">#define DA8XX_LPSC0_SCR0_SS		10</span>
<span class="cp">#define DA8XX_LPSC0_SCR1_SS		11</span>
<span class="cp">#define DA8XX_LPSC0_SCR2_SS		12</span>
<span class="cp">#define DA8XX_LPSC0_PRUSS		13</span>
<span class="cp">#define DA8XX_LPSC0_ARM			14</span>
<span class="cp">#define DA8XX_LPSC0_GEM			15</span>

<span class="cm">/* PSC1 defines */</span>
<span class="cp">#define DA850_LPSC1_TPCC1		0</span>
<span class="cp">#define DA8XX_LPSC1_USB20		1</span>
<span class="cp">#define DA8XX_LPSC1_USB11		2</span>
<span class="cp">#define DA8XX_LPSC1_GPIO		3</span>
<span class="cp">#define DA8XX_LPSC1_UHPI		4</span>
<span class="cp">#define DA8XX_LPSC1_CPGMAC		5</span>
<span class="cp">#define DA8XX_LPSC1_EMIF3C		6</span>
<span class="cp">#define DA8XX_LPSC1_McASP0		7</span>
<span class="cp">#define DA830_LPSC1_McASP1		8</span>
<span class="cp">#define DA850_LPSC1_SATA		8</span>
<span class="cp">#define DA830_LPSC1_McASP2		9</span>
<span class="cp">#define DA8XX_LPSC1_SPI1		10</span>
<span class="cp">#define DA8XX_LPSC1_I2C			11</span>
<span class="cp">#define DA8XX_LPSC1_UART1		12</span>
<span class="cp">#define DA8XX_LPSC1_UART2		13</span>
<span class="cp">#define DA8XX_LPSC1_LCDC		16</span>
<span class="cp">#define DA8XX_LPSC1_PWM			17</span>
<span class="cp">#define DA850_LPSC1_MMC_SD1		18</span>
<span class="cp">#define DA8XX_LPSC1_ECAP		20</span>
<span class="cp">#define DA830_LPSC1_EQEP		21</span>
<span class="cp">#define DA850_LPSC1_TPTC2		21</span>
<span class="cp">#define DA8XX_LPSC1_SCR_P0_SS		24</span>
<span class="cp">#define DA8XX_LPSC1_SCR_P1_SS		25</span>
<span class="cp">#define DA8XX_LPSC1_CR_P3_SS		26</span>
<span class="cp">#define DA8XX_LPSC1_L3_CBA_RAM		31</span>

<span class="cm">/* TNETV107X LPSC Assignments */</span>
<span class="cp">#define TNETV107X_LPSC_ARM			0</span>
<span class="cp">#define TNETV107X_LPSC_GEM			1</span>
<span class="cp">#define TNETV107X_LPSC_DDR2_PHY			2</span>
<span class="cp">#define TNETV107X_LPSC_TPCC			3</span>
<span class="cp">#define TNETV107X_LPSC_TPTC0			4</span>
<span class="cp">#define TNETV107X_LPSC_TPTC1			5</span>
<span class="cp">#define TNETV107X_LPSC_RAM			6</span>
<span class="cp">#define TNETV107X_LPSC_MBX_LITE			7</span>
<span class="cp">#define TNETV107X_LPSC_LCD			8</span>
<span class="cp">#define TNETV107X_LPSC_ETHSS			9</span>
<span class="cp">#define TNETV107X_LPSC_AEMIF			10</span>
<span class="cp">#define TNETV107X_LPSC_CHIP_CFG			11</span>
<span class="cp">#define TNETV107X_LPSC_TSC			12</span>
<span class="cp">#define TNETV107X_LPSC_ROM			13</span>
<span class="cp">#define TNETV107X_LPSC_UART2			14</span>
<span class="cp">#define TNETV107X_LPSC_PKTSEC			15</span>
<span class="cp">#define TNETV107X_LPSC_SECCTL			16</span>
<span class="cp">#define TNETV107X_LPSC_KEYMGR			17</span>
<span class="cp">#define TNETV107X_LPSC_KEYPAD			18</span>
<span class="cp">#define TNETV107X_LPSC_GPIO			19</span>
<span class="cp">#define TNETV107X_LPSC_MDIO			20</span>
<span class="cp">#define TNETV107X_LPSC_SDIO0			21</span>
<span class="cp">#define TNETV107X_LPSC_UART0			22</span>
<span class="cp">#define TNETV107X_LPSC_UART1			23</span>
<span class="cp">#define TNETV107X_LPSC_TIMER0			24</span>
<span class="cp">#define TNETV107X_LPSC_TIMER1			25</span>
<span class="cp">#define TNETV107X_LPSC_WDT_ARM			26</span>
<span class="cp">#define TNETV107X_LPSC_WDT_DSP			27</span>
<span class="cp">#define TNETV107X_LPSC_SSP			28</span>
<span class="cp">#define TNETV107X_LPSC_TDM0			29</span>
<span class="cp">#define TNETV107X_LPSC_VLYNQ			30</span>
<span class="cp">#define TNETV107X_LPSC_MCDMA			31</span>
<span class="cp">#define TNETV107X_LPSC_USB0			32</span>
<span class="cp">#define TNETV107X_LPSC_TDM1			33</span>
<span class="cp">#define TNETV107X_LPSC_DEBUGSS			34</span>
<span class="cp">#define TNETV107X_LPSC_ETHSS_RGMII		35</span>
<span class="cp">#define TNETV107X_LPSC_SYSTEM			36</span>
<span class="cp">#define TNETV107X_LPSC_IMCOP			37</span>
<span class="cp">#define TNETV107X_LPSC_SPARE			38</span>
<span class="cp">#define TNETV107X_LPSC_SDIO1			39</span>
<span class="cp">#define TNETV107X_LPSC_USB1			40</span>
<span class="cp">#define TNETV107X_LPSC_USBSS			41</span>
<span class="cp">#define TNETV107X_LPSC_DDR2_EMIF1_VRST		42</span>
<span class="cp">#define TNETV107X_LPSC_DDR2_EMIF2_VCTL_RST	43</span>
<span class="cp">#define TNETV107X_LPSC_MAX			44</span>

<span class="cm">/* PSC register offsets */</span>
<span class="cp">#define EPCPR		0x070</span>
<span class="cp">#define PTCMD		0x120</span>
<span class="cp">#define PTSTAT		0x128</span>
<span class="cp">#define PDSTAT		0x200</span>
<span class="cp">#define PDCTL		0x300</span>
<span class="cp">#define MDSTAT		0x800</span>
<span class="cp">#define MDCTL		0xA00</span>

<span class="cm">/* PSC module states */</span>
<span class="cp">#define PSC_STATE_SWRSTDISABLE	0</span>
<span class="cp">#define PSC_STATE_SYNCRST	1</span>
<span class="cp">#define PSC_STATE_DISABLE	2</span>
<span class="cp">#define PSC_STATE_ENABLE	3</span>

<span class="cp">#define MDSTAT_STATE_MASK	0x3f</span>
<span class="cp">#define PDSTAT_STATE_MASK	0x1f</span>
<span class="cp">#define MDCTL_FORCE		BIT(31)</span>
<span class="cp">#define PDCTL_NEXT		BIT(0)</span>
<span class="cp">#define PDCTL_EPCGOOD		BIT(8)</span>

<span class="cp">#ifndef __ASSEMBLER__</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">davinci_psc_is_clk_active</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctlr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">id</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">davinci_psc_config</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">domain</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ctlr</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">id</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">,</span> <span class="n">u32</span> <span class="n">flags</span><span class="p">);</span>

<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_PSC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
