// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2020 Rockchip Electronics Co., Ltd.
 * Miyoo Flip (codename miyoo-355) - Mainline Linux device tree
 */
/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/pwm/pwm.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/soc/rockchip,vop2.h>
#include "rk3566.dtsi"

/ {
	model = "MIYOO RK3566 355 V10 Board";
	compatible = "rockchip,rk3566-miyoo-355-v10-linux", "rockchip,rk3566";

	chosen {
		/* Serial console: kernel and bootloader use UART2 @ 0xfe660000 (ttyS2, 1500000 8n1). No console=tty0 until display works. */
		/* root: Kernel 6.1 creates 6 MTD block devices (mtdblock0=whole/other, 1=vnvm, 2=uboot, 3=boot, 4=rootfs, 5=userdata), so rootfs is mtdblock4. For 6.6/6.11 (5 partitions) rootfs is mtdblock3 — override in U-Boot if needed. See docs/PARTITION-LAYOUT.md. */
		/* To find hang: add " initcall_debug loglevel=8" after earlycon (see docs/STOCK-VS-MAINLINE-BOOT.md). */
		/* Debug: to trace sync_state/deferred-probe issues, add:
		 *   fw_devlink.sync_state=strict deferred_probe_timeout=15
		 * To trace init-call ordering: add  initcall_debug loglevel=8  */
		bootargs = "earlycon=uart8250,mmio32,0xfe660000 console=ttyS2,1500000n8 root=/dev/mtdblock3 rootfstype=squashfs rootwait fw_devlink=permissive";
		stdout-path = "serial2:1500000n8";
		linux,stdout-path = "serial2:1500000n8";
	};

	adc_keys: adc-keys {
		compatible = "adc-keys";
		io-channels = <&saradc 0>;
		io-channel-names = "buttons";
		keyup-threshold-microvolt = <1800000>;
		poll-interval = <100>;

		vol-up-key {
			label = "volume up";
			linux,code = <KEY_VOLUMEUP>;
			press-threshold-microvolt = <1750>;
		};

		vol-down-key {
			label = "volume down";
			linux,code = <KEY_VOLUMEDOWN>;
			press-threshold-microvolt = <297500>;
		};
	};

/*
#define RETRO_DEVICE_ID_JOYPAD_B        0
#define RETRO_DEVICE_ID_JOYPAD_Y        1
#define RETRO_DEVICE_ID_JOYPAD_SELECT   2
#define RETRO_DEVICE_ID_JOYPAD_START    3
#define RETRO_DEVICE_ID_JOYPAD_UP       4
#define RETRO_DEVICE_ID_JOYPAD_DOWN     5
#define RETRO_DEVICE_ID_JOYPAD_LEFT     6
#define RETRO_DEVICE_ID_JOYPAD_RIGHT    7
#define RETRO_DEVICE_ID_JOYPAD_A        8
#define RETRO_DEVICE_ID_JOYPAD_X        9
#define RETRO_DEVICE_ID_JOYPAD_L       10
#define RETRO_DEVICE_ID_JOYPAD_R       11
#define RETRO_DEVICE_ID_JOYPAD_L2      12
#define RETRO_DEVICE_ID_JOYPAD_R2      13
#define RETRO_DEVICE_ID_JOYPAD_L3      14
#define RETRO_DEVICE_ID_JOYPAD_R3      15
*/

	gpio-keys {
		compatible = "gpio-keys";
		autorepeat;
		b-button {
				label = "b";
				linux,code = <KEY_LEFTCTRL>;
				gpios = <&gpio3 RK_PC2 GPIO_ACTIVE_LOW>;
		};
		y-button {
				label = "y";
				linux,code = <KEY_LEFTALT>;
				gpios = <&gpio3 RK_PC0 GPIO_ACTIVE_LOW>;
		};
		select-button {
				label = "select";
				linux,code = <KEY_RIGHTCTRL>;
				gpios = <&gpio3 RK_PB6 GPIO_ACTIVE_LOW>;
		};
		start-button {
				label = "start";
				linux,code = <KEY_ENTER>;
				gpios = <&gpio3 RK_PB5 GPIO_ACTIVE_LOW>;
		};
		up-button {
				label = "up";
				linux,code = <KEY_UP>;
				gpios = <&gpio3 RK_PA3 GPIO_ACTIVE_LOW>;
		};
		down-button {
				label = "down";
				linux,code = <KEY_DOWN>;
				gpios = <&gpio3 RK_PA4 GPIO_ACTIVE_LOW>;
		};
		left-button {
				label = "left";
				linux,code = <KEY_LEFT>;
				gpios = <&gpio3 RK_PA5 GPIO_ACTIVE_LOW>;
		};
		right-button {
				label = "right";
				linux,code = <KEY_RIGHT>;
				gpios = <&gpio3 RK_PA6 GPIO_ACTIVE_LOW>;
		};
		a-button {
				label = "a";
				linux,code = <KEY_SPACE>;
				gpios = <&gpio3 RK_PC3 GPIO_ACTIVE_LOW>;
		};
		x-button {
				label = "x";
				linux,code = <KEY_LEFTSHIFT>;
				gpios = <&gpio3 RK_PC1 GPIO_ACTIVE_LOW>;
		};
		l1-button {
				label = "l1";
				linux,code = <KEY_TAB>;
				gpios = <&gpio3 RK_PB1 GPIO_ACTIVE_LOW>;
		};
		r1-button {
				label = "r1";
				linux,code = <KEY_BACKSPACE>;
				gpios = <&gpio3 RK_PB3 GPIO_ACTIVE_LOW>;
		};
		l2-button {
				label = "l2";
				linux,code = <KEY_PAGEUP>;
				gpios = <&gpio3 RK_PB2 GPIO_ACTIVE_LOW>;
		};
		r2-button {
				label = "r2";
				linux,code = <KEY_PAGEDOWN>;
				gpios = <&gpio3 RK_PB4 GPIO_ACTIVE_LOW>;
		};
		l3-button {
				label = "l3";
				linux,code = <KEY_RIGHTALT>;
				gpios = <&gpio2 RK_PC1 GPIO_ACTIVE_HIGH>;
		};
		r3-button {
				label = "r3";
				linux,code = <KEY_RIGHTSHIFT>;
				gpios = <&gpio2 RK_PC0 GPIO_ACTIVE_HIGH>;
		};
		mode-button {
				label = "menu";
				linux,code = <KEY_ESC>;
				gpios = <&gpio3 RK_PA1 GPIO_ACTIVE_LOW>;
		};
		vol-up-button {
				label = "vol up";
				linux,code = <KEY_VOLUMEUP>;
				gpios = <&gpio3 RK_PA7 GPIO_ACTIVE_LOW>;
		};
		vol-down-button {
				label = "vol down";
				linux,code = <KEY_VOLUMEDOWN>;
				gpios = <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>;
		};
	};

	backlight: backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm4 0 1250000 0>;
		brightness-levels = <
			  0  20  20  21  21  22  22  23
			 23  24  24  25  25  26  26  27
			 27  28  28  29  29  30  30  31
			 31  32  32  33  33  34  34  35
			 35  36  36  37  37  38  38  39
			 40  41  42  43  44  45  46  47
			 48  49  50  51  52  53  54  55
			 56  57  58  59  60  61  62  63
			 64  65  66  67  68  69  70  71
			 72  73  74  75  76  77  78  79
			 80  81  82  83  84  85  86  87
			 88  89  90  91  92  93  94  95
			 96  97  98  99 100 101 102 103
			104 105 106 107 108 109 110 111
			112 113 114 115 116 117 118 119
			120 121 122 123 124 125 126 127
			128 129 130 131 132 133 134 135
			136 137 138 139 140 141 142 143
			144 145 146 147 148 149 150 151
			152 153 154 155 156 157 158 159
			160 161 162 163 164 165 166 167
			168 169 170 171 172 173 174 175
			176 177 178 179 180 181 182 183
			184 185 186 187 188 189 190 191
			192 193 194 195 196 197 198 199
			200 201 202 203 204 205 206 207
			208 209 210 211 212 213 214 215
			216 217 218 219 220 221 222 223
			224 225 226 227 228 229 230 231
			232 233 234 235 236 237 238 239
			240 241 242 243 244 245 246 247
			248 249 250 251 252 253 254 255
		>;
		default-brightness-level = <200>;
	};

	/* WiFi/BT power control: RTL8733BU combo chip, USB-attached.
	 * BSP used wireless-wlan { compatible = "wlan-platdata"; WIFI,poweren_gpio = <&gpio0 RK_PA0 GPIO_ACTIVE_LOW>; }
	 * Mainline: regulator-fixed that is always-on, powering the WiFi/BT module at boot.
	 * GPIO0_A0 active-low means the chip is enabled when GPIO is LOW (enable-active-low). */
	vcc_wifi: vcc-wifi {
		compatible = "regulator-fixed";
		regulator-name = "vcc_wifi";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		enable-active-low;
		gpio = <&gpio0 RK_PA0 GPIO_ACTIVE_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&wifi_enable_h>;
		regulator-boot-on;
		regulator-always-on;
	};

	/* hdmi-sound: use definition from rk356x-base.dtsi (codec/cpu order, mclk-fs 256); only enable via &hdmi_sound below */

	/* Speaker amplifier enable: GPIO4_PC2 (same pin as BSP spk-ctl-gpios).
	 * In mainline, use simple-audio-amplifier + aux-devs instead of BSP codec driver GPIO.
	 * VCC-supply powers the amp; vccio_acodec (3.3V) is the audio codec IO supply. */
	spk_amp: audio-amplifier {
		compatible = "simple-audio-amplifier";
		VCC-supply = <&vccio_acodec>;
		enable-gpios = <&gpio4 RK_PC2 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&spk_amp_enable_h>;
		sound-name-prefix = "Speaker Amp";
	};

	rk817-sound {
		status = "okay";
		compatible = "simple-audio-card";
		simple-audio-card,name = "rockchip-rk817";
		simple-audio-card,aux-devs = <&spk_amp>;
		simple-audio-card,format = "i2s";
		simple-audio-card,mclk-fs = <256>;
		simple-audio-card,widgets =
			"Headphone", "Headphones",
			"Speaker", "Speaker";
		simple-audio-card,routing =
			"Headphones", "HPOL",
			"Headphones", "HPOR",
			"Speaker Amp INL", "SPKO",
			"Speaker Amp INR", "SPKO",
			"Speaker", "Speaker Amp OUTL",
			"Speaker", "Speaker Amp OUTR";

		simple-audio-card,cpu {
			sound-dai = <&i2s1_8ch>;
		};
		simple-audio-card,codec {
			sound-dai = <&rk817>;
		};
	};

	/* Panel init sequence (BSP: panel-init-sequence) and timings are in the
	 * miyoo,flip-panel entry in panel-simple.c. The panel is a child of &dsi0. */

	hall_sensor: hall-mh248 {
		compatible = "hall-mh248";
		irq-gpio = <&gpio0 RK_PC6 IRQ_TYPE_EDGE_BOTH>;
		hall-active = <1>;
		status = "okay";
	};

	leds: leds {
		compatible = "gpio-leds";
		work_led: work {
			gpios = <&gpio0 RK_PB4 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "default-on";
		};
		charger_led: charger {
			gpios = <&gpio0 RK_PC2 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "battery-charging";
			retain-state-suspended;
		};
	};

	vccsys: vccsys {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v8_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <3800000>;
		regulator-max-microvolt = <3800000>;
	};

	vcc5v0_usb: vcc5v0-usb {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_usb";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
	};

	vcc5v0_host: vcc5v0-host-regulator {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_host";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		enable-active-high;
		gpio = <&gpio4 RK_PC5 GPIO_ACTIVE_HIGH>;	/*USB_HOST_PWREN2_H*/
		vin-supply = <&vcc5v0_usb>;
		pinctrl-names = "default";
		pinctrl-0 = <&vcc5v0_host_en>;
	};
	
	vcc3v3_lcd0_n: vcc3v3-lcd0-n {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3_lcd0_n";
		regulator-boot-on;
		regulator-always-on;
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		enable-active-high;
		gpio = <&gpio0 RK_PC7 GPIO_ACTIVE_HIGH>;	/*LCD_PWREN_H*/
		vin-supply = <&vcc_3v3>;

		regulator-state-mem {
			regulator-off-in-suspend;
		};
	};
	
/*
	wifi_usb: wifi-usb {
		compatible = "regulator-fixed";
		regulator-name = "wifi_usb";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		enable-active-low;
		gpio = <&gpio0 RK_PA0 GPIO_ACTIVE_LOW>;
	};
*/

	wireless-wlan {
		compatible = "wlan-platdata";
		rockchip,grf = <&grf>;
		wifi_chip_type = "rtl8733bu";
		pinctrl-names = "default";
		/* pinctrl-0 = <&wifi_host_wake_irq>; */
		/* WIFI,host_wake_irq = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>; */
		WIFI,poweren_gpio = <&gpio0 RK_PA0 GPIO_ACTIVE_LOW>;	/*WIFI_PWREN_L*/
		status = "okay";
	};

	vcc_sd: vcc-sd {
		compatible = "regulator-fixed";
		enable-active-low;
		enable-gpio = <&gpio0 RK_PA5 GPIO_ACTIVE_LOW>;	/*SDMMC_PWREN_L*/
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		pinctrl-names = "default";
		pinctrl-0 = <&vcc_sd_h>;
		regulator-name = "vcc_sd";
	};
	
	vcc_sd2: vcc-sd2 {
		compatible = "regulator-fixed";
		enable-active-low;
		enable-gpio = <&gpio2 RK_PB1 GPIO_ACTIVE_LOW>;	/*SDMMC1_PWREN_L*/
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		pinctrl-names = "default";
		pinctrl-0 = <&vcc_sd2_h>;
		regulator-name = "vcc_sd2";
	};

	/* test-power: stock BSP node for factory testing. Harmless to keep. */
	test-power {
		status = "okay";
	};

	/* DMC: DDR Memory Controller devfreq node.
	 * The out-of-tree rk3568_dmc.ko module probes this node and uses the
	 * TF-A SIP v2 shared-memory interface for DDR frequency scaling.
	 * devfreq-events = DFI for DDR bandwidth monitoring.
	 * center-supply = vdd_logic (shared logic supply, handles voltage).
	 * OPP table: frequencies from TF-A boot log (dfs DDR fsp_param). */
	dmc: dmc {
		compatible = "rockchip,rk3568-dmc";
		devfreq-events = <&dfi>;
		center-supply = <&vdd_logic>;
		operating-points-v2 = <&dmc_opp_table>;
		status = "okay";
	};

	dmc_opp_table: dmc-opp-table {
		compatible = "operating-points-v2";

		opp-324000000 {
			opp-hz = /bits/ 64 <324000000>;
			opp-microvolt = <900000>;
		};
		opp-528000000 {
			opp-hz = /bits/ 64 <528000000>;
			opp-microvolt = <900000>;
		};
		opp-780000000 {
			opp-hz = /bits/ 64 <780000000>;
			opp-microvolt = <900000>;
		};
		opp-1056000000 {
			opp-hz = /bits/ 64 <1056000000>;
			opp-microvolt = <900000>;
		};
	};
};

/* Display pipeline (stock: dsi0 + route_dsi0 connect vp1_out_dsi0 + dsi0_in_vp1; mainline: OF graph vp1->dsi0_in, dsi0_out->panel). DPHY required for DSI. */
&dsi_dphy0 {
	status = "okay";
};

&dsi_dphy1 {
	status = "disabled";
};

/* VOP2 -> DSI0 pipeline: use VP1 (matches BSP stock DTS; BSP uses dsi0_in_vp1 + route_dsi0 connect = vp1_out_dsi0) */
&dsi0_in {
	dsi0_in_vp1: endpoint {
		remote-endpoint = <&vp1_out_dsi0>;
	};
};

&vp1 {
	vp1_out_dsi0: endpoint@ROCKCHIP_VOP2_EP_MIPI0 {
		reg = <ROCKCHIP_VOP2_EP_MIPI0>;
		remote-endpoint = <&dsi0_in_vp1>;
	};
};

/* VOP2 -> HDMI pipeline: use VP0 (standard for RK356x).
 * Without this, dw_hdmi_rockchip_bind() returns -EPROBE_DEFER
 * (possible_crtcs == 0) which blocks the entire display-subsystem master. */
&hdmi_in {
	hdmi_in_vp0: endpoint {
		remote-endpoint = <&vp0_out_hdmi>;
	};
};

&vp0 {
	vp0_out_hdmi: endpoint@ROCKCHIP_VOP2_EP_HDMI0 {
		reg = <ROCKCHIP_VOP2_EP_HDMI0>;
		remote-endpoint = <&hdmi_in_vp0>;
	};
};

/* DFI: DDR bandwidth monitor — provides devfreq-event data for DDR utilization.
 * Already in mainline rk356x-base.dtsi (compatible "rockchip,rk3568-dfi").
 * Used by the rk3568_dmc module for DDR frequency scaling decisions. */
&dfi {
	status = "okay";
};

&cpu0 {
	cpu-supply = <&vdd_cpu_rk860>;
	status = "okay";
};

&dsi0 {
	status = "okay";
	/* Avoid deferred probe: CRU apb reset can defer; remove so DSI probes. */
	/delete-property/ resets;
	/delete-property/ reset-names;

	/* DSI child addressing: virtual-channel number (1 cell, no size). */
	#address-cells = <1>;
	#size-cells = <0>;

	/* Panel MUST be a child of the DSI host: mipi_dsi_host_register()
	 * scans children to create MIPI DSI devices. fw_devlink cycles
	 * (dsi↔panel) are auto-relaxed ("Fixed dependency cycle(s)").
	 * BSP uses "simple-panel-dsi" + panel-init-sequence (Rockchip patch);
	 * mainline has no such driver, so we use a panel-simple.c entry.
	 *
	 * The panel ALSO needs an OF graph connection from dsi0 port@1
	 * because mainline dw_mipi_dsi_host_attach() calls
	 * devm_drm_of_get_bridge(dev, node, 1, 0) to find the panel
	 * bridge BEFORE calling pdata->host_ops->attach (component_add).
	 * Without this endpoint, the attach aborts with -ENODEV. */
	panel@0 {
		compatible = "miyoo,flip-panel";
		reg = <0>;
		status = "okay";
		power-supply = <&vcc3v3_lcd0_n>;
		backlight = <&backlight>;

		port {
			panel_in_dsi: endpoint {
				remote-endpoint = <&dsi0_out_panel>;
			};
		};
	};
};

/* Connect DSI output port to the panel (required by mainline dw-mipi-dsi). */
&dsi0_out {
	dsi0_out_panel: endpoint {
		remote-endpoint = <&panel_in_dsi>;
	};
};

/* route_dsi0, dsi0_in_vp0, dsi0_in_vp1, hdmi_in_vp0, hdmi_in_vp1, route_hdmi are BSP display-subsystem nodes; not in mainline rk356x */

&gpu {
	mali-supply = <&vdd_gpu>;
	status = "okay";
};

&hdmi {
	status = "okay";
	avdd-0v9-supply = <&vdda_0v9>;
	avdd-1v8-supply = <&vcc_1v8>;
	rockchip,phy-table =
		<92812500  0x8009 0x0000 0x0270>,
		<165000000 0x800b 0x0000 0x026d>,
		<185625000 0x800b 0x0000 0x01ed>,
		<297000000 0x800b 0x0000 0x01ad>,
		<594000000 0x8029 0x0000 0x0088>,
		<000000000 0x0000 0x0000 0x0000>;
};

&hdmi_sound {
	status = "okay";
};


&i2c0 {
	status = "okay";

	/* TCS4525 at 0x1c: not populated on this board revision.
	 * The Miyoo Flip V10 uses an RK8600 at 0x40 for the CPU rail.
	 * Disabled to silence "fan53555-regulator 0-001c: Failed to get chip ID" error. */
	vdd_cpu: tcs4525@1c {
		compatible = "tcs,tcs4525";
		reg = <0x1c>;
		status = "disabled";
	};

    /* CPU rail: fan53555 driver probes this (RK8600 shares code). Must set fcs,suspend-voltage-selector
     * so driver uses correct VSEL; wrong value can drop CPU rail and hang right after "FAN53555 Detected!".
     * See deep-research-report.md. */
    vdd_cpu_rk860: rk8600@40{
        compatible = "rockchip,rk8600";
        reg = <0x40>;
        vin-supply = <&vccsys>;
        regulator-compatible = "rk860x-reg";
        regulator-name = "vdd_cpu";
        regulator-min-microvolt = <712500>;
        regulator-max-microvolt = <1390000>;
        regulator-init-microvolt = <900000>;
        regulator-ramp-delay = <2300>;
        fcs,suspend-voltage-selector = <1>;  /* driver only reads this property name; <1> = safe for RK3566 */
        regulator-boot-on;
        regulator-always-on;
        regulator-state-mem {
            regulator-off-in-suspend;
        };
    };

	rk817: pmic@20 {
		status = "okay";
		compatible = "rockchip,rk817";
		reg = <0x20>;
		interrupt-parent = <&gpio0>;
		interrupts = <3 IRQ_TYPE_LEVEL_LOW>;

		pinctrl-names = "default", "pmic-sleep",
				"pmic-power-off", "pmic-reset";
		pinctrl-0 = <&pmic_int>, <&i2s1m0_mclk>;
		pinctrl-1 = <&soc_slppin_slp>, <&rk817_slppin_slp>;
		pinctrl-2 = <&soc_slppin_gpio>, <&rk817_slppin_pwrdn>;
		pinctrl-3 = <&soc_slppin_gpio>, <&rk817_slppin_rst>;
		rockchip,system-power-controller;
		wakeup-source;
		#clock-cells = <1>;
		#sound-dai-cells = <0>;
		clock-output-names = "rk808-clkout1", "rk808-clkout2";
		clock-names = "mclk";
		clocks = <&cru I2S1_MCLKOUT_TX>;
		assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
		assigned-clock-parents = <&cru CLK_I2S1_8CH_TX>;
		assigned-clock-rates = <12288000>;

		vcc1-supply = <&vccsys>;
		vcc2-supply = <&vccsys>;
		vcc3-supply = <&vccsys>;
		vcc4-supply = <&vccsys>;
		vcc5-supply = <&vccsys>;
		vcc6-supply = <&vccsys>;
		vcc7-supply = <&vccsys>;
		vcc8-supply = <&vccsys>;
		/* vcc9 = vccsys to avoid fw_devlink cycle: pmic -> BOOST -> pmic (mainline 6.6+) */
		vcc9-supply = <&vccsys>;

		pwrkey {
			status = "okay";
		};

		pinctrl_rk8xx: pinctrl_rk8xx {
			gpio-controller;
			#gpio-cells = <2>;

			rk817_slppin_null: rk817_slppin_null {
				pins = "gpio_slp";
				function = "pin_fun0";
			};

			rk817_slppin_slp: rk817_slppin_slp {
				pins = "gpio_slp";
				function = "pin_fun1";
			};

			rk817_slppin_pwrdn: rk817_slppin_pwrdn {
				pins = "gpio_slp";
				function = "pin_fun2";
			};

			rk817_slppin_rst: rk817_slppin_rst {
				pins = "gpio_slp";
				function = "pin_fun3";
			};
		};

		regulators {
			vdd_logic: DCDC_REG1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <1350000>;
				regulator-init-microvolt = <900000>;
				regulator-ramp-delay = <6001>;
				regulator-initial-mode = <0x2>;
				regulator-name = "vdd_logic";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdd_gpu: DCDC_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <500000>;
				regulator-max-microvolt = <1350000>;
				regulator-init-microvolt = <900000>;
				regulator-ramp-delay = <6001>;
				regulator-initial-mode = <0x2>;
				regulator-name = "vdd_gpu";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_ddr: DCDC_REG3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-initial-mode = <0x2>;
				regulator-name = "vcc_ddr";
				regulator-state-mem {
					regulator-on-in-suspend;
				};
			};

			vcc_3v3: DCDC_REG4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-initial-mode = <0x2>;
				regulator-name = "vcc_3v3";
				regulator-state-mem {
					regulator-off-in-suspend;
					regulator-suspend-microvolt = <3300000>;
				};
			};

			vcca1v8_pmu: LDO_REG1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcca1v8_pmu";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vdda_0v9: LDO_REG2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-name = "vdda_0v9";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda0v9_pmu: LDO_REG3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-name = "vdda0v9_pmu";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <900000>;
				};
			};

			vccio_acodec: LDO_REG4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-name = "vccio_acodec";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vccio_sd: LDO_REG5 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-name = "vccio_sd";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc3v3_pmu: LDO_REG6 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-name = "vcc3v3_pmu";
				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <3300000>;
				};
			};

			vcc_1v8: LDO_REG7 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcc_1v8";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc1v8_dvp: LDO_REG8 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-name = "vcc1v8_dvp";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc2v8_dvp: LDO_REG9 {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
				regulator-name = "vcc2v8_dvp";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			dcdc_boost: BOOST {
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5000000>;
				regulator-name = "boost";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			otg_switch: OTG_SWITCH {
				regulator-name = "otg_switch";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};
		};

		battery {
			compatible = "rk817,battery";
			ocv_table = <3400 3420 3450 3470 3495 3516 3540
			          3566 3585 3622 3655 3685 3727 3759
					  3790 3836 3873 3920 3970 4186 4227>;
			design_capacity = <3000>;
			design_qmax = <3300>;
			bat_res = <100>;
			sleep_enter_current = <150>;
			sleep_exit_current = <180>;
			sleep_filter_current = <100>;
			power_off_thresd = <3350>;
			zero_algorithm_vol = <3850>;
			max_soc_offset = <60>;
			monitor_sec = <5>;
			sample_res = <10>;
			virtual_power = <0>;
		};

		charger {
			compatible = "rk817,charger";
			min_input_voltage = <4500>;
			max_input_current = <1800>;
			max_chrg_current = <1800>;
			max_chrg_voltage = <4300>;
			chrg_term_mode = <0>;
			chrg_finish_cur = <300>;
			virtual_power = <0>;
			dc_det_adc = <0>;
			extcon = <&usb2phy0>;
			gate_function_disable = <1>;
		};

		/*
		 * Mainline rk817-codec driver reads DT properties from
		 * of_get_child_by_name(dev->parent->of_node, "codec").
		 * No compatible needed; MFD cell matches by platform name.
		 * Clocks/pinctrl come from the PMIC parent node above.
		 */
		codec {
		};
	};
};

/* MUIC (Micro USB Interface Controller) — proprietary "gi,muic" chip for
 * USB cable-type detection (charger vs data vs OTG).  No mainline driver.
 * Basic charge/USB detection works through USB PHY extcon (usb2phy0)
 * without this, so keep i2c3 disabled. */
&i2c3 {
	status = "disabled";
};

&i2s0_8ch {
	status = "okay";
};

&i2s1_8ch {
	status = "okay";
	/* BSP used rockchip,clk-trcm = <1>; mainline property name is different */
	rockchip,trcm-sync-tx-only;
	pinctrl-names = "default";
	pinctrl-0 = <&i2s1m0_sclktx
		     &i2s1m0_lrcktx
		     &i2s1m0_sdi0
		     &i2s1m0_sdo0>;
};

/* IEP (Image Enhancement Processor): hardware deinterlacer/scaler at 0xfdef0000.
 * The BSP uses "rockchip,iep-v2" which requires the proprietary MPP (Media Process
 * Platform) framework — a large set of BSP-only drivers (mpp_service, mpp_dev, etc.)
 * that have no mainline equivalent and cannot be ported as a simple out-of-tree module.
 * IEP shares PD_RGA power domain with RGA (which IS probed), so its power domain
 * is already managed — no battery penalty from leaving it disabled.
 * For retro gaming, IEP's deinterlacing is rarely useful (emulators output progressive).
 *
 * jpegd, jpegd_mmu, mpp_srv, nandc0: also BSP-only, not in mainline rk356x. */

 /*
  * There are 10 independent IO domains in RK3566/RK3568, including PMUIO[0:2] and VCCIO[1:7].
  * 1/ PMUIO0 and PMUIO1 are fixed-level power domains which cannot be configured;
  * 2/ PMUIO2 and VCCIO1,VCCIO[3:7] domains require that their hardware power supply voltages
  *    must be consistent with the software configuration correspondingly
  *	a/ When the hardware IO level is connected to 1.8V, the software voltage configuration
  *	   should also be configured to 1.8V accordingly;
  *	b/ When the hardware IO level is connected to 3.3V, the software voltage configuration
  *	   should also be configured to 3.3V accordingly;
  * 3/ VCCIO2 voltage control selection (0xFDC20140)
  *	BIT[0]: 0x0: from GPIO_0A7 (default)
  *	BIT[0]: 0x1: from GRF
  *    Default is determined by Pin FLASH_VOL_SEL/GPIO0_A7:
  *	L:VCCIO2 must supply 3.3V
  *	H:VCCIO2 must supply 1.8V
  */
&pmu_io_domains {
	status = "okay";
	pmuio2-supply = <&vcc3v3_pmu>;
	vccio1-supply = <&vccio_acodec>;
	vccio3-supply = <&vccio_sd>;
	vccio4-supply = <&vcc_3v3>;
	vccio5-supply = <&vcc_1v8>;
	vccio6-supply = <&vcc_1v8>;
	vccio7-supply = <&vcc_3v3>;
};

&pwm4 {
	status = "okay";
};

/* BSP-specific nodes not in mainline: rkvdec, rkvdec_mmu, rkvenc, rkvenc_mmu,
 * rknpu, rknpu_mmu.  Mainline equivalents: Hantro driver for VPU/VEPU,
 * rockchip-rga driver for RGA (see nodes below). */

&saradc {
	status = "okay";
	vref-supply = <&vcc_1v8>;
};

&sdhci {
	bus-width = <8>;
	no-sdio;
	no-sd;
	non-removable;
	max-frequency = <200000000>;
	full-pwr-cycle-in-suspend;
	status = "okay";
};

&sdmmc0 {
	max-frequency = <150000000>;
	no-sdio;
	no-mmc;
	bus-width = <4>;
	cap-mmc-highspeed;
	cap-sd-highspeed;
	disable-wp;
	sd-uhs-sdr104;
	vmmc-supply = <&vcc_sd>;
	vqmmc-supply = <&vccio_sd>;
	pinctrl-names = "default";
	pinctrl-0 = <&sdmmc0_bus4 &sdmmc0_clk &sdmmc0_cmd &sdmmc0_det>;
	status = "okay";
};

&sdmmc1 {
	max-frequency = <150000000>;
	no-sdio;
	no-mmc;
	bus-width = <4>;
	cap-mmc-highspeed;
	cap-sd-highspeed;
	disable-wp;
	sd-uhs-sdr104;
	vmmc-supply = <&vcc_sd2>;
	vqmmc-supply = <&vccio_sd>;
	pinctrl-names = "default";
	pinctrl-0 = <&sdmmc1_bus4 &sdmmc1_clk &sdmmc1_cmd &sdmmc1_det>;
	status = "okay";
};

&sfc {
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;

	flash@0 {
		compatible = "spi-nand";
		reg = <0>;
		/* Lower 24 MHz + single-line RX: avoid "unknown raw ID c8017f7f" if ID read is wrong at 50MHz/quad. Chip is ESMT (0xc8); mainline has no ESMT SPI-NAND table—only config/DTS tweak. */
		spi-max-frequency = <24000000>;
		spi-rx-bus-width = <1>;
		spi-tx-bus-width = <1>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			/* Layout matches stock / mtdparts; root is mtdblock3 (rootfs); mtdblock0-4 = vnvm,uboot,boot,rootfs,userdata */
			partition@200000 {
				label = "vnvm";
				reg = <0x200000 0x100000>;
			};
			partition@300000 {
				label = "uboot";
				reg = <0x300000 0x400000>;
			};
			partition@700000 {
				label = "boot";
				reg = <0x700000 0x2600000>;
			};
			partition@2d00000 {
				label = "rootfs";
				reg = <0x2d00000 0x4000000>;
			};
			partition@6d00000 {
				label = "userdata";
				reg = <0x6d00000 0x1260000>;
			};
		};
	};
};

&tsadc {
	status = "okay";
	/* CRU mode (0): thermal shutdown resets via clock unit — no dedicated GPIO needed.
	 * GPIO mode (1) would require a board-specific thermal shutdown pin.
	 * Polarity 0 = active-low (matches Rockchip reference designs). */
	rockchip,hw-tshut-mode = <0>;
	rockchip,hw-tshut-polarity = <0>;
};

/* combphy1/combphy2: combo PHYs for USB3/SATA/PCIe.
 * Nothing on the Miyoo Flip uses USB3, SATA, or PCIe.
 * WiFi is USB2 (EHCI), and usb_host1_xhci is overridden to USB2-only below.
 * Disabling combphys allows PD_PIPE power domain to gate — saves power. */
&combphy1 {
	status = "disabled";
};

&combphy2 {
	status = "disabled";
};

&usb2phy0_host {
	phy-supply = <&vcc5v0_host>;
	status = "okay";
};

&usb2phy0_otg {
	status = "okay";
};

&usb2phy1_host {
	phy-supply = <&vcc5v0_host>;
	status = "okay";
};

&usb2phy1_otg {
	phy-supply = <&vcc5v0_host>;
	status = "okay";
};

&usb2phy0 {
	status = "okay";
};

&usb2phy1 {
	status = "okay";
};

&usb_host0_ehci {
	status = "okay";
};

&usb_host0_ohci {
	status = "okay";
};

&usb_host1_ehci {
	status = "okay";
};

&usb_host1_ohci {
	status = "okay";
};

/* BSP names → mainline names:
 *   usbdrd30 + usbdrd_dwc3  → usb_host0_xhci (OTG, 0xfcc00000)
 *   usbhost30 + usbhost_dwc3 → usb_host1_xhci (Host, 0xfd000000)
 * rk3566-base.dtsi already sets usb_host0_xhci to USB2-only (no USB3 on RK3566 OTG).
 * OTG port: charging detection via extcon = <&usb2phy0>, USB data, etc.
 * Host port: nothing on this board uses USB3 (WiFi is USB2 via EHCI).
 *
 * usb_host1_xhci in rk356x-base.dtsi references <&combphy1 PHY_TYPE_USB3>
 * but the Miyoo Flip has no USB3 signal routing on the host port.
 * DWC3 "failed to initialize core" occurs when the USB3 PHY can't power up.
 * Override to USB2-only (same approach as rk3566-base.dtsi uses for OTG). */

&usb_host0_xhci {
	status = "okay";
};

&usb_host1_xhci {
	status = "okay";
	phys = <&usb2phy0_host>;
	phy-names = "usb2-phy";
	maximum-speed = "high-speed";
};

/* VPU (Hantro video decoder @ fdea0000) and VEPU (H.264 encoder @ fdee0000):
 * Both are handled by the Hantro/Verisilicon driver (CONFIG_VIDEO_HANTRO).
 * The driver matches "rockchip,rk3568-vpu" and "rockchip,rk3568-vepu".
 *
 * RGA (2D blitter @ fdeb0000): handled by CONFIG_VIDEO_ROCKCHIP_RGA.
 * Its DTS compatible "rockchip,rk3568-rga" falls back to "rockchip,rk3288-rga".
 *
 * All three sit in separate power domains (PD_VPU, PD_RGA, PD_RKVENC).
 * The drivers implement runtime PM, so power domains gate when idle.
 * Without the drivers compiled, these nodes become orphaned power-domain
 * consumers that keep PD_* permanently ON — wasting power. */
&vpu {
	status = "okay";
};

&vdpu_mmu {
	status = "okay";
};

&vepu {
	status = "okay";
};

&vepu_mmu {
	status = "okay";
};

/* VOP must be "okay" or display-subsystem fails with "No available vop found". Enable so DRM can bind; display may still need DSI/panel fixes. */
&vop {
	status = "okay";
	assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
	assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
};

&vop_mmu {
	status = "okay";
};

&uart1 {
	status = "okay";
	dma-names = "tx", "rx";
	pinctrl-names = "default";
	pinctrl-0 = <&uart1m0_xfer &uart1m0_ctsn>;
};

/* Debug serial at 0xfe660000 (same as earlycon); must be okay for console=ttyS2 */
&uart2 {
	status = "okay";
};

&pinctrl {

	audio-amplifier {
		spk_amp_enable_h: spk-amp-enable-h {
			rockchip,pins =
				<4 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	headphone {
		hp_det: hp-det {
			rockchip,pins = <4 RK_PC6 RK_FUNC_GPIO &pcfg_pull_down>;
		};
	};

	wireless-wlan {
		wifi_enable_h: wifi-enable-h {
			rockchip,pins =
				<0 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};

	pmic {
		pmic_int: pmic_int {
			rockchip,pins =
				<0 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>;
		};

		soc_slppin_gpio: soc_slppin_gpio {
			rockchip,pins =
				<0 RK_PA2 RK_FUNC_GPIO &pcfg_output_low>;
		};

		soc_slppin_slp: soc_slppin_slp {
			rockchip,pins =
				<0 RK_PA2 1 &pcfg_pull_none>;
		};

		soc_slppin_rst: soc_slppin_rst {
			rockchip,pins =
				<0 RK_PA2 2 &pcfg_pull_none>;
		};
	};

	usb {
		vcc5v0_host_en: vcc5v0-host-en {
			rockchip,pins = <4 RK_PC5 RK_FUNC_GPIO &pcfg_pull_none>;
		};

	};

	vcc-sd {
		vcc_sd_h: vcc-sd-h {
			rockchip,pins = <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_down>;
		};
		vcc_sd2_h: vcc-sd2-h {
			rockchip,pins = <2 RK_PB1 RK_FUNC_GPIO &pcfg_pull_down>;
		};		
	};

};
