VERILOG CODE LOGIC GATES
module logicf-gates(a,b,c,d,e,f,g,h,i);
input a,b;
output c,d,e,f,g,h,i;
assign c=a&b;
assign d=a|b;
assign e=~(a&b);
assign f=~(a|b);
assign g=a^b;
assign h=~(a^b);
assign i=~a;
endmodule

TESTBENCH CODE
module logic-gates w-t;
reg a,b;
wire c,d,e,f,g,h,i;
logic-gates uut(.a(a), .b(b), .c(c), .d(d), .e(e), .f(f), .g(g), .h(h), .i(i));
initial begin 
a=0;
b=0;
#10
a=0;
b=1;
#10
a=1;
b=0;
#10
a=1;
b=1;
#100
end 
endmodule

