{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "06", "@year": "2019", "@timestamp": "2019-11-06T10:18:04.000004-05:00", "@month": "11"}, "ait:date-sort": {"@day": "27", "@year": "2012", "@month": "07"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETI/IEETA/HIPEAC"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@country": "est", "organization": [{"$": "Computer Dept/HIPEAC"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750071"}, "@dptid": "104750071"}, "author": [{"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Methodology and international collaboration in teaching reconfigurable systems", "abstracts": "The paper describes the proposed methodology for teaching reconfigurable (Field-Programmable Gate Array based) systems and international collaboration in education. The methodology includes e-learning tools (namely, tutorials, templates, and previously developed students' projects) combined with another methods that are: separation of given to students tasks on core and auxiliary components, and design based on interactions, virtualization, and communication with host computers. Future directions are also discussed. Numerous examples are presented, including particular cases of teaching outside of home universities. Evaluation of the proposed methodology in a period of three years was also done and the results are presented. \u00a9 2012 IEEE.", "correspondence": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "DETI/IEETA/HIPEAC"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "E-learning", "@xml:lang": "eng"}, {"$": "engineering education", "@xml:lang": "eng"}, {"$": "Field-Programmable Gate Arrays", "@xml:lang": "eng"}, {"$": "prototyping systems", "@xml:lang": "eng"}, {"$": "reconfigurable computing", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "IEEE Global Eng. Edu. Conf., EDUCON", "@country": "usa", "issuetitle": "Proceedings of the 2012 IEEE Global Engineering Education Conference, EDUCON 2012", "issn": [{"$": "21659559", "@type": "print"}, {"$": "21659567", "@type": "electronic"}], "@type": "p", "publicationyear": {"@first": "2012"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2012 IEEE Global Engineering Education Conference, EDUCON 2012", "confcatnumber": "CFP12EDU-ART", "conflocation": {"city-group": "Marrakech", "@country": "mar"}, "confcode": "91215", "confdate": {"enddate": {"@day": "20", "@year": "2012", "@month": "04"}, "startdate": {"@day": "17", "@year": "2012", "@month": "04"}}}}}, "sourcetitle": "IEEE Global Engineering Education Conference, EDUCON", "article-number": "6201190", "@srcid": "21100206205", "publicationdate": {"year": "2012", "date-text": {"@xfab-added": "true", "$": "2012"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1802"}, {"$": "2200"}, {"$": "3304"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "408.1", "classification-description": "Structural Design, General"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "901.2", "classification-description": "Education"}, {"classification-code": "912", "classification-description": "Industrial Engineering and Management"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "DECI"}, {"$": "ENGI"}, {"$": "SOCI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2012 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "27", "@year": "2012", "@month": "07"}}, "itemidlist": {"itemid": [{"$": "365293696", "@idtype": "PUI"}, {"$": "20123015282169", "@idtype": "CPX"}, {"$": "84864144148", "@idtype": "SCP"}, {"$": "84864144148", "@idtype": "SGR"}], "ce:doi": "10.1109/EDUCON.2012.6201190"}}, "tail": {"bibliography": {"@refcount": "34", "reference": [{"ref-fulltext": "The Education, Audiovisual and Culture Executive Agency, Erasmus Mundus Programme, available at: http://eacea.ec.europa.eu/erasmus-mundus/programme/ about-erasmus-mundus-en.php.", "@id": "1", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://eacea.ec.europa.eu/erasmus_mundus/programme/ about_erasmus_mundus_en.php", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84864136616", "@idtype": "SGR"}}, "ref-sourcetitle": "The Education, Audiovisual and Culture Executive Agency, Erasmus Mundus Programme"}}, {"ref-fulltext": "M. Santarini, \"Zynq-7000 EPP Sets Stage for New Era of Innovations\", Xcell journal, issue 75, second quarter, 2011.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Zynq-7000 EPP Sets Stage for New Era of Innovations"}, "refd-itemidlist": {"itemid": {"$": "84863053015", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "75"}}, "ref-text": "second quarter", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "Xcell Journal"}}, {"ref-fulltext": "World's Highest Capacity FPGA-Now Shipping (25 October, 2011), available at: http://www.xilinx.com/products/silicon-devices/fpga/virtex-7/.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/products/silicon-devices/fpga/virtex-7/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84864136620", "@idtype": "SGR"}}, "ref-text": "25 October", "ref-sourcetitle": "World's Highest Capacity FPGA-Now Shipping"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Teaching Reconfigurable Systems: Methods, Tools, Tutorials and Projects\", IEEE Transactions on Education, vol. 48, no. 2, May 2005, pp. 290-300. (Pubitemid 40784514)", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "Teaching reconfigurable systems: Methods, tools, tutorials, and projects"}, "refd-itemidlist": {"itemid": {"$": "20344363169", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "2"}, "pagerange": {"@first": "290", "@last": "300"}}, "ref-text": "DOI 10.1109/TE.2004.842909", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Transactions on Education"}}, {"ref-fulltext": "Information on the project \"Use of HP Mobile Technology to Enhance Teaching Reconfigurable Systems for Electrical and Computer Engineering Curricula\", available at: http://www.ieeta.pt/-skl/HP-project.html.", "@id": "5", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.ieeta.pt/-skl/HP_project.html", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "77955605278", "@idtype": "SGR"}}, "ref-text": "Information on the project", "ref-sourcetitle": "Use of HP Mobile Technology to Enhance Teaching Reconfigurable Systems for Electrical and Computer Engineering Curricula"}}, {"ref-fulltext": "Digilent Inc., Products, available at: http://www.digilentinc.com.", "@id": "6", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.digilentinc.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84876898924", "@idtype": "SGR"}}, "ref-text": "Digilent Inc", "ref-sourcetitle": "Products"}}, {"ref-fulltext": "V. Sklyarov, \"Synthesis of Circuits and Systems from Hierarchical and Parallel Specifications\", Proc. of the 12th Biennial Baltic Electronics Conference-BEC 2010, invited paper, Tallinn, Estonia, 2010, pp. 37-48.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Synthesis of circuits and systems from hierarchical and parallel specifications"}, "refd-itemidlist": {"itemid": {"$": "79951754988", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "37", "@last": "48"}}, "ref-text": "Tallinn, Estonia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. of the 12th Biennial Baltic Electronics Conference-BEC 2010, Invited Paper"}}, {"ref-fulltext": "D. Mihhailov, A. Sudnitson, V. Sklyarov, I. Skliarova, \"Acceleration of Recursive Data Sorting over Tree-based Structures\", Electronics and Electrical Engineering, Kaunas, ISSN 1392-1215, 2011, N7 (113), pp. 51-56.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Acceleration of recursive data sorting over tree-based structures"}, "refd-itemidlist": {"itemid": {"$": "80053029141", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "N7", "@issue": "113"}, "pagerange": {"@first": "51", "@last": "56"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "4", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Electronics and Electrical Engineering, Kaunas, ISSN 1392-1215"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, B. Pimentel, and M. Almeida, \"Multimedia Tools and Architectures for Hardware/Software Co-Simulation of Reconfigurable Systems\", Proc. of the 21st International Conference on VLSI Design-VLSI Design'2008, Hyderabad, India, January 2008, pp. 85-90.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Multimedia tools and architectures for hardware/software co-simulation of reconfigurable systems"}, "refd-itemidlist": {"itemid": {"$": "47649096359", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "85", "@last": "90"}}, "ref-text": "Hyderabad, India January", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}]}, "ref-sourcetitle": "Proc. of the 21st International Conference on VLSI Design-VLSI Design'2008"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and A. Neves, \"Modeling and Implementation of Automatic System for Garage Control\", Proc. of ICROS-SICE International Joint Conference-ICCAS-SICE'2009, Fukuoka, Japan, August 2009, pp. 4295-4300.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling and implementation of automatic system for garage control"}, "refd-itemidlist": {"itemid": {"$": "77951104922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "4295", "@last": "4300"}}, "ref-text": "Fukuoka, Japan August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Neves", "ce:indexed-name": "Neves A."}]}, "ref-sourcetitle": "Proc. of ICROS-SICE International Joint Conference-ICCAS-SICE'2009"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Modeling, Design, and Implementation of a Priority Buffer for Embedded Systems\", Proc. of the 7th Asian Control Conference-ASCC'2009, Hong Kong, August 2009, pp. 9-14.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling, design, and implementation of a priority buffer for embedded systems"}, "refd-itemidlist": {"itemid": {"$": "71449091187", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "9", "@last": "14"}}, "ref-text": "Hong Kong August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. of the 7th Asian Control Conference-ASCC'2009"}}, {"ref-fulltext": "M. Almeida, V. Sklyarov, I. Skliarova, and B. Pimentel, \"Design Tools for Reconfigurable Embedded Systems\", Proc. of the 2nd International Conference on Embedded Software and Systems-ICESS'2005, IEEE Computer Society, Xi'an, December 2005, pp. 254-261. (Pubitemid 46379917)", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "Design tools for reconfigurable embedded systems"}, "refd-itemidlist": {"itemid": {"$": "33750021650", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2005"}, "pagerange": {"@first": "254", "@last": "261"}}, "ref-text": "DOI 10.1109/ICESS.2005.47, 1609884, ICESS 2005 - Second International Conference on Embedded Software and Systems", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "ICESS 2005 - Second International Conference on Embedded Software and Systems"}}, {"ref-fulltext": "Altera, DE2-115 Development and Education Board, available at: http://www.altera.com/education/univ/materials/boards/de2-115/unvde2-115-board. html.", "@id": "13", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.altera.com/education/univ/materials/boards/de2-115/ unvde2-115-board.html", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84864132824", "@idtype": "SGR"}}, "ref-text": "Altera", "ref-sourcetitle": "DE2-115 Development and Education Board"}}, {"ref-fulltext": "D.A. Patterson and J.L. Hennessy, Computer Organization and Design, Morgan Kaufmann Publishers, 2009.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "refd-itemidlist": {"itemid": {"$": "0003719406", "@idtype": "SGR"}}, "ref-text": "Morgan Kaufmann Publishers", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.A.", "@_fa": "true", "ce:surname": "Patterson", "ce:indexed-name": "Patterson D.A."}, {"@seq": "2", "ce:initials": "J.L.", "@_fa": "true", "ce:surname": "Hennessy", "ce:indexed-name": "Hennessy J.L."}]}, "ref-sourcetitle": "Computer Organization and Design"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and J. Lima, \"Design and Implementation of Communicating Fixed and Variable Instruction Set Processors\", Proc. of the 2nd International Conference on Computer and Electrical Engineering-ICCEE 2009, Dubai, UAE, December 2009, pp. 163-167.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Design and implementation of communicating fixed and variable instruction set processors"}, "refd-itemidlist": {"itemid": {"$": "77950495089", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "163", "@last": "167"}}, "ref-text": "Dubai, UAE, December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lima", "ce:indexed-name": "Lima J."}]}, "ref-sourcetitle": "Proc. of the 2nd International Conference on Computer and Electrical Engineering-ICCEE, 2009"}}, {"ref-fulltext": "V. Sklyarov, \"Reconfigurable models of finite state machines and their implementation in FPGAs\", Journal of Systems Architecture, 47, 2002, pp. 1043-1064.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable models of finite state machines and their implementation in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "47"}, "pagerange": {"@first": "1043", "@last": "1064"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Journal of Systems Architecture"}}, {"ref-fulltext": "Xilinx University Program XUPV5-LX110T Development System, available at: http://www.xilinx.com/univ/xupv5-lx110t.htm.", "@id": "17", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/univ/xupv5-lx110t.htm", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84870670089", "@idtype": "SGR"}}, "ref-sourcetitle": "Xilinx University Program XUPV5-LX110T Development System"}}, {"ref-fulltext": "Xilinx, Virtex-6 FPGA ML605 Evaluation Kit, available at: http://www.xilinx.com/products/boards-and-kits/EK-V6-ML605-G.htm.", "@id": "18", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/products/boards-and-kits/EK-V6-ML605-G.htm", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84871303339", "@idtype": "SGR"}}, "ref-text": "Xilinx", "ref-sourcetitle": "Virtex-6 FPGA ML605 Evaluation Kit"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Recursive and Iterative Algorithms for Nary Search Problems\", International Federation for Information Processing, vol. 218, 2nd IFIP Symposium on Professional Practice in Artificial Intelligence-AISPP'2006, ed. J. Debenham, 19th IFIP World Computer Congress-WCC'2006, Santiago de Chile, Chile, Aug. 2006, pp. 81-90.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Recursive and iterative algorithms for nary search problems"}, "refd-itemidlist": {"itemid": {"$": "84927608470", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "218"}, "pagerange": {"@first": "81", "@last": "90"}}, "ref-text": "2nd IFIP Symposium on Professional Practice in Artificial Intelligence-AISPP'2006, ed. J. Debenham, 19th IFIP World Computer Congress-WCC'2006, Santiago de Chile, Chile, Aug", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "International Federation for Information Processing"}}, {"ref-fulltext": "D. Mihhailov, V. Sklyarov, I. Skliarova, and A. Sudnitson, \"Hardware Implementation of Recursive Algorithms\", Proc. of the 2010 IEEE International 53rd Midwest Symposium on Circuits and Systems-MWSCAS 2010, Seattle, USA, August 2010, pp. 225-228.", "@id": "20", "ref-info": {"ref-title": {"ref-titletext": "Hardware implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "77956588948", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "225", "@last": "228"}}, "ref-text": "Seattle, USA, August 2010", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. of the 2010 IEEE International 53rd Midwest Symposium on Circuits and Systems-MWSCAS 2010"}}, {"ref-fulltext": "V.Sklyarov, Synthesis of Finite State Machines Based on Matrix LSI, Science, Minsk, Belarus, 1984.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "1984"}, "refd-itemidlist": {"itemid": {"$": "33845513627", "@idtype": "SGR"}}, "ref-text": "Science, Minsk, Belarus", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Synthesis of Finite State Machines Based on Matrix LSI"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Design and Implementation of Parallel Hierarchical Finite State Machines\", Proc. of the 2nd International Conference on Communications and Electronics-HUT-ICCE'2008, Hoi An, Vietnam, June 2008, pp. 33-38.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Design and implementation of parallel hierarchical finite state machines"}, "refd-itemidlist": {"itemid": {"$": "51549112960", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "38"}}, "ref-text": "Hoi An, Vietnam June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. of the 2nd International Conference on Communications and Electronics-HUT-ICCE'2008"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, P. Almeida, and M. Almeida, \"Design Tools and Reusable Libraries for FPGA-Based Digital Circuits\", Proc. of the EUROMICRO Symposium on Digital System Design-DSD'2003, Antalya, Turkey, September 2003, pp. 255-263.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Design tools and reusable libraries for FPGA-based digital circuits"}, "refd-itemidlist": {"itemid": {"$": "20344374529", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "255", "@last": "263"}}, "ref-text": "Antalya, Turkey September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida P."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}]}, "ref-sourcetitle": "Proc. of the EUROMICRO Symposium on Digital System Design-DSD'2003"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and A. Sudnitson, \"FPGA-based Systems in Information and Communication\", tutorial, Proc. of the 5th International Conference on Application of Information and Communication Technologies- AICT'2011, Baku, Azerbaijan, October 2011, pp. 551-555.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "FPGA-based systems in information and communication"}, "refd-itemidlist": {"itemid": {"$": "84855955504", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "551", "@last": "555"}}, "ref-text": "tutorial Baku, Azerbaijan, October", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. of the 5th International Conference on Application of Information and Communication Technologies-AICT'2011"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov, and A. Sudnitson, \"Implementation in FPGA of Address-based Data Sorting\", Proc. of the 21st International Conference on Field-Programmable Logic and Applications-FPL 2011, Crete, Greece, September 2011, pp. 405-410.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Implementation in FPGA of address-based data sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-text": "Crete, Greece, September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. of the 21st International Conference on Field-Programmable Logic and Applications-FPL 2011"}}, {"ref-fulltext": "D. Mihhailov, V. Sklyarov, I. Skliarova, and A. Sudnitson, \"Parallel FPGA-based Implementation of Recursive Sorting Algorithms\", Proc. of the 2010 International Conference on ReConFigurable Computing and FPGAs-ReConFig 2010, Cancun, Mexico, December 2010, pp. 121-126.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Parallel FPGA-based implementation of recursive sorting algorithms"}, "refd-itemidlist": {"itemid": {"$": "79951739418", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "121", "@last": "126"}}, "ref-text": "Cancun, Mexico, December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. of the 2010 International Conference on ReConFigurable Computing and FPGAs-ReConFig 2010"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Architecture of a Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices\", Proc. of the International Conference on Engineering of Reconfigurable Systems and Algorithms-ERSA'2003, Las Vegas, USA, June 2003, pp. 127-133.", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Architecture of a reconfigurable processor for implementing search algorithms over discrete matrices"}, "refd-itemidlist": {"itemid": {"$": "1642322114", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "127", "@last": "133"}}, "ref-text": "Las Vegas, USA June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. of the International Conference on Engineering of Reconfigurable Systems and Algorithms-ERSA'2003"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and A.B. Ferrari, \"Hierarchical Specification and Implementation of Combinatorial Algorithms Based on RHS Model\", Proc. of the XVI Conference on Design of Circuits and Integrated Systems-DCIS'2001, Oporto, Portugal, November 2001, pp. 486-491.", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2001"}, "ref-title": {"ref-titletext": "Hierarchical specification and implementation of combinatorial algorithms based on RHS model"}, "refd-itemidlist": {"itemid": {"$": "0009977635", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "486", "@last": "491"}}, "ref-text": "Oporto, Portugal November", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Proc. of the XVI Conference on Design of Circuits and Integrated Systems-DCIS'2001"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Design of Digital Circuits on the Basis of Hardware Templates\", Proc. of the International Conference on Embedded Systems and Applications-ESA'2003, H.R. Arabnia, L.T. Yang (eds.), Las Vegas, USA, June 2003, pp. 56-62.", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Design of digital circuits on the basis of hardware templates"}, "refd-itemidlist": {"itemid": {"$": "1642294944", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "56", "@last": "62"}}, "ref-text": "H.R. Arabnia, L.T. Yang (eds.), Las Vegas, USA June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. of the International Conference on Embedded Systems and Applications-ESA'2003"}}, {"ref-fulltext": "Video presentation of simulation of FPGA-based garage control system, available at: www.ieeta.pt/-skl/GarageControl.wmv.", "@id": "30", "ref-info": {"ref-website": {"ce:e-address": {"$": "www.ieeta.pt/-skl/GarageControl.wmv", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84864146174", "@idtype": "SGR"}}, "ref-sourcetitle": "Video Presentation of Simulation of FPGA-based Garage Control System"}}, {"ref-fulltext": "S. Soldado, \"FPGA Urban Traffic Control Simulation and Evaluation Platform\", M.Sc. thesis, University of Aveiro, 2008, available at: http://www.ieeta.pt/-skl/Research/From2008/MSc/Sergio.pdf.", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-website": {"ce:e-address": {"$": "http://www.ieeta.pt/-skl/Research/From2008/MSc/Sergio.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84855970984", "@idtype": "SGR"}}, "ref-text": "M.Sc. thesis, University of Aveiro", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Soldado", "ce:indexed-name": "Soldado S."}]}, "ref-sourcetitle": "FPGA Urban Traffic Control Simulation and Evaluation Platform"}}, {"ref-fulltext": "Video presentation of simulation of urban traffic system, available at: http://www.ieeta.pt/-skl/UrbanControl.wmv.", "@id": "32", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.ieeta.pt/-skl/UrbanControl.wmv", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84864136617", "@idtype": "SGR"}}, "ref-sourcetitle": "Video Presentation of Simulation of Urban Traffic System"}}, {"ref-fulltext": "S. Sarkar, T. Majumder, A. Kalyanaraman, and P.P. Pande, \"Hardware Accelerators for Biocomputing: A Survey\", Proc. of 2010 IEEE International Symposium on Circuits and Systems-ISCAS, Paris, France, 2010, pp. 3789-3792.", "@id": "33", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Hardware Accelerators for Biocomputing: A Survey"}, "refd-itemidlist": {"itemid": {"$": "77955987524", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "3789", "@last": "3792"}}, "ref-text": "Paris, France", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sarkar", "ce:indexed-name": "Sarkar S."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Majumder", "ce:indexed-name": "Majumder T."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Kalyanaraman", "ce:indexed-name": "Kalyanaraman A."}, {"@seq": "4", "ce:initials": "P.P.", "@_fa": "true", "ce:surname": "Pande", "ce:indexed-name": "Pande P.P."}]}, "ref-sourcetitle": "Proc. of 2010 IEEE International Symposium on Circuits and Systems-ISCAS"}}, {"ref-fulltext": "M. Jenihhin, M. Gorev, V. Pesonen, D. Mihhailov, P. Ellervee, H. Hinrikus, M. Bachmann, and J. Lass, \"EEG Analyzer Prototype Based on FPGA\", Proc. of the 7th Int. Symp. on Image and Signal Processing and Analysis-ISPA, Dubrovnik, Croatia, 2011, pp. 101-106.", "@id": "34", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "EEG analyzer prototype based on FPGA"}, "refd-itemidlist": {"itemid": {"$": "83455162667", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "101", "@last": "106"}}, "ref-text": "Dubrovnik, Croatia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Jenihhin", "ce:indexed-name": "Jenihhin M."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Gorev", "ce:indexed-name": "Gorev M."}, {"@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Pesonen", "ce:indexed-name": "Pesonen V."}, {"@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "5", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Ellervee", "ce:indexed-name": "Ellervee P."}, {"@seq": "6", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Hinrikus", "ce:indexed-name": "Hinrikus H."}, {"@seq": "7", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Bachmann", "ce:indexed-name": "Bachmann M."}, {"@seq": "8", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lass", "ce:indexed-name": "Lass J."}]}, "ref-sourcetitle": "Proc. of the 7th Int. Symp. on Image and Signal Processing and Analysis-ISPA"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84864144148", "dc:description": "The paper describes the proposed methodology for teaching reconfigurable (Field-Programmable Gate Array based) systems and international collaboration in education. The methodology includes e-learning tools (namely, tutorials, templates, and previously developed students' projects) combined with another methods that are: separation of given to students tasks on core and auxiliary components, and design based on interactions, virtualization, and communication with host computers. Future directions are also discussed. Numerous examples are presented, including particular cases of teaching outside of home universities. Evaluation of the proposed methodology in a period of three years was also done and the results are presented. \u00a9 2012 IEEE.", "prism:coverDate": "2012-07-27", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84864144148", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84864144148"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84864144148&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84864144148&origin=inward"}], "prism:publicationName": "IEEE Global Engineering Education Conference, EDUCON", "source-id": "21100206205", "citedby-count": "6", "subtype": "cp", "dc:title": "Methodology and international collaboration in teaching reconfigurable systems", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/EDUCON.2012.6201190", "prism:issn": "21659559 21659567", "article-number": "6201190", "dc:identifier": "SCOPUS_ID:84864144148"}, "idxterms": {"mainterm": [{"$": "E-learning tool", "@weight": "a", "@candidate": "n"}, {"$": "Host computers", "@weight": "a", "@candidate": "n"}, {"$": "International collaborations", "@weight": "a", "@candidate": "n"}, {"$": "Reconfigurable computing", "@weight": "a", "@candidate": "n"}, {"$": "Reconfigurable systems", "@weight": "a", "@candidate": "n"}, {"$": "Virtualizations", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "E-learning"}, {"@_fa": "true", "$": "engineering education"}, {"@_fa": "true", "$": "Field-Programmable Gate Arrays"}, {"@_fa": "true", "$": "prototyping systems"}, {"@_fa": "true", "$": "reconfigurable computing"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Information Systems and Management", "@code": "1802", "@abbrev": "DECI"}, {"@_fa": "true", "$": "Engineering (all)", "@code": "2200", "@abbrev": "ENGI"}, {"@_fa": "true", "$": "Education", "@code": "3304", "@abbrev": "SOCI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}