empirical evaluation some features instruction set processor architectures this paper presents methods empirical evaluation features instruction set processors isps isp features evaluated terms time saved feature the methods based analysis traces program executions the concept register life troduced answer questions how registers simultaneously how sufficient time most time what overhead number registers reduced what registers lives the paper discusses problem detecting desirable non existing instructions other problems briefly discussed experimental results presented obtained analyzing 41 programs running dec system 10 isp cacm march 1977 lunde a computer architecture program behavior instruction sets op code utilization register structures register utilization simultaneous register lives instruction tracing execution time 6.20 6.21 6.33 ca770303 jb december 30 1977 1:00 am