// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GCM_AE_HW_1x22_GHASH_H_operand_gen (
        ap_clk,
        ap_rst,
        X,
        H_operand_V_read,
        H_matrix_1,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [127:0] X;
input  [127:0] H_operand_V_read;
input  [127:0] H_matrix_1;
output  [127:0] ap_return;
input   ap_ce;

reg[127:0] ap_return;

wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_pp0_stage0_11001;
reg   [127:0] X_read_reg_40;
reg   [127:0] X_read_reg_40_pp0_iter1_reg;
reg   [127:0] X_read_reg_40_pp0_iter2_reg;
reg   [127:0] X_read_reg_40_pp0_iter3_reg;
reg   [127:0] X_read_reg_40_pp0_iter4_reg;
reg   [127:0] X_read_reg_40_pp0_iter5_reg;
reg   [127:0] X_read_reg_40_pp0_iter6_reg;
reg   [127:0] X_read_reg_40_pp0_iter7_reg;
reg   [127:0] X_read_reg_40_pp0_iter8_reg;
wire   [127:0] grp_GHASH_H2_fu_22_ap_return;
reg    grp_GHASH_H2_fu_22_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call2;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call2;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call2;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call2;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call2;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call2;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call2;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call2;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call2;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call2;
wire    ap_block_pp0_stage0_11001_ignoreCallOp13;
wire    ap_block_pp0_stage0;
wire   [127:0] ret_V_fu_30_p2;
reg    ap_ce_reg;
reg   [127:0] X_int_reg;
reg   [127:0] H_operand_V_read_int_reg;
reg   [127:0] H_matrix_1_int_reg;
reg   [127:0] ap_return_int_reg;

GCM_AE_HW_1x22_GHASH_H2 grp_GHASH_H2_fu_22(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .X(H_operand_V_read_int_reg),
    .H_matrix_1(H_matrix_1_int_reg),
    .ap_return(grp_GHASH_H2_fu_22_ap_return),
    .ap_ce(grp_GHASH_H2_fu_22_ap_ce)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        H_matrix_1_int_reg <= H_matrix_1;
        H_operand_V_read_int_reg <= H_operand_V_read;
        X_int_reg <= X;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        X_read_reg_40 <= X_int_reg;
        X_read_reg_40_pp0_iter1_reg <= X_read_reg_40;
        X_read_reg_40_pp0_iter2_reg <= X_read_reg_40_pp0_iter1_reg;
        X_read_reg_40_pp0_iter3_reg <= X_read_reg_40_pp0_iter2_reg;
        X_read_reg_40_pp0_iter4_reg <= X_read_reg_40_pp0_iter3_reg;
        X_read_reg_40_pp0_iter5_reg <= X_read_reg_40_pp0_iter4_reg;
        X_read_reg_40_pp0_iter6_reg <= X_read_reg_40_pp0_iter5_reg;
        X_read_reg_40_pp0_iter7_reg <= X_read_reg_40_pp0_iter6_reg;
        X_read_reg_40_pp0_iter8_reg <= X_read_reg_40_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= ret_V_fu_30_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = ret_V_fu_30_p2;
    end else begin
        ap_return = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp13) & (1'b1 == ap_ce_reg))) begin
        grp_GHASH_H2_fu_22_ap_ce = 1'b1;
    end else begin
        grp_GHASH_H2_fu_22_ap_ce = 1'b0;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp13 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call2 = ~(1'b1 == 1'b1);

assign ret_V_fu_30_p2 = (grp_GHASH_H2_fu_22_ap_return ^ X_read_reg_40_pp0_iter8_reg);

endmodule //GCM_AE_HW_1x22_GHASH_H_operand_gen
