# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_5_30_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_30 {C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:34 on Oct 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_30" C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v 
# -- Compiling module q_5_30
# 
# Top level modules:
# 	q_5_30
# End time: 13:37:34 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:47 on Oct 19,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v 
# -- Compiling module q_5_30_tb
# 
# Top level modules:
# 	q_5_30_tb
# End time: 13:37:47 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_5_30_tb
# vsim work.q_5_30_tb 
# Start time: 13:37:49 on Oct 19,2019
# Loading work.q_5_30_tb
# Loading work.q_5_30
add wave -position insertpoint  \
sim:/q_5_30_tb/clk \
sim:/q_5_30_tb/A \
sim:/q_5_30_tb/B \
sim:/q_5_30_tb/C \
sim:/q_5_30_tb/Q
run
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:15 on Oct 19,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v 
# -- Compiling module q_5_30_tb
# 
# Top level modules:
# 	q_5_30_tb
# End time: 13:38:15 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_30_tb
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v(13)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_30_tb
# 1
# Break in Module q_5_30_tb at C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v line 13
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_30 C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:33 on Oct 19,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_30" C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v 
# -- Compiling module q_5_30
# ** Error: (vlog-13069) C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v(3): near ";": syntax error, unexpected ';', expecting ')'.
# End time: 13:39:34 on Oct 19,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:34 on Oct 19,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v 
# -- Compiling module q_5_30_tb
# 
# Top level modules:
# 	q_5_30_tb
# End time: 13:39:34 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_30 C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:48 on Oct 19,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_30" C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v 
# -- Compiling module q_5_30
# 
# Top level modules:
# 	q_5_30
# End time: 13:39:48 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:48 on Oct 19,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v 
# -- Compiling module q_5_30_tb
# 
# Top level modules:
# 	q_5_30_tb
# End time: 13:39:48 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_30_tb
# Loading work.q_5_30
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v(13)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_30_tb
# 1
# Break in Module q_5_30_tb at C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v line 13
add wave -position insertpoint  \
sim:/q_5_30_tb/E
restart
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v(13)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_30_tb
# 1
# Break in Module q_5_30_tb at C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v line 13
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_30 C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:48 on Oct 19,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_30" C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v 
# -- Compiling module q_5_30
# 
# Top level modules:
# 	q_5_30
# End time: 13:42:48 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:48 on Oct 19,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v 
# -- Compiling module q_5_30_tb
# 
# Top level modules:
# 	q_5_30_tb
# End time: 13:42:48 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_30_tb
# Loading work.q_5_30
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v(13)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_30_tb
# 1
# Break in Module q_5_30_tb at C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v line 13
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_30 C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:50 on Oct 19,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_30" C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v 
# -- Compiling module q_5_30
# 
# Top level modules:
# 	q_5_30
# End time: 13:58:50 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:50 on Oct 19,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v 
# -- Compiling module q_5_30_tb
# 
# Top level modules:
# 	q_5_30_tb
# End time: 13:58:50 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_30_tb
# Loading work.q_5_30
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v(13)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_30_tb
# 1
# Break in Module q_5_30_tb at C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v line 13
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_30 C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:40 on Oct 19,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_30" C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v 
# -- Compiling module q_5_30
# 
# Top level modules:
# 	q_5_30
# End time: 13:59:40 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:40 on Oct 19,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v 
# -- Compiling module q_5_30_tb
# 
# Top level modules:
# 	q_5_30_tb
# End time: 13:59:40 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_30_tb
# Loading work.q_5_30
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v(13)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_30_tb
# 1
# Break in Module q_5_30_tb at C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v line 13
vlog -O0 -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_30 C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:07 on Oct 19,2019
# vlog -reportprogress 300 -O0 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_30" C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30.v 
# -- Compiling module q_5_30
# 
# Top level modules:
# 	q_5_30
# End time: 14:00:07 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:07 on Oct 19,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v 
# -- Compiling module q_5_30_tb
# 
# Top level modules:
# 	q_5_30_tb
# End time: 14:00:07 on Oct 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_30_tb
# Loading work.q_5_30
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v(13)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_30_tb
# 1
# Break in Module q_5_30_tb at C:/Users/home/Documents/Fpga_proj/q_5_30/q_5_30_tb.v line 13
# End time: 14:05:05 on Oct 19,2019, Elapsed time: 0:27:16
# Errors: 2, Warnings: 0
