[2025-09-17 18:19:11] START suite=cs trace=cassandra_phase1_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 5604009 heartbeat IPC: 1.784 cumulative IPC: 1.784 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 9427361 heartbeat IPC: 2.616 cumulative IPC: 2.121 (Simulation time: 00 hr 01 min 44 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 9427361 cumulative IPC: 2.121 (Simulation time: 00 hr 01 min 44 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 9427361 cumulative IPC: 2.121 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 22757042 heartbeat IPC: 0.7502 cumulative IPC: 0.7502 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 36719493 heartbeat IPC: 0.7162 cumulative IPC: 0.7328 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 49790132 heartbeat IPC: 0.7651 cumulative IPC: 0.7433 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 63425551 heartbeat IPC: 0.7334 cumulative IPC: 0.7408 (Simulation time: 00 hr 07 min 25 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 78213054 heartbeat IPC: 0.6762 cumulative IPC: 0.7269 (Simulation time: 00 hr 08 min 58 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 92680779 heartbeat IPC: 0.6912 cumulative IPC: 0.7207 (Simulation time: 00 hr 10 min 30 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 106212736 heartbeat IPC: 0.739 cumulative IPC: 0.7232 (Simulation time: 00 hr 11 min 59 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 120386076 heartbeat IPC: 0.7055 cumulative IPC: 0.721 (Simulation time: 00 hr 13 min 25 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 134417587 heartbeat IPC: 0.7127 cumulative IPC: 0.7201 (Simulation time: 00 hr 14 min 57 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 139398340 cumulative IPC: 0.7174 (Simulation time: 00 hr 16 min 28 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 139398340 cumulative IPC: 0.7174 (Simulation time: 00 hr 16 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7174 instructions: 100000002 cycles: 139398340
CPU 0 Branch Prediction Accuracy: 98.54% MPKI: 0.05182 Average ROB Occupancy at Mispredict: 8.025e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00464
BRANCH_INDIRECT: 0.04561
BRANCH_CONDITIONAL: 0.00157
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 5577810
LQ_STALL: 77452
SQ_STALL: 379084


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 166.69249
REPLAY_LOAD: 80.61653
NON_REPLAY_LOAD: 35.7928

== Total ==
ADDR_TRANS: 2069654
REPLAY_LOAD: 2193737
NON_REPLAY_LOAD: 1314419

== Counts ==
ADDR_TRANS: 12416
REPLAY_LOAD: 27212
NON_REPLAY_LOAD: 36723

cpu0->cpu0_STLB TOTAL        ACCESS:     774575 HIT:     532501 MISS:     242074 MSHR_MERGE:         13
cpu0->cpu0_STLB LOAD         ACCESS:     774575 HIT:     532501 MISS:     242074 MSHR_MERGE:         13
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 220.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2875634 HIT:    1301664 MISS:    1573970 MSHR_MERGE:     112189
cpu0->cpu0_L2C LOAD         ACCESS:    1382771 HIT:     615580 MISS:     767191 MSHR_MERGE:      19000
cpu0->cpu0_L2C RFO          ACCESS:     119921 HIT:      50466 MISS:      69455 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:     573086 HIT:     258197 MISS:     314889 MSHR_MERGE:      93186
cpu0->cpu0_L2C WRITE        ACCESS:     314952 HIT:     314372 MISS:        580 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     484904 HIT:      63049 MISS:     421855 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     416582 ISSUED:     416582 USEFUL:     136658 USELESS:       8108
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 89.67 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3890896 HIT:    3008629 MISS:     882267 MSHR_MERGE:     276024
cpu0->cpu0_L1I LOAD         ACCESS:    3890896 HIT:    3008629 MISS:     882267 MSHR_MERGE:     276024
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 39.36 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15349559 HIT:   13119979 MISS:    2229580 MSHR_MERGE:     691664
cpu0->cpu0_L1D LOAD         ACCESS:    9923869 HIT:    8893671 MISS:    1030198 MSHR_MERGE:     253665
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     842884 HIT:     618302 MISS:     224582 MSHR_MERGE:      68028
cpu0->cpu0_L1D WRITE        ACCESS:    4022369 HIT:    3541175 MISS:     481194 MSHR_MERGE:     361269
cpu0->cpu0_L1D TRANSLATION  ACCESS:     560437 HIT:      66831 MISS:     493606 MSHR_MERGE:       8702
cpu0->cpu0_L1D PREFETCH REQUESTED:     919636 ISSUED:     842884 USEFUL:     129167 USELESS:       8990
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 77.43 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3124536 HIT:    2916059 MISS:     208477 MSHR_MERGE:     116063
cpu0->cpu0_ITLB LOAD         ACCESS:    3124536 HIT:    2916059 MISS:     208477 MSHR_MERGE:     116063
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 50.3 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13672903 HIT:   12804574 MISS:     868329 MSHR_MERGE:     186168
cpu0->cpu0_DTLB LOAD         ACCESS:   13672903 HIT:   12804574 MISS:     868329 MSHR_MERGE:     186168
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 76.2 cycles
cpu0->LLC TOTAL        ACCESS:    1692968 HIT:     608338 MISS:    1084630 MSHR_MERGE:       3317
cpu0->LLC LOAD         ACCESS:     748191 HIT:     246889 MISS:     501302 MSHR_MERGE:         59
cpu0->LLC RFO          ACCESS:      69452 HIT:      24727 MISS:      44725 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     221703 HIT:       6056 MISS:     215647 MSHR_MERGE:       3258
cpu0->LLC WRITE        ACCESS:     231767 HIT:     231294 MISS:        473 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     421855 HIT:      99372 MISS:     322483 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30665
  ROW_BUFFER_MISS:    1050121
  AVG DBUS CONGESTED CYCLE: 7.531
Channel 0 WQ ROW_BUFFER_HIT:      61840
  ROW_BUFFER_MISS:     130617
  FULL:          0
Channel 0 REFRESHES ISSUED:      11617

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       275496        89185        37509        80314
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1454        10298        13509       108695
  STLB miss resolved @ L2C                0         1482         7989        20895        76907
  STLB miss resolved @ LLC                0         1079        12857        41306        51640
  STLB miss resolved @ MEM                0         1843        24616        43135       279596

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              31772         4572        72600        22263        11993
---------------------------------------------------------------
  STLB miss resolved @ L1D              147          132         1114         5065         3435
  STLB miss resolved @ L2C              273          142         1595         3848         1717
  STLB miss resolved @ LLC              481          205         2470        16266         4447
  STLB miss resolved @ MEM              305          181         2096        13058        15060
[2025-09-17 18:35:40] END   suite=cs trace=cassandra_phase1_core1 (rc=0)
