INFO: [VRFC 10-163] Analyzing VHDL file "D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/16_bit_multiplier/16_bit_multiplier.srcs/sim_1/new/combinational_design_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'combinational_design_test'
