Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Reading design: TopPCIHostMot2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopPCIHostMot2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopPCIHostMot2"
Output Format                      : NGC
Target Device                      : xc6slx25-2-ftg256

---- Source Options
Top Module Name                    : TopPCIHostMot2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/linuxCNC/log2.vhd" into library work
Parsing package <log2>.
Parsing package body <log2>.
Parsing VHDL file "/home/ise/linuxCNC/dpram.vhd" into library work
Parsing entity <dpram>.
Parsing architecture <syn> of entity <dpram>.
Parsing VHDL file "/home/ise/linuxCNC/adpram.vhd" into library work
Parsing entity <adpram>.
Parsing architecture <syn> of entity <adpram>.
Parsing VHDL file "/home/ise/linuxCNC/waveram.vhd" into library work
Parsing entity <waveram>.
Parsing architecture <syn> of entity <waveram>.
Parsing VHDL file "/home/ise/linuxCNC/uartx8b.vhd" into library work
Parsing entity <uartx8b>.
Parsing architecture <Behavioral> of entity <uartx8b>.
Parsing VHDL file "/home/ise/linuxCNC/uartx8.vhd" into library work
Parsing entity <uartx8>.
Parsing architecture <Behavioral> of entity <uartx8>.
Parsing VHDL file "/home/ise/linuxCNC/uartr8b.vhd" into library work
Parsing entity <uartr8b>.
Parsing architecture <Behavioral> of entity <uartr8b>.
Parsing VHDL file "/home/ise/linuxCNC/uartr8.vhd" into library work
Parsing entity <uartr8>.
Parsing architecture <Behavioral> of entity <uartr8>.
Parsing VHDL file "/home/ise/linuxCNC/twidrom.vhd" into library work
Parsing entity <twidrom>.
Parsing architecture <syn> of entity <twidrom>.
Parsing VHDL file "/home/ise/linuxCNC/syncwavegen.vhd" into library work
Parsing entity <syncwavegen>.
Parsing architecture <behavioral> of entity <syncwavegen>.
Parsing VHDL file "/home/ise/linuxCNC/sslbprom46.vhd" into library work
Parsing entity <sslbpb>.
Parsing architecture <syn> of entity <sslbpb>.
Parsing VHDL file "/home/ise/linuxCNC/sslbprom43.vhd" into library work
Parsing entity <sslbp>.
Parsing architecture <syn> of entity <sslbp>.
Parsing VHDL file "/home/ise/linuxCNC/sslbpram.vhd" into library work
Parsing entity <sslbpram>.
Parsing architecture <syn> of entity <sslbpram>.
Parsing VHDL file "/home/ise/linuxCNC/sine16.vhd" into library work
Parsing entity <sine16>.
Parsing architecture <syn> of entity <sine16>.
Parsing VHDL file "/home/ise/linuxCNC/resrom.vhd" into library work
Parsing entity <resrom>.
Parsing architecture <syn> of entity <resrom>.
Parsing VHDL file "/home/ise/linuxCNC/resolverdaq2.vhd" into library work
Parsing entity <resolverdaq2>.
Parsing architecture <behavioral> of entity <resolverdaq2>.
Parsing VHDL file "/home/ise/linuxCNC/parity.vhd" into library work
Parsing package <parity>.
Parsing package body <parity>.
Parsing VHDL file "/home/ise/linuxCNC/OutputInteg.vhd" into library work
Parsing entity <OutputInteg>.
Parsing architecture <Behavioral> of entity <outputinteg>.
Parsing VHDL file "/home/ise/linuxCNC/oneofndecode.vhd" into library work
Parsing package <oneofndecode>.
Parsing package body <oneofndecode>.
Parsing VHDL file "/home/ise/linuxCNC/IDROMConst.vhd" into library work
Parsing package <IDROMConst>.
Parsing VHDL file "/home/ise/linuxCNC/decodedstrobe.vhd" into library work
Parsing package <decodedstrobe>.
Parsing package body <decodedstrobe>.
Parsing VHDL file "/home/ise/linuxCNC/d8o8sqwsb.vhd" into library work
Parsing entity <DumbAss8sqwsb>.
Parsing architecture <Behavioral> of entity <dumbass8sqwsb>.
Parsing VHDL file "/home/ise/linuxCNC/d8o8sqws.vhd" into library work
Parsing entity <DumbAss8sqws>.
Parsing architecture <Behavioral> of entity <dumbass8sqws>.
Parsing VHDL file "/home/ise/linuxCNC/b32qcondmac2ws.vhd" into library work
Parsing entity <Big32v2>.
Parsing architecture <Behavioral> of entity <big32v2>.
Parsing VHDL file "/home/ise/linuxCNC/xy2mod.vhd" into library work
Parsing entity <xy2mod>.
Parsing architecture <Behavioral> of entity <xy2mod>.
Parsing VHDL file "/home/ise/linuxCNC/xfrmrout.vhd" into library work
Parsing entity <xfrmrout>.
Parsing architecture <Behavioral> of entity <xfrmrout>.
Parsing VHDL file "/home/ise/linuxCNC/wordrb.vhd" into library work
Parsing entity <wordrb>.
Parsing architecture <behavioral> of entity <wordrb>.
Parsing VHDL file "/home/ise/linuxCNC/wordpr.vhd" into library work
Parsing entity <wordpr>.
Parsing architecture <behavioral> of entity <wordpr>.
Parsing VHDL file "/home/ise/linuxCNC/wavegen.vhd" into library work
Parsing entity <wavegen>.
Parsing architecture <behavioral> of entity <wavegen>.
Parsing VHDL file "/home/ise/linuxCNC/watchdog.vhd" into library work
Parsing entity <watchdog>.
Parsing architecture <Behavioral> of entity <watchdog>.
Parsing VHDL file "/home/ise/linuxCNC/ubrategend.vhd" into library work
Parsing entity <rategend>.
Parsing architecture <Behavioral> of entity <rategend>.
Parsing VHDL file "/home/ise/linuxCNC/ubrategen.vhd" into library work
Parsing entity <rategen>.
Parsing architecture <Behavioral> of entity <rategen>.
Parsing VHDL file "/home/ise/linuxCNC/uartx.vhd" into library work
Parsing entity <uartx>.
Parsing architecture <Behavioral> of entity <uartx>.
Parsing VHDL file "/home/ise/linuxCNC/uartr.vhd" into library work
Parsing entity <uartr>.
Parsing architecture <Behavioral> of entity <uartr>.
Parsing VHDL file "/home/ise/linuxCNC/twiddle.vhd" into library work
Parsing entity <twiddle>.
Parsing architecture <Behavioral> of entity <twiddle>.
Parsing VHDL file "/home/ise/linuxCNC/timestampd.vhd" into library work
Parsing entity <timestampd>.
Parsing architecture <Behavioral> of entity <timestampd>.
Parsing VHDL file "/home/ise/linuxCNC/timestamp.vhd" into library work
Parsing entity <timestamp>.
Parsing architecture <Behavioral> of entity <timestamp>.
Parsing VHDL file "/home/ise/linuxCNC/threephasepwm.vhd" into library work
Parsing entity <threephasepwm>.
Parsing architecture <behavioral> of entity <threephasepwm>.
Parsing VHDL file "/home/ise/linuxCNC/sserialwab.vhd" into library work
Parsing entity <sserialwab>.
Parsing architecture <Behavioral> of entity <sserialwab>.
Parsing VHDL file "/home/ise/linuxCNC/sserialwa.vhd" into library work
Parsing entity <sserialwa>.
Parsing architecture <Behavioral> of entity <sserialwa>.
Parsing VHDL file "/home/ise/linuxCNC/srl16delay.vhd" into library work
Parsing entity <srl16delay>.
Parsing architecture <Behavioral> of entity <srl16delay>.
Parsing VHDL file "/home/ise/linuxCNC/simplessi.vhd" into library work
Parsing entity <SimpleSSI>.
Parsing architecture <Behavioral> of entity <simplessi>.
Parsing VHDL file "/home/ise/linuxCNC/simplespix.vhd" into library work
Parsing entity <simplespi>.
Parsing architecture <behavioral> of entity <simplespi>.
Parsing VHDL file "/home/ise/linuxCNC/simpledsad.vhd" into library work
Parsing entity <simpledsad>.
Parsing architecture <behavioral> of entity <simpledsad>.
Parsing VHDL file "/home/ise/linuxCNC/scalertimer.vhd" into library work
Parsing entity <scalertimer>.
Parsing architecture <Behavioral> of entity <scalertimer>.
Parsing VHDL file "/home/ise/linuxCNC/scalercounter.vhd" into library work
Parsing entity <scalercounter>.
Parsing architecture <Behavioral> of entity <scalercounter>.
Parsing VHDL file "/home/ise/linuxCNC/resolver.vhd" into library work
Parsing entity <resolver>.
Parsing architecture <dataflow> of entity <resolver>.
Parsing VHDL file "/home/ise/linuxCNC/rcpwmrate.vhd" into library work
Parsing entity <rcpwmrate>.
Parsing architecture <Behavioral> of entity <rcpwmrate>.
Parsing VHDL file "/home/ise/linuxCNC/rcpwmgen.vhd" into library work
Parsing entity <rcpwmgen>.
Parsing architecture <Behavioral> of entity <rcpwmgen>.
Parsing VHDL file "/home/ise/linuxCNC/qcountersfpd.vhd" into library work
Parsing entity <qcounterpd>.
Parsing architecture <behavioral> of entity <qcounterpd>.
Parsing VHDL file "/home/ise/linuxCNC/qcountersfp.vhd" into library work
Parsing entity <qcounterp>.
Parsing architecture <behavioral> of entity <qcounterp>.
Parsing VHDL file "/home/ise/linuxCNC/qcountersfd.vhd" into library work
Parsing entity <qcounterd>.
Parsing architecture <behavioral> of entity <qcounterd>.
Parsing VHDL file "/home/ise/linuxCNC/qcountersf.vhd" into library work
Parsing entity <qcounter>.
Parsing architecture <behavioral> of entity <qcounter>.
Parsing VHDL file "/home/ise/linuxCNC/qcounterateskd.vhd" into library work
Parsing entity <qcounterateskd>.
Parsing architecture <Behavioral> of entity <qcounterateskd>.
Parsing VHDL file "/home/ise/linuxCNC/qcounteratesk.vhd" into library work
Parsing entity <qcounteratesk>.
Parsing architecture <Behavioral> of entity <qcounteratesk>.
Parsing VHDL file "/home/ise/linuxCNC/qcounterated.vhd" into library work
Parsing entity <qcounterated>.
Parsing architecture <Behavioral> of entity <qcounterated>.
Parsing VHDL file "/home/ise/linuxCNC/qcounterate.vhd" into library work
Parsing entity <qcounterate>.
Parsing architecture <Behavioral> of entity <qcounterate>.
Parsing VHDL file "/home/ise/linuxCNC/pwmrefh.vhd" into library work
Parsing entity <pwmrefh>.
Parsing architecture <behavioral> of entity <pwmrefh>.
Parsing VHDL file "/home/ise/linuxCNC/pwmpdmgenh.vhd" into library work
Parsing entity <pwmpdmgenh>.
Parsing architecture <behavioral> of entity <pwmpdmgenh>.
Parsing VHDL file "/home/ise/linuxCNC/pktuartx.vhd" into library work
Parsing entity <pktuartx>.
Parsing architecture <Behavioral> of entity <pktuartx>.
Parsing VHDL file "/home/ise/linuxCNC/pktuartr.vhd" into library work
Parsing entity <pktuartr>.
Parsing architecture <Behavioral> of entity <pktuartr>.
Parsing VHDL file "/home/ise/linuxCNC/PinExists.vhd" into library work
Parsing package <PinExists>.
Parsing package body <PinExists>.
Parsing VHDL file "/home/ise/linuxCNC/OutputPinsPerModule.vhd" into library work
Parsing package <OutputPinsPerModule>.
Parsing package body <OutputPinsPerModule>.
Parsing VHDL file "/home/ise/linuxCNC/NumberOfModules.vhd" into library work
Parsing package <NumberOfModules>.
Parsing package body <NumberOfModules>.
Parsing VHDL file "/home/ise/linuxCNC/ModuleExists.vhd" into library work
Parsing package <ModuleExists>.
Parsing package body <ModuleExists>.
Parsing VHDL file "/home/ise/linuxCNC/MaxPinsPerModule.vhd" into library work
Parsing package <MaxPinsPerModule>.
Parsing package body <MaxPinsPerModule>.
Parsing VHDL file "/home/ise/linuxCNC/MaxOutputPinsPerModule.vhd" into library work
Parsing package <MaxOutputPinsPerModule>.
Parsing package body <MaxOutputPinsPerModule>.
Parsing VHDL file "/home/ise/linuxCNC/MaxIOPinsPerModule.vhd" into library work
Parsing package <MaxIOPinsPerModule>.
Parsing package body <MaxIOPinsPerModule>.
Parsing VHDL file "/home/ise/linuxCNC/MaxInputPinsPerModule.vhd" into library work
Parsing package <MaxInputPinsPerModule>.
Parsing package body <MaxInputPinsPerModule>.
Parsing VHDL file "/home/ise/linuxCNC/kubstepgenzid.vhd" into library work
Parsing entity <stepgenid>.
Parsing architecture <Behavioral> of entity <stepgenid>.
Parsing VHDL file "/home/ise/linuxCNC/kubstepgenzi.vhd" into library work
Parsing entity <stepgeni>.
Parsing architecture <Behavioral> of entity <stepgeni>.
Parsing VHDL file "/home/ise/linuxCNC/kubstepgenzd.vhd" into library work
Parsing entity <stepgend>.
Parsing architecture <Behavioral> of entity <stepgend>.
Parsing VHDL file "/home/ise/linuxCNC/kubstepgenz.vhd" into library work
Parsing entity <stepgen>.
Parsing architecture <Behavioral> of entity <stepgen>.
Parsing VHDL file "/home/ise/linuxCNC/irqlogics.vhd" into library work
Parsing entity <irqlogics>.
Parsing architecture <Behavioral> of entity <irqlogics>.
Parsing VHDL file "/home/ise/linuxCNC/InputPinsPerModule.vhd" into library work
Parsing package <InputPinsPerModule>.
Parsing package body <InputPinsPerModule>.
Parsing VHDL file "/home/ise/linuxCNC/inmuxm.vhd" into library work
Parsing entity <inmuxm>.
Parsing architecture <behavioral> of entity <inmuxm>.
Parsing VHDL file "/home/ise/linuxCNC/inm.vhd" into library work
Parsing entity <inm>.
Parsing architecture <behavioral> of entity <inm>.
Parsing VHDL file "/home/ise/linuxCNC/idrom.vhd" into library work
Parsing entity <IDROM>.
Parsing architecture <syn> of entity <idrom>.
Parsing VHDL file "/home/ise/linuxCNC/hostmotid.vhd" into library work
Parsing entity <hostmotid>.
Parsing architecture <Behavioral> of entity <hostmotid>.
Parsing VHDL file "/home/ise/linuxCNC/hmtimers.vhd" into library work
Parsing entity <hm2dpll>.
Parsing architecture <behavioral> of entity <hm2dpll>.
Parsing VHDL file "/home/ise/linuxCNC/GetModuleHint.vhd" into library work
Parsing package <GetModuleHint>.
Parsing package body <GetModuleHint>.
Parsing VHDL file "/home/ise/linuxCNC/fanucabs.vhd" into library work
Parsing entity <FanucAbs>.
Parsing architecture <Behavioral> of entity <fanucabs>.
Parsing VHDL file "/home/ise/linuxCNC/drqlogic.vhd" into library work
Parsing entity <dmdrqlogic>.
Parsing architecture <Behavioral> of entity <dmdrqlogic>.
Parsing VHDL file "/home/ise/linuxCNC/dpainter.vhd" into library work
Parsing entity <dpainterd>.
Parsing architecture <Behavioral> of entity <dpainterd>.
Parsing VHDL file "/home/ise/linuxCNC/daqfifo16.vhd" into library work
Parsing entity <DAQFIFO16>.
Parsing architecture <Behavioral> of entity <daqfifo16>.
Parsing VHDL file "/home/ise/linuxCNC/cpdrive.vhd" into library work
Parsing entity <cpdrive>.
Parsing architecture <Behavioral> of entity <cpdrive>.
Parsing VHDL file "/home/ise/linuxCNC/CountPinsInRange.vhd" into library work
Parsing package <CountPinsInRange>.
Parsing package body <CountPinsInRange>.
Parsing VHDL file "/home/ise/linuxCNC/bufferedspi.vhd" into library work
Parsing entity <bufferedspi>.
Parsing architecture <behavioral> of entity <bufferedspi>.
Parsing VHDL file "/home/ise/linuxCNC/boutreg.vhd" into library work
Parsing entity <boutreg>.
Parsing architecture <Behavioral> of entity <boutreg>.
Parsing VHDL file "/home/ise/linuxCNC/biss.vhd" into library work
Parsing entity <biss>.
Parsing architecture <Behavioral> of entity <biss>.
Parsing VHDL file "/home/ise/linuxCNC/binosc.vhd" into library work
Parsing entity <binosc>.
Parsing architecture <Behavioral> of entity <binosc>.
Parsing VHDL file "/home/ise/linuxCNC/simplespi8x.vhd" into library work
Parsing entity <simplespi8>.
Parsing architecture <behavioral> of entity <simplespi8>.
Parsing VHDL file "/home/ise/linuxCNC/PIN_R08.vhd" into library work
Parsing package <PIN_R08>.
Parsing VHDL file "/home/ise/linuxCNC/i24_x25card.vhd" into library work
Parsing package <i24_x25card>.
Parsing VHDL file "/home/ise/linuxCNC/hostmot2.vhd" into library work
Parsing entity <HostMot2>.
Parsing architecture <dataflow> of entity <hostmot2>.
WARNING:HDLCompiler:1369 - "/home/ise/linuxCNC/hostmot2.vhd" Line 2537: Possible infinite loop; process does not have a wait statement
WARNING:HDLCompiler:1369 - "/home/ise/linuxCNC/hostmot2.vhd" Line 2564: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "/home/ise/linuxCNC/fixicap.vhd" into library work
Parsing package <FixICap>.
Parsing package body <fixicap>.
Parsing VHDL file "/home/ise/linuxCNC/decodedstrobe2.vhd" into library work
Parsing package <decodedstrobe2>.
Parsing package body <decodedstrobe2>.
Parsing VHDL file "/home/ise/linuxCNC/TopPCIHostMot2.vhd" into library work
Parsing entity <TopPCIHostMot2>.
Parsing architecture <Behavioral> of entity <toppcihostmot2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:746 - "/home/ise/linuxCNC/TopPCIHostMot2.vhd" Line 309: Range is empty (null range)

Elaborating entity <TopPCIHostMot2> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/home/ise/linuxCNC/hostmot2.vhd" Line 137: Range is empty (null range)

Elaborating entity <HostMot2> (architecture <dataflow>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/home/ise/linuxCNC/hostmot2.vhd" Line 156: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/ise/linuxCNC/hostmot2.vhd" Line 298: Range is empty (null range)

Elaborating entity <hostmotid> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/linuxCNC/hostmotid.vhd" Line 98. Case statement is complete. others clause is never selected

Elaborating entity <wordpr> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <wordrb> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <watchdog> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <irqlogics> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <hm2dpll> (architecture <behavioral>) from library <work>.

Elaborating entity <FanucAbs> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/ise/linuxCNC/fanucabs.vhd" Line 142: Using initial value '0' for requestsinglepairmode since it is never assigned
WARNING:HDLCompiler:871 - "/home/ise/linuxCNC/fanucabs.vhd" Line 146: Using initial value ('0','1','0','0','1') for reqbitcountreg since it is never assigned
WARNING:HDLCompiler:871 - "/home/ise/linuxCNC/fanucabs.vhd" Line 152: Using initial value ('0','0','0','0','0','1','0','0','0','0') for reqdrvdlyreg since it is never assigned
WARNING:HDLCompiler:871 - "/home/ise/linuxCNC/fanucabs.vhd" Line 154: Using initial value ('1','1','1','1','1','0','1','0','0','0') for startingreqdrvdlyreg since it is never assigned
WARNING:HDLCompiler:871 - "/home/ise/linuxCNC/fanucabs.vhd" Line 160: Using initial value ('0','0','0','0','1','0','1','0','0','0') for rxdlyreg since it is never assigned
WARNING:HDLCompiler:92 - "/home/ise/linuxCNC/fanucabs.vhd" Line 451: requestsinglepairmode should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/linuxCNC/fanucabs.vhd" Line 459: reqdata should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/linuxCNC/fanucabs.vhd" Line 471: reqdrven should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/ise/linuxCNC/fanucabs.vhd" Line 175: Assignment to pulsedrvoffdly ignored, since the identifier is never used

Elaborating entity <pktuartr> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <dpram> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/linuxCNC/pktuartr.vhd" Line 208: inadd should be on the sensitivity list of the process
WARNING:HDLCompiler:89 - "/home/ise/linuxCNC/pktuartr.vhd" Line 160: <srl16e> remains a black-box since it has no binding entity.
Note: "Default FilterReg = 7"
INFO:HDLCompiler:679 - "/home/ise/linuxCNC/pktuartr.vhd" Line 332. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "/home/ise/linuxCNC/pktuartr.vhd" Line 439: errpopdata should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/linuxCNC/pktuartr.vhd" Line 456: rcfifoempty should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/linuxCNC/pktuartr.vhd" Line 458: rframecount should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/linuxCNC/pktuartr.vhd" Line 459: framebufferempty should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/linuxCNC/pktuartr.vhd" Line 460: filterreg should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/ise/linuxCNC/pktuartr.vhd" Line 281: Assignment to frametimeout ignored, since the identifier is never used
WARNING:HDLCompiler:746 - "/home/ise/linuxCNC/hostmot2.vhd" Line 3032: Range is empty (null range)

Elaborating entity <pktuartx> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/linuxCNC/pktuartx.vhd" Line 193: inadd should be on the sensitivity list of the process
WARNING:HDLCompiler:89 - "/home/ise/linuxCNC/pktuartx.vhd" Line 144: <srl16e> remains a black-box since it has no binding entity.
INFO:HDLCompiler:679 - "/home/ise/linuxCNC/pktuartx.vhd" Line 386. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "/home/ise/linuxCNC/pktuartx.vhd" Line 391: readsc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/linuxCNC/pktuartx.vhd" Line 407: framebufferempty should be on the sensitivity list of the process
WARNING:HDLCompiler:746 - "/home/ise/linuxCNC/hostmot2.vhd" Line 3112: Range is empty (null range)

Elaborating entity <sserialwa> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DumbAss8sqws> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <adpram> (architecture <syn>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/linuxCNC/d8o8sqws.vhd" Line 351. Case statement is complete. others clause is never selected

Elaborating entity <sslbp> (architecture <syn>) from library <work>.

Elaborating entity <sslbpram> (architecture <syn>) from library <work>.

Elaborating entity <adpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <uartr8> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/ise/linuxCNC/uartr8.vhd" Line 138: <srl16e> remains a black-box since it has no binding entity.
Note: "Default FilterReg = 20"

Elaborating entity <uartx8> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "/home/ise/linuxCNC/uartx8.vhd" Line 132: <srl16e> remains a black-box since it has no binding entity.
INFO:HDLCompiler:679 - "/home/ise/linuxCNC/sserialwa.vhd" Line 625. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ise/linuxCNC/sserialwa.vhd" Line 645. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ise/linuxCNC/sserialwa.vhd" Line 710. Case statement is complete. others clause is never selected
Note: "Max UARTS per sserial 2"
Note: "UARTS per sserial 0 2"
Note: "UARTS per sserial 1 0"
Note: "UARTS per sserial 2 0"
Note: "UARTS per sserial 3 0"
WARNING:HDLCompiler:746 - "/home/ise/linuxCNC/hostmot2.vhd" Line 4289: Range is empty (null range)

Elaborating entity <boutreg> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/home/ise/linuxCNC/boutreg.vhd" Line 107: Range is empty (null range)
WARNING:HDLCompiler:220 - "/home/ise/linuxCNC/boutreg.vhd" Line 107: Assignment ignored

Elaborating entity <boutreg> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <IDROM> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/ise/linuxCNC/hostmot2.vhd" Line 263: Net <AltData[63]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/linuxCNC/hostmot2.vhd" Line 465: Net <makehm2dpllmod.DPLLSyncIn> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/ise/linuxCNC/TopPCIHostMot2.vhd" Line 582: Assignment to configreadstb ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "/home/ise/linuxCNC/TopPCIHostMot2.vhd" Line 846: readstb should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/linuxCNC/TopPCIHostMot2.vhd" Line 862: readicapcookie should be on the sensitivity list of the process

Elaborating entity <simplespi8> (architecture <behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/linuxCNC/TopPCIHostMot2.vhd" Line 908: wdlbite should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "/home/ise/linuxCNC/TopPCIHostMot2.vhd" Line 400: Net <BAR0Reg[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopPCIHostMot2>.
    Related source file is "/home/ise/linuxCNC/TopPCIHostMot2.vhd".
        ThePinDesc =
("00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000001100100000011","00000011000000010001100100000011","00000011000000100001100100000011","00000011000000110001100100000011","00000011000000000001100110000001","0000001
1000000000001100110000010","00000011000000010001100110000001","00000011000000010001100110000010","00000011000000100001100110000001","00000011000000100001100110000010","00000011000000110001100110000001","00000011000000110001100110000010","00000011000001000001100100000011","00000011000001010001100100000011","00000011000001100001100100000011","00000011000001110001100100000011","00000011000001000001100110000001","00000011000001000001100110000010","00000011000001010001100110000001","00000011000001010001100110000010","00000011000001100001100110000001","00000011000001100001100110000010","00000011000001110001100110000001","00000011000001110001100110000010","00000011000000001100000100000001","00000011000000001100000100000010","00000011000000000001110000000001","00000011000000010001110000000001","00000011000000001100000110000001","00000011000000001100000110010001","00000011000000001100000110000010","00000011000000001100000110010010","00000011000000000001101110000001","00000011000000000001101110000010","0000001100000001
0001101110000001","00000011000000010001101110000010","00000011000000100001110000000001","00000011000000110001110000000001","00000011000001000001110000000001","00000011000001010001110000000001","00000011000000100001101110000001","00000011000000100001101110000010","00000011000000110001101110000001","00000011000000110001101110000010","00000011000001000001101110000001","00000011000001000001101110000010","00000011000001010001101110000001","00000011000001010001101110000010","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","0000000000000000000000000
0000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000",
"00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000")
        TheModuleID =
(("00011010","00000000","00000001","00000001","0111000000000000","00000111","00000000","00000000000000000000000000000000"),("00000010","00000000","00000001","00000001","0000110000000000","00000011","00000000","00000000000000000000000000000000"),("00000011","00000000","00000001","00000011","0001000000000000","00000101","00000000","00000000000000000000000000011111"),("00011011","00000000","00000001","00000110","0110000100000000","00000100","00000000","00000000000000000000000000001111"),("00011100","00000000","00000001","00000110","0110010100000000","00000100","00000000","00000000000000000000000000001111"),("11000001","00000000","00000001","00000001","0101101100000000","00000110","00010000","00000000000000000000000000111100"),("00011001","00000000","00000001","00001000","0001010100000000","00000011","00000000","00000000000000000000000000011111"),("10000000","00000000","00000001","00000001","0000001000000000","00000001","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0
000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000
000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000
","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"))
        PWMRefWidth = 13
        IDROMType = 3
        UseIRQLogic = true
        UseWatchDog = true
        OffsetToModules = 64
        OffsetToPinDesc = 448
        BusWidth = 32
        AddrWidth = 16
        InstStride0 = 4
        InstStride1 = 64
        RegStride0 = 256
        RegStride1 = 256
        FallBack = false
WARNING:Xst:647 - Input <NLOCK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/linuxCNC/TopPCIHostMot2.vhd" line 528: Output port <rates> of the instance <ahostmot2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/TopPCIHostMot2.vhd" line 528: Output port <dreq> of the instance <ahostmot2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/TopPCIHostMot2.vhd" line 528: Output port <demandmode> of the instance <ahostmot2> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'BAR0Reg<15:0>', unconnected in block 'TopPCIHostMot2', is tied to its initial value (0000000000000000).
    Found 4-bit register for signal <BusCmd>.
    Found 1-bit register for signal <PCIFrame>.
    Found 1-bit register for signal <SerrStb>.
    Found 1-bit register for signal <LIDSel>.
    Found 1-bit register for signal <IDevSel>.
    Found 1-bit register for signal <ITRDY>.
    Found 1-bit register for signal <IDevSel2>.
    Found 1-bit register for signal <IDevSel1>.
    Found 1-bit register for signal <BusWrite2>.
    Found 1-bit register for signal <BusWrite1>.
    Found 1-bit register for signal <PerrStb2>.
    Found 1-bit register for signal <PerrStb1>.
    Found 1-bit register for signal <SerrStb1>.
    Found 1-bit register for signal <NFrame1>.
    Found 1-bit register for signal <PAR1>.
    Found 1-bit register for signal <IPar>.
    Found 1-bit register for signal <CPar>.
    Found 1-bit register for signal <ParDrive>.
    Found 32-bit register for signal <StatComReg>.
    Found 1-bit register for signal <BAR0Reg<31>>.
    Found 1-bit register for signal <BAR0Reg<30>>.
    Found 1-bit register for signal <BAR0Reg<29>>.
    Found 1-bit register for signal <BAR0Reg<28>>.
    Found 1-bit register for signal <BAR0Reg<27>>.
    Found 1-bit register for signal <BAR0Reg<26>>.
    Found 1-bit register for signal <BAR0Reg<25>>.
    Found 1-bit register for signal <BAR0Reg<24>>.
    Found 1-bit register for signal <BAR0Reg<23>>.
    Found 1-bit register for signal <BAR0Reg<22>>.
    Found 1-bit register for signal <BAR0Reg<21>>.
    Found 1-bit register for signal <BAR0Reg<20>>.
    Found 1-bit register for signal <BAR0Reg<19>>.
    Found 1-bit register for signal <BAR0Reg<18>>.
    Found 1-bit register for signal <BAR0Reg<17>>.
    Found 1-bit register for signal <BAR0Reg<16>>.
    Found 32-bit register for signal <IntReg>.
    Found 16-bit register for signal <ICapI>.
    Found 4-bit register for signal <ICapTimer>.
    Found 1-bit register for signal <ICapClock>.
    Found 32-bit register for signal <A>.
    Found 32-bit adder for signal <A[31]_GND_12_o_add_4_OUT> created at line 621.
    Found 4-bit subtractor for signal <GND_12_o_GND_12_o_sub_88_OUT<3:0>> created at line 857.
    Found 1-bit tristate buffer for signal <AD<31>> created at line 573
    Found 1-bit tristate buffer for signal <AD<30>> created at line 573
    Found 1-bit tristate buffer for signal <AD<29>> created at line 573
    Found 1-bit tristate buffer for signal <AD<28>> created at line 573
    Found 1-bit tristate buffer for signal <AD<27>> created at line 573
    Found 1-bit tristate buffer for signal <AD<26>> created at line 573
    Found 1-bit tristate buffer for signal <AD<25>> created at line 573
    Found 1-bit tristate buffer for signal <AD<24>> created at line 573
    Found 1-bit tristate buffer for signal <AD<23>> created at line 573
    Found 1-bit tristate buffer for signal <AD<22>> created at line 573
    Found 1-bit tristate buffer for signal <AD<21>> created at line 573
    Found 1-bit tristate buffer for signal <AD<20>> created at line 573
    Found 1-bit tristate buffer for signal <AD<19>> created at line 573
    Found 1-bit tristate buffer for signal <AD<18>> created at line 573
    Found 1-bit tristate buffer for signal <AD<17>> created at line 573
    Found 1-bit tristate buffer for signal <AD<16>> created at line 573
    Found 1-bit tristate buffer for signal <AD<15>> created at line 573
    Found 1-bit tristate buffer for signal <AD<14>> created at line 573
    Found 1-bit tristate buffer for signal <AD<13>> created at line 573
    Found 1-bit tristate buffer for signal <AD<12>> created at line 573
    Found 1-bit tristate buffer for signal <AD<11>> created at line 573
    Found 1-bit tristate buffer for signal <AD<10>> created at line 573
    Found 1-bit tristate buffer for signal <AD<9>> created at line 573
    Found 1-bit tristate buffer for signal <AD<8>> created at line 573
    Found 1-bit tristate buffer for signal <AD<7>> created at line 573
    Found 1-bit tristate buffer for signal <AD<6>> created at line 573
    Found 1-bit tristate buffer for signal <AD<5>> created at line 573
    Found 1-bit tristate buffer for signal <AD<4>> created at line 573
    Found 1-bit tristate buffer for signal <AD<3>> created at line 573
    Found 1-bit tristate buffer for signal <AD<2>> created at line 573
    Found 1-bit tristate buffer for signal <AD<1>> created at line 573
    Found 1-bit tristate buffer for signal <AD<0>> created at line 573
    Found 1-bit tristate buffer for signal <NDEVSEL> created at line 582
    Found 1-bit tristate buffer for signal <NTRDY> created at line 582
    Found 1-bit tristate buffer for signal <NSTOP> created at line 582
    Found 1-bit tristate buffer for signal <PAR> created at line 582
    Found 1-bit tristate buffer for signal <NPERR> created at line 582
    Found 1-bit tristate buffer for signal <NSERR> created at line 582
    Found 1-bit tristate buffer for signal <NINTA> created at line 582
    Found 1-bit tristate buffer for signal <D<31>> created at line 767
    Found 1-bit tristate buffer for signal <D<30>> created at line 767
    Found 1-bit tristate buffer for signal <D<29>> created at line 767
    Found 1-bit tristate buffer for signal <D<28>> created at line 767
    Found 1-bit tristate buffer for signal <D<27>> created at line 767
    Found 1-bit tristate buffer for signal <D<26>> created at line 767
    Found 1-bit tristate buffer for signal <D<25>> created at line 767
    Found 1-bit tristate buffer for signal <D<24>> created at line 767
    Found 1-bit tristate buffer for signal <D<23>> created at line 767
    Found 1-bit tristate buffer for signal <D<22>> created at line 767
    Found 1-bit tristate buffer for signal <D<21>> created at line 767
    Found 1-bit tristate buffer for signal <D<20>> created at line 767
    Found 1-bit tristate buffer for signal <D<19>> created at line 767
    Found 1-bit tristate buffer for signal <D<18>> created at line 767
    Found 1-bit tristate buffer for signal <D<17>> created at line 767
    Found 1-bit tristate buffer for signal <D<16>> created at line 767
    Found 1-bit tristate buffer for signal <D<15>> created at line 767
    Found 1-bit tristate buffer for signal <D<14>> created at line 767
    Found 1-bit tristate buffer for signal <D<13>> created at line 767
    Found 1-bit tristate buffer for signal <D<12>> created at line 767
    Found 1-bit tristate buffer for signal <D<11>> created at line 767
    Found 1-bit tristate buffer for signal <D<10>> created at line 767
    Found 1-bit tristate buffer for signal <D<9>> created at line 767
    Found 1-bit tristate buffer for signal <D<8>> created at line 767
    Found 1-bit tristate buffer for signal <D<7>> created at line 767
    Found 1-bit tristate buffer for signal <D<6>> created at line 767
    Found 1-bit tristate buffer for signal <D<5>> created at line 767
    Found 1-bit tristate buffer for signal <D<4>> created at line 767
    Found 1-bit tristate buffer for signal <D<3>> created at line 767
    Found 1-bit tristate buffer for signal <D<2>> created at line 767
    Found 1-bit tristate buffer for signal <D<1>> created at line 767
    Found 1-bit tristate buffer for signal <D<0>> created at line 767
    Found 1-bit tristate buffer for signal <D<31>> created at line 849
    Found 1-bit tristate buffer for signal <D<30>> created at line 849
    Found 1-bit tristate buffer for signal <D<29>> created at line 849
    Found 1-bit tristate buffer for signal <D<28>> created at line 849
    Found 1-bit tristate buffer for signal <D<27>> created at line 849
    Found 1-bit tristate buffer for signal <D<26>> created at line 849
    Found 1-bit tristate buffer for signal <D<25>> created at line 849
    Found 1-bit tristate buffer for signal <D<24>> created at line 849
    Found 1-bit tristate buffer for signal <D<23>> created at line 849
    Found 1-bit tristate buffer for signal <D<22>> created at line 849
    Found 1-bit tristate buffer for signal <D<21>> created at line 849
    Found 1-bit tristate buffer for signal <D<20>> created at line 849
    Found 1-bit tristate buffer for signal <D<19>> created at line 849
    Found 1-bit tristate buffer for signal <D<18>> created at line 849
    Found 1-bit tristate buffer for signal <D<17>> created at line 849
    Found 1-bit tristate buffer for signal <D<16>> created at line 849
    Found 1-bit tristate buffer for signal <D<15>> created at line 849
    Found 1-bit tristate buffer for signal <D<14>> created at line 849
    Found 1-bit tristate buffer for signal <D<13>> created at line 849
    Found 1-bit tristate buffer for signal <D<12>> created at line 849
    Found 1-bit tristate buffer for signal <D<11>> created at line 849
    Found 1-bit tristate buffer for signal <D<10>> created at line 849
    Found 1-bit tristate buffer for signal <D<9>> created at line 849
    Found 1-bit tristate buffer for signal <D<8>> created at line 849
    Found 1-bit tristate buffer for signal <D<7>> created at line 849
    Found 1-bit tristate buffer for signal <D<6>> created at line 849
    Found 1-bit tristate buffer for signal <D<5>> created at line 849
    Found 1-bit tristate buffer for signal <D<4>> created at line 849
    Found 1-bit tristate buffer for signal <D<3>> created at line 849
    Found 1-bit tristate buffer for signal <D<2>> created at line 849
    Found 1-bit tristate buffer for signal <D<1>> created at line 849
    Found 1-bit tristate buffer for signal <D<0>> created at line 849
    Found 1-bit tristate buffer for signal <NINIT> created at line 906
    Found 16-bit comparator equal for signal <BAR0Reg[31]_A[31]_equal_19_o> created at line 740
    WARNING:Xst:2404 -  FFs/Latches <IStop<0:0>> (without init value) have a constant value of 0 in block <TopPCIHostMot2>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 154 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  50 Multiplexer(s).
	inferred 104 Tristate(s).
Unit <TopPCIHostMot2> synthesized.

Synthesizing Unit <HostMot2>.
    Related source file is "/home/ise/linuxCNC/hostmot2.vhd".
        ThePinDesc =
("00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000001100100000011","00000011000000010001100100000011","00000011000000100001100100000011","00000011000000110001100100000011","00000011000000000001100110000001","0000001
1000000000001100110000010","00000011000000010001100110000001","00000011000000010001100110000010","00000011000000100001100110000001","00000011000000100001100110000010","00000011000000110001100110000001","00000011000000110001100110000010","00000011000001000001100100000011","00000011000001010001100100000011","00000011000001100001100100000011","00000011000001110001100100000011","00000011000001000001100110000001","00000011000001000001100110000010","00000011000001010001100110000001","00000011000001010001100110000010","00000011000001100001100110000001","00000011000001100001100110000010","00000011000001110001100110000001","00000011000001110001100110000010","00000011000000001100000100000001","00000011000000001100000100000010","00000011000000000001110000000001","00000011000000010001110000000001","00000011000000001100000110000001","00000011000000001100000110010001","00000011000000001100000110000010","00000011000000001100000110010010","00000011000000000001101110000001","00000011000000000001101110000010","0000001100000001
0001101110000001","00000011000000010001101110000010","00000011000000100001110000000001","00000011000000110001110000000001","00000011000001000001110000000001","00000011000001010001110000000001","00000011000000100001101110000001","00000011000000100001101110000010","00000011000000110001101110000001","00000011000000110001101110000010","00000011000001000001101110000001","00000011000001000001101110000010","00000011000001010001101110000001","00000011000001010001101110000010","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","0000000000000000000000000
0000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000",
"00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000")
        TheModuleID =
(("00011010","00000000","00000001","00000001","0111000000000000","00000111","00000000","00000000000000000000000000000000"),("00000010","00000000","00000001","00000001","0000110000000000","00000011","00000000","00000000000000000000000000000000"),("00000011","00000000","00000001","00000011","0001000000000000","00000101","00000000","00000000000000000000000000011111"),("00011011","00000000","00000001","00000110","0110000100000000","00000100","00000000","00000000000000000000000000001111"),("00011100","00000000","00000001","00000110","0110010100000000","00000100","00000000","00000000000000000000000000001111"),("11000001","00000000","00000001","00000001","0101101100000000","00000110","00010000","00000000000000000000000000111100"),("00011001","00000000","00000001","00001000","0001010100000000","00000011","00000000","00000000000000000000000000011111"),("10000000","00000000","00000001","00000001","0000001000000000","00000001","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0
000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000
000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000
","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"))
        IDROMType = 3
        SepClocks = true
        OneWS = true
        UseIRQLogic = true
        PWMRefWidth = 13
        UseWatchDog = true
        OffsetToModules = 64
        OffsetToPinDesc = 448
        ClockHigh = 200000000
        ClockMed = 100000000
        ClockLow = 33333333
        BoardNameLow = "01000001010100110100010101001101"
        BoardNameHigh = "00110100001100100100100100110101"
        FPGASize = 25
        FPGAPins = 256
        IOPorts = 3
        IOWidth = 72
        LIOWidth = 0
        PortWidth = 24
        BusWidth = 32
        AddrWidth = 16
        InstStride0 = 4
        InstStride1 = 64
        RegStride0 = 256
        RegStride1 = 256
        LEDCount = 4
WARNING:Xst:647 - Input <clkhigh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <davout> of the instance <makeFAbsmod.makeFAbss[0].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <testclk> of the instance <makeFAbsmod.makeFAbss[0].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <davout> of the instance <makeFAbsmod.makeFAbss[1].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <testclk> of the instance <makeFAbsmod.makeFAbss[1].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <davout> of the instance <makeFAbsmod.makeFAbss[2].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <testclk> of the instance <makeFAbsmod.makeFAbss[2].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <davout> of the instance <makeFAbsmod.makeFAbss[3].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <testclk> of the instance <makeFAbsmod.makeFAbss[3].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <davout> of the instance <makeFAbsmod.makeFAbss[4].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <testclk> of the instance <makeFAbsmod.makeFAbss[4].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <davout> of the instance <makeFAbsmod.makeFAbss[5].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <testclk> of the instance <makeFAbsmod.makeFAbss[5].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <davout> of the instance <makeFAbsmod.makeFAbss[6].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <testclk> of the instance <makeFAbsmod.makeFAbss[6].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <davout> of the instance <makeFAbsmod.makeFAbss[7].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 2403: Output port <testclk> of the instance <makeFAbsmod.makeFAbss[7].FAbs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 4177: Output port <ntxenable> of the instance <makesserialmod.makesserials[0].asserial> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/hostmot2.vhd" line 4177: Output port <testbit> of the instance <makesserialmod.makesserials[0].asserial> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'AltData<63:60>', unconnected in block 'HostMot2', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'AltData<51:48>', unconnected in block 'HostMot2', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'AltData<39:36>', unconnected in block 'HostMot2', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'AltData<27:0>', unconnected in block 'HostMot2', is tied to its initial value (0000000000000000000000000000).
WARNING:Xst:653 - Signal <makehm2dpllmod.DPLLSyncIn> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 14-bit register for signal <A>.
    Found 1-bit tristate buffer for signal <obus<31>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<30>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<29>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<28>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<27>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<26>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<25>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<24>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<23>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<22>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<21>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<20>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<19>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<18>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<17>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<16>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<15>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<14>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<13>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<12>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<11>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<10>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<9>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<8>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<7>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<6>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<5>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<4>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<3>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<2>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<1>> created at line 2431
    Found 1-bit tristate buffer for signal <obus<0>> created at line 2431
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred  41 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <HostMot2> synthesized.

Synthesizing Unit <hostmotid>.
    Related source file is "/home/ise/linuxCNC/hostmotid.vhd".
        buswidth = 32
        cookie = "01010101101010101100101011111110"
        namelow = "01010100010100110100111101001000"
        namehigh = "00110010010101000100111101001101"
        idromoffset = "00000000000000000000010000000000"
    Found 1-bit tristate buffer for signal <obus<31>> created at line 89
    Found 1-bit tristate buffer for signal <obus<30>> created at line 89
    Found 1-bit tristate buffer for signal <obus<29>> created at line 89
    Found 1-bit tristate buffer for signal <obus<28>> created at line 89
    Found 1-bit tristate buffer for signal <obus<27>> created at line 89
    Found 1-bit tristate buffer for signal <obus<26>> created at line 89
    Found 1-bit tristate buffer for signal <obus<25>> created at line 89
    Found 1-bit tristate buffer for signal <obus<24>> created at line 89
    Found 1-bit tristate buffer for signal <obus<23>> created at line 89
    Found 1-bit tristate buffer for signal <obus<22>> created at line 89
    Found 1-bit tristate buffer for signal <obus<21>> created at line 89
    Found 1-bit tristate buffer for signal <obus<20>> created at line 89
    Found 1-bit tristate buffer for signal <obus<19>> created at line 89
    Found 1-bit tristate buffer for signal <obus<18>> created at line 89
    Found 1-bit tristate buffer for signal <obus<17>> created at line 89
    Found 1-bit tristate buffer for signal <obus<16>> created at line 89
    Found 1-bit tristate buffer for signal <obus<15>> created at line 89
    Found 1-bit tristate buffer for signal <obus<14>> created at line 89
    Found 1-bit tristate buffer for signal <obus<13>> created at line 89
    Found 1-bit tristate buffer for signal <obus<12>> created at line 89
    Found 1-bit tristate buffer for signal <obus<11>> created at line 89
    Found 1-bit tristate buffer for signal <obus<10>> created at line 89
    Found 1-bit tristate buffer for signal <obus<9>> created at line 89
    Found 1-bit tristate buffer for signal <obus<8>> created at line 89
    Found 1-bit tristate buffer for signal <obus<7>> created at line 89
    Found 1-bit tristate buffer for signal <obus<6>> created at line 89
    Found 1-bit tristate buffer for signal <obus<5>> created at line 89
    Found 1-bit tristate buffer for signal <obus<4>> created at line 89
    Found 1-bit tristate buffer for signal <obus<3>> created at line 89
    Found 1-bit tristate buffer for signal <obus<2>> created at line 89
    Found 1-bit tristate buffer for signal <obus<1>> created at line 89
    Found 1-bit tristate buffer for signal <obus<0>> created at line 89
    Summary:
	inferred  32 Tristate(s).
Unit <hostmotid> synthesized.

Synthesizing Unit <wordpr>.
    Related source file is "/home/ise/linuxCNC/wordpr.vhd".
        size = 24
        buswidth = 32
WARNING:Xst:647 - Input <ibus<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <altdatasel>.
    Found 24-bit register for signal <opendrainsel>.
    Found 24-bit register for signal <invertsel>.
    Found 24-bit register for signal <outreg>.
    Found 1-bit tristate buffer for signal <tsoutreg<23>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<22>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<21>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<20>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<19>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<18>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<17>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<16>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<15>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<14>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<13>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<12>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<11>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<10>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<9>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<8>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<7>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<6>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<5>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<4>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<3>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<2>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<1>> created at line 103
    Found 1-bit tristate buffer for signal <tsoutreg<0>> created at line 103
    Found 1-bit tristate buffer for signal <obus<31>> created at line 103
    Found 1-bit tristate buffer for signal <obus<30>> created at line 103
    Found 1-bit tristate buffer for signal <obus<29>> created at line 103
    Found 1-bit tristate buffer for signal <obus<28>> created at line 103
    Found 1-bit tristate buffer for signal <obus<27>> created at line 103
    Found 1-bit tristate buffer for signal <obus<26>> created at line 103
    Found 1-bit tristate buffer for signal <obus<25>> created at line 103
    Found 1-bit tristate buffer for signal <obus<24>> created at line 103
    Found 1-bit tristate buffer for signal <obus<23>> created at line 103
    Found 1-bit tristate buffer for signal <obus<22>> created at line 103
    Found 1-bit tristate buffer for signal <obus<21>> created at line 103
    Found 1-bit tristate buffer for signal <obus<20>> created at line 103
    Found 1-bit tristate buffer for signal <obus<19>> created at line 103
    Found 1-bit tristate buffer for signal <obus<18>> created at line 103
    Found 1-bit tristate buffer for signal <obus<17>> created at line 103
    Found 1-bit tristate buffer for signal <obus<16>> created at line 103
    Found 1-bit tristate buffer for signal <obus<15>> created at line 103
    Found 1-bit tristate buffer for signal <obus<14>> created at line 103
    Found 1-bit tristate buffer for signal <obus<13>> created at line 103
    Found 1-bit tristate buffer for signal <obus<12>> created at line 103
    Found 1-bit tristate buffer for signal <obus<11>> created at line 103
    Found 1-bit tristate buffer for signal <obus<10>> created at line 103
    Found 1-bit tristate buffer for signal <obus<9>> created at line 103
    Found 1-bit tristate buffer for signal <obus<8>> created at line 103
    Found 1-bit tristate buffer for signal <obus<7>> created at line 103
    Found 1-bit tristate buffer for signal <obus<6>> created at line 103
    Found 1-bit tristate buffer for signal <obus<5>> created at line 103
    Found 1-bit tristate buffer for signal <obus<4>> created at line 103
    Found 1-bit tristate buffer for signal <obus<3>> created at line 103
    Found 1-bit tristate buffer for signal <obus<2>> created at line 103
    Found 1-bit tristate buffer for signal <obus<1>> created at line 103
    Found 1-bit tristate buffer for signal <obus<0>> created at line 103
    Summary:
	inferred 120 D-type flip-flop(s).
	inferred 120 Multiplexer(s).
	inferred  56 Tristate(s).
Unit <wordpr> synthesized.

Synthesizing Unit <wordrb>.
    Related source file is "/home/ise/linuxCNC/wordrb.vhd".
        size = 24
        buswidth = 32
    Found 1-bit tristate buffer for signal <obus<31>> created at line 82
    Found 1-bit tristate buffer for signal <obus<30>> created at line 82
    Found 1-bit tristate buffer for signal <obus<29>> created at line 82
    Found 1-bit tristate buffer for signal <obus<28>> created at line 82
    Found 1-bit tristate buffer for signal <obus<27>> created at line 82
    Found 1-bit tristate buffer for signal <obus<26>> created at line 82
    Found 1-bit tristate buffer for signal <obus<25>> created at line 82
    Found 1-bit tristate buffer for signal <obus<24>> created at line 82
    Found 1-bit tristate buffer for signal <obus<23>> created at line 82
    Found 1-bit tristate buffer for signal <obus<22>> created at line 82
    Found 1-bit tristate buffer for signal <obus<21>> created at line 82
    Found 1-bit tristate buffer for signal <obus<20>> created at line 82
    Found 1-bit tristate buffer for signal <obus<19>> created at line 82
    Found 1-bit tristate buffer for signal <obus<18>> created at line 82
    Found 1-bit tristate buffer for signal <obus<17>> created at line 82
    Found 1-bit tristate buffer for signal <obus<16>> created at line 82
    Found 1-bit tristate buffer for signal <obus<15>> created at line 82
    Found 1-bit tristate buffer for signal <obus<14>> created at line 82
    Found 1-bit tristate buffer for signal <obus<13>> created at line 82
    Found 1-bit tristate buffer for signal <obus<12>> created at line 82
    Found 1-bit tristate buffer for signal <obus<11>> created at line 82
    Found 1-bit tristate buffer for signal <obus<10>> created at line 82
    Found 1-bit tristate buffer for signal <obus<9>> created at line 82
    Found 1-bit tristate buffer for signal <obus<8>> created at line 82
    Found 1-bit tristate buffer for signal <obus<7>> created at line 82
    Found 1-bit tristate buffer for signal <obus<6>> created at line 82
    Found 1-bit tristate buffer for signal <obus<5>> created at line 82
    Found 1-bit tristate buffer for signal <obus<4>> created at line 82
    Found 1-bit tristate buffer for signal <obus<3>> created at line 82
    Found 1-bit tristate buffer for signal <obus<2>> created at line 82
    Found 1-bit tristate buffer for signal <obus<1>> created at line 82
    Found 1-bit tristate buffer for signal <obus<0>> created at line 82
    Summary:
	inferred  32 Tristate(s).
Unit <wordrb> synthesized.

Synthesizing Unit <watchdog>.
    Related source file is "/home/ise/linuxCNC/watchdog.vhd".
        buswidth = 32
    Found 32-bit register for signal <wdtimer>.
    Found 32-bit register for signal <wdtime>.
    Found 1-bit register for signal <wdstatus>.
    Found 1-bit register for signal <wdbite>.
    Found 1-bit register for signal <oldwdtimermsb>.
    Found 32-bit subtractor for signal <GND_165_o_GND_165_o_sub_1_OUT<31:0>> created at line 106.
    Found 1-bit tristate buffer for signal <obus<31>> created at line 97
    Found 1-bit tristate buffer for signal <obus<30>> created at line 97
    Found 1-bit tristate buffer for signal <obus<29>> created at line 97
    Found 1-bit tristate buffer for signal <obus<28>> created at line 97
    Found 1-bit tristate buffer for signal <obus<27>> created at line 97
    Found 1-bit tristate buffer for signal <obus<26>> created at line 97
    Found 1-bit tristate buffer for signal <obus<25>> created at line 97
    Found 1-bit tristate buffer for signal <obus<24>> created at line 97
    Found 1-bit tristate buffer for signal <obus<23>> created at line 97
    Found 1-bit tristate buffer for signal <obus<22>> created at line 97
    Found 1-bit tristate buffer for signal <obus<21>> created at line 97
    Found 1-bit tristate buffer for signal <obus<20>> created at line 97
    Found 1-bit tristate buffer for signal <obus<19>> created at line 97
    Found 1-bit tristate buffer for signal <obus<18>> created at line 97
    Found 1-bit tristate buffer for signal <obus<17>> created at line 97
    Found 1-bit tristate buffer for signal <obus<16>> created at line 97
    Found 1-bit tristate buffer for signal <obus<15>> created at line 97
    Found 1-bit tristate buffer for signal <obus<14>> created at line 97
    Found 1-bit tristate buffer for signal <obus<13>> created at line 97
    Found 1-bit tristate buffer for signal <obus<12>> created at line 97
    Found 1-bit tristate buffer for signal <obus<11>> created at line 97
    Found 1-bit tristate buffer for signal <obus<10>> created at line 97
    Found 1-bit tristate buffer for signal <obus<9>> created at line 97
    Found 1-bit tristate buffer for signal <obus<8>> created at line 97
    Found 1-bit tristate buffer for signal <obus<7>> created at line 97
    Found 1-bit tristate buffer for signal <obus<6>> created at line 97
    Found 1-bit tristate buffer for signal <obus<5>> created at line 97
    Found 1-bit tristate buffer for signal <obus<4>> created at line 97
    Found 1-bit tristate buffer for signal <obus<3>> created at line 97
    Found 1-bit tristate buffer for signal <obus<2>> created at line 97
    Found 1-bit tristate buffer for signal <obus<1>> created at line 97
    Found 1-bit tristate buffer for signal <obus<0>> created at line 97
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <watchdog> synthesized.

Synthesizing Unit <irqlogics>.
    Related source file is "/home/ise/linuxCNC/irqlogics.vhd".
        buswidth = 32
WARNING:Xst:647 - Input <ibus<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <statusreg>.
    Found 2-bit register for signal <rated>.
    Found 1-bit 5-to-1 multiplexer for signal <rate> created at line 116.
    Found 1-bit tristate buffer for signal <obus<31>> created at line 96
    Found 1-bit tristate buffer for signal <obus<30>> created at line 96
    Found 1-bit tristate buffer for signal <obus<29>> created at line 96
    Found 1-bit tristate buffer for signal <obus<28>> created at line 96
    Found 1-bit tristate buffer for signal <obus<27>> created at line 96
    Found 1-bit tristate buffer for signal <obus<26>> created at line 96
    Found 1-bit tristate buffer for signal <obus<25>> created at line 96
    Found 1-bit tristate buffer for signal <obus<24>> created at line 96
    Found 1-bit tristate buffer for signal <obus<23>> created at line 96
    Found 1-bit tristate buffer for signal <obus<22>> created at line 96
    Found 1-bit tristate buffer for signal <obus<21>> created at line 96
    Found 1-bit tristate buffer for signal <obus<20>> created at line 96
    Found 1-bit tristate buffer for signal <obus<19>> created at line 96
    Found 1-bit tristate buffer for signal <obus<18>> created at line 96
    Found 1-bit tristate buffer for signal <obus<17>> created at line 96
    Found 1-bit tristate buffer for signal <obus<16>> created at line 96
    Found 1-bit tristate buffer for signal <obus<15>> created at line 96
    Found 1-bit tristate buffer for signal <obus<14>> created at line 96
    Found 1-bit tristate buffer for signal <obus<13>> created at line 96
    Found 1-bit tristate buffer for signal <obus<12>> created at line 96
    Found 1-bit tristate buffer for signal <obus<11>> created at line 96
    Found 1-bit tristate buffer for signal <obus<10>> created at line 96
    Found 1-bit tristate buffer for signal <obus<9>> created at line 96
    Found 1-bit tristate buffer for signal <obus<8>> created at line 96
    Found 1-bit tristate buffer for signal <obus<7>> created at line 96
    Found 1-bit tristate buffer for signal <obus<6>> created at line 96
    Found 1-bit tristate buffer for signal <obus<5>> created at line 96
    Found 1-bit tristate buffer for signal <obus<4>> created at line 96
    Found 1-bit tristate buffer for signal <obus<3>> created at line 96
    Found 1-bit tristate buffer for signal <obus<2>> created at line 96
    Found 1-bit tristate buffer for signal <obus<1>> created at line 96
    Found 1-bit tristate buffer for signal <obus<0>> created at line 96
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <irqlogics> synthesized.

Synthesizing Unit <hm2dpll>.
    Related source file is "/home/ise/linuxCNC/hmtimers.vhd".
    Found 4-bit register for signal <SyncInFilter>.
    Found 2-bit register for signal <FilteredSync>.
    Found 8-bit register for signal <PrescaleCount>.
    Found 42-bit register for signal <Accum>.
    Found 24-bit register for signal <BoundedPhaseErr>.
    Found 16-bit register for signal <FilterPrescaleCount>.
    Found 24-bit register for signal <FilteredPhaseErr>.
    Found 24-bit register for signal <ITerm>.
    Found 24-bit register for signal <DPLLCorrection>.
    Found 32-bit register for signal <PhaseErr>.
    Found 32-bit register for signal <BaseRate>.
    Found 24-bit register for signal <PLimit>.
    Found 8-bit register for signal <Prescale>.
    Found 16-bit register for signal <FilterPrescale>.
    Found 16-bit register for signal <Timer1>.
    Found 16-bit register for signal <Timer2>.
    Found 16-bit register for signal <Timer3>.
    Found 16-bit register for signal <Timer4>.
    Found 4-bit register for signal <TimerOutReg>.
    Found 25-bit subtractor for signal <n0345> created at line 156.
    Found 42-bit adder for signal <Accum[41]_GND_231_o_add_12_OUT> created at line 152.
    Found 24-bit adder for signal <FilteredPhaseErr[23]_BoundedPhaseErr[23]_add_22_OUT> created at line 162.
    Found 24-bit adder for signal <ITerm[23]_BoundedPhaseErr[23]_add_27_OUT> created at line 169.
    Found 24-bit adder for signal <n0410> created at line 178.
    Found 24-bit adder for signal <FilteredPhaseErr[23]_ITerm[23]_add_40_OUT> created at line 178.
    Found 16-bit adder for signal <TimerOff1> created at line 256.
    Found 16-bit adder for signal <TimerOff2> created at line 257.
    Found 16-bit adder for signal <TimerOff3> created at line 258.
    Found 16-bit adder for signal <TimerOff4> created at line 259.
    Found 4-bit subtractor for signal <GND_231_o_GND_231_o_sub_5_OUT<3:0>> created at line 1308.
    Found 42-bit subtractor for signal <Accum[41]_DPLLCorrection[23]_sub_14_OUT<41:0>> created at line 152.
    Found 24-bit subtractor for signal <n0402> created at line 0.
    Found 16-bit subtractor for signal <GND_231_o_GND_231_o_sub_29_OUT<15:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_231_o_GND_231_o_sub_33_OUT<7:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <obus<31>> created at line 125
    Found 1-bit tristate buffer for signal <obus<30>> created at line 125
    Found 1-bit tristate buffer for signal <obus<29>> created at line 125
    Found 1-bit tristate buffer for signal <obus<28>> created at line 125
    Found 1-bit tristate buffer for signal <obus<27>> created at line 125
    Found 1-bit tristate buffer for signal <obus<26>> created at line 125
    Found 1-bit tristate buffer for signal <obus<25>> created at line 125
    Found 1-bit tristate buffer for signal <obus<24>> created at line 125
    Found 1-bit tristate buffer for signal <obus<23>> created at line 125
    Found 1-bit tristate buffer for signal <obus<22>> created at line 125
    Found 1-bit tristate buffer for signal <obus<21>> created at line 125
    Found 1-bit tristate buffer for signal <obus<20>> created at line 125
    Found 1-bit tristate buffer for signal <obus<19>> created at line 125
    Found 1-bit tristate buffer for signal <obus<18>> created at line 125
    Found 1-bit tristate buffer for signal <obus<17>> created at line 125
    Found 1-bit tristate buffer for signal <obus<16>> created at line 125
    Found 1-bit tristate buffer for signal <obus<15>> created at line 125
    Found 1-bit tristate buffer for signal <obus<14>> created at line 125
    Found 1-bit tristate buffer for signal <obus<13>> created at line 125
    Found 1-bit tristate buffer for signal <obus<12>> created at line 125
    Found 1-bit tristate buffer for signal <obus<11>> created at line 125
    Found 1-bit tristate buffer for signal <obus<10>> created at line 125
    Found 1-bit tristate buffer for signal <obus<9>> created at line 125
    Found 1-bit tristate buffer for signal <obus<8>> created at line 125
    Found 1-bit tristate buffer for signal <obus<7>> created at line 125
    Found 1-bit tristate buffer for signal <obus<6>> created at line 125
    Found 1-bit tristate buffer for signal <obus<5>> created at line 125
    Found 1-bit tristate buffer for signal <obus<4>> created at line 125
    Found 1-bit tristate buffer for signal <obus<3>> created at line 125
    Found 1-bit tristate buffer for signal <obus<2>> created at line 125
    Found 1-bit tristate buffer for signal <obus<1>> created at line 125
    Found 1-bit tristate buffer for signal <obus<0>> created at line 125
    Found 24-bit comparator greater for signal <PhaseErr[31]_PLimit[23]_LessThan_15_o> created at line 153
    Found 24-bit comparator greater for signal <PLimit[23]_PhaseErr[31]_LessThan_17_o> created at line 155
    WARNING:Xst:2404 -  FFs/Latches <SyncInD<0:0>> (without init value) have a constant value of 0 in block <hm2dpll>.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <FilteredSync> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred 348 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 198 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <hm2dpll> synthesized.

Synthesizing Unit <FanucAbs>.
    Related source file is "/home/ise/linuxCNC/fanucabs.vhd".
        Clock = 33333333
    Found 4-bit register for signal <FilterTime>.
    Found 1-bit register for signal <FilteredRXData>.
    Found 2-bit register for signal <RXPipe>.
    Found 10-bit register for signal <ReqDrvDly>.
    Found 10-bit register for signal <RequestWidth>.
    Found 7-bit register for signal <BitCount>.
    Found 20-bit register for signal <BitrateDDSAccum>.
    Found 76-bit register for signal <FAbsSreg>.
    Found 1-bit register for signal <Busy>.
    Found 1-bit register for signal <RXDone>.
    Found 1-bit register for signal <RXGo>.
    Found 1-bit register for signal <RXDlyReady>.
    Found 10-bit register for signal <RXDly>.
    Found 1-bit register for signal <ReqPulseDone>.
    Found 1-bit register for signal <ReqGo>.
    Found 5-bit register for signal <ReqBitCount>.
    Found 10-bit register for signal <SReqData>.
    Found 1-bit register for signal <ReqDrvEn>.
    Found 1-bit register for signal <Request>.
    Found 1-bit register for signal <CableErr>.
    Found 1-bit register for signal <OldSinglePairMode>.
    Found 76-bit register for signal <FAbsLatch>.
    Found 1-bit register for signal <DAV>.
    Found 1-bit register for signal <OldDDSMSB>.
    Found 1-bit register for signal <OldRXDone>.
    Found 1-bit register for signal <SinglePairMode>.
    Found 1-bit register for signal <EnableSetupLoad>.
    Found 1-bit register for signal <PStartmask>.
    Found 1-bit register for signal <TStartmask>.
    Found 3-bit register for signal <TimerSelect>.
    Found 10-bit register for signal <ReqData>.
    Found 20-bit register for signal <BitrateDDSReg>.
    Found 4-bit register for signal <FilterTimeReg>.
    Found 10-bit register for signal <RequestWidthReg>.
    Found 7-bit register for signal <BitCountReg>.
    Found 1-bit register for signal <OldTimer>.
    Found 1-bit register for signal <RXDataD>.
    Found 4-bit adder for signal <FilterTime[3]_GND_265_o_add_6_OUT> created at line 196.
    Found 20-bit adder for signal <BitrateDDSAccum[19]_BitrateDDSReg[19]_add_53_OUT> created at line 354.
    Found 4-bit subtractor for signal <GND_265_o_GND_265_o_sub_4_OUT<3:0>> created at line 192.
    Found 10-bit subtractor for signal <GND_265_o_GND_265_o_sub_27_OUT<9:0>> created at line 277.
    Found 10-bit subtractor for signal <GND_265_o_GND_265_o_sub_35_OUT<9:0>> created at line 301.
    Found 10-bit subtractor for signal <GND_265_o_GND_265_o_sub_39_OUT<9:0>> created at line 305.
    Found 20-bit subtractor for signal <GND_265_o_GND_265_o_sub_42_OUT<19:0>> created at line 321.
    Found 5-bit subtractor for signal <GND_265_o_GND_265_o_sub_44_OUT<4:0>> created at line 326.
    Found 7-bit subtractor for signal <GND_265_o_GND_265_o_sub_56_OUT<6:0>> created at line 358.
    Found 1-bit 7-to-1 multiplexer for signal <Timer> created at line 420.
    Found 1-bit tristate buffer for signal <obus<31>> created at line 175
    Found 1-bit tristate buffer for signal <obus<30>> created at line 175
    Found 1-bit tristate buffer for signal <obus<29>> created at line 175
    Found 1-bit tristate buffer for signal <obus<28>> created at line 175
    Found 1-bit tristate buffer for signal <obus<27>> created at line 175
    Found 1-bit tristate buffer for signal <obus<26>> created at line 175
    Found 1-bit tristate buffer for signal <obus<25>> created at line 175
    Found 1-bit tristate buffer for signal <obus<24>> created at line 175
    Found 1-bit tristate buffer for signal <obus<23>> created at line 175
    Found 1-bit tristate buffer for signal <obus<22>> created at line 175
    Found 1-bit tristate buffer for signal <obus<21>> created at line 175
    Found 1-bit tristate buffer for signal <obus<20>> created at line 175
    Found 1-bit tristate buffer for signal <obus<19>> created at line 175
    Found 1-bit tristate buffer for signal <obus<18>> created at line 175
    Found 1-bit tristate buffer for signal <obus<17>> created at line 175
    Found 1-bit tristate buffer for signal <obus<16>> created at line 175
    Found 1-bit tristate buffer for signal <obus<15>> created at line 175
    Found 1-bit tristate buffer for signal <obus<14>> created at line 175
    Found 1-bit tristate buffer for signal <obus<13>> created at line 175
    Found 1-bit tristate buffer for signal <obus<12>> created at line 175
    Found 1-bit tristate buffer for signal <obus<11>> created at line 175
    Found 1-bit tristate buffer for signal <obus<10>> created at line 175
    Found 1-bit tristate buffer for signal <obus<9>> created at line 175
    Found 1-bit tristate buffer for signal <obus<8>> created at line 175
    Found 1-bit tristate buffer for signal <obus<7>> created at line 175
    Found 1-bit tristate buffer for signal <obus<6>> created at line 175
    Found 1-bit tristate buffer for signal <obus<5>> created at line 175
    Found 1-bit tristate buffer for signal <obus<4>> created at line 175
    Found 1-bit tristate buffer for signal <obus<3>> created at line 175
    Found 1-bit tristate buffer for signal <obus<2>> created at line 175
    Found 1-bit tristate buffer for signal <obus<1>> created at line 175
    Found 1-bit tristate buffer for signal <obus<0>> created at line 175
    Found 4-bit comparator lessequal for signal <FilterTimeReg[3]_FilterTime[3]_LessThan_1_o> created at line 186
    Found 4-bit comparator equal for signal <n0007> created at line 195
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 304 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 165 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <FanucAbs> synthesized.

Synthesizing Unit <pktuartr>.
    Related source file is "/home/ise/linuxCNC/pktuartr.vhd".
        MaxFrameSize = 1024
        Clock = 33333333
WARNING:Xst:647 - Input <ibus<21:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ibus<30:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/linuxCNC/pktuartr.vhd" line 179: Output port <douta> of the instance <buffram> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <OutAdd>.
    Found 5-bit register for signal <RFrameCount>.
    Found 4-bit register for signal <RCPopAdd>.
    Found 1-bit register for signal <RCFIFOError>.
    Found 1-bit register for signal <RXDataD>.
    Found 2-bit register for signal <RXPipe>.
    Found 8-bit register for signal <FilterCount>.
    Found 1-bit register for signal <RXDataFilt>.
    Found 20-bit register for signal <BitrateDDSAccum>.
    Found 1-bit register for signal <Go>.
    Found 10-bit register for signal <RecvCount>.
    Found 1-bit register for signal <FDGo>.
    Found 8-bit register for signal <FrameDelayCount>.
    Found 19-bit register for signal <ModeReg>.
    Found 3-bit register for signal <RXErrs>.
    Found 32-bit register for signal <RDataLatch>.
    Found 1-bit register for signal <PushData>.
    Found 2-bit register for signal <BytePointer>.
    Found 11-bit register for signal <SReg>.
    Found 4-bit register for signal <BitCount>.
    Found 1-bit register for signal <PushRC>.
    Found 1-bit register for signal <ClrRXErrs>.
    Found 1-bit register for signal <ClrRXErrsD>.
    Found 1-bit register for signal <OldDDSMSB>.
    Found 20-bit register for signal <BitrateDDSReg>.
    Found 8-bit register for signal <FilterReg>.
    Found 8-bit register for signal <InAdd>.
    Found 8-bit adder for signal <InAdd[7]_GND_330_o_add_0_OUT> created at line 198.
    Found 8-bit adder for signal <OutAdd[7]_GND_330_o_add_2_OUT> created at line 201.
    Found 5-bit adder for signal <RFrameCount[4]_GND_330_o_add_10_OUT> created at line 248.
    Found 4-bit adder for signal <RCPopAdd[3]_GND_330_o_add_11_OUT> created at line 249.
    Found 8-bit adder for signal <FilterCount[7]_GND_330_o_add_28_OUT> created at line 293.
    Found 20-bit adder for signal <BitrateDDSAccum[19]_BitrateDDSReg[19]_add_35_OUT> created at line 307.
    Found 10-bit adder for signal <RecvCount[9]_GND_330_o_add_37_OUT> created at line 315.
    Found 2-bit adder for signal <BytePointer[1]_GND_330_o_add_41_OUT> created at line 337.
    Found 5-bit subtractor for signal <GND_330_o_GND_330_o_sub_17_OUT<4:0>> created at line 257.
    Found 4-bit subtractor for signal <GND_330_o_GND_330_o_sub_18_OUT<3:0>> created at line 258.
    Found 8-bit subtractor for signal <GND_330_o_GND_330_o_sub_32_OUT<7:0>> created at line 296.
    Found 4-bit subtractor for signal <GND_330_o_GND_330_o_sub_49_OUT<3:0>> created at line 351.
    Found 8-bit subtractor for signal <GND_330_o_GND_330_o_sub_64_OUT<7:0>> created at line 356.
    Found 32-bit 4-to-1 multiplexer for signal <BytePointer[1]_SReg[9]_wide_mux_39_OUT> created at line 327.
    Found 1-bit tristate buffer for signal <obus<31>> created at line 281
    Found 1-bit tristate buffer for signal <obus<30>> created at line 281
    Found 1-bit tristate buffer for signal <obus<29>> created at line 281
    Found 1-bit tristate buffer for signal <obus<28>> created at line 281
    Found 1-bit tristate buffer for signal <obus<27>> created at line 281
    Found 1-bit tristate buffer for signal <obus<26>> created at line 281
    Found 1-bit tristate buffer for signal <obus<25>> created at line 281
    Found 1-bit tristate buffer for signal <obus<24>> created at line 281
    Found 1-bit tristate buffer for signal <obus<23>> created at line 281
    Found 1-bit tristate buffer for signal <obus<22>> created at line 281
    Found 1-bit tristate buffer for signal <obus<21>> created at line 281
    Found 1-bit tristate buffer for signal <obus<20>> created at line 281
    Found 1-bit tristate buffer for signal <obus<19>> created at line 281
    Found 1-bit tristate buffer for signal <obus<18>> created at line 281
    Found 1-bit tristate buffer for signal <obus<17>> created at line 281
    Found 1-bit tristate buffer for signal <obus<16>> created at line 281
    Found 1-bit tristate buffer for signal <obus<15>> created at line 281
    Found 1-bit tristate buffer for signal <obus<14>> created at line 281
    Found 1-bit tristate buffer for signal <obus<13>> created at line 281
    Found 1-bit tristate buffer for signal <obus<12>> created at line 281
    Found 1-bit tristate buffer for signal <obus<11>> created at line 281
    Found 1-bit tristate buffer for signal <obus<10>> created at line 281
    Found 1-bit tristate buffer for signal <obus<9>> created at line 281
    Found 1-bit tristate buffer for signal <obus<8>> created at line 281
    Found 1-bit tristate buffer for signal <obus<7>> created at line 281
    Found 1-bit tristate buffer for signal <obus<6>> created at line 281
    Found 1-bit tristate buffer for signal <obus<5>> created at line 281
    Found 1-bit tristate buffer for signal <obus<4>> created at line 281
    Found 1-bit tristate buffer for signal <obus<3>> created at line 281
    Found 1-bit tristate buffer for signal <obus<2>> created at line 281
    Found 1-bit tristate buffer for signal <obus<1>> created at line 281
    Found 1-bit tristate buffer for signal <obus<0>> created at line 281
    Found 8-bit comparator not equal for signal <FrameBufferEmpty> created at line 208
    Found 8-bit comparator greater for signal <FilterCount[7]_FilterReg[7]_LessThan_28_o> created at line 292
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred 182 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 116 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <pktuartr> synthesized.

Synthesizing Unit <dpram>.
    Related source file is "/home/ise/linuxCNC/dpram.vhd".
        width = 32
        depth = 256
    Found 8-bit register for signal <daddrb>.
    Found 8-bit register for signal <daddra>.
    Found 256x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   2 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <dpram> synthesized.

Synthesizing Unit <pktuartx>.
    Related source file is "/home/ise/linuxCNC/pktuartx.vhd".
        MaxFrameSize = 1024
INFO:Xst:3210 - "/home/ise/linuxCNC/pktuartx.vhd" line 162: Output port <douta> of the instance <buffram> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <OutAdd>.
    Found 5-bit register for signal <SFrameCount>.
    Found 4-bit register for signal <SCPopAdd>.
    Found 1-bit register for signal <SCFIFOError>.
    Found 20-bit register for signal <BitrateDDSAccum>.
    Found 12-bit register for signal <SReg>.
    Found 4-bit register for signal <BitCount>.
    Found 1-bit register for signal <Go>.
    Found 8-bit register for signal <FrameDelayCount>.
    Found 1-bit register for signal <FDGo>.
    Found 2-bit register for signal <BytePointer>.
    Found 10-bit register for signal <SendCount>.
    Found 1-bit register for signal <ReadData>.
    Found 1-bit register for signal <SCNZ>.
    Found 1-bit register for signal <PopSC>.
    Found 4-bit register for signal <DriveDelayCount>.
    Found 1-bit register for signal <OldDDSMSB>.
    Found 20-bit register for signal <BitrateDDSReg>.
    Found 19-bit register for signal <ModeReg>.
    Found 8-bit register for signal <InAdd>.
    Found 8-bit adder for signal <InAdd[7]_GND_364_o_add_0_OUT> created at line 183.
    Found 8-bit adder for signal <OutAdd[7]_GND_364_o_add_2_OUT> created at line 186.
    Found 5-bit adder for signal <SFrameCount[4]_GND_364_o_add_10_OUT> created at line 222.
    Found 4-bit adder for signal <SCPopAdd[3]_GND_364_o_add_11_OUT> created at line 223.
    Found 2-bit adder for signal <BytePointer[1]_GND_364_o_add_42_OUT> created at line 300.
    Found 5-bit subtractor for signal <GND_364_o_GND_364_o_sub_17_OUT<4:0>> created at line 231.
    Found 4-bit subtractor for signal <GND_364_o_GND_364_o_sub_18_OUT<3:0>> created at line 232.
    Found 20-bit subtractor for signal <GND_364_o_GND_364_o_sub_26_OUT<19:0>> created at line 260.
    Found 4-bit subtractor for signal <GND_364_o_GND_364_o_sub_27_OUT<3:0>> created at line 264.
    Found 8-bit subtractor for signal <GND_364_o_GND_364_o_sub_33_OUT<7:0>> created at line 272.
    Found 10-bit subtractor for signal <GND_364_o_GND_364_o_sub_44_OUT<9:0>> created at line 301.
    Found 4-bit subtractor for signal <GND_364_o_GND_364_o_sub_62_OUT<3:0>> created at line 343.
    Found 8-bit 4-to-1 multiplexer for signal <SendData> created at line 381.
    Found 1-bit tristate buffer for signal <obus<31>> created at line 253
    Found 1-bit tristate buffer for signal <obus<30>> created at line 253
    Found 1-bit tristate buffer for signal <obus<29>> created at line 253
    Found 1-bit tristate buffer for signal <obus<28>> created at line 253
    Found 1-bit tristate buffer for signal <obus<27>> created at line 253
    Found 1-bit tristate buffer for signal <obus<26>> created at line 253
    Found 1-bit tristate buffer for signal <obus<25>> created at line 253
    Found 1-bit tristate buffer for signal <obus<24>> created at line 253
    Found 1-bit tristate buffer for signal <obus<23>> created at line 253
    Found 1-bit tristate buffer for signal <obus<22>> created at line 253
    Found 1-bit tristate buffer for signal <obus<21>> created at line 253
    Found 1-bit tristate buffer for signal <obus<20>> created at line 253
    Found 1-bit tristate buffer for signal <obus<19>> created at line 253
    Found 1-bit tristate buffer for signal <obus<18>> created at line 253
    Found 1-bit tristate buffer for signal <obus<17>> created at line 253
    Found 1-bit tristate buffer for signal <obus<16>> created at line 253
    Found 1-bit tristate buffer for signal <obus<15>> created at line 253
    Found 1-bit tristate buffer for signal <obus<14>> created at line 253
    Found 1-bit tristate buffer for signal <obus<13>> created at line 253
    Found 1-bit tristate buffer for signal <obus<12>> created at line 253
    Found 1-bit tristate buffer for signal <obus<11>> created at line 253
    Found 1-bit tristate buffer for signal <obus<10>> created at line 253
    Found 1-bit tristate buffer for signal <obus<9>> created at line 253
    Found 1-bit tristate buffer for signal <obus<8>> created at line 253
    Found 1-bit tristate buffer for signal <obus<7>> created at line 253
    Found 1-bit tristate buffer for signal <obus<6>> created at line 253
    Found 1-bit tristate buffer for signal <obus<5>> created at line 253
    Found 1-bit tristate buffer for signal <obus<4>> created at line 253
    Found 1-bit tristate buffer for signal <obus<3>> created at line 253
    Found 1-bit tristate buffer for signal <obus<2>> created at line 253
    Found 1-bit tristate buffer for signal <obus<1>> created at line 253
    Found 1-bit tristate buffer for signal <obus<0>> created at line 253
    Found 8-bit comparator not equal for signal <FrameBufferEmpty> created at line 193
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 131 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  57 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <pktuartx> synthesized.

Synthesizing Unit <sserialwa>.
    Related source file is "/home/ise/linuxCNC/sserialwa.vhd".
        Ports = 2
        InterfaceRegs = 2
        BaseClock = 100000000
        NeedCRC8 = true
INFO:Xst:3210 - "/home/ise/linuxCNC/sserialwa.vhd" line 266: Output port <carryflg> of the instance <processor> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/sserialwa.vhd" line 293: Output port <douta> of the instance <DataRam> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/sserialwa.vhd" line 309: Output port <douta> of the instance <interfaceramout0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/sserialwa.vhd" line 324: Output port <douta> of the instance <interfaceramin0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/sserialwa.vhd" line 339: Output port <douta> of the instance <interfaceramout1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/sserialwa.vhd" line 354: Output port <douta> of the instance <interfaceramin1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/sserialwa.vhd" line 369: Output port <douta> of the instance <interfaceramout2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/sserialwa.vhd" line 384: Output port <douta> of the instance <interfaceramin2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/sserialwa.vhd" line 399: Output port <douta> of the instance <interfaceramout3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/sserialwa.vhd" line 414: Output port <douta> of the instance <interfaceramin3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/sserialwa.vhd" line 430: Output port <fifohasdata> of the instance <makeUARTRs[0].auarrx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/sserialwa.vhd" line 430: Output port <fifohasdata> of the instance <makeUARTRs[1].auarrx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/sserialwa.vhd" line 457: Output port <fifoempty> of the instance <makeUARTTXs[0].auartx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/linuxCNC/sserialwa.vhd" line 457: Output port <fifoempty> of the instance <makeUARTTXs[1].auartx> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <hdoorbell>.
    Found 1-bit register for signal <clrhdoorbellreq1>.
    Found 16-bit register for signal <hcommandreg>.
    Found 1-bit register for signal <hloadrom>.
    Found 16-bit register for signal <romdatabuf>.
    Found 8-bit register for signal <hdatareg>.
    Found 1-bit register for signal <clrhdoorbellreq2>.
    Found 1-bit register for signal <loadromreq2>.
    Found 1-bit register for signal <loadromreq1>.
    Found 1-bit register for signal <syncromwrena>.
    Found 1-bit register for signal <lloadcommand1>.
    Found 1-bit register for signal <loadrom>.
    Found 8-bit register for signal <ldatareg>.
    Found 1-bit register for signal <ltestbit>.
    Found 24-bit register for signal <lobus24>.
    Found 24-bit register for signal <libuslatch>.
    Found 16-bit register for signal <timerdiv>.
    Found 16-bit register for signal <timeracc>.
    Found 8-bit register for signal <timerlatch>.
    Found 16-bit register for signal <timercount>.
    Found 8-bit register for signal <newxor>.
    Found 12-bit register for signal <ioradd>.
    Found 16-bit adder for signal <timercount[15]_GND_397_o_add_59_OUT> created at line 686.
    Found 16-bit subtractor for signal <GND_397_o_GND_397_o_sub_58_OUT<15:0>> created at line 681.
    Found 4x8-bit Read Only RAM for signal <ioradd[1]_baseclockslv[31]_wide_mux_68_OUT>
    Found 24-bit 4-to-1 multiplexer for signal <mwadd[1]_lobus24[23]_wide_mux_20_OUT> created at line 612.
    Found 24-bit 4-to-1 multiplexer for signal <ioradd[6]_libus32_3[31]_wide_mux_22_OUT> created at line 620.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[1]_libuslatch[31]_Mux_41_o> created at line 649.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[1]_libuslatch[30]_Mux_43_o> created at line 649.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[1]_libuslatch[29]_Mux_45_o> created at line 649.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[1]_libuslatch[28]_Mux_47_o> created at line 649.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[1]_libuslatch[27]_Mux_49_o> created at line 649.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[1]_libuslatch[26]_Mux_51_o> created at line 649.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[1]_libuslatch[25]_Mux_53_o> created at line 649.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[1]_libuslatch[24]_Mux_55_o> created at line 649.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[6]_libus32_3[7]_wide_mux_32_OUT<7>> created at line 649.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[6]_libus32_3[7]_wide_mux_32_OUT<6>> created at line 649.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[6]_libus32_3[7]_wide_mux_32_OUT<5>> created at line 649.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[6]_libus32_3[7]_wide_mux_32_OUT<4>> created at line 649.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[6]_libus32_3[7]_wide_mux_32_OUT<3>> created at line 649.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[6]_libus32_3[7]_wide_mux_32_OUT<2>> created at line 649.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[6]_libus32_3[7]_wide_mux_32_OUT<1>> created at line 649.
    Found 1-bit 4-to-1 multiplexer for signal <ioradd[6]_libus32_3[7]_wide_mux_32_OUT<0>> created at line 649.
    Found 1-bit tristate buffer for signal <obus<31>> created at line 498
    Found 1-bit tristate buffer for signal <obus<30>> created at line 498
    Found 1-bit tristate buffer for signal <obus<29>> created at line 498
    Found 1-bit tristate buffer for signal <obus<28>> created at line 498
    Found 1-bit tristate buffer for signal <obus<27>> created at line 498
    Found 1-bit tristate buffer for signal <obus<26>> created at line 498
    Found 1-bit tristate buffer for signal <obus<25>> created at line 498
    Found 1-bit tristate buffer for signal <obus<24>> created at line 498
    Found 1-bit tristate buffer for signal <obus<23>> created at line 498
    Found 1-bit tristate buffer for signal <obus<22>> created at line 498
    Found 1-bit tristate buffer for signal <obus<21>> created at line 498
    Found 1-bit tristate buffer for signal <obus<20>> created at line 498
    Found 1-bit tristate buffer for signal <obus<19>> created at line 498
    Found 1-bit tristate buffer for signal <obus<18>> created at line 498
    Found 1-bit tristate buffer for signal <obus<17>> created at line 498
    Found 1-bit tristate buffer for signal <obus<16>> created at line 498
    Found 1-bit tristate buffer for signal <obus<15>> created at line 498
    Found 1-bit tristate buffer for signal <obus<14>> created at line 498
    Found 1-bit tristate buffer for signal <obus<13>> created at line 498
    Found 1-bit tristate buffer for signal <obus<12>> created at line 498
    Found 1-bit tristate buffer for signal <obus<11>> created at line 498
    Found 1-bit tristate buffer for signal <obus<10>> created at line 498
    Found 1-bit tristate buffer for signal <obus<9>> created at line 498
    Found 1-bit tristate buffer for signal <obus<8>> created at line 498
    Found 1-bit tristate buffer for signal <obus<7>> created at line 498
    Found 1-bit tristate buffer for signal <obus<6>> created at line 498
    Found 1-bit tristate buffer for signal <obus<5>> created at line 498
    Found 1-bit tristate buffer for signal <obus<4>> created at line 498
    Found 1-bit tristate buffer for signal <obus<3>> created at line 498
    Found 1-bit tristate buffer for signal <obus<2>> created at line 498
    Found 1-bit tristate buffer for signal <obus<1>> created at line 498
    Found 1-bit tristate buffer for signal <obus<0>> created at line 498
    Found 1-bit tristate buffer for signal <iodata<7>> created at line 498
    Found 1-bit tristate buffer for signal <iodata<6>> created at line 498
    Found 1-bit tristate buffer for signal <iodata<5>> created at line 498
    Found 1-bit tristate buffer for signal <iodata<4>> created at line 498
    Found 1-bit tristate buffer for signal <iodata<3>> created at line 498
    Found 1-bit tristate buffer for signal <iodata<2>> created at line 498
    Found 1-bit tristate buffer for signal <iodata<1>> created at line 498
    Found 1-bit tristate buffer for signal <iodata<0>> created at line 498
    Found 1-bit tristate buffer for signal <iodata<7>> created at line 601
    Found 1-bit tristate buffer for signal <iodata<6>> created at line 601
    Found 1-bit tristate buffer for signal <iodata<5>> created at line 601
    Found 1-bit tristate buffer for signal <iodata<4>> created at line 601
    Found 1-bit tristate buffer for signal <iodata<3>> created at line 601
    Found 1-bit tristate buffer for signal <iodata<2>> created at line 601
    Found 1-bit tristate buffer for signal <iodata<1>> created at line 601
    Found 1-bit tristate buffer for signal <iodata<0>> created at line 601
    Found 1-bit tristate buffer for signal <obus<31>> created at line 601
    Found 1-bit tristate buffer for signal <obus<30>> created at line 601
    Found 1-bit tristate buffer for signal <obus<29>> created at line 601
    Found 1-bit tristate buffer for signal <obus<28>> created at line 601
    Found 1-bit tristate buffer for signal <obus<27>> created at line 601
    Found 1-bit tristate buffer for signal <obus<26>> created at line 601
    Found 1-bit tristate buffer for signal <obus<25>> created at line 601
    Found 1-bit tristate buffer for signal <obus<24>> created at line 601
    Found 1-bit tristate buffer for signal <obus<23>> created at line 601
    Found 1-bit tristate buffer for signal <obus<22>> created at line 601
    Found 1-bit tristate buffer for signal <obus<21>> created at line 601
    Found 1-bit tristate buffer for signal <obus<20>> created at line 601
    Found 1-bit tristate buffer for signal <obus<19>> created at line 601
    Found 1-bit tristate buffer for signal <obus<18>> created at line 601
    Found 1-bit tristate buffer for signal <obus<17>> created at line 601
    Found 1-bit tristate buffer for signal <obus<16>> created at line 601
    Found 1-bit tristate buffer for signal <obus<15>> created at line 601
    Found 1-bit tristate buffer for signal <obus<14>> created at line 601
    Found 1-bit tristate buffer for signal <obus<13>> created at line 601
    Found 1-bit tristate buffer for signal <obus<12>> created at line 601
    Found 1-bit tristate buffer for signal <obus<11>> created at line 601
    Found 1-bit tristate buffer for signal <obus<10>> created at line 601
    Found 1-bit tristate buffer for signal <obus<9>> created at line 601
    Found 1-bit tristate buffer for signal <obus<8>> created at line 601
    Found 1-bit tristate buffer for signal <obus<7>> created at line 601
    Found 1-bit tristate buffer for signal <obus<6>> created at line 601
    Found 1-bit tristate buffer for signal <obus<5>> created at line 601
    Found 1-bit tristate buffer for signal <obus<4>> created at line 601
    Found 1-bit tristate buffer for signal <obus<3>> created at line 601
    Found 1-bit tristate buffer for signal <obus<2>> created at line 601
    Found 1-bit tristate buffer for signal <obus<1>> created at line 601
    Found 1-bit tristate buffer for signal <obus<0>> created at line 601
    Found 1-bit tristate buffer for signal <iodata<7>> created at line 671
    Found 1-bit tristate buffer for signal <iodata<6>> created at line 671
    Found 1-bit tristate buffer for signal <iodata<5>> created at line 671
    Found 1-bit tristate buffer for signal <iodata<4>> created at line 671
    Found 1-bit tristate buffer for signal <iodata<3>> created at line 671
    Found 1-bit tristate buffer for signal <iodata<2>> created at line 671
    Found 1-bit tristate buffer for signal <iodata<1>> created at line 671
    Found 1-bit tristate buffer for signal <iodata<0>> created at line 671
    Found 1-bit tristate buffer for signal <iodata<7>> created at line 700
    Found 1-bit tristate buffer for signal <iodata<6>> created at line 700
    Found 1-bit tristate buffer for signal <iodata<5>> created at line 700
    Found 1-bit tristate buffer for signal <iodata<4>> created at line 700
    Found 1-bit tristate buffer for signal <iodata<3>> created at line 700
    Found 1-bit tristate buffer for signal <iodata<2>> created at line 700
    Found 1-bit tristate buffer for signal <iodata<1>> created at line 700
    Found 1-bit tristate buffer for signal <iodata<0>> created at line 700
    Found 1-bit tristate buffer for signal <iodata<7>> created at line 715
    Found 1-bit tristate buffer for signal <iodata<6>> created at line 715
    Found 1-bit tristate buffer for signal <iodata<5>> created at line 715
    Found 1-bit tristate buffer for signal <iodata<4>> created at line 715
    Found 1-bit tristate buffer for signal <iodata<3>> created at line 715
    Found 1-bit tristate buffer for signal <iodata<2>> created at line 715
    Found 1-bit tristate buffer for signal <iodata<1>> created at line 715
    Found 1-bit tristate buffer for signal <iodata<0>> created at line 715
    Found 1-bit tristate buffer for signal <iodata<7>> created at line 724
    Found 1-bit tristate buffer for signal <iodata<6>> created at line 724
    Found 1-bit tristate buffer for signal <iodata<5>> created at line 724
    Found 1-bit tristate buffer for signal <iodata<4>> created at line 724
    Found 1-bit tristate buffer for signal <iodata<3>> created at line 724
    Found 1-bit tristate buffer for signal <iodata<2>> created at line 724
    Found 1-bit tristate buffer for signal <iodata<1>> created at line 724
    Found 1-bit tristate buffer for signal <iodata<0>> created at line 724
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 182 D-type flip-flop(s).
	inferred 221 Multiplexer(s).
	inferred 112 Tristate(s).
Unit <sserialwa> synthesized.

Synthesizing Unit <DumbAss8sqws>.
    Related source file is "/home/ise/linuxCNC/d8o8sqws.vhd".
        width = 8
        iwidth = 16
        maddwidth = 12
        paddwidth = 11
INFO:Xst:3210 - "/home/ise/linuxCNC/d8o8sqws.vhd" line 277: Output port <douta> of the instance <StackRam> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <id1>.
    Found 16-bit register for signal <id2>.
    Found 1-bit register for signal <writeback3>.
    Found 1-bit register for signal <wbena3>.
    Found 4-bit register for signal <opcode3>.
    Found 12-bit register for signal <maddpipe3>.
    Found 12-bit register for signal <maddpipe2>.
    Found 12-bit register for signal <maddpipe1>.
    Found 1-bit register for signal <mread>.
    Found 8-bit register for signal <oprr>.
    Found 9-bit register for signal <accumcar>.
    Found 4-bit register for signal <spw>.
    Found 12-bit register for signal <idx>.
    Found 12-bit register for signal <idy>.
    Found 12-bit register for signal <idz>.
    Found 12-bit register for signal <idt>.
    Found 11-bit register for signal <pc>.
    Found 11-bit adder for signal <pcplus1> created at line 296.
    Found 12-bit adder for signal <idn0[11]_GND_398_o_add_25_OUT> created at line 357.
    Found 9-bit adder for signal <n0250> created at line 453.
    Found 9-bit adder for signal <GND_398_o_GND_398_o_add_67_OUT> created at line 453.
    Found 4-bit adder for signal <spw[3]_GND_398_o_add_72_OUT> created at line 460.
    Found 9-bit subtractor for signal <GND_398_o_GND_398_o_sub_69_OUT<8:0>> created at line 455.
    Found 9-bit subtractor for signal <GND_398_o_GND_398_o_sub_70_OUT<8:0>> created at line 455.
    Found 4-bit subtractor for signal <spr> created at line 252.
    Found 12-bit 4-to-1 multiplexer for signal <idn0> created at line 346.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 155 D-type flip-flop(s).
	inferred  95 Multiplexer(s).
Unit <DumbAss8sqws> synthesized.

Synthesizing Unit <adpram_1>.
    Related source file is "/home/ise/linuxCNC/adpram.vhd".
        width = 11
        depth = 16
    Found 16x11-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   2 RAM(s).
Unit <adpram_1> synthesized.

Synthesizing Unit <sslbp>.
    Related source file is "/home/ise/linuxCNC/sslbprom43.vhd".
    Found 11-bit register for signal <daddrb>.
    Found 11-bit register for signal <daddra>.
    Found 2048x16-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   2 RAM(s).
	inferred  22 D-type flip-flop(s).
Unit <sslbp> synthesized.

Synthesizing Unit <sslbpram>.
    Related source file is "/home/ise/linuxCNC/sslbpram.vhd".
    Found 10-bit register for signal <daddrb>.
    Found 10-bit register for signal <daddra>.
    Found 1024x8-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   2 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <sslbpram> synthesized.

Synthesizing Unit <adpram_2>.
    Related source file is "/home/ise/linuxCNC/adpram.vhd".
        width = 32
        depth = 2
    Found 2x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   2 RAM(s).
Unit <adpram_2> synthesized.

Synthesizing Unit <uartr8>.
    Related source file is "/home/ise/linuxCNC/uartr8.vhd".
        clock = 100000000
    Found 4-bit register for signal <popadd>.
    Found 1-bit register for signal <rxdatad>.
    Found 2-bit register for signal <RXPipe>.
    Found 8-bit register for signal <FilterCount>.
    Found 1-bit register for signal <RXDataFilt>.
    Found 20-bit register for signal <BitrateDDSAccum>.
    Found 1-bit register for signal <Go>.
    Found 1-bit register for signal <DAV>.
    Found 4-bit register for signal <ModeReg>.
    Found 10-bit register for signal <SReg>.
    Found 4-bit register for signal <BitCount>.
    Found 1-bit register for signal <OldDDSMSB>.
    Found 20-bit register for signal <BitrateDDSReg>.
    Found 8-bit register for signal <FilterReg>.
    Found 5-bit register for signal <datacounter>.
    Found 5-bit adder for signal <datacounter[4]_GND_403_o_add_1_OUT> created at line 177.
    Found 4-bit adder for signal <popadd[3]_GND_403_o_add_2_OUT> created at line 178.
    Found 8-bit adder for signal <FilterCount[7]_GND_403_o_add_15_OUT> created at line 213.
    Found 20-bit adder for signal <BitrateDDSAccum[19]_BitrateDDSReg[19]_add_22_OUT> created at line 226.
    Found 5-bit subtractor for signal <GND_403_o_GND_403_o_sub_6_OUT<4:0>> created at line 182.
    Found 4-bit subtractor for signal <GND_403_o_GND_403_o_sub_7_OUT<3:0>> created at line 183.
    Found 8-bit subtractor for signal <GND_403_o_GND_403_o_sub_19_OUT<7:0>> created at line 216.
    Found 4-bit subtractor for signal <GND_403_o_GND_403_o_sub_26_OUT<3:0>> created at line 245.
    Found 1-bit tristate buffer for signal <obus<7>> created at line 201
    Found 1-bit tristate buffer for signal <obus<6>> created at line 201
    Found 1-bit tristate buffer for signal <obus<5>> created at line 201
    Found 1-bit tristate buffer for signal <obus<4>> created at line 201
    Found 1-bit tristate buffer for signal <obus<3>> created at line 201
    Found 1-bit tristate buffer for signal <obus<2>> created at line 201
    Found 1-bit tristate buffer for signal <obus<1>> created at line 201
    Found 1-bit tristate buffer for signal <obus<0>> created at line 201
    Found 8-bit comparator greater for signal <FilterCount[7]_FilterReg[7]_LessThan_15_o> created at line 212
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  90 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  63 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <uartr8> synthesized.

Synthesizing Unit <uartx8>.
    Related source file is "/home/ise/linuxCNC/uartx8.vhd".
    Found 4-bit register for signal <popadd>.
    Found 20-bit register for signal <BitrateDDSAccum>.
    Found 11-bit register for signal <SReg>.
    Found 4-bit register for signal <BitCount>.
    Found 1-bit register for signal <Go>.
    Found 1-bit register for signal <pop>.
    Found 4-bit register for signal <DriveDelayCount>.
    Found 1-bit register for signal <OldDDSMSB>.
    Found 20-bit register for signal <BitrateDDSReg>.
    Found 6-bit register for signal <ModeReg>.
    Found 5-bit register for signal <datacounter>.
    Found 5-bit adder for signal <datacounter[4]_GND_418_o_add_1_OUT> created at line 172.
    Found 4-bit adder for signal <popadd[3]_GND_418_o_add_2_OUT> created at line 173.
    Found 5-bit subtractor for signal <GND_418_o_GND_418_o_sub_6_OUT<4:0>> created at line 178.
    Found 4-bit subtractor for signal <GND_418_o_GND_418_o_sub_7_OUT<3:0>> created at line 179.
    Found 20-bit subtractor for signal <GND_418_o_GND_418_o_sub_15_OUT<19:0>> created at line 207.
    Found 4-bit subtractor for signal <GND_418_o_GND_418_o_sub_16_OUT<3:0>> created at line 210.
    Found 4-bit subtractor for signal <GND_418_o_GND_418_o_sub_26_OUT<3:0>> created at line 241.
    Found 1-bit tristate buffer for signal <obus<7>> created at line 199
    Found 1-bit tristate buffer for signal <obus<6>> created at line 199
    Found 1-bit tristate buffer for signal <obus<5>> created at line 199
    Found 1-bit tristate buffer for signal <obus<4>> created at line 199
    Found 1-bit tristate buffer for signal <obus<3>> created at line 199
    Found 1-bit tristate buffer for signal <obus<2>> created at line 199
    Found 1-bit tristate buffer for signal <obus<1>> created at line 199
    Found 1-bit tristate buffer for signal <obus<0>> created at line 199
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred  54 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <uartx8> synthesized.

Synthesizing Unit <boutreg_1>.
    Related source file is "/home/ise/linuxCNC/boutreg.vhd".
        size = 4
        buswidth = 4
        invert = true
    Found 4-bit register for signal <oreg>.
    Found 1-bit tristate buffer for signal <obus<3>> created at line 93
    Found 1-bit tristate buffer for signal <obus<2>> created at line 93
    Found 1-bit tristate buffer for signal <obus<1>> created at line 93
    Found 1-bit tristate buffer for signal <obus<0>> created at line 93
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   4 Tristate(s).
Unit <boutreg_1> synthesized.

Synthesizing Unit <boutreg_2>.
    Related source file is "/home/ise/linuxCNC/boutreg.vhd".
        size = 1
        buswidth = 32
        invert = false
WARNING:Xst:647 - Input <ibus<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <oreg>.
    Found 1-bit tristate buffer for signal <obus<31>> created at line 93
    Found 1-bit tristate buffer for signal <obus<30>> created at line 93
    Found 1-bit tristate buffer for signal <obus<29>> created at line 93
    Found 1-bit tristate buffer for signal <obus<28>> created at line 93
    Found 1-bit tristate buffer for signal <obus<27>> created at line 93
    Found 1-bit tristate buffer for signal <obus<26>> created at line 93
    Found 1-bit tristate buffer for signal <obus<25>> created at line 93
    Found 1-bit tristate buffer for signal <obus<24>> created at line 93
    Found 1-bit tristate buffer for signal <obus<23>> created at line 93
    Found 1-bit tristate buffer for signal <obus<22>> created at line 93
    Found 1-bit tristate buffer for signal <obus<21>> created at line 93
    Found 1-bit tristate buffer for signal <obus<20>> created at line 93
    Found 1-bit tristate buffer for signal <obus<19>> created at line 93
    Found 1-bit tristate buffer for signal <obus<18>> created at line 93
    Found 1-bit tristate buffer for signal <obus<17>> created at line 93
    Found 1-bit tristate buffer for signal <obus<16>> created at line 93
    Found 1-bit tristate buffer for signal <obus<15>> created at line 93
    Found 1-bit tristate buffer for signal <obus<14>> created at line 93
    Found 1-bit tristate buffer for signal <obus<13>> created at line 93
    Found 1-bit tristate buffer for signal <obus<12>> created at line 93
    Found 1-bit tristate buffer for signal <obus<11>> created at line 93
    Found 1-bit tristate buffer for signal <obus<10>> created at line 93
    Found 1-bit tristate buffer for signal <obus<9>> created at line 93
    Found 1-bit tristate buffer for signal <obus<8>> created at line 93
    Found 1-bit tristate buffer for signal <obus<7>> created at line 93
    Found 1-bit tristate buffer for signal <obus<6>> created at line 93
    Found 1-bit tristate buffer for signal <obus<5>> created at line 93
    Found 1-bit tristate buffer for signal <obus<4>> created at line 93
    Found 1-bit tristate buffer for signal <obus<3>> created at line 93
    Found 1-bit tristate buffer for signal <obus<2>> created at line 93
    Found 1-bit tristate buffer for signal <obus<1>> created at line 93
    Found 1-bit tristate buffer for signal <obus<0>> created at line 93
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <boutreg_2> synthesized.

Synthesizing Unit <IDROM>.
    Related source file is "/home/ise/linuxCNC/idrom.vhd".
        idromtype = 3
        offsettomodules = 64
        offsettopindesc = 448
        boardnamelow = "01000001010100110100010101001101"
        boardnamehigh = "00110100001100100100100100110101"
        fpgasize = 25
        fpgapins = 256
        ioports = 3
        iowidth = 72
        portwidth = 24
        clocklow = 33333333
        clockhigh = 200000000
        inststride0 = 4
        inststride1 = 64
        regstride0 = 256
        regstride1 = 256
        pindesc =
("00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000000000000000000","00000011000000000001100100000011","00000011000000010001100100000011","00000011000000100001100100000011","00000011000000110001100100000011","00000011000000000001100110000001","0000001
1000000000001100110000010","00000011000000010001100110000001","00000011000000010001100110000010","00000011000000100001100110000001","00000011000000100001100110000010","00000011000000110001100110000001","00000011000000110001100110000010","00000011000001000001100100000011","00000011000001010001100100000011","00000011000001100001100100000011","00000011000001110001100100000011","00000011000001000001100110000001","00000011000001000001100110000010","00000011000001010001100110000001","00000011000001010001100110000010","00000011000001100001100110000001","00000011000001100001100110000010","00000011000001110001100110000001","00000011000001110001100110000010","00000011000000001100000100000001","00000011000000001100000100000010","00000011000000000001110000000001","00000011000000010001110000000001","00000011000000001100000110000001","00000011000000001100000110010001","00000011000000001100000110000010","00000011000000001100000110010010","00000011000000000001101110000001","00000011000000000001101110000010","0000001100000001
0001101110000001","00000011000000010001101110000010","00000011000000100001110000000001","00000011000000110001110000000001","00000011000001000001110000000001","00000011000001010001110000000001","00000011000000100001101110000001","00000011000000100001101110000010","00000011000000110001101110000001","00000011000000110001101110000010","00000011000001000001101110000001","00000011000001000001101110000010","00000011000001010001101110000001","00000011000001010001101110000010","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","0000000000000000000000000
0000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000",
"00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000","00000000000000000000000000000000")
        moduleid =
(("00011010","00000000","00000001","00000001","0111000000000000","00000111","00000000","00000000000000000000000000000000"),("00000010","00000000","00000001","00000001","0000110000000000","00000011","00000000","00000000000000000000000000000000"),("00000011","00000000","00000001","00000011","0001000000000000","00000101","00000000","00000000000000000000000000011111"),("00011011","00000000","00000001","00000110","0110000100000000","00000100","00000000","00000000000000000000000000001111"),("00011100","00000000","00000001","00000110","0110010100000000","00000100","00000000","00000000000000000000000000001111"),("11000001","00000000","00000001","00000001","0101101100000000","00000110","00010000","00000000000000000000000000111100"),("00011001","00000000","00000001","00001000","0001010100000000","00000011","00000000","00000000000000000000000000011111"),("10000000","00000000","00000001","00000001","0000001000000000","00000001","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0
000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000
000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000
","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"),("00000000","00000000","00000000","00000000","0000000000000000","00000000","00000000","00000000000000000000000000000000"))
    Found 256x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 8-bit register for signal <dradd>.
    Found 1-bit tristate buffer for signal <dout<31>> created at line 285
    Found 1-bit tristate buffer for signal <dout<30>> created at line 285
    Found 1-bit tristate buffer for signal <dout<29>> created at line 285
    Found 1-bit tristate buffer for signal <dout<28>> created at line 285
    Found 1-bit tristate buffer for signal <dout<27>> created at line 285
    Found 1-bit tristate buffer for signal <dout<26>> created at line 285
    Found 1-bit tristate buffer for signal <dout<25>> created at line 285
    Found 1-bit tristate buffer for signal <dout<24>> created at line 285
    Found 1-bit tristate buffer for signal <dout<23>> created at line 285
    Found 1-bit tristate buffer for signal <dout<22>> created at line 285
    Found 1-bit tristate buffer for signal <dout<21>> created at line 285
    Found 1-bit tristate buffer for signal <dout<20>> created at line 285
    Found 1-bit tristate buffer for signal <dout<19>> created at line 285
    Found 1-bit tristate buffer for signal <dout<18>> created at line 285
    Found 1-bit tristate buffer for signal <dout<17>> created at line 285
    Found 1-bit tristate buffer for signal <dout<16>> created at line 285
    Found 1-bit tristate buffer for signal <dout<15>> created at line 285
    Found 1-bit tristate buffer for signal <dout<14>> created at line 285
    Found 1-bit tristate buffer for signal <dout<13>> created at line 285
    Found 1-bit tristate buffer for signal <dout<12>> created at line 285
    Found 1-bit tristate buffer for signal <dout<11>> created at line 285
    Found 1-bit tristate buffer for signal <dout<10>> created at line 285
    Found 1-bit tristate buffer for signal <dout<9>> created at line 285
    Found 1-bit tristate buffer for signal <dout<8>> created at line 285
    Found 1-bit tristate buffer for signal <dout<7>> created at line 285
    Found 1-bit tristate buffer for signal <dout<6>> created at line 285
    Found 1-bit tristate buffer for signal <dout<5>> created at line 285
    Found 1-bit tristate buffer for signal <dout<4>> created at line 285
    Found 1-bit tristate buffer for signal <dout<3>> created at line 285
    Found 1-bit tristate buffer for signal <dout<2>> created at line 285
    Found 1-bit tristate buffer for signal <dout<1>> created at line 285
    Found 1-bit tristate buffer for signal <dout<0>> created at line 285
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IDROM> synthesized.

Synthesizing Unit <simplespi8>.
    Related source file is "/home/ise/linuxCNC/simplespi8x.vhd".
        buswidth = 8
        div = 2
        bits = 8
    Found 4-bit register for signal <BitCount>.
    Found 1-bit register for signal <Go>.
    Found 1-bit register for signal <Dav>.
    Found 1-bit register for signal <ClockFF>.
    Found 3-bit register for signal <RateDiv>.
    Found 1-bit register for signal <CS>.
    Found 8-bit register for signal <SPISregI>.
    Found 8-bit register for signal <SPISregO>.
    Found 4-bit subtractor for signal <GND_722_o_GND_722_o_sub_5_OUT<3:0>> created at line 134.
    Found 3-bit subtractor for signal <GND_722_o_GND_722_o_sub_10_OUT<2:0>> created at line 141.
    Found 1-bit tristate buffer for signal <obus<7>> created at line 108
    Found 1-bit tristate buffer for signal <obus<6>> created at line 108
    Found 1-bit tristate buffer for signal <obus<5>> created at line 108
    Found 1-bit tristate buffer for signal <obus<4>> created at line 108
    Found 1-bit tristate buffer for signal <obus<3>> created at line 108
    Found 1-bit tristate buffer for signal <obus<2>> created at line 108
    Found 1-bit tristate buffer for signal <obus<1>> created at line 108
    Found 1-bit tristate buffer for signal <obus<0>> created at line 108
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <simplespi8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 48
 1024x8-bit dual-port RAM                              : 2
 16x11-bit dual-port RAM                               : 1
 16x11-bit single-port RAM                             : 1
 2048x16-bit dual-port RAM                             : 2
 256x32-bit dual-port RAM                              : 25
 2x32-bit dual-port RAM                                : 8
 2x32-bit single-port RAM                              : 8
 4x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 236
 10-bit adder                                          : 6
 10-bit subtractor                                     : 30
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 16-bit adder                                          : 5
 16-bit subtractor                                     : 2
 2-bit adder                                           : 12
 20-bit adder                                          : 8
 20-bit addsub                                         : 8
 20-bit subtractor                                     : 8
 24-bit adder                                          : 4
 24-bit subtractor                                     : 1
 25-bit subtractor                                     : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 7
 4-bit addsub                                          : 18
 4-bit subtractor                                      : 34
 42-bit adder                                          : 1
 42-bit subtractor                                     : 1
 5-bit adder                                           : 6
 5-bit addsub                                          : 10
 5-bit subtractor                                      : 14
 7-bit subtractor                                      : 8
 8-bit adder                                           : 24
 8-bit addsub                                          : 8
 8-bit subtractor                                      : 13
 9-bit addsub                                          : 2
# Registers                                            : 789
 1-bit register                                        : 331
 10-bit register                                       : 64
 11-bit register                                       : 11
 12-bit register                                       : 14
 14-bit register                                       : 1
 16-bit register                                       : 14
 19-bit register                                       : 12
 2-bit register                                        : 31
 20-bit register                                       : 48
 24-bit register                                       : 22
 3-bit register                                        : 15
 32-bit register                                       : 13
 4-bit register                                        : 66
 42-bit register                                       : 1
 5-bit register                                        : 25
 6-bit register                                        : 2
 7-bit register                                        : 16
 76-bit register                                       : 16
 8-bit register                                        : 86
 9-bit register                                        : 1
# Comparators                                          : 39
 16-bit comparator equal                               : 1
 24-bit comparator greater                             : 2
 4-bit comparator equal                                : 8
 4-bit comparator lessequal                            : 8
 8-bit comparator greater                              : 8
 8-bit comparator not equal                            : 12
# Multiplexers                                         : 3608
 1-bit 2-to-1 multiplexer                              : 3150
 1-bit 4-to-1 multiplexer                              : 16
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 7-to-1 multiplexer                              : 8
 10-bit 2-to-1 multiplexer                             : 70
 11-bit 2-to-1 multiplexer                             : 14
 12-bit 2-to-1 multiplexer                             : 39
 12-bit 4-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 19-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 21
 24-bit 2-to-1 multiplexer                             : 4
 24-bit 4-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 4-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 89
 42-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 37
 6-bit 2-to-1 multiplexer                              : 13
 7-bit 2-to-1 multiplexer                              : 24
 76-bit 2-to-1 multiplexer                             : 24
 8-bit 2-to-1 multiplexer                              : 51
 8-bit 4-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 11
# Tristates                                            : 1388
 1-bit tristate buffer                                 : 1388
# Xors                                                 : 23
 1-bit xor10                                           : 6
 1-bit xor2                                            : 1
 1-bit xor36                                           : 1
 1-bit xor9                                            : 6
 8-bit xor2                                            : 9

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <wbena3> in Unit <processor> is equivalent to the following FF/Latch, which will be removed : <opcode3_3> 
WARNING:Xst:1293 - FF/Latch <StatComReg_0> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_2> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_3> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_4> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_5> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_7> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_9> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_11> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_12> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_13> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_14> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_15> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_16> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_17> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_18> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_20> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_21> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_22> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_23> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_24> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_25> has a constant value of 1 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_26> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_28> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_29> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_8> has a constant value of 1 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_9> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_10> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_11> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_12> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_13> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_14> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_15> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_16> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_17> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_18> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_19> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_20> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_21> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_22> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_23> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_24> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_25> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_26> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_27> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_28> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_29> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_30> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_31> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PhaseErr_0> of sequential type is unconnected in block <makehm2dpllmod.hm2dpll>.
WARNING:Xst:2677 - Node <PhaseErr_1> of sequential type is unconnected in block <makehm2dpllmod.hm2dpll>.
WARNING:Xst:2677 - Node <PhaseErr_2> of sequential type is unconnected in block <makehm2dpllmod.hm2dpll>.
WARNING:Xst:2677 - Node <PhaseErr_3> of sequential type is unconnected in block <makehm2dpllmod.hm2dpll>.
WARNING:Xst:2677 - Node <PhaseErr_4> of sequential type is unconnected in block <makehm2dpllmod.hm2dpll>.
WARNING:Xst:2677 - Node <PhaseErr_5> of sequential type is unconnected in block <makehm2dpllmod.hm2dpll>.
WARNING:Xst:2677 - Node <PhaseErr_6> of sequential type is unconnected in block <makehm2dpllmod.hm2dpll>.
WARNING:Xst:2677 - Node <PhaseErr_7> of sequential type is unconnected in block <makehm2dpllmod.hm2dpll>.
WARNING:Xst:2677 - Node <BoundedPhaseErr_0> of sequential type is unconnected in block <makehm2dpllmod.hm2dpll>.
WARNING:Xst:2677 - Node <BoundedPhaseErr_1> of sequential type is unconnected in block <makehm2dpllmod.hm2dpll>.
WARNING:Xst:2677 - Node <BoundedPhaseErr_2> of sequential type is unconnected in block <makehm2dpllmod.hm2dpll>.
WARNING:Xst:2677 - Node <BoundedPhaseErr_3> of sequential type is unconnected in block <makehm2dpllmod.hm2dpll>.
WARNING:Xst:2677 - Node <SReg_0> of sequential type is unconnected in block <makepktuartrmod.makepktuartrs[0].pktauarrx>.
WARNING:Xst:2677 - Node <SReg_1> of sequential type is unconnected in block <makepktuartrmod.makepktuartrs[0].pktauarrx>.
WARNING:Xst:2677 - Node <SReg_0> of sequential type is unconnected in block <makepktuartrmod.makepktuartrs[1].pktauarrx>.
WARNING:Xst:2677 - Node <SReg_1> of sequential type is unconnected in block <makepktuartrmod.makepktuartrs[1].pktauarrx>.
WARNING:Xst:2677 - Node <SReg_0> of sequential type is unconnected in block <makepktuartrmod.makepktuartrs[2].pktauarrx>.
WARNING:Xst:2677 - Node <SReg_1> of sequential type is unconnected in block <makepktuartrmod.makepktuartrs[2].pktauarrx>.
WARNING:Xst:2677 - Node <SReg_0> of sequential type is unconnected in block <makepktuartrmod.makepktuartrs[3].pktauarrx>.
WARNING:Xst:2677 - Node <SReg_1> of sequential type is unconnected in block <makepktuartrmod.makepktuartrs[3].pktauarrx>.
WARNING:Xst:2677 - Node <SReg_0> of sequential type is unconnected in block <makepktuartrmod.makepktuartrs[4].pktauarrx>.
WARNING:Xst:2677 - Node <SReg_1> of sequential type is unconnected in block <makepktuartrmod.makepktuartrs[4].pktauarrx>.
WARNING:Xst:2677 - Node <SReg_0> of sequential type is unconnected in block <makepktuartrmod.makepktuartrs[5].pktauarrx>.
WARNING:Xst:2677 - Node <SReg_1> of sequential type is unconnected in block <makepktuartrmod.makepktuartrs[5].pktauarrx>.
WARNING:Xst:2677 - Node <ModeReg_4> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[0].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_7> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[0].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_16> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[0].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_4> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[1].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_7> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[1].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_16> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[1].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_4> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[2].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_7> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[2].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_16> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[2].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_4> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[3].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_7> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[3].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_16> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[3].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_4> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[4].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_7> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[4].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_16> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[4].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_4> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[5].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_7> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[5].apktuartx>.
WARNING:Xst:2677 - Node <ModeReg_16> of sequential type is unconnected in block <makepktuartrmod.makepktuarttxs[5].apktuartx>.
WARNING:Xst:2677 - Node <SReg_0> of sequential type is unconnected in block <makeUARTRs[0].auarrx>.
WARNING:Xst:2677 - Node <SReg_0> of sequential type is unconnected in block <makeUARTRs[1].auarrx>.

Synthesizing (advanced) Unit <FanucAbs>.
The following registers are absorbed into accumulator <BitrateDDSAccum>: 1 register on signal <BitrateDDSAccum>.
The following registers are absorbed into counter <RequestWidth>: 1 register on signal <RequestWidth>.
The following registers are absorbed into counter <RXDly>: 1 register on signal <RXDly>.
Unit <FanucAbs> synthesized (advanced).

Synthesizing (advanced) Unit <HostMot2>.
INFO:Xst:3226 - The RAM <IDROM/Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <IDROM/dradd>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clklow>        | rise     |
    |     weA            | connected to signal <LoadIDROM>     | high     |
    |     addrA          | connected to signal <A<9:2>>        |          |
    |     diA            | connected to signal <ibus>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clklow>        | rise     |
    |     addrB          | connected to signal <addr<9:2>>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <HostMot2> synthesized (advanced).

Synthesizing (advanced) Unit <TopPCIHostMot2>.
The following registers are absorbed into counter <ICapTimer>: 1 register on signal <ICapTimer>.
Unit <TopPCIHostMot2> synthesized (advanced).

Synthesizing (advanced) Unit <adpram_1>.
INFO:Xst:3231 - The small RAM <Mram_RAM> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dina>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     addrB          | connected to signal <addrb>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dina>          |          |
    |     doA            | connected to signal <douta>         |          |
    -----------------------------------------------------------------------
Unit <adpram_1> synthesized (advanced).

Synthesizing (advanced) Unit <adpram_2>.
INFO:Xst:3231 - The small RAM <Mram_RAM> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dina>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 32-bit                     |          |
    |     addrB          | connected to signal <addrb>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RAM1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dina>          |          |
    |     doA            | connected to signal <douta>         |          |
    -----------------------------------------------------------------------
Unit <adpram_2> synthesized (advanced).

Synthesizing (advanced) Unit <dpram>.
INFO:Xst:3227 - The RAM <Mram_RAM>, combined with <Mram_RAM1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <daddra> <daddrb>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dina>          |          |
    |     doA            | connected to signal <douta>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <addrb>         |          |
    |     doB            | connected to signal <doutb>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <dpram> synthesized (advanced).

Synthesizing (advanced) Unit <hm2dpll>.
The following registers are absorbed into accumulator <FilteredPhaseErr>: 1 register on signal <FilteredPhaseErr>.
The following registers are absorbed into accumulator <ITerm>: 1 register on signal <ITerm>.
The following registers are absorbed into counter <PrescaleCount>: 1 register on signal <PrescaleCount>.
The following registers are absorbed into counter <SyncInFilter>: 1 register on signal <SyncInFilter>.
The following registers are absorbed into counter <FilterPrescaleCount>: 1 register on signal <FilterPrescaleCount>.
Unit <hm2dpll> synthesized (advanced).

Synthesizing (advanced) Unit <pktuartr>.
The following registers are absorbed into accumulator <BitrateDDSAccum>: 1 register on signal <BitrateDDSAccum>.
The following registers are absorbed into counter <FilterCount>: 1 register on signal <FilterCount>.
The following registers are absorbed into counter <OutAdd>: 1 register on signal <OutAdd>.
The following registers are absorbed into counter <InAdd>: 1 register on signal <InAdd>.
The following registers are absorbed into counter <RecvCount>: 1 register on signal <RecvCount>.
The following registers are absorbed into counter <BitCount>: 1 register on signal <BitCount>.
The following registers are absorbed into counter <BytePointer>: 1 register on signal <BytePointer>.
Unit <pktuartr> synthesized (advanced).

Synthesizing (advanced) Unit <pktuartx>.
The following registers are absorbed into accumulator <BitrateDDSAccum>: 1 register on signal <BitrateDDSAccum>.
The following registers are absorbed into counter <DriveDelayCount>: 1 register on signal <DriveDelayCount>.
The following registers are absorbed into counter <OutAdd>: 1 register on signal <OutAdd>.
The following registers are absorbed into counter <SFrameCount>: 1 register on signal <SFrameCount>.
The following registers are absorbed into counter <SendCount>: 1 register on signal <SendCount>.
The following registers are absorbed into counter <InAdd>: 1 register on signal <InAdd>.
The following registers are absorbed into counter <SCPopAdd>: 1 register on signal <SCPopAdd>.
The following registers are absorbed into counter <BitCount>: 1 register on signal <BitCount>.
The following registers are absorbed into counter <BytePointer>: 1 register on signal <BytePointer>.
Unit <pktuartx> synthesized (advanced).

Synthesizing (advanced) Unit <simplespi8>.
The following registers are absorbed into counter <RateDiv>: 1 register on signal <RateDiv>.
Unit <simplespi8> synthesized (advanced).

Synthesizing (advanced) Unit <sserialwa>.
The following registers are absorbed into counter <timercount>: 1 register on signal <timercount>.
The following registers are absorbed into counter <timeracc>: 1 register on signal <timeracc>.
INFO:Xst:3231 - The small RAM <Mram_ioradd[1]_baseclockslv[31]_wide_mux_68_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ioradd<1:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <DataRam/Mram_RAM1> will be implemented as a BLOCK RAM, absorbing the following register(s): <DataRam/daddrb>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clkmed>        | rise     |
    |     weA            | connected to signal <writedram>     | high     |
    |     addrA          | connected to signal <(mwadd<10>,mwadd<8:0>)> |          |
    |     diA            | connected to signal <mobus>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clkmed>        | rise     |
    |     addrB          | connected to signal <(mradd<10>,mradd<8:0>)> |          |
    |     doB            | connected to signal <ramdata>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sserialwa> synthesized (advanced).

Synthesizing (advanced) Unit <sslbp>.
INFO:Xst:3227 - The RAM <Mram_RAM>, combined with <Mram_RAM1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <daddra> <daddrb>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dina>          |          |
    |     doA            | connected to signal <douta>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <addrb>         |          |
    |     doB            | connected to signal <doutb>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sslbp> synthesized (advanced).

Synthesizing (advanced) Unit <uartr8>.
The following registers are absorbed into accumulator <BitrateDDSAccum>: 1 register on signal <BitrateDDSAccum>.
The following registers are absorbed into counter <FilterCount>: 1 register on signal <FilterCount>.
The following registers are absorbed into counter <datacounter>: 1 register on signal <datacounter>.
The following registers are absorbed into counter <popadd>: 1 register on signal <popadd>.
The following registers are absorbed into counter <BitCount>: 1 register on signal <BitCount>.
Unit <uartr8> synthesized (advanced).

Synthesizing (advanced) Unit <uartx8>.
The following registers are absorbed into accumulator <BitrateDDSAccum>: 1 register on signal <BitrateDDSAccum>.
The following registers are absorbed into counter <DriveDelayCount>: 1 register on signal <DriveDelayCount>.
The following registers are absorbed into counter <popadd>: 1 register on signal <popadd>.
The following registers are absorbed into counter <datacounter>: 1 register on signal <datacounter>.
The following registers are absorbed into counter <BitCount>: 1 register on signal <BitCount>.
Unit <uartx8> synthesized (advanced).
WARNING:Xst:2677 - Node <PhaseErr_0> of sequential type is unconnected in block <hm2dpll>.
WARNING:Xst:2677 - Node <PhaseErr_1> of sequential type is unconnected in block <hm2dpll>.
WARNING:Xst:2677 - Node <PhaseErr_2> of sequential type is unconnected in block <hm2dpll>.
WARNING:Xst:2677 - Node <PhaseErr_3> of sequential type is unconnected in block <hm2dpll>.
WARNING:Xst:2677 - Node <PhaseErr_4> of sequential type is unconnected in block <hm2dpll>.
WARNING:Xst:2677 - Node <PhaseErr_5> of sequential type is unconnected in block <hm2dpll>.
WARNING:Xst:2677 - Node <PhaseErr_6> of sequential type is unconnected in block <hm2dpll>.
WARNING:Xst:2677 - Node <PhaseErr_7> of sequential type is unconnected in block <hm2dpll>.
WARNING:Xst:2677 - Node <BoundedPhaseErr_0> of sequential type is unconnected in block <hm2dpll>.
WARNING:Xst:2677 - Node <BoundedPhaseErr_1> of sequential type is unconnected in block <hm2dpll>.
WARNING:Xst:2677 - Node <BoundedPhaseErr_2> of sequential type is unconnected in block <hm2dpll>.
WARNING:Xst:2677 - Node <BoundedPhaseErr_3> of sequential type is unconnected in block <hm2dpll>.
WARNING:Xst:2677 - Node <SReg_0> of sequential type is unconnected in block <pktuartr>.
WARNING:Xst:2677 - Node <SReg_1> of sequential type is unconnected in block <pktuartr>.
WARNING:Xst:2677 - Node <ModeReg_4> of sequential type is unconnected in block <pktuartr>.
WARNING:Xst:2677 - Node <ModeReg_6> of sequential type is unconnected in block <pktuartr>.
WARNING:Xst:2677 - Node <ModeReg_7> of sequential type is unconnected in block <pktuartr>.
WARNING:Xst:2677 - Node <ModeReg_16> of sequential type is unconnected in block <pktuartr>.
WARNING:Xst:2677 - Node <ModeReg_4> of sequential type is unconnected in block <pktuartx>.
WARNING:Xst:2677 - Node <ModeReg_7> of sequential type is unconnected in block <pktuartx>.
WARNING:Xst:2677 - Node <ModeReg_16> of sequential type is unconnected in block <pktuartx>.
WARNING:Xst:2677 - Node <SReg_0> of sequential type is unconnected in block <uartr8>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 34
 1024x8-bit dual-port block RAM                        : 1
 16x11-bit dual-port distributed RAM                   : 1
 16x11-bit single-port distributed RAM                 : 1
 2048x16-bit dual-port block RAM                       : 1
 256x32-bit dual-port block RAM                        : 13
 2x32-bit dual-port distributed RAM                    : 8
 2x32-bit single-port distributed RAM                  : 8
 4x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 86
 10-bit subtractor                                     : 8
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 16-bit adder                                          : 4
 24-bit adder                                          : 2
 24-bit subtractor                                     : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 7
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 8
 42-bit adder                                          : 1
 42-bit subtractor                                     : 1
 5-bit adder                                           : 6
 5-bit subtractor                                      : 14
 7-bit subtractor                                      : 8
 8-bit subtractor                                      : 12
 9-bit addsub carry/borrow in                          : 1
# Counters                                             : 123
 10-bit down counter                                   : 22
 10-bit up counter                                     : 6
 16-bit down counter                                   : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 12
 3-bit down counter                                    : 1
 4-bit down counter                                    : 26
 4-bit updown counter                                  : 10
 5-bit updown counter                                  : 10
 8-bit down counter                                    : 1
 8-bit up counter                                      : 24
 8-bit updown counter                                  : 8
# Accumulators                                         : 26
 20-bit down accumulator                               : 8
 20-bit up accumulator                                 : 8
 20-bit updown accumulator                             : 8
 24-bit up accumulator                                 : 2
# Registers                                            : 4554
 Flip-Flops                                            : 4554
# Comparators                                          : 39
 16-bit comparator equal                               : 1
 24-bit comparator greater                             : 2
 4-bit comparator equal                                : 8
 4-bit comparator lessequal                            : 8
 8-bit comparator greater                              : 8
 8-bit comparator not equal                            : 12
# Multiplexers                                         : 3740
 1-bit 2-to-1 multiplexer                              : 3349
 1-bit 4-to-1 multiplexer                              : 16
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 7-to-1 multiplexer                              : 8
 10-bit 2-to-1 multiplexer                             : 48
 11-bit 2-to-1 multiplexer                             : 13
 12-bit 2-to-1 multiplexer                             : 39
 12-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 15
 24-bit 2-to-1 multiplexer                             : 4
 24-bit 4-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 4-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 67
 5-bit 2-to-1 multiplexer                              : 37
 6-bit 2-to-1 multiplexer                              : 13
 7-bit 2-to-1 multiplexer                              : 24
 76-bit 2-to-1 multiplexer                             : 24
 8-bit 2-to-1 multiplexer                              : 44
 8-bit 4-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 11
# Xors                                                 : 23
 1-bit xor10                                           : 6
 1-bit xor2                                            : 1
 1-bit xor36                                           : 1
 1-bit xor9                                            : 6
 8-bit xor2                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <StatComReg_0> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_2> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_3> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_4> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_5> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_7> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_9> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_11> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_12> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_13> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_14> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_15> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_16> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_17> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_18> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_20> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_21> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_22> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_23> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_24> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_25> has a constant value of 1 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_26> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_28> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <StatComReg_29> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_8> has a constant value of 1 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_9> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_10> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_11> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_12> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_13> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_14> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_15> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_16> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_17> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_18> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_19> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_20> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_21> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_22> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_23> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_24> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_25> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_26> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_27> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_28> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_29> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_30> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <IntReg_31> has a constant value of 0 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <processor/opcode3_3> in Unit <sserialwa> is equivalent to the following FF/Latch, which will be removed : <processor/wbena3> 
INFO:Xst:2261 - The FF/Latch <processor/maddpipe1_0> in Unit <sserialwa> is equivalent to the following FF/Latch, which will be removed : <ioradd_0> 
INFO:Xst:2261 - The FF/Latch <processor/maddpipe1_1> in Unit <sserialwa> is equivalent to the following FF/Latch, which will be removed : <ioradd_1> 
INFO:Xst:2261 - The FF/Latch <processor/maddpipe1_2> in Unit <sserialwa> is equivalent to the following FF/Latch, which will be removed : <ioradd_2> 
INFO:Xst:2261 - The FF/Latch <processor/maddpipe1_3> in Unit <sserialwa> is equivalent to the following FF/Latch, which will be removed : <ioradd_3> 
INFO:Xst:2261 - The FF/Latch <processor/maddpipe1_4> in Unit <sserialwa> is equivalent to the following FF/Latch, which will be removed : <ioradd_4> 
INFO:Xst:2261 - The FF/Latch <processor/maddpipe1_5> in Unit <sserialwa> is equivalent to the following FF/Latch, which will be removed : <ioradd_5> 
INFO:Xst:2261 - The FF/Latch <processor/maddpipe1_6> in Unit <sserialwa> is equivalent to the following FF/Latch, which will be removed : <ioradd_6> 
INFO:Xst:2261 - The FF/Latch <processor/maddpipe1_7> in Unit <sserialwa> is equivalent to the following FF/Latch, which will be removed : <ioradd_7> 
INFO:Xst:2261 - The FF/Latch <processor/maddpipe1_8> in Unit <sserialwa> is equivalent to the following FF/Latch, which will be removed : <ioradd_8> 
INFO:Xst:2261 - The FF/Latch <processor/maddpipe1_9> in Unit <sserialwa> is equivalent to the following FF/Latch, which will be removed : <ioradd_9> 
INFO:Xst:2261 - The FF/Latch <processor/maddpipe1_10> in Unit <sserialwa> is equivalent to the following FF/Latch, which will be removed : <ioradd_10> 
INFO:Xst:2261 - The FF/Latch <processor/maddpipe1_11> in Unit <sserialwa> is equivalent to the following FF/Latch, which will be removed : <ioradd_11> 
INFO:Xst:1901 - Instance ClockMult1 in unit TopPCIHostMot2 of type DCM has been replaced by DCM_SP
INFO:Xst:1901 - Instance ClockMult0 in unit TopPCIHostMot2 of type DCM has been replaced by DCM_SP
WARNING:Xst:2040 - Unit TopPCIHostMot2: 32 multi-source signals are replaced by logic (pull-up yes): D<10>, D<11>, D<12>, D<13>, D<14>, D<15>, D<16>, D<17>, D<18>, D<19>, D<20>, D<21>, D<22>, D<23>, D<24>, D<25>, D<26>, D<27>, D<28>, D<29>, D<30>, D<31>, D<8>, D<9>, n0416<0>, n0416<1>, n0416<2>, n0416<3>, n0416<4>, n0416<5>, n0416<6>, n0416<7>.
WARNING:Xst:2042 - Unit simplespi8: 8 internal tristates are replaced by logic (pull-up yes): obus<0>, obus<1>, obus<2>, obus<3>, obus<4>, obus<5>, obus<6>, obus<7>.
WARNING:Xst:2042 - Unit hostmotid: 32 internal tristates are replaced by logic (pull-up yes): obus<0>, obus<10>, obus<11>, obus<12>, obus<13>, obus<14>, obus<15>, obus<16>, obus<17>, obus<18>, obus<19>, obus<1>, obus<20>, obus<21>, obus<22>, obus<23>, obus<24>, obus<25>, obus<26>, obus<27>, obus<28>, obus<29>, obus<2>, obus<30>, obus<31>, obus<3>, obus<4>, obus<5>, obus<6>, obus<7>, obus<8>, obus<9>.
WARNING:Xst:2042 - Unit wordrb: 32 internal tristates are replaced by logic (pull-up yes): obus<0>, obus<10>, obus<11>, obus<12>, obus<13>, obus<14>, obus<15>, obus<16>, obus<17>, obus<18>, obus<19>, obus<1>, obus<20>, obus<21>, obus<22>, obus<23>, obus<24>, obus<25>, obus<26>, obus<27>, obus<28>, obus<29>, obus<2>, obus<30>, obus<31>, obus<3>, obus<4>, obus<5>, obus<6>, obus<7>, obus<8>, obus<9>.
WARNING:Xst:2042 - Unit boutreg_1: 4 internal tristates are replaced by logic (pull-up yes): obus<0>, obus<1>, obus<2>, obus<3>.
WARNING:Xst:2042 - Unit boutreg_2: 32 internal tristates are replaced by logic (pull-up yes): obus<0>, obus<10>, obus<11>, obus<12>, obus<13>, obus<14>, obus<15>, obus<16>, obus<17>, obus<18>, obus<19>, obus<1>, obus<20>, obus<21>, obus<22>, obus<23>, obus<24>, obus<25>, obus<26>, obus<27>, obus<28>, obus<29>, obus<2>, obus<30>, obus<31>, obus<3>, obus<4>, obus<5>, obus<6>, obus<7>, obus<8>, obus<9>.
WARNING:Xst:2040 - Unit sserialwa: 40 multi-source signals are replaced by logic (pull-up yes): iodata<0>, iodata<1>, iodata<2>, iodata<3>, iodata<4>, iodata<5>, iodata<6>, iodata<7>, obus<0>, obus<10>, obus<11>, obus<12>, obus<13>, obus<14>, obus<15>, obus<16>, obus<17>, obus<18>, obus<19>, obus<1>, obus<20>, obus<21>, obus<22>, obus<23>, obus<24>, obus<25>, obus<26>, obus<27>, obus<28>, obus<29>, obus<2>, obus<30>, obus<31>, obus<3>, obus<4>, obus<5>, obus<6>, obus<7>, obus<8>, obus<9>.
WARNING:Xst:2042 - Unit pktuartx: 32 internal tristates are replaced by logic (pull-up yes): obus<0>, obus<10>, obus<11>, obus<12>, obus<13>, obus<14>, obus<15>, obus<16>, obus<17>, obus<18>, obus<19>, obus<1>, obus<20>, obus<21>, obus<22>, obus<23>, obus<24>, obus<25>, obus<26>, obus<27>, obus<28>, obus<29>, obus<2>, obus<30>, obus<31>, obus<3>, obus<4>, obus<5>, obus<6>, obus<7>, obus<8>, obus<9>.
WARNING:Xst:2042 - Unit pktuartr: 32 internal tristates are replaced by logic (pull-up yes): obus<0>, obus<10>, obus<11>, obus<12>, obus<13>, obus<14>, obus<15>, obus<16>, obus<17>, obus<18>, obus<19>, obus<1>, obus<20>, obus<21>, obus<22>, obus<23>, obus<24>, obus<25>, obus<26>, obus<27>, obus<28>, obus<29>, obus<2>, obus<30>, obus<31>, obus<3>, obus<4>, obus<5>, obus<6>, obus<7>, obus<8>, obus<9>.
WARNING:Xst:2042 - Unit FanucAbs: 32 internal tristates are replaced by logic (pull-up yes): obus<0>, obus<10>, obus<11>, obus<12>, obus<13>, obus<14>, obus<15>, obus<16>, obus<17>, obus<18>, obus<19>, obus<1>, obus<20>, obus<21>, obus<22>, obus<23>, obus<24>, obus<25>, obus<26>, obus<27>, obus<28>, obus<29>, obus<2>, obus<30>, obus<31>, obus<3>, obus<4>, obus<5>, obus<6>, obus<7>, obus<8>, obus<9>.
WARNING:Xst:2042 - Unit hm2dpll: 32 internal tristates are replaced by logic (pull-up yes): obus<0>, obus<10>, obus<11>, obus<12>, obus<13>, obus<14>, obus<15>, obus<16>, obus<17>, obus<18>, obus<19>, obus<1>, obus<20>, obus<21>, obus<22>, obus<23>, obus<24>, obus<25>, obus<26>, obus<27>, obus<28>, obus<29>, obus<2>, obus<30>, obus<31>, obus<3>, obus<4>, obus<5>, obus<6>, obus<7>, obus<8>, obus<9>.
WARNING:Xst:2042 - Unit irqlogics: 32 internal tristates are replaced by logic (pull-up yes): obus<0>, obus<10>, obus<11>, obus<12>, obus<13>, obus<14>, obus<15>, obus<16>, obus<17>, obus<18>, obus<19>, obus<1>, obus<20>, obus<21>, obus<22>, obus<23>, obus<24>, obus<25>, obus<26>, obus<27>, obus<28>, obus<29>, obus<2>, obus<30>, obus<31>, obus<3>, obus<4>, obus<5>, obus<6>, obus<7>, obus<8>, obus<9>.
WARNING:Xst:2042 - Unit watchdog: 32 internal tristates are replaced by logic (pull-up yes): obus<0>, obus<10>, obus<11>, obus<12>, obus<13>, obus<14>, obus<15>, obus<16>, obus<17>, obus<18>, obus<19>, obus<1>, obus<20>, obus<21>, obus<22>, obus<23>, obus<24>, obus<25>, obus<26>, obus<27>, obus<28>, obus<29>, obus<2>, obus<30>, obus<31>, obus<3>, obus<4>, obus<5>, obus<6>, obus<7>, obus<8>, obus<9>.
WARNING:Xst:2042 - Unit uartx8: 8 internal tristates are replaced by logic (pull-up yes): obus<0>, obus<1>, obus<2>, obus<3>, obus<4>, obus<5>, obus<6>, obus<7>.
WARNING:Xst:2042 - Unit uartr8: 8 internal tristates are replaced by logic (pull-up yes): obus<0>, obus<1>, obus<2>, obus<3>, obus<4>, obus<5>, obus<6>, obus<7>.
WARNING:Xst:2677 - Node <ahostmot2/makesserialmod.makesserials[0].asserial/ltestbit> of sequential type is unconnected in block <TopPCIHostMot2>.

Optimizing unit <TopPCIHostMot2> ...
WARNING:Xst:1710 - FF/Latch <ahostmot2/makesserialmod.makesserials[0].asserial/makeUARTTXs[1].auartx/SReg_10> (without init value) has a constant value of 1 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ahostmot2/makesserialmod.makesserials[0].asserial/makeUARTTXs[0].auartx/SReg_10> (without init value) has a constant value of 1 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ahostmot2/makepktuartrmod.makepktuarttxs[5].apktuartx/SReg_11> has a constant value of 1 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ahostmot2/makepktuartrmod.makepktuarttxs[4].apktuartx/SReg_11> has a constant value of 1 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ahostmot2/makepktuartrmod.makepktuarttxs[3].apktuartx/SReg_11> has a constant value of 1 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ahostmot2/makepktuartrmod.makepktuarttxs[2].apktuartx/SReg_11> has a constant value of 1 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ahostmot2/makepktuartrmod.makepktuarttxs[1].apktuartx/SReg_11> has a constant value of 1 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ahostmot2/makepktuartrmod.makepktuarttxs[0].apktuartx/SReg_11> has a constant value of 1 in block <TopPCIHostMot2>. This FF/Latch will be trimmed during the optimization process.
