* BEGIN node caps
* 	!GND [ndiff_perim=88u, ndiff_area=120p, ndrain_terms=0, pdiff_perim=0u, pdiff_area=0p, pdrain_terms=0, gate_area=0p, gate_terms=0, wire_area=0p]
* 	!Vdd [ndiff_perim=0u, ndiff_area=0p, ndrain_terms=0, pdiff_perim=88u, pdiff_area=120p, pdrain_terms=0, gate_area=0p, gate_terms=0, wire_area=0p]
* 	_o [ndiff_perim=44u, ndiff_area=60p, ndrain_terms=2, pdiff_perim=44u, pdiff_area=60p, pdrain_terms=2, gate_area=20p, gate_terms=2, wire_area=0p]
* 	#0 [ndiff_perim=8u, ndiff_area=20p, ndrain_terms=1, pdiff_perim=0u, pdiff_area=0p, pdrain_terms=0, gate_area=0p, gate_terms=0, wire_area=0p]
* 	a [ndiff_perim=0u, ndiff_area=0p, ndrain_terms=0, pdiff_perim=0u, pdiff_area=0p, pdrain_terms=0, gate_area=40p, gate_terms=4, wire_area=0p]
* 	b [ndiff_perim=0u, ndiff_area=0p, ndrain_terms=0, pdiff_perim=0u, pdiff_area=0p, pdrain_terms=0, gate_area=40p, gate_terms=4, wire_area=0p]
* 	#1 [ndiff_perim=0u, ndiff_area=0p, ndrain_terms=0, pdiff_perim=8u, pdiff_area=20p, pdrain_terms=1, gate_area=0p, gate_terms=0, wire_area=0p]
* 	o [ndiff_perim=22u, ndiff_area=30p, ndrain_terms=1, pdiff_perim=22u, pdiff_area=30p, pdrain_terms=1, gate_area=20p, gate_terms=2, wire_area=0p]
* 	#2 [ndiff_perim=12u, ndiff_area=30p, ndrain_terms=2, pdiff_perim=0u, pdiff_area=0p, pdrain_terms=0, gate_area=0p, gate_terms=0, wire_area=0p]
* 	#3 [ndiff_perim=0u, ndiff_area=0p, ndrain_terms=0, pdiff_perim=12u, pdiff_area=30p, pdrain_terms=2, gate_area=0p, gate_terms=0, wire_area=0p]
* END node caps
M_o:dn:0 !GND a #0 !GND nch W=5u L=2u
M_o:dn:1 #0 b _o !GND nch W=5u L=2u
M_o:up:0 !Vdd a #1 !Vdd pch W=5u L=2u
M_o:up:1 #1 b _o !Vdd pch W=5u L=2u
Mo:dn:0 !GND _o o !GND nch W=5u L=2u
Mo:up:0 !Vdd _o o !Vdd pch W=5u L=2u
M_o:dn:2:ckeeper !GND a #2 !GND nch W=5u L=2u
M_o:dn:3:ckeeper !GND b #2 !GND nch W=5u L=2u
M_o:dn:4:ckeeper #2 o _o !GND nch W=5u L=2u
M_o:up:2:ckeeper !Vdd a #3 !Vdd pch W=5u L=2u
M_o:up:3:ckeeper !Vdd b #3 !Vdd pch W=5u L=2u
M_o:up:4:ckeeper #3 o _o !Vdd pch W=5u L=2u

