
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _659_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.386717    6.431904    3.606246    7.606246 ^ rst_n (in)
                                                         rst_n (net)
                      6.431904    0.000000    7.606246 ^ _659_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.606246   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _659_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.140100   17.609901   library recovery time
                                             17.609901   data required time
---------------------------------------------------------------------------------------------
                                             17.609901   data required time
                                             -7.606246   data arrival time
---------------------------------------------------------------------------------------------
                                             10.003655   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _663_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.386717    6.431904    3.606246    7.606246 ^ rst_n (in)
                                                         rst_n (net)
                      6.431904    0.000000    7.606246 ^ _663_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.606246   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _663_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.140100   17.609901   library recovery time
                                             17.609901   data required time
---------------------------------------------------------------------------------------------
                                             17.609901   data required time
                                             -7.606246   data arrival time
---------------------------------------------------------------------------------------------
                                             10.003655   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _664_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.386717    6.431904    3.606246    7.606246 ^ rst_n (in)
                                                         rst_n (net)
                      6.431904    0.000000    7.606246 ^ _664_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.606246   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.140100   17.609901   library recovery time
                                             17.609901   data required time
---------------------------------------------------------------------------------------------
                                             17.609901   data required time
                                             -7.606246   data arrival time
---------------------------------------------------------------------------------------------
                                             10.003655   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _665_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.386717    6.431904    3.606246    7.606246 ^ rst_n (in)
                                                         rst_n (net)
                      6.431904    0.000000    7.606246 ^ _665_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.606246   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.140100   17.609901   library recovery time
                                             17.609901   data required time
---------------------------------------------------------------------------------------------
                                             17.609901   data required time
                                             -7.606246   data arrival time
---------------------------------------------------------------------------------------------
                                             10.003655   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _666_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.386717    6.431904    3.606246    7.606246 ^ rst_n (in)
                                                         rst_n (net)
                      6.431904    0.000000    7.606246 ^ _666_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.606246   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.140100   17.609901   library recovery time
                                             17.609901   data required time
---------------------------------------------------------------------------------------------
                                             17.609901   data required time
                                             -7.606246   data arrival time
---------------------------------------------------------------------------------------------
                                             10.003655   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _667_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.386717    6.431904    3.606246    7.606246 ^ rst_n (in)
                                                         rst_n (net)
                      6.431904    0.000000    7.606246 ^ _667_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.606246   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.140100   17.609901   library recovery time
                                             17.609901   data required time
---------------------------------------------------------------------------------------------
                                             17.609901   data required time
                                             -7.606246   data arrival time
---------------------------------------------------------------------------------------------
                                             10.003655   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _668_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.386717    6.431904    3.606246    7.606246 ^ rst_n (in)
                                                         rst_n (net)
                      6.431904    0.000000    7.606246 ^ _668_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.606246   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _668_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.140100   17.609901   library recovery time
                                             17.609901   data required time
---------------------------------------------------------------------------------------------
                                             17.609901   data required time
                                             -7.606246   data arrival time
---------------------------------------------------------------------------------------------
                                             10.003655   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _669_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.386717    6.431904    3.606246    7.606246 ^ rst_n (in)
                                                         rst_n (net)
                      6.431904    0.000000    7.606246 ^ _669_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.606246   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _669_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.140100   17.609901   library recovery time
                                             17.609901   data required time
---------------------------------------------------------------------------------------------
                                             17.609901   data required time
                                             -7.606246   data arrival time
---------------------------------------------------------------------------------------------
                                             10.003655   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _670_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.386717    6.431904    3.606246    7.606246 ^ rst_n (in)
                                                         rst_n (net)
                      6.431904    0.000000    7.606246 ^ _670_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.606246   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _670_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.140100   17.609901   library recovery time
                                             17.609901   data required time
---------------------------------------------------------------------------------------------
                                             17.609901   data required time
                                             -7.606246   data arrival time
---------------------------------------------------------------------------------------------
                                             10.003655   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _671_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.386717    6.431904    3.606246    7.606246 ^ rst_n (in)
                                                         rst_n (net)
                      6.431904    0.000000    7.606246 ^ _671_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.606246   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _671_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.140100   17.609901   library recovery time
                                             17.609901   data required time
---------------------------------------------------------------------------------------------
                                             17.609901   data required time
                                             -7.606246   data arrival time
---------------------------------------------------------------------------------------------
                                             10.003655   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _672_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.386717    6.431904    3.606246    7.606246 ^ rst_n (in)
                                                         rst_n (net)
                      6.431904    0.000000    7.606246 ^ _672_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.606246   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _672_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.140100   17.609901   library recovery time
                                             17.609901   data required time
---------------------------------------------------------------------------------------------
                                             17.609901   data required time
                                             -7.606246   data arrival time
---------------------------------------------------------------------------------------------
                                             10.003655   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _673_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.386717    6.431904    3.606246    7.606246 ^ rst_n (in)
                                                         rst_n (net)
                      6.431904    0.000000    7.606246 ^ _673_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.606246   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _673_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.140100   17.609901   library recovery time
                                             17.609901   data required time
---------------------------------------------------------------------------------------------
                                             17.609901   data required time
                                             -7.606246   data arrival time
---------------------------------------------------------------------------------------------
                                             10.003655   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _674_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    64    0.386717    6.431904    3.606246    7.606246 ^ rst_n (in)
                                                         rst_n (net)
                      6.431904    0.000000    7.606246 ^ _674_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.606246   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _674_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -2.140100   17.609901   library recovery time
                                             17.609901   data required time
---------------------------------------------------------------------------------------------
                                             17.609901   data required time
                                             -7.606246   data arrival time
---------------------------------------------------------------------------------------------
                                             10.003655   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _659_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _431_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.875825    0.169108    4.289985 v _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _188_ (net)
                      0.875825    0.000000    4.289985 v _432_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003009    0.618503    0.355637    4.645621 ^ _432_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _056_ (net)
                      0.618503    0.000000    4.645621 ^ _659_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.645621   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _659_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.375999   19.374002   library setup time
                                             19.374002   data required time
---------------------------------------------------------------------------------------------
                                             19.374002   data required time
                                             -4.645621   data arrival time
---------------------------------------------------------------------------------------------
                                             14.728381   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _665_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017689    0.327018    0.246071    4.366948 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _150_ (net)
                      0.327018    0.000000    4.366948 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.230649    0.206188    4.573136 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.230649    0.000000    4.573136 ^ _665_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.573136   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _665_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313527   19.436474   library setup time
                                             19.436474   data required time
---------------------------------------------------------------------------------------------
                                             19.436474   data required time
                                             -4.573136   data arrival time
---------------------------------------------------------------------------------------------
                                             14.863338   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _666_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017689    0.327018    0.246071    4.366948 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _150_ (net)
                      0.327018    0.000000    4.366948 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.230649    0.206188    4.573136 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _005_ (net)
                      0.230649    0.000000    4.573136 ^ _666_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.573136   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _666_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313527   19.436474   library setup time
                                             19.436474   data required time
---------------------------------------------------------------------------------------------
                                             19.436474   data required time
                                             -4.573136   data arrival time
---------------------------------------------------------------------------------------------
                                             14.863338   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _667_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017689    0.327018    0.246071    4.366948 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _150_ (net)
                      0.327018    0.000000    4.366948 v _387_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.230649    0.206188    4.573136 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.230649    0.000000    4.573136 ^ _667_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.573136   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _667_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.313527   19.436474   library setup time
                                             19.436474   data required time
---------------------------------------------------------------------------------------------
                                             19.436474   data required time
                                             -4.573136   data arrival time
---------------------------------------------------------------------------------------------
                                             14.863338   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _663_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017689    0.327018    0.246071    4.366948 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _150_ (net)
                      0.327018    0.000000    4.366948 v _377_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.233641    0.200490    4.567438 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.233641    0.000000    4.567438 ^ _663_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.567438   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _663_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.314175   19.435825   library setup time
                                             19.435825   data required time
---------------------------------------------------------------------------------------------
                                             19.435825   data required time
                                             -4.567438   data arrival time
---------------------------------------------------------------------------------------------
                                             14.868388   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _664_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.012558    0.257642    0.120877    4.120877 ^ ena (in)
                                                         ena (net)
                      0.257642    0.000000    4.120877 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003009    0.172902    0.445055    4.565932 ^ _379_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.172902    0.000000    4.565932 ^ _664_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.565932   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _664_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.301021   19.448980   library setup time
                                             19.448980   data required time
---------------------------------------------------------------------------------------------
                                             19.448980   data required time
                                             -4.565932   data arrival time
---------------------------------------------------------------------------------------------
                                             14.883048   slack (MET)



