Timing Analyzer report for Timestamp
Sun Mar 31 10:11:19 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'TDC:sc0|FFD:sc4|Q'
 14. Slow 1200mV 85C Model Setup: 'Global_P:sc1|FFD:sc5|Q'
 15. Slow 1200mV 85C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'TDC:sc0|FFD:sc4|Q'
 17. Slow 1200mV 85C Model Hold: 'Global_P:sc1|FFD:sc5|Q'
 18. Slow 1200mV 85C Model Recovery: 'TDC:sc0|FFD:sc6|Q'
 19. Slow 1200mV 85C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 20. Slow 1200mV 85C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'
 21. Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 22. Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 23. Slow 1200mV 85C Model Recovery: 'Trigger'
 24. Slow 1200mV 85C Model Recovery: 'Hit'
 25. Slow 1200mV 85C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'Trigger'
 28. Slow 1200mV 85C Model Removal: 'Hit'
 29. Slow 1200mV 85C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 30. Slow 1200mV 85C Model Removal: 'Global_P:sc1|FFD:sc1|Q'
 31. Slow 1200mV 85C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 32. Slow 1200mV 85C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 33. Slow 1200mV 85C Model Removal: 'TDC:sc0|FFD:sc6|Q'
 34. Slow 1200mV 85C Model Metastability Summary
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'
 43. Slow 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'
 44. Slow 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'
 46. Slow 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'
 47. Slow 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'
 48. Slow 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 49. Slow 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'
 50. Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 51. Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 52. Slow 1200mV 0C Model Recovery: 'Trigger'
 53. Slow 1200mV 0C Model Recovery: 'Hit'
 54. Slow 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Removal: 'Trigger'
 57. Slow 1200mV 0C Model Removal: 'Hit'
 58. Slow 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 59. Slow 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'
 60. Slow 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 61. Slow 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 62. Slow 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'
 63. Slow 1200mV 0C Model Metastability Summary
 64. Fast 1200mV 0C Model Setup Summary
 65. Fast 1200mV 0C Model Hold Summary
 66. Fast 1200mV 0C Model Recovery Summary
 67. Fast 1200mV 0C Model Removal Summary
 68. Fast 1200mV 0C Model Minimum Pulse Width Summary
 69. Fast 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'
 71. Fast 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'
 72. Fast 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'
 73. Fast 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'
 75. Fast 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'
 76. Fast 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 77. Fast 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'
 78. Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 79. Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 80. Fast 1200mV 0C Model Recovery: 'Trigger'
 81. Fast 1200mV 0C Model Recovery: 'Hit'
 82. Fast 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Removal: 'Hit'
 85. Fast 1200mV 0C Model Removal: 'Trigger'
 86. Fast 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'
 87. Fast 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'
 88. Fast 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'
 89. Fast 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'
 90. Fast 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'
 91. Fast 1200mV 0C Model Metastability Summary
 92. Multicorner Timing Analysis Summary
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths Summary
105. Clock Status Summary
106. Unconstrained Input Ports
107. Unconstrained Output Ports
108. Unconstrained Input Ports
109. Unconstrained Output Ports
110. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Timestamp                                              ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+
; CLK0                                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { CLK0 }                                                ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] } ;
; Global_P:sc1|FFD:sc1|Q                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|FFD:sc1|Q }                              ;
; Global_P:sc1|FFD:sc5|Q                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|FFD:sc5|Q }                              ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q }           ;
; Hit                                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Hit }                                                 ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 2.500  ; 400.0 MHz  ; 0.000 ; 1.250  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; CLK0   ; sc2|sc0|altpll_component|auto_generated|pll1|inclk[0] ; { sc2|sc0|altpll_component|auto_generated|pll1|clk[0] } ;
; TDC:sc0|FFD:sc4|Q                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { TDC:sc0|FFD:sc4|Q }                                   ;
; TDC:sc0|FFD:sc6|Q                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { TDC:sc0|FFD:sc6|Q }                                   ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q }                ;
; Trigger                                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                       ; { Trigger }                                             ;
+-----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 111.33 MHz ; 111.33 MHz      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -18.034 ; -4451.080     ;
; TDC:sc0|FFD:sc4|Q                                   ; -12.268 ; -1072.627     ;
; Global_P:sc1|FFD:sc5|Q                              ; -12.119 ; -1023.563     ;
+-----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.143 ; 0.000         ;
; TDC:sc0|FFD:sc4|Q                                   ; 0.334 ; 0.000         ;
; Global_P:sc1|FFD:sc5|Q                              ; 1.530 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; TDC:sc0|FFD:sc6|Q                                   ; -4.195 ; -4.195        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -4.043 ; -4.043        ;
; Global_P:sc1|FFD:sc1|Q                              ; -3.870 ; -3.870        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -3.775 ; -3.775        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -2.648 ; -2.648        ;
; Trigger                                             ; -1.833 ; -1.833        ;
; Hit                                                 ; -1.725 ; -1.725        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -1.201 ; -8.407        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                       ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.484 ; 0.000         ;
; Trigger                                             ; 0.797 ; 0.000         ;
; Hit                                                 ; 1.221 ; 0.000         ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 1.798 ; 0.000         ;
; Global_P:sc1|FFD:sc1|Q                              ; 2.946 ; 0.000         ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 2.984 ; 0.000         ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 3.270 ; 0.000         ;
; TDC:sc0|FFD:sc6|Q                                   ; 3.415 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Hit                                                 ; -1.481 ; -2.766        ;
; Trigger                                             ; -1.481 ; -2.766        ;
; TDC:sc0|FFD:sc4|Q                                   ; -1.285 ; -172.190      ;
; Global_P:sc1|FFD:sc5|Q                              ; -1.285 ; -164.480      ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.285 ; -1.285        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.285 ; -1.285        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.285 ; -1.285        ;
; TDC:sc0|FFD:sc6|Q                                   ; -1.285 ; -1.285        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -1.285 ; -1.285        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -1.193 ; -1068.928     ;
; CLK0                                                ; 9.894  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                   ; To Node                                                                                                 ; Launch Clock      ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; -18.034 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.660     ; 16.852     ;
; -18.012 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.654     ; 16.836     ;
; -17.980 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.637     ; 16.821     ;
; -17.974 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.647     ; 16.805     ;
; -17.924 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.667     ; 16.735     ;
; -17.917 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.641     ; 16.754     ;
; -17.914 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.631     ; 16.761     ;
; -17.886 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a29~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.626     ; 16.738     ;
; -17.878 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.658     ; 16.698     ;
; -17.876 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.638     ; 16.716     ;
; -17.875 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.659     ; 16.694     ;
; -17.868 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.659     ; 16.687     ;
; -17.860 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.661     ; 16.677     ;
; -17.857 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.660     ; 16.675     ;
; -17.845 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.650     ; 16.673     ;
; -17.829 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.653     ; 16.654     ;
; -17.827 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.653     ; 16.652     ;
; -17.825 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.654     ; 16.649     ;
; -17.821 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.636     ; 16.663     ;
; -17.819 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.634     ; 16.663     ;
; -17.815 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.646     ; 16.647     ;
; -17.814 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.636     ; 16.656     ;
; -17.813 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a128~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.660     ; 16.631     ;
; -17.808 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.646     ; 16.640     ;
; -17.804 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.620     ; 16.662     ;
; -17.803 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.637     ; 16.644     ;
; -17.797 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.648     ; 16.627     ;
; -17.797 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.647     ; 16.628     ;
; -17.795 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.667     ; 16.606     ;
; -17.776 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.640     ; 16.614     ;
; -17.761 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a59~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.654     ; 16.585     ;
; -17.758 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.640     ; 16.596     ;
; -17.755 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.630     ; 16.603     ;
; -17.753 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.650     ; 16.581     ;
; -17.751 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.640     ; 16.589     ;
; -17.748 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.630     ; 16.596     ;
; -17.741 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.666     ; 16.553     ;
; -17.740 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.641     ; 16.577     ;
; -17.739 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.666     ; 16.551     ;
; -17.737 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.667     ; 16.548     ;
; -17.737 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.631     ; 16.584     ;
; -17.731 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a171~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.625     ; 16.584     ;
; -17.729 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a129~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.618     ; 16.589     ;
; -17.719 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.657     ; 16.540     ;
; -17.712 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.657     ; 16.533     ;
; -17.703 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a29~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.625     ; 16.556     ;
; -17.701 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.658     ; 16.521     ;
; -17.701 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.660     ; 16.519     ;
; -17.701 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a29~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.625     ; 16.554     ;
; -17.699 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a29~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.626     ; 16.551     ;
; -17.694 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.660     ; 16.512     ;
; -17.693 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.637     ; 16.534     ;
; -17.691 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.637     ; 16.532     ;
; -17.689 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.638     ; 16.529     ;
; -17.688 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.660     ; 16.506     ;
; -17.688 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.659     ; 16.507     ;
; -17.688 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.659     ; 16.507     ;
; -17.686 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.649     ; 16.515     ;
; -17.683 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.661     ; 16.500     ;
; -17.680 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a198~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.653     ; 16.505     ;
; -17.680 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.659     ; 16.499     ;
; -17.679 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.649     ; 16.508     ;
; -17.678 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.660     ; 16.496     ;
; -17.676 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a84~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.642     ; 16.512     ;
; -17.674 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.625     ; 16.527     ;
; -17.672 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a142~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.621     ; 16.529     ;
; -17.671 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.633     ; 16.516     ;
; -17.668 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.650     ; 16.496     ;
; -17.666 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a86~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.647     ; 16.497     ;
; -17.660 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.633     ; 16.505     ;
; -17.658 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a58~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.618     ; 16.518     ;
; -17.656 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.661     ; 16.473     ;
; -17.654 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a128~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.659     ; 16.473     ;
; -17.653 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.633     ; 16.498     ;
; -17.652 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.631     ; 16.499     ;
; -17.647 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a128~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.659     ; 16.466     ;
; -17.643 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.605     ; 16.516     ;
; -17.643 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.654     ; 16.467     ;
; -17.642 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.634     ; 16.486     ;
; -17.641 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.654     ; 16.465     ;
; -17.638 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.647     ; 16.469     ;
; -17.636 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a128~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.660     ; 16.454     ;
; -17.634 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.637     ; 16.475     ;
; -17.634 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.636     ; 16.476     ;
; -17.634 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.636     ; 16.476     ;
; -17.632 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.641     ; 16.469     ;
; -17.632 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.653     ; 16.457     ;
; -17.631 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.659     ; 16.450     ;
; -17.631 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.647     ; 16.462     ;
; -17.628 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.647     ; 16.459     ;
; -17.628 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.646     ; 16.460     ;
; -17.628 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.646     ; 16.460     ;
; -17.626 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.636     ; 16.468     ;
; -17.624 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a184~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.615     ; 16.487     ;
; -17.624 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.637     ; 16.465     ;
; -17.621 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.619     ; 16.480     ;
; -17.620 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.648     ; 16.450     ;
; -17.620 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.646     ; 16.452     ;
; -17.619 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.619     ; 16.478     ;
; -17.618 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.647     ; 16.449     ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                        ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -12.268 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.863     ;
; -12.136 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.731     ;
; -12.117 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.712     ;
; -12.004 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.599     ;
; -11.985 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.580     ;
; -11.939 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.529     ;
; -11.906 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.501     ;
; -11.903 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.497     ;
; -11.884 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.478     ;
; -11.882 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.472     ;
; -11.872 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.467     ;
; -11.853 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.448     ;
; -11.846 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.441     ;
; -11.846 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.436     ;
; -11.807 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.397     ;
; -11.799 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.394     ;
; -11.788 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.378     ;
; -11.783 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.377     ;
; -11.774 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.369     ;
; -11.771 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.365     ;
; -11.755 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.350     ;
; -11.752 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.346     ;
; -11.750 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.340     ;
; -11.739 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.178      ; 13.335     ;
; -11.721 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.316     ;
; -11.718 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.173      ; 13.309     ;
; -11.714 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.309     ;
; -11.714 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.304     ;
; -11.711 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.305     ;
; -11.677 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.271     ;
; -11.675 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.265     ;
; -11.667 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.262     ;
; -11.656 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.246     ;
; -11.651 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.245     ;
; -11.642 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.237     ;
; -11.639 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.233     ;
; -11.632 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.226     ;
; -11.626 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.221     ;
; -11.623 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.218     ;
; -11.620 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.214     ;
; -11.618 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.208     ;
; -11.608 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.203     ;
; -11.607 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.178      ; 13.203     ;
; -11.592 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.182     ;
; -11.588 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.178      ; 13.184     ;
; -11.586 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.173      ; 13.177     ;
; -11.582 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.177     ;
; -11.582 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.172     ;
; -11.579 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.173     ;
; -11.572 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.166     ;
; -11.567 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.173      ; 13.158     ;
; -11.559 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.154     ;
; -11.545 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.139     ;
; -11.543 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.133     ;
; -11.535 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.130     ;
; -11.533 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.123     ;
; -11.526 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.120     ;
; -11.524 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.114     ;
; -11.519 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.113     ;
; -11.510 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.105     ;
; -11.507 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.101     ;
; -11.500 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.094     ;
; -11.494 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.089     ;
; -11.491 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.086     ;
; -11.488 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.082     ;
; -11.486 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.076     ;
; -11.476 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.071     ;
; -11.475 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[115] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.178      ; 13.071     ;
; -11.475 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.070     ;
; -11.460 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.050     ;
; -11.456 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[116] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.178      ; 13.052     ;
; -11.454 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.173      ; 13.045     ;
; -11.450 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.045     ;
; -11.450 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.040     ;
; -11.447 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.041     ;
; -11.441 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 13.031     ;
; -11.440 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.034     ;
; -11.435 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.173      ; 13.026     ;
; -11.427 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 13.022     ;
; -11.413 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 13.007     ;
; -11.410 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.173      ; 13.001     ;
; -11.403 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 12.998     ;
; -11.401 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 12.991     ;
; -11.394 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 12.988     ;
; -11.392 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 12.982     ;
; -11.387 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 12.981     ;
; -11.382 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 12.972     ;
; -11.377 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.178      ; 12.973     ;
; -11.374 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 12.969     ;
; -11.368 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.176      ; 12.962     ;
; -11.362 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 12.957     ;
; -11.359 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 12.954     ;
; -11.355 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 12.950     ;
; -11.353 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.173      ; 12.944     ;
; -11.344 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 12.939     ;
; -11.343 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[113] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.178      ; 12.939     ;
; -11.343 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.177      ; 12.938     ;
; -11.342 ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.173      ; 12.933     ;
; -11.328 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.172      ; 12.918     ;
; -11.324 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[114] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.178      ; 12.920     ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -12.119 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.671     ;
; -11.987 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.539     ;
; -11.968 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.520     ;
; -11.966 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.513     ;
; -11.860 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.407     ;
; -11.855 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.407     ;
; -11.852 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.404     ;
; -11.836 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.388     ;
; -11.834 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.381     ;
; -11.819 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.366     ;
; -11.815 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.362     ;
; -11.809 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 13.360     ;
; -11.783 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 13.331     ;
; -11.779 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.331     ;
; -11.744 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.296     ;
; -11.728 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.275     ;
; -11.723 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.275     ;
; -11.720 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.272     ;
; -11.704 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.256     ;
; -11.702 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.249     ;
; -11.687 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.234     ;
; -11.683 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.230     ;
; -11.677 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 13.228     ;
; -11.658 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 13.209     ;
; -11.651 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 13.199     ;
; -11.647 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.199     ;
; -11.632 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 13.180     ;
; -11.612 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.164     ;
; -11.596 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.143     ;
; -11.593 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.145     ;
; -11.592 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 13.140     ;
; -11.590 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.135      ; 13.143     ;
; -11.588 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.140     ;
; -11.581 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.128     ;
; -11.575 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 13.126     ;
; -11.572 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.124     ;
; -11.570 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.117     ;
; -11.555 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.102     ;
; -11.553 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 13.101     ;
; -11.551 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.098     ;
; -11.546 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 13.097     ;
; -11.545 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 13.096     ;
; -11.526 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 13.077     ;
; -11.519 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 13.067     ;
; -11.515 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.067     ;
; -11.510 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 13.058     ;
; -11.505 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.052     ;
; -11.500 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 13.048     ;
; -11.480 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.032     ;
; -11.464 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 13.011     ;
; -11.461 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.013     ;
; -11.460 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 13.008     ;
; -11.459 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 13.010     ;
; -11.458 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.135      ; 13.011     ;
; -11.456 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.008     ;
; -11.456 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.008     ;
; -11.455 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 13.007     ;
; -11.449 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 12.996     ;
; -11.445 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 12.996     ;
; -11.443 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 12.994     ;
; -11.439 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.135      ; 12.992     ;
; -11.438 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 12.990     ;
; -11.437 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 12.985     ;
; -11.430 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 12.977     ;
; -11.424 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 12.975     ;
; -11.423 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 12.970     ;
; -11.421 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 12.969     ;
; -11.419 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 12.966     ;
; -11.414 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 12.965     ;
; -11.413 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 12.964     ;
; -11.402 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 12.950     ;
; -11.395 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 12.946     ;
; -11.394 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 12.945     ;
; -11.387 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 12.935     ;
; -11.383 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 12.935     ;
; -11.378 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 12.926     ;
; -11.373 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 12.920     ;
; -11.368 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 12.916     ;
; -11.354 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 12.901     ;
; -11.348 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 12.900     ;
; -11.341 ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 12.889     ;
; -11.331 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 12.879     ;
; -11.329 ; Shift_Left:sc4|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.127      ; 12.874     ;
; -11.329 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 12.881     ;
; -11.328 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 12.876     ;
; -11.327 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 12.878     ;
; -11.326 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[115] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.135      ; 12.879     ;
; -11.324 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 12.876     ;
; -11.323 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 12.875     ;
; -11.323 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.135      ; 12.876     ;
; -11.317 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 12.864     ;
; -11.313 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 12.864     ;
; -11.311 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.133      ; 12.862     ;
; -11.307 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[116] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.135      ; 12.860     ;
; -11.306 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 12.858     ;
; -11.306 ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.695      ; 12.419     ;
; -11.305 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 12.857     ;
; -11.305 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.130      ; 12.853     ;
; -11.301 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.134      ; 12.853     ;
; -11.298 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 1.129      ; 12.845     ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.143 ; Shift_Left:sc4|shift_reg[16]                        ; Shift_Left:sc4|shift_reg[17]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 0.842      ;
; 0.171 ; Shift_Left:sc3|shift_reg[124]                       ; Shift_Left:sc3|shift_reg[125]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 0.870      ;
; 0.374 ; fsm_wr:sc7|Q2p_reg[3]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.033      ;
; 0.376 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]                                                      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.153      ; 4.047      ;
; 0.378 ; fsm_wr:sc7|Q1p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.037      ;
; 0.382 ; fsm_wr:sc7|Q1p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.041      ;
; 0.384 ; Shift_Left:sc3|shift_reg[38]                        ; Shift_Left:sc3|shift_reg[39]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 1.085      ;
; 0.394 ; fsm_wr:sc7|Q1p_reg[8]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.049      ;
; 0.395 ; fsm_wr:sc7|Q1p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.054      ;
; 0.395 ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[0]                                                                              ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.776      ; 1.207      ;
; 0.396 ; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|AFFD:sc5|qp[0]                                                                                   ; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 3.095      ; 3.759      ;
; 0.398 ; fsm_wr:sc7|Q2p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.057      ;
; 0.401 ; fsm_wr:sc7|qp[2]                                    ; fsm_wr:sc7|qp[2]                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; uart:sc6|tx_state                                   ; uart:sc6|tx_state                                                                                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; uart:sc6|tx_busy                                    ; uart:sc6|tx_busy                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; fsm_wr:sc7|Q1p_reg[11]                              ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.064      ;
; 0.409 ; fsm_wr:sc7|Q1p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.068      ;
; 0.410 ; fsm_wr:sc7|Q1p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.069      ;
; 0.410 ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[1]                                                                              ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.776      ; 1.222      ;
; 0.411 ; Shift_Left:sc3|shift_reg[12]                        ; Shift_Left:sc3|shift_reg[13]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 1.113      ;
; 0.416 ; Shift_Left:sc4|shift_reg[12]                        ; Shift_Left:sc4|shift_reg[13]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 1.118      ;
; 0.416 ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[0]                                                                                         ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.210      ; 4.144      ;
; 0.418 ; Shift_Left:sc4|shift_reg[124]                       ; Shift_Left:sc4|shift_reg[125]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 1.119      ;
; 0.420 ; Shift_Left:sc3|shift_reg[22]                        ; Shift_Left:sc3|shift_reg[23]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 1.122      ;
; 0.422 ; fsm_wr:sc7|Q2p_reg[5]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.081      ;
; 0.424 ; fsm_wr:sc7|Q2p_reg[10]                              ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a187~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.083      ;
; 0.427 ; fsm_wr:sc7|Q1p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a61~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.069      ;
; 0.429 ; fsm_wr:sc7|Q1p_reg[12]                              ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.087      ;
; 0.429 ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.432 ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q                                                                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; Shift_Left:sc4|shift_reg[79]                        ; Shift_Left:sc4|shift_reg[80]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.718      ;
; 0.433 ; Shift_Left:sc4|shift_reg[77]                        ; Shift_Left:sc4|shift_reg[78]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.718      ;
; 0.433 ; Shift_Left:sc4|shift_reg[70]                        ; Shift_Left:sc4|shift_reg[71]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.718      ;
; 0.433 ; Shift_Left:sc3|shift_reg[60]                        ; Shift_Left:sc3|shift_reg[61]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.717      ;
; 0.433 ; Shift_Left:sc4|shift_reg[17]                        ; Shift_Left:sc4|shift_reg[18]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.718      ;
; 0.434 ; Shift_Left:sc3|shift_reg[40]                        ; Shift_Left:sc3|shift_reg[41]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.718      ;
; 0.434 ; Shift_Left:sc4|shift_reg[21]                        ; Shift_Left:sc4|shift_reg[22]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.719      ;
; 0.435 ; Shift_Left:sc4|shift_reg[22]                        ; Shift_Left:sc4|shift_reg[23]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.720      ;
; 0.435 ; Shift_Left:sc4|shift_reg[20]                        ; Shift_Left:sc4|shift_reg[21]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.720      ;
; 0.436 ; Shift_Left:sc3|shift_reg[59]                        ; Shift_Left:sc3|shift_reg[60]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.720      ;
; 0.437 ; fsm_wr:sc7|Q1p_reg[8]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.095      ;
; 0.443 ; fsm_wr:sc7|Q1p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a145~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.082      ;
; 0.444 ; fsm_wr:sc7|Q1p_reg[3]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a131~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.078      ;
; 0.445 ; fsm_wr:sc7|Q1p_reg[3]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a61~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.087      ;
; 0.446 ; fsm_wr:sc7|Q1p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a215~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.117      ;
; 0.446 ; fsm_wr:sc7|Q1p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a215~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.117      ;
; 0.448 ; fsm_wr:sc7|Q1p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a47~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.116      ;
; 0.449 ; Shift_Left:sc4|shift_reg[88]                        ; Shift_Left:sc4|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.716      ;
; 0.449 ; Shift_Left:sc3|shift_reg[52]                        ; Shift_Left:sc3|shift_reg[53]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; Shift_Left:sc4|shift_reg[100]                       ; Shift_Left:sc4|shift_reg[101]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc4|shift_reg[83]                        ; Shift_Left:sc4|shift_reg[84]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc3|shift_reg[67]                        ; Shift_Left:sc3|shift_reg[68]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc4|shift_reg[63]                        ; Shift_Left:sc4|shift_reg[64]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc3|shift_reg[50]                        ; Shift_Left:sc3|shift_reg[51]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc4|shift_reg[33]                        ; Shift_Left:sc4|shift_reg[34]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; Shift_Left:sc3|shift_reg[4]                         ; Shift_Left:sc3|shift_reg[5]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[123]                       ; Shift_Left:sc4|shift_reg[124]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[118]                       ; Shift_Left:sc3|shift_reg[119]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[118]                       ; Shift_Left:sc4|shift_reg[119]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[117]                       ; Shift_Left:sc3|shift_reg[118]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[116]                       ; Shift_Left:sc4|shift_reg[117]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc4|shift_reg[113]                       ; Shift_Left:sc4|shift_reg[114]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Shift_Left:sc3|shift_reg[113]                       ; Shift_Left:sc3|shift_reg[114]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[95]                        ; Shift_Left:sc4|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[94]                        ; Shift_Left:sc3|shift_reg[95]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[94]                        ; Shift_Left:sc4|shift_reg[95]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[93]                        ; Shift_Left:sc4|shift_reg[94]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[88]                        ; Shift_Left:sc3|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[85]                        ; Shift_Left:sc4|shift_reg[86]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[84]                        ; Shift_Left:sc3|shift_reg[85]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[82]                        ; Shift_Left:sc3|shift_reg[83]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[78]                        ; Shift_Left:sc3|shift_reg[79]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[76]                        ; Shift_Left:sc3|shift_reg[77]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[73]                        ; Shift_Left:sc3|shift_reg[74]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[64]                        ; Shift_Left:sc4|shift_reg[65]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[61]                        ; Shift_Left:sc4|shift_reg[62]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[56]                        ; Shift_Left:sc3|shift_reg[57]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[56]                        ; Shift_Left:sc4|shift_reg[57]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[49]                        ; Shift_Left:sc3|shift_reg[50]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[47]                        ; Shift_Left:sc3|shift_reg[48]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[45]                        ; Shift_Left:sc3|shift_reg[46]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc4|shift_reg[39]                        ; Shift_Left:sc4|shift_reg[40]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[17]                        ; Shift_Left:sc3|shift_reg[18]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; Shift_Left:sc3|shift_reg[1]                         ; Shift_Left:sc3|shift_reg[2]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; Shift_Left:sc3|shift_reg[123]                       ; Shift_Left:sc3|shift_reg[124]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[121]                       ; Shift_Left:sc3|shift_reg[122]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[120]                       ; Shift_Left:sc4|shift_reg[121]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[111]                       ; Shift_Left:sc3|shift_reg[112]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc4|shift_reg[108]                       ; Shift_Left:sc4|shift_reg[109]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[107]                       ; Shift_Left:sc4|shift_reg[108]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc4|shift_reg[106]                       ; Shift_Left:sc4|shift_reg[107]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[105]                       ; Shift_Left:sc3|shift_reg[106]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc4|shift_reg[105]                       ; Shift_Left:sc4|shift_reg[106]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Shift_Left:sc3|shift_reg[101]                       ; Shift_Left:sc3|shift_reg[102]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; fsm_wr:sc7|Q1p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a117~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.080      ;
; 0.452 ; Shift_Left:sc3|shift_reg[95]                        ; Shift_Left:sc3|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc3|shift_reg[71]                        ; Shift_Left:sc3|shift_reg[72]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc3|shift_reg[48]                        ; Shift_Left:sc3|shift_reg[49]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc3|shift_reg[37]                        ; Shift_Left:sc3|shift_reg[38]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; Shift_Left:sc3|shift_reg[0]                         ; Shift_Left:sc3|shift_reg[1]                                                                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                             ;
+-------+------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                     ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 0.334 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.954      ; 2.554      ;
; 0.399 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.954      ; 2.619      ;
; 0.460 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.954      ; 2.680      ;
; 0.525 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.954      ; 2.745      ;
; 0.586 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.954      ; 2.806      ;
; 0.651 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.954      ; 2.871      ;
; 0.656 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 2.878      ;
; 0.710 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 2.932      ;
; 0.782 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.004      ;
; 0.822 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.954      ; 3.042      ;
; 0.836 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.058      ;
; 0.858 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.540      ; 2.664      ;
; 0.908 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.130      ;
; 0.910 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.953      ; 3.129      ;
; 0.919 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.953      ; 3.138      ;
; 0.948 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.954      ; 3.168      ;
; 0.962 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.184      ;
; 0.984 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.540      ; 2.790      ;
; 1.034 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.256      ;
; 1.074 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.954      ; 3.294      ;
; 1.088 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.310      ;
; 1.110 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.540      ; 2.916      ;
; 1.153 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.375      ;
; 1.160 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.382      ;
; 1.198 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.420      ;
; 1.214 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.436      ;
; 1.279 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.501      ;
; 1.286 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.508      ;
; 1.303 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.540      ; 3.109      ;
; 1.324 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.546      ;
; 1.340 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.562      ;
; 1.357 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.953      ; 3.576      ;
; 1.405 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.627      ;
; 1.409 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.715      ; 5.320      ;
; 1.412 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.634      ;
; 1.414 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.715      ; 5.325      ;
; 1.429 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.540      ; 3.235      ;
; 1.449 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.953      ; 3.668      ;
; 1.450 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.672      ;
; 1.466 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.688      ;
; 1.490 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.953      ; 3.709      ;
; 1.531 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.753      ;
; 1.535 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.715      ; 5.446      ;
; 1.540 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.715      ; 5.451      ;
; 1.555 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.540      ; 3.361      ;
; 1.576 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.798      ;
; 1.582 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.953      ; 3.801      ;
; 1.612 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.542      ; 3.420      ;
; 1.653 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.539      ; 3.458      ;
; 1.657 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.879      ;
; 1.661 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.715      ; 5.572      ;
; 1.663 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.957      ; 3.886      ;
; 1.666 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.715      ; 5.577      ;
; 1.679 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.542      ; 3.487      ;
; 1.698 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.953      ; 3.917      ;
; 1.702 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 3.924      ;
; 1.717 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.957      ; 3.940      ;
; 1.721 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.539      ; 3.526      ;
; 1.738 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.542      ; 3.546      ;
; 1.783 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 4.005      ;
; 1.787 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.715      ; 5.698      ;
; 1.789 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.957      ; 4.012      ;
; 1.792 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.715      ; 5.703      ;
; 1.805 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.542      ; 3.613      ;
; 1.823 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.953      ; 4.042      ;
; 1.828 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 4.050      ;
; 1.843 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.957      ; 4.066      ;
; 1.854 ; Shift_Left:sc3|shift_reg[22]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.960      ; 4.080      ;
; 1.854 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.953      ; 4.073      ;
; 1.864 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.542      ; 3.672      ;
; 1.903 ; Shift_Left:sc4|shift_reg[9]        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.958      ; 4.127      ;
; 1.909 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 4.131      ;
; 1.913 ; Shift_Left:sc3|shift_reg[22]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 4.135      ;
; 1.915 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.957      ; 4.138      ;
; 1.931 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.542      ; 3.739      ;
; 1.946 ; Shift_Left:sc4|shift_reg[5]        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 4.168      ;
; 1.946 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.953      ; 4.165      ;
; 1.953 ; Shift_Left:sc3|shift_reg[15]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.958      ; 4.177      ;
; 1.954 ; Shift_Left:sc4|shift_reg[26]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 4.176      ;
; 1.957 ; Shift_Left:sc4|shift_reg[42]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.967      ; 4.190      ;
; 1.963 ; Shift_Left:sc4|shift_reg[29]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.954      ; 4.183      ;
; 1.969 ; Shift_Left:sc3|shift_reg[34]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.957      ; 4.192      ;
; 1.971 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.539      ; 3.776      ;
; 1.975 ; Shift_Left:sc4|shift_reg[45]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.959      ; 4.200      ;
; 1.980 ; Shift_Left:sc3|shift_reg[22]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.960      ; 4.206      ;
; 1.990 ; Shift_Left:sc3|shift_reg[45]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.967      ; 4.223      ;
; 1.990 ; Shift_Left:sc4|shift_reg[24]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.542      ; 3.798      ;
; 1.991 ; Shift_Left:sc3|shift_reg[7]        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.959      ; 4.216      ;
; 1.992 ; Shift_Left:sc3|shift_reg[27]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.954      ; 4.212      ;
; 1.993 ; Shift_Left:sc4|shift_reg[3]        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 4.215      ;
; 1.993 ; Shift_Left:sc3|shift_reg[25]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.954      ; 4.213      ;
; 2.005 ; Shift_Left:sc3|shift_reg[48]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.967      ; 4.238      ;
; 2.008 ; Shift_Left:sc3|shift_reg[16]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.958      ; 4.232      ;
; 2.010 ; Shift_Left:sc4|shift_reg[0]        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 4.232      ;
; 2.012 ; Shift_Left:sc3|shift_reg[44]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.967      ; 4.245      ;
; 2.017 ; Shift_Left:sc4|shift_reg[11]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.958      ; 4.241      ;
; 2.028 ; Shift_Left:sc3|shift_reg[3]        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.959      ; 4.253      ;
; 2.034 ; Shift_Left:sc3|shift_reg[18]       ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[18] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.958      ; 4.258      ;
; 2.035 ; Shift_Left:sc4|shift_reg[7]        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.956      ; 4.257      ;
; 2.039 ; Shift_Left:sc4|shift_reg[2]        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.959      ; 4.264      ;
+-------+------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+-------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 1.530 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.511      ; 6.469      ;
; 1.535 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.511      ; 6.474      ;
; 1.656 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.511      ; 6.595      ;
; 1.661 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.511      ; 6.600      ;
; 1.782 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.511      ; 6.721      ;
; 1.787 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.511      ; 6.726      ;
; 1.806 ; Shift_Left:sc4|shift_reg[36]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.911      ; 3.983      ;
; 1.881 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.055      ;
; 1.908 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.511      ; 6.847      ;
; 1.913 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.511      ; 6.852      ;
; 1.933 ; Shift_Left:sc3|shift_reg[26]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.911      ; 4.110      ;
; 1.935 ; Shift_Left:sc3|shift_reg[3]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.913      ; 4.114      ;
; 1.940 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.114      ;
; 1.960 ; Shift_Left:sc3|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.138      ;
; 1.961 ; Shift_Left:sc3|shift_reg[15]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.139      ;
; 1.961 ; Shift_Left:sc4|shift_reg[28]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.135      ;
; 1.965 ; Shift_Left:sc3|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.143      ;
; 1.965 ; Shift_Left:sc4|shift_reg[4]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.913      ; 4.144      ;
; 1.965 ; Shift_Left:sc4|shift_reg[2]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.913      ; 4.144      ;
; 1.969 ; Shift_Left:sc4|shift_reg[5]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.910      ; 4.145      ;
; 1.974 ; Shift_Left:sc3|shift_reg[122] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.942      ; 4.182      ;
; 1.975 ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.153      ;
; 1.981 ; Shift_Left:sc4|shift_reg[45]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.913      ; 4.160      ;
; 1.982 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.156      ;
; 1.985 ; Shift_Left:sc3|shift_reg[6]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.913      ; 4.164      ;
; 1.985 ; Shift_Left:sc4|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.909      ; 4.160      ;
; 1.986 ; Shift_Left:sc3|shift_reg[14]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.164      ;
; 1.986 ; Shift_Left:sc4|shift_reg[11]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.164      ;
; 1.988 ; Shift_Left:sc4|shift_reg[0]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.910      ; 4.164      ;
; 1.990 ; Shift_Left:sc4|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.909      ; 4.165      ;
; 1.998 ; Shift_Left:sc3|shift_reg[12]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.176      ;
; 2.002 ; Shift_Left:sc4|shift_reg[40]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.913      ; 4.181      ;
; 2.002 ; Shift_Left:sc4|shift_reg[8]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.909      ; 4.177      ;
; 2.007 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.181      ;
; 2.008 ; Shift_Left:sc3|shift_reg[4]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.913      ; 4.187      ;
; 2.009 ; Shift_Left:sc3|shift_reg[67]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[67]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.919      ; 4.194      ;
; 2.009 ; Shift_Left:sc4|shift_reg[28]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.183      ;
; 2.012 ; Shift_Left:sc3|shift_reg[16]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[16]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.190      ;
; 2.012 ; Shift_Left:sc4|shift_reg[9]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.190      ;
; 2.013 ; Shift_Left:sc3|shift_reg[121] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.942      ; 4.221      ;
; 2.014 ; Shift_Left:sc3|shift_reg[7]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.913      ; 4.193      ;
; 2.017 ; Shift_Left:sc3|shift_reg[2]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.913      ; 4.196      ;
; 2.028 ; Shift_Left:sc4|shift_reg[46]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.921      ; 4.215      ;
; 2.030 ; Shift_Left:sc3|shift_reg[25]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.204      ;
; 2.031 ; Shift_Left:sc4|shift_reg[42]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.921      ; 4.218      ;
; 2.032 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.513      ; 6.973      ;
; 2.033 ; Shift_Left:sc3|shift_reg[20]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.211      ;
; 2.037 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.513      ; 6.978      ;
; 2.042 ; Shift_Left:sc3|shift_reg[0]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.913      ; 4.221      ;
; 2.044 ; Shift_Left:sc3|shift_reg[55]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.921      ; 4.231      ;
; 2.046 ; Shift_Left:sc4|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.909      ; 4.221      ;
; 2.047 ; Shift_Left:sc4|shift_reg[44]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.913      ; 4.226      ;
; 2.047 ; Shift_Left:sc3|shift_reg[9]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.909      ; 4.222      ;
; 2.054 ; Shift_Left:sc4|shift_reg[12]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.232      ;
; 2.056 ; Shift_Left:sc3|shift_reg[18]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.234      ;
; 2.057 ; Shift_Left:sc4|shift_reg[34]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.911      ; 4.234      ;
; 2.062 ; Shift_Left:sc4|shift_reg[34]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.911      ; 4.239      ;
; 2.064 ; Shift_Left:sc3|shift_reg[5]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.913      ; 4.243      ;
; 2.064 ; Shift_Left:sc3|shift_reg[46]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.921      ; 4.251      ;
; 2.065 ; Shift_Left:sc4|shift_reg[38]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.911      ; 4.242      ;
; 2.066 ; Shift_Left:sc3|shift_reg[47]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.921      ; 4.253      ;
; 2.066 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.240      ;
; 2.066 ; Shift_Left:sc4|shift_reg[3]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.910      ; 4.242      ;
; 2.068 ; Shift_Left:sc4|shift_reg[6]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.910      ; 4.244      ;
; 2.069 ; Shift_Left:sc4|shift_reg[57]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.920      ; 4.255      ;
; 2.070 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.911      ; 4.247      ;
; 2.070 ; Shift_Left:sc4|shift_reg[30]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.244      ;
; 2.078 ; Shift_Left:sc4|shift_reg[72]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[72]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.931      ; 4.275      ;
; 2.086 ; Shift_Left:sc3|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.264      ;
; 2.087 ; Shift_Left:sc4|shift_reg[28]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.261      ;
; 2.091 ; Shift_Left:sc3|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.269      ;
; 2.097 ; Shift_Left:sc4|shift_reg[113] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[113] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.946      ; 4.309      ;
; 2.100 ; Shift_Left:sc3|shift_reg[114] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[114] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.944      ; 4.310      ;
; 2.106 ; Shift_Left:sc3|shift_reg[38]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.911      ; 4.283      ;
; 2.108 ; Shift_Left:sc3|shift_reg[42]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.919      ; 4.293      ;
; 2.109 ; Shift_Left:sc3|shift_reg[52]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[52]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.921      ; 4.296      ;
; 2.111 ; Shift_Left:sc4|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.909      ; 4.286      ;
; 2.116 ; Shift_Left:sc3|shift_reg[45]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.921      ; 4.303      ;
; 2.116 ; Shift_Left:sc4|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.909      ; 4.291      ;
; 2.119 ; Shift_Left:sc3|shift_reg[1]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.913      ; 4.298      ;
; 2.120 ; Shift_Left:sc4|shift_reg[36]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.911      ; 4.297      ;
; 2.122 ; Shift_Left:sc4|shift_reg[26]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.296      ;
; 2.126 ; Shift_Left:sc4|shift_reg[96]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[96]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.921      ; 4.313      ;
; 2.127 ; Shift_Left:sc4|shift_reg[49]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.921      ; 4.314      ;
; 2.127 ; Shift_Left:sc3|shift_reg[34]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.301      ;
; 2.133 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[39]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.307      ;
; 2.133 ; Shift_Left:sc3|shift_reg[44]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.921      ; 4.320      ;
; 2.135 ; Shift_Left:sc4|shift_reg[28]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.309      ;
; 2.138 ; Shift_Left:sc4|shift_reg[120] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.944      ; 4.348      ;
; 2.139 ; Shift_Left:sc4|shift_reg[117] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.946      ; 4.351      ;
; 2.141 ; Shift_Left:sc3|shift_reg[11]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.319      ;
; 2.149 ; Shift_Left:sc4|shift_reg[69]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[69]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.920      ; 4.335      ;
; 2.150 ; Shift_Left:sc3|shift_reg[27]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.324      ;
; 2.154 ; Shift_Left:sc4|shift_reg[1]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.910      ; 4.330      ;
; 2.156 ; Shift_Left:sc4|shift_reg[86]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[86]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.925      ; 4.347      ;
; 2.158 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.513      ; 7.099      ;
; 2.159 ; Shift_Left:sc3|shift_reg[34]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.908      ; 4.333      ;
; 2.162 ; Shift_Left:sc4|shift_reg[81]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[81]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.925      ; 4.353      ;
; 2.162 ; Shift_Left:sc3|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.912      ; 4.340      ;
; 2.163 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]  ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.513      ; 7.104      ;
+-------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                     ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -4.195 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.253     ; 2.110      ;
; -4.059 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.253     ; 1.974      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                    ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.043 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.285     ; 1.926      ;
; -3.889 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.285     ; 1.772      ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                               ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -3.870 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.838     ; 2.200      ;
; -3.604 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.838     ; 1.934      ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                              ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.775 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -2.066     ; 1.877      ;
; -3.610 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -2.066     ; 1.712      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                              ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.648 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.776     ; 2.040      ;
; -2.501 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.776     ; 1.893      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Trigger'                                                                                                                                  ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.833 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.488      ; 2.479      ;
; -1.570 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.488      ; 2.216      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Hit'                                                                                                                            ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.725 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.500        ; 3.645      ; 6.090      ;
; -1.539 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.500        ; 3.645      ; 5.914      ;
; -1.038 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 1.000        ; 3.645      ; 5.903      ;
; -0.911 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 1.000        ; 1.234      ; 3.143      ;
; -0.804 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 1.000        ; 3.645      ; 5.679      ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.201 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.554      ; 4.435      ;
; -1.201 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.554      ; 4.435      ;
; -1.201 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.554      ; 4.435      ;
; -1.201 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.554      ; 4.435      ;
; -1.201 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.554      ; 4.435      ;
; -1.201 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.554      ; 4.435      ;
; -1.201 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.554      ; 4.435      ;
; -1.095 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.554      ; 4.329      ;
; -1.095 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.554      ; 4.329      ;
; -1.095 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.554      ; 4.329      ;
; -1.095 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.554      ; 4.329      ;
; -1.095 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.554      ; 4.329      ;
; -1.095 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.554      ; 4.329      ;
; -1.095 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.554      ; 4.329      ;
; 0.208  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 2.200      ;
; 0.208  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 2.200      ;
; 0.474  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 1.934      ;
; 0.474  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 1.934      ;
; 0.482  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 1.926      ;
; 0.482  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 1.926      ;
; 0.636  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 1.772      ;
; 0.636  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.080     ; 1.772      ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.484 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.153      ; 4.155      ;
; 0.484 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.153      ; 4.155      ;
; 0.484 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.153      ; 4.155      ;
; 0.484 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.153      ; 4.155      ;
; 0.484 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.153      ; 4.155      ;
; 0.484 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.153      ; 4.155      ;
; 0.484 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.153      ; 4.155      ;
; 1.375 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.641      ;
; 1.375 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.641      ;
; 1.477 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.743      ;
; 1.477 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.743      ;
; 1.516 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.780      ;
; 1.516 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.780      ;
; 1.736 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.000      ;
; 1.736 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 2.000      ;
; 5.587 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.153      ; 4.258      ;
; 5.587 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.153      ; 4.258      ;
; 5.587 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.153      ; 4.258      ;
; 5.587 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.153      ; 4.258      ;
; 5.587 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.153      ; 4.258      ;
; 5.587 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.153      ; 4.258      ;
; 5.587 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 3.153      ; 4.258      ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Trigger'                                                                                                                                  ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.797 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 1.225      ; 2.048      ;
; 1.020 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 1.225      ; 2.271      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Hit'                                                                                                                            ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 1.221 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.000        ; 3.792      ; 5.451      ;
; 1.283 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 0.000        ; 1.497      ; 2.986      ;
; 1.428 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.000        ; 3.792      ; 5.668      ;
; 1.948 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; -0.500       ; 3.792      ; 5.678      ;
; 2.105 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; -0.500       ; 3.792      ; 5.845      ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                              ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.798 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.065     ; 1.739      ;
; 1.931 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.065     ; 1.872      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                               ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 2.946 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.172     ; 1.780      ;
; 3.166 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.172     ; 2.000      ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                              ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.984 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.409     ; 1.581      ;
; 3.100 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.409     ; 1.697      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                    ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.270 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.635     ; 1.641      ;
; 3.372 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.635     ; 1.743      ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                     ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 3.415 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.603     ; 1.818      ;
; 3.535 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.603     ; 1.938      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.453 ns




+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 121.29 MHz ; 121.29 MHz      ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+-----------------------------------------------------+---------+---------------+
; Clock                                               ; Slack   ; End Point TNS ;
+-----------------------------------------------------+---------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -16.448 ; -3911.623     ;
; TDC:sc0|FFD:sc4|Q                                   ; -10.857 ; -954.594      ;
; Global_P:sc1|FFD:sc5|Q                              ; -10.727 ; -911.562      ;
+-----------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.133 ; 0.000         ;
; TDC:sc0|FFD:sc4|Q                                   ; 0.394 ; 0.000         ;
; Global_P:sc1|FFD:sc5|Q                              ; 1.512 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; TDC:sc0|FFD:sc6|Q                                   ; -3.794 ; -3.794        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -3.667 ; -3.667        ;
; Global_P:sc1|FFD:sc1|Q                              ; -3.475 ; -3.475        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -3.410 ; -3.410        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -2.351 ; -2.351        ;
; Trigger                                             ; -1.535 ; -1.535        ;
; Hit                                                 ; -1.349 ; -1.349        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.957 ; -6.699        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.390 ; 0.000         ;
; Trigger                                             ; 0.645 ; 0.000         ;
; Hit                                                 ; 1.064 ; 0.000         ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 1.626 ; 0.000         ;
; Global_P:sc1|FFD:sc1|Q                              ; 2.692 ; 0.000         ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 2.741 ; 0.000         ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 3.013 ; 0.000         ;
; TDC:sc0|FFD:sc6|Q                                   ; 3.132 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Hit                                                 ; -1.481 ; -2.766        ;
; Trigger                                             ; -1.481 ; -2.766        ;
; TDC:sc0|FFD:sc4|Q                                   ; -1.285 ; -172.190      ;
; Global_P:sc1|FFD:sc5|Q                              ; -1.285 ; -164.480      ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.285 ; -1.285        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.285 ; -1.285        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.285 ; -1.285        ;
; TDC:sc0|FFD:sc6|Q                                   ; -1.285 ; -1.285        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -1.285 ; -1.285        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -1.149 ; -1029.504     ;
; CLK0                                                ; 9.890  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                   ; To Node                                                                                                 ; Launch Clock      ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; -16.448 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.441     ; 15.477     ;
; -16.388 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.448     ; 15.410     ;
; -16.376 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.426     ; 15.420     ;
; -16.372 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.456     ; 15.386     ;
; -16.369 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.434     ; 15.405     ;
; -16.323 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.425     ; 15.368     ;
; -16.316 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.419     ; 15.367     ;
; -16.301 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a29~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.413     ; 15.358     ;
; -16.280 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.428     ; 15.322     ;
; -16.274 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.445     ; 15.299     ;
; -16.267 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.441     ; 15.296     ;
; -16.258 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.406     ; 15.322     ;
; -16.237 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.440     ; 15.267     ;
; -16.236 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.440     ; 15.266     ;
; -16.224 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.448     ; 15.246     ;
; -16.218 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.456     ; 15.232     ;
; -16.215 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.439     ; 15.246     ;
; -16.207 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.448     ; 15.229     ;
; -16.195 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.426     ; 15.239     ;
; -16.194 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.422     ; 15.242     ;
; -16.191 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.456     ; 15.205     ;
; -16.189 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.429     ; 15.230     ;
; -16.188 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.434     ; 15.224     ;
; -16.184 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a59~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.441     ; 15.213     ;
; -16.182 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a128~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.448     ; 15.204     ;
; -16.178 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.436     ; 15.212     ;
; -16.177 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.447     ; 15.200     ;
; -16.176 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.447     ; 15.199     ;
; -16.170 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.439     ; 15.201     ;
; -16.165 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.425     ; 15.210     ;
; -16.164 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.425     ; 15.209     ;
; -16.161 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.455     ; 15.176     ;
; -16.160 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.455     ; 15.175     ;
; -16.158 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.433     ; 15.195     ;
; -16.157 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.433     ; 15.194     ;
; -16.154 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a171~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.413     ; 15.211     ;
; -16.149 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a129~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.404     ; 15.215     ;
; -16.142 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.425     ; 15.187     ;
; -16.135 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.419     ; 15.186     ;
; -16.120 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a29~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.413     ; 15.177     ;
; -16.112 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.424     ; 15.158     ;
; -16.111 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.424     ; 15.157     ;
; -16.105 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.418     ; 15.157     ;
; -16.104 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.418     ; 15.156     ;
; -16.099 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.428     ; 15.141     ;
; -16.096 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.441     ; 15.125     ;
; -16.093 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.445     ; 15.118     ;
; -16.090 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a29~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.412     ; 15.148     ;
; -16.089 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a29~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.412     ; 15.147     ;
; -16.080 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.420     ; 15.130     ;
; -16.079 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a198~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.440     ; 15.109     ;
; -16.077 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.406     ; 15.141     ;
; -16.076 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a84~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.430     ; 15.116     ;
; -16.076 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.441     ; 15.105     ;
; -16.071 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a142~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.409     ; 15.132     ;
; -16.069 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.427     ; 15.112     ;
; -16.068 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.427     ; 15.111     ;
; -16.063 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.444     ; 15.089     ;
; -16.062 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.441     ; 15.091     ;
; -16.062 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.444     ; 15.088     ;
; -16.060 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a86~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.433     ; 15.097     ;
; -16.059 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a211~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.403     ; 15.126     ;
; -16.058 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.412     ; 15.116     ;
; -16.058 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a101~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.431     ; 15.097     ;
; -16.054 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.440     ; 15.084     ;
; -16.053 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a113~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.416     ; 15.107     ;
; -16.051 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a58~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.405     ; 15.116     ;
; -16.050 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.417     ; 15.103     ;
; -16.050 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a169~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.429     ; 15.091     ;
; -16.047 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.405     ; 15.112     ;
; -16.046 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a183~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.410     ; 15.106     ;
; -16.046 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a141~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.405     ; 15.111     ;
; -16.043 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.448     ; 15.065     ;
; -16.037 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.456     ; 15.051     ;
; -16.036 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.448     ; 15.058     ;
; -16.034 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.439     ; 15.065     ;
; -16.030 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a99~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.440     ; 15.060     ;
; -16.029 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a212~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.392     ; 15.107     ;
; -16.029 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.441     ; 15.058     ;
; -16.028 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a43~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.431     ; 15.067     ;
; -16.028 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.440     ; 15.058     ;
; -16.028 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.440     ; 15.058     ;
; -16.024 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.426     ; 15.068     ;
; -16.020 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a184~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.402     ; 15.088     ;
; -16.020 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.456     ; 15.034     ;
; -16.018 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a30~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.393     ; 15.095     ;
; -16.017 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.434     ; 15.053     ;
; -16.016 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.448     ; 15.038     ;
; -16.015 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a60~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.462     ; 15.023     ;
; -16.013 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.447     ; 15.036     ;
; -16.013 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.422     ; 15.061     ;
; -16.012 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a31~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.425     ; 15.057     ;
; -16.012 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a170~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.399     ; 15.083     ;
; -16.012 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.447     ; 15.035     ;
; -16.008 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a100~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.396     ; 15.082     ;
; -16.008 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.429     ; 15.049     ;
; -16.007 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.455     ; 15.022     ;
; -16.006 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.455     ; 15.021     ;
; -16.004 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.426     ; 15.048     ;
; -16.004 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.438     ; 15.036     ;
+---------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                         ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -10.857 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 12.280     ;
; -10.741 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 12.164     ;
; -10.712 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 12.135     ;
; -10.694 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 12.117     ;
; -10.665 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 12.088     ;
; -10.641 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 12.060     ;
; -10.625 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 12.048     ;
; -10.612 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 12.031     ;
; -10.596 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 12.019     ;
; -10.594 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 12.017     ;
; -10.578 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 12.001     ;
; -10.565 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.988     ;
; -10.557 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.976     ;
; -10.549 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.972     ;
; -10.532 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.955     ;
; -10.525 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.944     ;
; -10.509 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.932     ;
; -10.500 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.923     ;
; -10.496 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.915     ;
; -10.480 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.903     ;
; -10.478 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.901     ;
; -10.462 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.885     ;
; -10.449 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.872     ;
; -10.448 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.867     ;
; -10.441 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.860     ;
; -10.433 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.856     ;
; -10.426 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.849     ;
; -10.416 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.839     ;
; -10.409 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.828     ;
; -10.397 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.820     ;
; -10.393 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.816     ;
; -10.384 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.807     ;
; -10.380 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.799     ;
; -10.378 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.801     ;
; -10.369 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.792     ;
; -10.365 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.001      ; 11.785     ;
; -10.364 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.787     ;
; -10.364 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.787     ;
; -10.362 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.785     ;
; -10.349 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.772     ;
; -10.346 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.769     ;
; -10.344 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.001      ; 11.764     ;
; -10.333 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.756     ;
; -10.332 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.751     ;
; -10.325 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.744     ;
; -10.324 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.747     ;
; -10.317 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.740     ;
; -10.310 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.733     ;
; -10.303 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.726     ;
; -10.300 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.723     ;
; -10.293 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.712     ;
; -10.291 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.714     ;
; -10.281 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.704     ;
; -10.277 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.700     ;
; -10.273 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.692     ;
; -10.268 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.691     ;
; -10.266 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.689     ;
; -10.264 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.683     ;
; -10.262 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.685     ;
; -10.253 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.676     ;
; -10.249 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.001      ; 11.669     ;
; -10.248 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.671     ;
; -10.248 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.671     ;
; -10.246 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.669     ;
; -10.233 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.656     ;
; -10.230 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.653     ;
; -10.228 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.001      ; 11.648     ;
; -10.217 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.640     ;
; -10.216 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.635     ;
; -10.209 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.628     ;
; -10.208 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.631     ;
; -10.204 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.623     ;
; -10.201 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.624     ;
; -10.194 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.617     ;
; -10.193 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.612     ;
; -10.188 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.607     ;
; -10.187 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.610     ;
; -10.184 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.607     ;
; -10.177 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.596     ;
; -10.175 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.598     ;
; -10.165 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.588     ;
; -10.161 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[115] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.584     ;
; -10.157 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.576     ;
; -10.157 ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.001      ; 11.577     ;
; -10.152 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.575     ;
; -10.150 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.573     ;
; -10.148 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.567     ;
; -10.146 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.569     ;
; -10.137 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.560     ;
; -10.133 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.001      ; 11.553     ;
; -10.132 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[116] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.555     ;
; -10.132 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.555     ;
; -10.130 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.553     ;
; -10.128 ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.001      ; 11.548     ;
; -10.117 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.540     ;
; -10.114 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[116] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.537     ;
; -10.112 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.001      ; 11.532     ;
; -10.101 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.524     ;
; -10.100 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.000      ; 11.519     ;
; -10.098 ; Shift_Left:sc3|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 1.004      ; 11.521     ;
+---------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                      ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -10.727 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 12.111     ;
; -10.611 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.991     ;
; -10.611 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.995     ;
; -10.582 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.962     ;
; -10.582 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.966     ;
; -10.581 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.961     ;
; -10.572 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.956     ;
; -10.543 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.927     ;
; -10.495 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.875     ;
; -10.495 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.879     ;
; -10.466 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.846     ;
; -10.466 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.850     ;
; -10.465 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.845     ;
; -10.456 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.840     ;
; -10.446 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.830     ;
; -10.436 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.816     ;
; -10.427 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.962      ; 11.808     ;
; -10.427 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.811     ;
; -10.413 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.962      ; 11.794     ;
; -10.385 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.769     ;
; -10.379 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.759     ;
; -10.379 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.763     ;
; -10.350 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.730     ;
; -10.350 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.734     ;
; -10.349 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.729     ;
; -10.348 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.962      ; 11.729     ;
; -10.340 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.724     ;
; -10.330 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.714     ;
; -10.326 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.710     ;
; -10.320 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.700     ;
; -10.319 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.962      ; 11.700     ;
; -10.311 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.962      ; 11.692     ;
; -10.311 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.695     ;
; -10.301 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.685     ;
; -10.297 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.962      ; 11.678     ;
; -10.284 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.668     ;
; -10.272 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.656     ;
; -10.269 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.653     ;
; -10.263 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.643     ;
; -10.263 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.647     ;
; -10.255 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.635     ;
; -10.255 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.639     ;
; -10.244 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.628     ;
; -10.243 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.627     ;
; -10.234 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.614     ;
; -10.234 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.618     ;
; -10.233 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.613     ;
; -10.232 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.962      ; 11.613     ;
; -10.224 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.608     ;
; -10.220 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.600     ;
; -10.214 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.598     ;
; -10.210 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.594     ;
; -10.209 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.593     ;
; -10.206 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.590     ;
; -10.206 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.586     ;
; -10.204 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.584     ;
; -10.203 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.962      ; 11.584     ;
; -10.195 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.575     ;
; -10.195 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.962      ; 11.576     ;
; -10.195 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.579     ;
; -10.190 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.570     ;
; -10.185 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.569     ;
; -10.183 ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.563      ; 11.165     ;
; -10.181 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.561     ;
; -10.181 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.962      ; 11.562     ;
; -10.174 ; Shift_Left:sc3|shift_reg[13] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.563      ; 11.156     ;
; -10.168 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.552     ;
; -10.156 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.540     ;
; -10.154 ; Shift_Left:sc4|shift_reg[15] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.563      ; 11.136     ;
; -10.153 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.537     ;
; -10.153 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.537     ;
; -10.149 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.533     ;
; -10.147 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.527     ;
; -10.147 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.531     ;
; -10.145 ; Shift_Left:sc3|shift_reg[13] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.563      ; 11.127     ;
; -10.139 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.519     ;
; -10.139 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.523     ;
; -10.128 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.512     ;
; -10.127 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.511     ;
; -10.127 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.511     ;
; -10.118 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.498     ;
; -10.118 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.502     ;
; -10.117 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.497     ;
; -10.116 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.962      ; 11.497     ;
; -10.108 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.492     ;
; -10.104 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.484     ;
; -10.098 ; Shift_Left:sc3|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.482     ;
; -10.098 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.482     ;
; -10.094 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.478     ;
; -10.093 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.477     ;
; -10.090 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.474     ;
; -10.090 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.470     ;
; -10.088 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.468     ;
; -10.087 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.962      ; 11.468     ;
; -10.079 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.459     ;
; -10.079 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.962      ; 11.460     ;
; -10.079 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.463     ;
; -10.077 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.461     ;
; -10.074 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.961      ; 11.454     ;
; -10.069 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.965      ; 11.453     ;
+---------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                 ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.133 ; Shift_Left:sc4|shift_reg[16]                        ; Shift_Left:sc4|shift_reg[17]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 0.771      ;
; 0.167 ; Shift_Left:sc3|shift_reg[124]                       ; Shift_Left:sc3|shift_reg[125]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 0.805      ;
; 0.283 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]                                                     ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.937      ; 3.704      ;
; 0.329 ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[0]                                                                                        ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.994      ; 3.807      ;
; 0.342 ; Shift_Left:sc3|shift_reg[38]                        ; Shift_Left:sc3|shift_reg[39]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 0.983      ;
; 0.353 ; uart:sc6|tx_state                                   ; uart:sc6|tx_state                                                                                       ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; uart:sc6|tx_busy                                    ; uart:sc6|tx_busy                                                                                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fsm_wr:sc7|qp[2]                                    ; fsm_wr:sc7|qp[2]                                                                                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.363 ; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|AFFD:sc5|qp[0]                                                                                  ; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.833      ; 3.430      ;
; 0.365 ; Shift_Left:sc3|shift_reg[12]                        ; Shift_Left:sc3|shift_reg[13]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.006      ;
; 0.371 ; fsm_wr:sc7|Q1p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.962      ;
; 0.373 ; Shift_Left:sc4|shift_reg[124]                       ; Shift_Left:sc4|shift_reg[125]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.014      ;
; 0.373 ; fsm_wr:sc7|Q2p_reg[3]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.964      ;
; 0.373 ; Shift_Left:sc4|shift_reg[12]                        ; Shift_Left:sc4|shift_reg[13]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.014      ;
; 0.374 ; Shift_Left:sc3|shift_reg[22]                        ; Shift_Left:sc3|shift_reg[23]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 1.015      ;
; 0.377 ; fsm_wr:sc7|Q1p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.968      ;
; 0.389 ; fsm_wr:sc7|Q1p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.980      ;
; 0.389 ; fsm_wr:sc7|Q1p_reg[8]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.975      ;
; 0.395 ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                                                                    ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; fsm_wr:sc7|Q2p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.987      ;
; 0.398 ; Shift_Left:sc3|shift_reg[60]                        ; Shift_Left:sc3|shift_reg[61]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.658      ;
; 0.399 ; Shift_Left:sc4|shift_reg[79]                        ; Shift_Left:sc4|shift_reg[80]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.659      ;
; 0.399 ; Shift_Left:sc4|shift_reg[70]                        ; Shift_Left:sc4|shift_reg[71]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.659      ;
; 0.399 ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q             ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q                                                               ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.668      ; 2.088      ;
; 0.400 ; fsm_wr:sc7|Q1p_reg[11]                              ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.991      ;
; 0.400 ; Shift_Left:sc4|shift_reg[77]                        ; Shift_Left:sc4|shift_reg[78]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.660      ;
; 0.400 ; Shift_Left:sc3|shift_reg[40]                        ; Shift_Left:sc3|shift_reg[41]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.659      ;
; 0.400 ; Shift_Left:sc4|shift_reg[17]                        ; Shift_Left:sc4|shift_reg[18]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.659      ;
; 0.400 ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q                                                               ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.401 ; Shift_Left:sc4|shift_reg[21]                        ; Shift_Left:sc4|shift_reg[22]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.660      ;
; 0.402 ; Shift_Left:sc3|shift_reg[59]                        ; Shift_Left:sc3|shift_reg[60]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.662      ;
; 0.402 ; Shift_Left:sc4|shift_reg[22]                        ; Shift_Left:sc4|shift_reg[23]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.661      ;
; 0.402 ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[0]                                                                             ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.682      ; 1.105      ;
; 0.403 ; fsm_wr:sc7|Q1p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.994      ;
; 0.403 ; Shift_Left:sc4|shift_reg[20]                        ; Shift_Left:sc4|shift_reg[21]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.662      ;
; 0.404 ; fsm_wr:sc7|Q1p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.995      ;
; 0.406 ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[1]                                                                             ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.682      ; 1.109      ;
; 0.414 ; Shift_Left:sc4|shift_reg[116]                       ; Shift_Left:sc4|shift_reg[117]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.414 ; Shift_Left:sc4|shift_reg[113]                       ; Shift_Left:sc4|shift_reg[114]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.414 ; Shift_Left:sc3|shift_reg[1]                         ; Shift_Left:sc3|shift_reg[2]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.658      ;
; 0.415 ; Shift_Left:sc4|shift_reg[108]                       ; Shift_Left:sc4|shift_reg[109]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[106]                       ; Shift_Left:sc4|shift_reg[107]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[105]                       ; Shift_Left:sc4|shift_reg[106]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; fsm_wr:sc7|Q2p_reg[5]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.006      ;
; 0.415 ; Shift_Left:sc4|shift_reg[100]                       ; Shift_Left:sc4|shift_reg[101]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[95]                        ; Shift_Left:sc4|shift_reg[96]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[93]                        ; Shift_Left:sc4|shift_reg[94]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[88]                        ; Shift_Left:sc4|shift_reg[89]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; Shift_Left:sc3|shift_reg[67]                        ; Shift_Left:sc3|shift_reg[68]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; Shift_Left:sc4|shift_reg[64]                        ; Shift_Left:sc4|shift_reg[65]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[63]                        ; Shift_Left:sc4|shift_reg[64]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[61]                        ; Shift_Left:sc4|shift_reg[62]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[52]                        ; Shift_Left:sc3|shift_reg[53]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; Shift_Left:sc4|shift_reg[39]                        ; Shift_Left:sc4|shift_reg[40]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc4|shift_reg[33]                        ; Shift_Left:sc4|shift_reg[34]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; Shift_Left:sc3|shift_reg[0]                         ; Shift_Left:sc3|shift_reg[1]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[123]                       ; Shift_Left:sc4|shift_reg[124]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[121]                       ; Shift_Left:sc3|shift_reg[122]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[118]                       ; Shift_Left:sc3|shift_reg[119]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[118]                       ; Shift_Left:sc4|shift_reg[119]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[111]                       ; Shift_Left:sc4|shift_reg[112]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc4|shift_reg[107]                       ; Shift_Left:sc4|shift_reg[108]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc4|shift_reg[94]                        ; Shift_Left:sc4|shift_reg[95]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc3|shift_reg[88]                        ; Shift_Left:sc3|shift_reg[89]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[85]                        ; Shift_Left:sc4|shift_reg[86]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[84]                        ; Shift_Left:sc3|shift_reg[85]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[83]                        ; Shift_Left:sc4|shift_reg[84]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[76]                        ; Shift_Left:sc3|shift_reg[77]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[73]                        ; Shift_Left:sc3|shift_reg[74]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc4|shift_reg[56]                        ; Shift_Left:sc4|shift_reg[57]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc3|shift_reg[50]                        ; Shift_Left:sc3|shift_reg[51]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[49]                        ; Shift_Left:sc3|shift_reg[50]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[37]                        ; Shift_Left:sc3|shift_reg[38]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; Shift_Left:sc3|shift_reg[17]                        ; Shift_Left:sc3|shift_reg[18]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Shift_Left:sc3|shift_reg[4]                         ; Shift_Left:sc3|shift_reg[5]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                                                                    ; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 2.062      ; 2.499      ;
; 0.417 ; Shift_Left:sc3|shift_reg[123]                       ; Shift_Left:sc3|shift_reg[124]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc4|shift_reg[120]                       ; Shift_Left:sc4|shift_reg[121]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[117]                       ; Shift_Left:sc3|shift_reg[118]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc4|shift_reg[114]                       ; Shift_Left:sc4|shift_reg[115]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; Shift_Left:sc3|shift_reg[113]                       ; Shift_Left:sc3|shift_reg[114]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[111]                       ; Shift_Left:sc3|shift_reg[112]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[101]                       ; Shift_Left:sc3|shift_reg[102]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[100]                       ; Shift_Left:sc3|shift_reg[101]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[94]                        ; Shift_Left:sc3|shift_reg[95]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[82]                        ; Shift_Left:sc3|shift_reg[83]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[78]                        ; Shift_Left:sc3|shift_reg[79]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc4|shift_reg[74]                        ; Shift_Left:sc4|shift_reg[75]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; Shift_Left:sc3|shift_reg[56]                        ; Shift_Left:sc3|shift_reg[57]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc4|shift_reg[53]                        ; Shift_Left:sc4|shift_reg[54]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; Shift_Left:sc3|shift_reg[48]                        ; Shift_Left:sc3|shift_reg[49]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[47]                        ; Shift_Left:sc3|shift_reg[48]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Shift_Left:sc3|shift_reg[45]                        ; Shift_Left:sc3|shift_reg[46]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; Shift_Left:sc4|shift_reg[122]                       ; Shift_Left:sc4|shift_reg[123]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; Shift_Left:sc4|shift_reg[115]                       ; Shift_Left:sc4|shift_reg[116]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.662      ;
; 0.418 ; Shift_Left:sc3|shift_reg[105]                       ; Shift_Left:sc3|shift_reg[106]                                                                           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; Shift_Left:sc3|shift_reg[97]                        ; Shift_Left:sc3|shift_reg[98]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; Shift_Left:sc3|shift_reg[95]                        ; Shift_Left:sc3|shift_reg[96]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; Shift_Left:sc3|shift_reg[77]                        ; Shift_Left:sc3|shift_reg[78]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; Shift_Left:sc3|shift_reg[71]                        ; Shift_Left:sc3|shift_reg[72]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
+-------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                                               ;
+-------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                     ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 0.394 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.697      ; 2.342      ;
; 0.396 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.697      ; 2.344      ;
; 0.504 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.697      ; 2.452      ;
; 0.506 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.697      ; 2.454      ;
; 0.614 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.697      ; 2.562      ;
; 0.616 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.697      ; 2.564      ;
; 0.623 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 2.573      ;
; 0.722 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 2.672      ;
; 0.733 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 2.683      ;
; 0.808 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.319      ; 2.378      ;
; 0.825 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.697      ; 2.773      ;
; 0.832 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 2.782      ;
; 0.843 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 2.793      ;
; 0.858 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.696      ; 2.805      ;
; 0.870 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.696      ; 2.817      ;
; 0.918 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.319      ; 2.488      ;
; 0.935 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.697      ; 2.883      ;
; 0.942 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 2.892      ;
; 0.953 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 2.903      ;
; 1.028 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.319      ; 2.598      ;
; 1.045 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.697      ; 2.993      ;
; 1.052 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.002      ;
; 1.054 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.004      ;
; 1.063 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.013      ;
; 1.153 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.103      ;
; 1.162 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.112      ;
; 1.164 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.114      ;
; 1.173 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.123      ;
; 1.237 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.319      ; 2.807      ;
; 1.253 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.696      ; 3.200      ;
; 1.263 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.213      ;
; 1.272 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.222      ;
; 1.274 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.224      ;
; 1.283 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.233      ;
; 1.321 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.381      ; 4.883      ;
; 1.338 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.696      ; 3.285      ;
; 1.347 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.319      ; 2.917      ;
; 1.373 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.323      ;
; 1.382 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.332      ;
; 1.383 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.381      ; 4.945      ;
; 1.384 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.334      ;
; 1.414 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.696      ; 3.361      ;
; 1.431 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.381      ; 4.993      ;
; 1.457 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.319      ; 3.027      ;
; 1.466 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.321      ; 3.038      ;
; 1.483 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.433      ;
; 1.493 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.696      ; 3.440      ;
; 1.493 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.381      ; 5.055      ;
; 1.494 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.444      ;
; 1.503 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.453      ;
; 1.522 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.318      ; 3.091      ;
; 1.541 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.381      ; 5.103      ;
; 1.553 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.696      ; 3.500      ;
; 1.565 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.321      ; 3.137      ;
; 1.576 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.321      ; 3.148      ;
; 1.589 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.318      ; 3.158      ;
; 1.593 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.543      ;
; 1.602 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.552      ;
; 1.603 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.381      ; 5.165      ;
; 1.604 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.554      ;
; 1.613 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.563      ;
; 1.651 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.381      ; 5.213      ;
; 1.675 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.321      ; 3.247      ;
; 1.684 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.696      ; 3.631      ;
; 1.686 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.321      ; 3.258      ;
; 1.697 ; Shift_Left:sc3|shift_reg[22]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.701      ; 3.649      ;
; 1.703 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.653      ;
; 1.712 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.662      ;
; 1.713 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 3.381      ; 5.275      ;
; 1.714 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.664      ;
; 1.723 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.673      ;
; 1.723 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.696      ; 3.670      ;
; 1.750 ; Shift_Left:sc3|shift_reg[22]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.698      ; 3.699      ;
; 1.769 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.696      ; 3.716      ;
; 1.785 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.321      ; 3.357      ;
; 1.793 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.698      ; 3.742      ;
; 1.794 ; Shift_Left:sc4|shift_reg[42]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.709      ; 3.754      ;
; 1.796 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.321      ; 3.368      ;
; 1.806 ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.697      ; 3.754      ;
; 1.807 ; Shift_Left:sc3|shift_reg[22]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.701      ; 3.759      ;
; 1.812 ; Shift_Left:sc4|shift_reg[45]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.702      ; 3.765      ;
; 1.813 ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.763      ;
; 1.822 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.772      ;
; 1.826 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.318      ; 3.395      ;
; 1.831 ; Shift_Left:sc4|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.781      ;
; 1.833 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[62] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.783      ;
; 1.843 ; Shift_Left:sc3|shift_reg[48]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.709      ; 3.803      ;
; 1.852 ; Shift_Left:sc3|shift_reg[27]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.697      ; 3.800      ;
; 1.861 ; Shift_Left:sc4|shift_reg[11]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.698      ; 3.810      ;
; 1.883 ; Shift_Left:sc3|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.703      ; 3.837      ;
; 1.886 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[4]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.706      ; 3.843      ;
; 1.890 ; Shift_Left:sc3|shift_reg[47]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.709      ; 3.850      ;
; 1.891 ; Shift_Left:sc4|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.700      ; 3.842      ;
; 1.891 ; Shift_Left:sc3|shift_reg[20]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.701      ; 3.843      ;
; 1.892 ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.698      ; 3.841      ;
; 1.892 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[1]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.706      ; 3.849      ;
; 1.893 ; Shift_Left:sc4|shift_reg[44]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.702      ; 3.846      ;
; 1.895 ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.321      ; 3.467      ;
; 1.897 ; Shift_Left:sc3|shift_reg[14]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.699      ; 3.847      ;
; 1.898 ; Shift_Left:sc3|shift_reg[44]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.709      ; 3.858      ;
+-------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                      ;
+-------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 1.512 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.111      ; 6.017      ;
; 1.523 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.111      ; 6.028      ;
; 1.622 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.111      ; 6.127      ;
; 1.633 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.111      ; 6.138      ;
; 1.732 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.111      ; 6.237      ;
; 1.743 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.111      ; 6.248      ;
; 1.767 ; Shift_Left:sc4|shift_reg[36]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.659      ; 3.677      ;
; 1.770 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.656      ; 3.677      ;
; 1.781 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.656      ; 3.688      ;
; 1.797 ; Shift_Left:sc3|shift_reg[15]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.657      ; 3.705      ;
; 1.798 ; Shift_Left:sc3|shift_reg[3]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.662      ; 3.711      ;
; 1.812 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.657      ; 3.720      ;
; 1.815 ; Shift_Left:sc3|shift_reg[26]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.659      ; 3.725      ;
; 1.818 ; Shift_Left:sc4|shift_reg[4]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.661      ; 3.730      ;
; 1.820 ; Shift_Left:sc4|shift_reg[45]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.661      ; 3.732      ;
; 1.825 ; Shift_Left:sc4|shift_reg[11]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.657      ; 3.733      ;
; 1.827 ; Shift_Left:sc4|shift_reg[28]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.656      ; 3.734      ;
; 1.838 ; Shift_Left:sc4|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.654      ; 3.743      ;
; 1.838 ; Shift_Left:sc4|shift_reg[28]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.656      ; 3.745      ;
; 1.842 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.111      ; 6.347      ;
; 1.845 ; Shift_Left:sc3|shift_reg[4]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.661      ; 3.757      ;
; 1.848 ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.658      ; 3.757      ;
; 1.848 ; Shift_Left:sc3|shift_reg[14]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.658      ; 3.757      ;
; 1.853 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.111      ; 6.358      ;
; 1.855 ; Shift_Left:sc3|shift_reg[121] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.688      ; 3.794      ;
; 1.857 ; Shift_Left:sc4|shift_reg[46]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.668      ; 3.776      ;
; 1.857 ; Shift_Left:sc3|shift_reg[20]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.658      ; 3.766      ;
; 1.858 ; Shift_Left:sc4|shift_reg[42]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.668      ; 3.777      ;
; 1.868 ; Shift_Left:sc3|shift_reg[2]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.662      ; 3.781      ;
; 1.873 ; Shift_Left:sc4|shift_reg[44]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.661      ; 3.785      ;
; 1.873 ; Shift_Left:sc4|shift_reg[8]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.655      ; 3.779      ;
; 1.873 ; Shift_Left:sc3|shift_reg[6]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.662      ; 3.786      ;
; 1.876 ; Shift_Left:sc3|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.658      ; 3.785      ;
; 1.880 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.656      ; 3.787      ;
; 1.883 ; Shift_Left:sc3|shift_reg[12]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.658      ; 3.792      ;
; 1.883 ; Shift_Left:sc4|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.655      ; 3.789      ;
; 1.885 ; Shift_Left:sc4|shift_reg[34]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.659      ; 3.795      ;
; 1.891 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.656      ; 3.798      ;
; 1.893 ; Shift_Left:sc4|shift_reg[40]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.661      ; 3.805      ;
; 1.895 ; Shift_Left:sc3|shift_reg[47]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.668      ; 3.814      ;
; 1.895 ; Shift_Left:sc4|shift_reg[38]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.659      ; 3.805      ;
; 1.895 ; Shift_Left:sc4|shift_reg[6]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.658      ; 3.804      ;
; 1.896 ; Shift_Left:sc4|shift_reg[57]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.667      ; 3.814      ;
; 1.896 ; Shift_Left:sc4|shift_reg[34]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.659      ; 3.806      ;
; 1.900 ; Shift_Left:sc3|shift_reg[7]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.662      ; 3.813      ;
; 1.911 ; Shift_Left:sc3|shift_reg[67]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[67]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.664      ; 3.826      ;
; 1.914 ; Shift_Left:sc4|shift_reg[72]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[72]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.678      ; 3.843      ;
; 1.914 ; Shift_Left:sc3|shift_reg[5]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.661      ; 3.826      ;
; 1.924 ; Shift_Left:sc3|shift_reg[46]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.668      ; 3.843      ;
; 1.933 ; Shift_Left:sc4|shift_reg[9]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.658      ; 3.842      ;
; 1.936 ; Shift_Left:sc4|shift_reg[2]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.661      ; 3.848      ;
; 1.937 ; Shift_Left:sc4|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.654      ; 3.842      ;
; 1.937 ; Shift_Left:sc4|shift_reg[28]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.656      ; 3.844      ;
; 1.939 ; Shift_Left:sc3|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.658      ; 3.848      ;
; 1.941 ; Shift_Left:sc3|shift_reg[16]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[16]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.658      ; 3.850      ;
; 1.948 ; Shift_Left:sc4|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.654      ; 3.853      ;
; 1.948 ; Shift_Left:sc4|shift_reg[28]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.656      ; 3.855      ;
; 1.948 ; Shift_Left:sc4|shift_reg[5]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.658      ; 3.857      ;
; 1.951 ; Shift_Left:sc4|shift_reg[49]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.668      ; 3.870      ;
; 1.951 ; Shift_Left:sc3|shift_reg[25]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.656      ; 3.858      ;
; 1.951 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.112      ; 6.457      ;
; 1.955 ; Shift_Left:sc3|shift_reg[55]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.668      ; 3.874      ;
; 1.955 ; Shift_Left:sc4|shift_reg[0]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.658      ; 3.864      ;
; 1.959 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; -0.500       ; 4.111      ; 5.964      ;
; 1.961 ; Shift_Left:sc3|shift_reg[122] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.688      ; 3.900      ;
; 1.962 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 4.112      ; 6.468      ;
; 1.963 ; Shift_Left:sc3|shift_reg[27]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.656      ; 3.870      ;
; 1.969 ; Shift_Left:sc3|shift_reg[42]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.666      ; 3.886      ;
; 1.971 ; Shift_Left:sc3|shift_reg[34]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.656      ; 3.878      ;
; 1.978 ; Shift_Left:sc4|shift_reg[12]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.658      ; 3.887      ;
; 1.981 ; Shift_Left:sc3|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.657      ; 3.889      ;
; 1.982 ; Shift_Left:sc4|shift_reg[69]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[69]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.666      ; 3.899      ;
; 1.982 ; Shift_Left:sc3|shift_reg[34]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.656      ; 3.889      ;
; 1.985 ; Shift_Left:sc4|shift_reg[58]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[58]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.667      ; 3.903      ;
; 1.986 ; Shift_Left:sc3|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.658      ; 3.895      ;
; 1.988 ; Shift_Left:sc4|shift_reg[120] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.691      ; 3.930      ;
; 1.990 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[39]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.656      ; 3.897      ;
; 1.990 ; Shift_Left:sc3|shift_reg[44]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.668      ; 3.909      ;
; 1.993 ; Shift_Left:sc3|shift_reg[53]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[53]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.668      ; 3.912      ;
; 1.995 ; Shift_Left:sc4|shift_reg[43]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.666      ; 3.912      ;
; 1.995 ; Shift_Left:sc4|shift_reg[34]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.659      ; 3.905      ;
; 1.998 ; Shift_Left:sc3|shift_reg[102] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[102] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.675      ; 3.924      ;
; 1.998 ; Shift_Left:sc4|shift_reg[96]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[96]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.666      ; 3.915      ;
; 1.999 ; Shift_Left:sc3|shift_reg[17]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.657      ; 3.907      ;
; 1.999 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.658      ; 3.908      ;
; 2.000 ; Shift_Left:sc4|shift_reg[108] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[108] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.691      ; 3.942      ;
; 2.003 ; Shift_Left:sc3|shift_reg[38]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.659      ; 3.913      ;
; 2.004 ; Shift_Left:sc3|shift_reg[88]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[88]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.663      ; 3.918      ;
; 2.006 ; Shift_Left:sc4|shift_reg[34]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.659      ; 3.916      ;
; 2.008 ; Shift_Left:sc4|shift_reg[14]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.654      ; 3.913      ;
; 2.009 ; Shift_Left:sc4|shift_reg[30]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.656      ; 3.916      ;
; 2.012 ; Shift_Left:sc3|shift_reg[65]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[65]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.664      ; 3.927      ;
; 2.013 ; Shift_Left:sc3|shift_reg[83]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[83]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.663      ; 3.927      ;
; 2.014 ; Shift_Left:sc3|shift_reg[52]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[52]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.668      ; 3.933      ;
; 2.015 ; Shift_Left:sc3|shift_reg[85]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[85]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.663      ; 3.929      ;
; 2.015 ; Shift_Left:sc3|shift_reg[9]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.655      ; 3.921      ;
; 2.020 ; Shift_Left:sc4|shift_reg[30]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.656      ; 3.927      ;
; 2.023 ; Shift_Left:sc3|shift_reg[0]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.662      ; 3.936      ;
; 2.024 ; Shift_Left:sc3|shift_reg[37]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.659      ; 3.934      ;
; 2.030 ; Shift_Left:sc3|shift_reg[21]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.657      ; 3.938      ;
+-------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -3.794 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.062     ; 1.901      ;
; -3.693 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -2.062     ; 1.800      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.667 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.094     ; 1.742      ;
; -3.525 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -2.094     ; 1.600      ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -3.475 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.669     ; 1.975      ;
; -3.262 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.669     ; 1.762      ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.410 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.882     ; 1.697      ;
; -3.258 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.882     ; 1.545      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.351 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.682     ; 1.838      ;
; -2.237 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.682     ; 1.724      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Trigger'                                                                                                                                   ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.535 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.527      ; 2.221      ;
; -1.339 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.527      ; 2.025      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Hit'                                                                                                                             ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.349 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.500        ; 3.404      ; 5.455      ;
; -1.224 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.500        ; 3.404      ; 5.340      ;
; -0.881 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 1.000        ; 3.404      ; 5.487      ;
; -0.737 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 1.000        ; 1.166      ; 2.902      ;
; -0.600 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 1.000        ; 3.404      ; 5.216      ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.957 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.406      ; 4.025      ;
; -0.957 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.406      ; 4.025      ;
; -0.957 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.406      ; 4.025      ;
; -0.957 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.406      ; 4.025      ;
; -0.957 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.406      ; 4.025      ;
; -0.957 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.406      ; 4.025      ;
; -0.957 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.406      ; 4.025      ;
; -0.903 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.406      ; 3.971      ;
; -0.903 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.406      ; 3.971      ;
; -0.903 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.406      ; 3.971      ;
; -0.903 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.406      ; 3.971      ;
; -0.903 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.406      ; 3.971      ;
; -0.903 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.406      ; 3.971      ;
; -0.903 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 2.406      ; 3.971      ;
; 0.443  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.975      ;
; 0.443  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.975      ;
; 0.656  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.762      ;
; 0.656  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.071     ; 1.762      ;
; 0.675  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.072     ; 1.742      ;
; 0.675  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.072     ; 1.742      ;
; 0.817  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.072     ; 1.600      ;
; 0.817  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.072     ; 1.600      ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.390 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.937      ; 3.811      ;
; 0.390 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.937      ; 3.811      ;
; 0.390 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.937      ; 3.811      ;
; 0.390 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.937      ; 3.811      ;
; 0.390 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.937      ; 3.811      ;
; 0.390 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.937      ; 3.811      ;
; 0.390 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.937      ; 3.811      ;
; 1.244 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.487      ;
; 1.244 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.487      ;
; 1.339 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.582      ;
; 1.339 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.582      ;
; 1.366 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.606      ;
; 1.588 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.828      ;
; 1.588 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.828      ;
; 5.443 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.937      ; 3.864      ;
; 5.443 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.937      ; 3.864      ;
; 5.443 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.937      ; 3.864      ;
; 5.443 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.937      ; 3.864      ;
; 5.443 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.937      ; 3.864      ;
; 5.443 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.937      ; 3.864      ;
; 5.443 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 2.937      ; 3.864      ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Trigger'                                                                                                                                   ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.645 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 1.186      ; 1.842      ;
; 0.883 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 1.186      ; 2.080      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Hit'                                                                                                                             ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 1.064 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.000        ; 3.539      ; 5.007      ;
; 1.073 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 0.000        ; 1.408      ; 2.672      ;
; 1.314 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.000        ; 3.539      ; 5.267      ;
; 1.685 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; -0.500       ; 3.539      ; 5.128      ;
; 1.781 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; -0.500       ; 3.539      ; 5.234      ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.626 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.048     ; 1.569      ;
; 1.771 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.048     ; 1.714      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 2.692 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.077     ; 1.606      ;
; 2.914 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -1.077     ; 1.828      ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.741 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.299     ; 1.433      ;
; 2.848 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -1.299     ; 1.540      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.013 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.517     ; 1.487      ;
; 3.108 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -1.517     ; 1.582      ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 3.132 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.483     ; 1.640      ;
; 3.266 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -1.483     ; 1.774      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.558 ns




+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -8.898 ; -1598.086     ;
; TDC:sc0|FFD:sc4|Q                                   ; -6.163 ; -532.175      ;
; Global_P:sc1|FFD:sc5|Q                              ; -6.079 ; -507.431      ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; TDC:sc0|FFD:sc4|Q                                   ; -0.055 ; -0.055        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.056  ; 0.000         ;
; Global_P:sc1|FFD:sc5|Q                              ; 0.641  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; TDC:sc0|FFD:sc6|Q                                   ; -2.113 ; -2.113        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -2.028 ; -2.028        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.974 ; -1.974        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.900 ; -1.900        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.343 ; -1.343        ;
; Trigger                                             ; -0.830 ; -0.830        ;
; Hit                                                 ; -0.739 ; -0.739        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.491 ; -3.437        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.209 ; 0.000         ;
; Hit                                                 ; 0.413 ; 0.000         ;
; Trigger                                             ; 0.428 ; 0.000         ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 1.069 ; 0.000         ;
; Global_P:sc1|FFD:sc1|Q                              ; 1.653 ; 0.000         ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 1.656 ; 0.000         ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 1.788 ; 0.000         ;
; TDC:sc0|FFD:sc6|Q                                   ; 1.870 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; Hit                                                 ; -1.283 ; -2.283        ;
; Trigger                                             ; -1.283 ; -2.283        ;
; TDC:sc0|FFD:sc4|Q                                   ; -1.000 ; -134.000      ;
; Global_P:sc1|FFD:sc5|Q                              ; -1.000 ; -128.000      ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -1.000 ; -1.000        ;
; Global_P:sc1|FFD:sc1|Q                              ; -1.000 ; -1.000        ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; -1.000 ; -1.000        ;
; TDC:sc0|FFD:sc6|Q                                   ; -1.000 ; -1.000        ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; -1.000 ; -1.000        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500  ; 0.000         ;
; CLK0                                                ; 9.577  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                 ; Launch Clock      ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+
; -8.898 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.381      ;
; -8.862 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 8.356      ;
; -8.854 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.946     ; 8.357      ;
; -8.821 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.947     ; 8.323      ;
; -8.820 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.303      ;
; -8.817 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.300      ;
; -8.813 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.967     ; 8.295      ;
; -8.813 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.939     ; 8.323      ;
; -8.812 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.295      ;
; -8.794 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.972     ; 8.271      ;
; -8.784 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 8.278      ;
; -8.781 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 8.275      ;
; -8.779 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.942     ; 8.286      ;
; -8.776 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.946     ; 8.279      ;
; -8.776 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 8.270      ;
; -8.775 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.960     ; 8.264      ;
; -8.775 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.968     ; 8.256      ;
; -8.773 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.946     ; 8.276      ;
; -8.768 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.965     ; 8.252      ;
; -8.768 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.946     ; 8.271      ;
; -8.758 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a128~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.241      ;
; -8.756 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.960     ; 8.245      ;
; -8.743 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.947     ; 8.245      ;
; -8.740 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.947     ; 8.242      ;
; -8.739 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.957     ; 8.231      ;
; -8.735 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.967     ; 8.217      ;
; -8.735 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.939     ; 8.245      ;
; -8.735 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.947     ; 8.237      ;
; -8.732 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.967     ; 8.214      ;
; -8.732 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.939     ; 8.242      ;
; -8.731 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.948     ; 8.232      ;
; -8.727 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a182~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.960     ; 8.216      ;
; -8.727 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.967     ; 8.209      ;
; -8.727 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.939     ; 8.237      ;
; -8.724 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.207      ;
; -8.723 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.968     ; 8.204      ;
; -8.721 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a29~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.934     ; 8.236      ;
; -8.721 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.204      ;
; -8.720 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a57~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.978     ; 8.191      ;
; -8.718 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.201      ;
; -8.716 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.972     ; 8.193      ;
; -8.715 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.198      ;
; -8.713 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.965     ; 8.197      ;
; -8.713 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.972     ; 8.190      ;
; -8.710 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.193      ;
; -8.708 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.972     ; 8.185      ;
; -8.705 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a198~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.960     ; 8.194      ;
; -8.703 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.965     ; 8.187      ;
; -8.701 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.942     ; 8.208      ;
; -8.698 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a14~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.949     ; 8.198      ;
; -8.698 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.942     ; 8.205      ;
; -8.697 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.960     ; 8.186      ;
; -8.694 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.960     ; 8.183      ;
; -8.693 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.176      ;
; -8.693 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.942     ; 8.200      ;
; -8.690 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a196~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.969     ; 8.170      ;
; -8.690 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a16~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.941     ; 8.198      ;
; -8.690 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.965     ; 8.174      ;
; -8.689 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a56~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.960     ; 8.178      ;
; -8.688 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 8.182      ;
; -8.687 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a86~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.953     ; 8.183      ;
; -8.687 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.957     ; 8.179      ;
; -8.687 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.965     ; 8.171      ;
; -8.685 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a73~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.978     ; 8.156      ;
; -8.685 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 8.179      ;
; -8.682 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 8.176      ;
; -8.682 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a197~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.965     ; 8.166      ;
; -8.680 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.946     ; 8.183      ;
; -8.680 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a128~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.163      ;
; -8.679 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.948     ; 8.180      ;
; -8.679 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 8.173      ;
; -8.678 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[11] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.960     ; 8.167      ;
; -8.677 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.954     ; 8.172      ;
; -8.677 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[8]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.946     ; 8.180      ;
; -8.677 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a128~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.160      ;
; -8.676 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a0~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.933     ; 8.192      ;
; -8.675 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.960     ; 8.164      ;
; -8.674 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 8.168      ;
; -8.674 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.946     ; 8.177      ;
; -8.673 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a44~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.937     ; 8.185      ;
; -8.673 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[9]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.156      ;
; -8.672 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a128~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.155      ;
; -8.671 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a98~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.974     ; 8.146      ;
; -8.671 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.946     ; 8.174      ;
; -8.670 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a15~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.949     ; 8.170      ;
; -8.670 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a42~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.960     ; 8.159      ;
; -8.669 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[20] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.945     ; 8.173      ;
; -8.668 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a199~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.956     ; 8.161      ;
; -8.667 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a58~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.925     ; 8.191      ;
; -8.667 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.954     ; 8.162      ;
; -8.666 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a142~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.928     ; 8.187      ;
; -8.666 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[15] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.946     ; 8.169      ;
; -8.665 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a84~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.954     ; 8.160      ;
; -8.665 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a60~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.986     ; 8.128      ;
; -8.664 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[14] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.147      ;
; -8.663 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a70~porta_datain_reg0  ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.966     ; 8.146      ;
; -8.659 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a156~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.945     ; 8.163      ;
; -8.658 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[10] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a168~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.945     ; 8.162      ;
; -8.657 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a114~porta_datain_reg0 ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.955     ; 8.151      ;
; -8.656 ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a2~porta_datain_reg0   ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.944     ; 8.161      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                        ;
+--------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                      ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -6.163 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 7.254      ;
; -6.099 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 7.190      ;
; -6.095 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 7.186      ;
; -6.031 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 7.122      ;
; -6.027 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 7.118      ;
; -6.001 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 7.086      ;
; -5.988 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 7.073      ;
; -5.980 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 7.071      ;
; -5.973 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 7.064      ;
; -5.963 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 7.054      ;
; -5.959 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 7.050      ;
; -5.937 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 7.022      ;
; -5.933 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 7.018      ;
; -5.924 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 7.009      ;
; -5.920 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 7.005      ;
; -5.916 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 7.005      ;
; -5.916 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 7.007      ;
; -5.914 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 7.003      ;
; -5.912 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 7.003      ;
; -5.909 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 7.000      ;
; -5.905 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.996      ;
; -5.895 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.986      ;
; -5.890 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.685      ; 6.982      ;
; -5.883 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.972      ;
; -5.878 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.679      ; 6.964      ;
; -5.869 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.954      ;
; -5.865 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.950      ;
; -5.856 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.941      ;
; -5.852 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.937      ;
; -5.852 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.941      ;
; -5.852 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.937      ;
; -5.850 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.939      ;
; -5.848 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.939      ;
; -5.848 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.937      ;
; -5.848 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.939      ;
; -5.846 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.935      ;
; -5.844 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.935      ;
; -5.841 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.932      ;
; -5.837 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.928      ;
; -5.826 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.685      ; 6.918      ;
; -5.822 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.685      ; 6.914      ;
; -5.819 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.910      ;
; -5.819 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.908      ;
; -5.815 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.904      ;
; -5.814 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.903      ;
; -5.814 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.679      ; 6.900      ;
; -5.810 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.679      ; 6.896      ;
; -5.801 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.886      ;
; -5.797 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.882      ;
; -5.788 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.873      ;
; -5.788 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.873      ;
; -5.784 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.875      ;
; -5.784 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.869      ;
; -5.784 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.873      ;
; -5.784 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.869      ;
; -5.782 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.871      ;
; -5.780 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.871      ;
; -5.780 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.869      ;
; -5.780 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.871      ;
; -5.778 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.867      ;
; -5.777 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.862      ;
; -5.776 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.867      ;
; -5.773 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.864      ;
; -5.769 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.860      ;
; -5.758 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[116] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.685      ; 6.850      ;
; -5.755 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.846      ;
; -5.754 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[115] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.685      ; 6.846      ;
; -5.751 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.842      ;
; -5.751 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.840      ;
; -5.750 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.839      ;
; -5.747 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.836      ;
; -5.746 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.835      ;
; -5.746 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.679      ; 6.832      ;
; -5.742 ; Shift_Left:sc4|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.679      ; 6.828      ;
; -5.733 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.818      ;
; -5.728 ; Shift_Left:sc4|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.679      ; 6.814      ;
; -5.720 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.805      ;
; -5.720 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.805      ;
; -5.716 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.807      ;
; -5.716 ; Shift_Left:sc4|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.801      ;
; -5.716 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.805      ;
; -5.715 ; Shift_Left:sc4|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.679      ; 6.801      ;
; -5.714 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.803      ;
; -5.713 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.798      ;
; -5.712 ; Shift_Left:sc3|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.803      ;
; -5.712 ; Shift_Left:sc4|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.801      ;
; -5.712 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.803      ;
; -5.710 ; Shift_Left:sc3|shift_reg[5] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.799      ;
; -5.709 ; Shift_Left:sc4|shift_reg[6] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.678      ; 6.794      ;
; -5.707 ; Shift_Left:sc3|shift_reg[2] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.685      ; 6.799      ;
; -5.705 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.796      ;
; -5.700 ; Shift_Left:sc3|shift_reg[1] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.685      ; 6.792      ;
; -5.691 ; Shift_Left:sc4|shift_reg[7] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.679      ; 6.777      ;
; -5.690 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[114] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.685      ; 6.782      ;
; -5.687 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.778      ;
; -5.686 ; Shift_Left:sc3|shift_reg[0] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[113] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.685      ; 6.778      ;
; -5.683 ; Shift_Left:sc3|shift_reg[3] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.684      ; 6.774      ;
; -5.683 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.772      ;
; -5.682 ; Shift_Left:sc4|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.771      ;
; -5.679 ; Shift_Left:sc3|shift_reg[4] ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.500        ; 0.682      ; 6.768      ;
+--------+-----------------------------+----------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                     ;
+--------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -6.079 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 7.155      ;
; -6.015 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 7.091      ;
; -6.011 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 7.087      ;
; -5.991 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 7.061      ;
; -5.983 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 7.053      ;
; -5.947 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 7.023      ;
; -5.943 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 7.019      ;
; -5.936 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 7.012      ;
; -5.927 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.997      ;
; -5.923 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.993      ;
; -5.919 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.989      ;
; -5.915 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.985      ;
; -5.913 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 6.984      ;
; -5.897 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.971      ;
; -5.879 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.955      ;
; -5.875 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.951      ;
; -5.872 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.948      ;
; -5.869 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.945      ;
; -5.868 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.944      ;
; -5.859 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.929      ;
; -5.855 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.925      ;
; -5.851 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.921      ;
; -5.849 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 6.920      ;
; -5.847 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.917      ;
; -5.845 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 6.916      ;
; -5.833 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.907      ;
; -5.829 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.903      ;
; -5.818 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 6.889      ;
; -5.815 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.885      ;
; -5.811 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.887      ;
; -5.807 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.883      ;
; -5.805 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.881      ;
; -5.804 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.880      ;
; -5.801 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.877      ;
; -5.800 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.876      ;
; -5.794 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.868      ;
; -5.791 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.861      ;
; -5.787 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.857      ;
; -5.783 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.853      ;
; -5.781 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 6.852      ;
; -5.779 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.849      ;
; -5.778 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.666      ; 6.851      ;
; -5.777 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 6.848      ;
; -5.765 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.839      ;
; -5.761 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.835      ;
; -5.754 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.824      ;
; -5.754 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 6.825      ;
; -5.751 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.821      ;
; -5.750 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 6.821      ;
; -5.747 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.817      ;
; -5.744 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.820      ;
; -5.743 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.819      ;
; -5.739 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.815      ;
; -5.737 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.813      ;
; -5.736 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.812      ;
; -5.733 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.809      ;
; -5.732 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.806      ;
; -5.732 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.808      ;
; -5.730 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.804      ;
; -5.726 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.800      ;
; -5.723 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.793      ;
; -5.719 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.789      ;
; -5.715 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.785      ;
; -5.714 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.666      ; 6.787      ;
; -5.713 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 6.784      ;
; -5.711 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.781      ;
; -5.710 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.666      ; 6.783      ;
; -5.709 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 6.780      ;
; -5.708 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.784      ;
; -5.697 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.771      ;
; -5.693 ; Shift_Left:sc3|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.767      ;
; -5.693 ; Shift_Left:sc4|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.767      ;
; -5.690 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.760      ;
; -5.686 ; Shift_Left:sc4|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.756      ;
; -5.686 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 6.757      ;
; -5.683 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.753      ;
; -5.682 ; Shift_Left:sc4|shift_reg[7]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 6.753      ;
; -5.680 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.756      ;
; -5.679 ; Shift_Left:sc4|shift_reg[5]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.749      ;
; -5.676 ; Shift_Left:sc3|shift_reg[10] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 6.747      ;
; -5.676 ; Shift_Left:sc3|shift_reg[6]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.752      ;
; -5.675 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[116] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.751      ;
; -5.675 ; Shift_Left:sc4|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.661      ; 6.743      ;
; -5.671 ; Shift_Left:sc3|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[115] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.747      ;
; -5.670 ; Shift_Left:sc3|shift_reg[9]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.661      ; 6.738      ;
; -5.669 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.745      ;
; -5.668 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.742      ;
; -5.668 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.744      ;
; -5.667 ; Shift_Left:sc4|shift_reg[17] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[127] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.458      ; 6.532      ;
; -5.665 ; Shift_Left:sc3|shift_reg[2]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.741      ;
; -5.664 ; Shift_Left:sc4|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[125] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.738      ;
; -5.664 ; Shift_Left:sc3|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[119] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.740      ;
; -5.662 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.736      ;
; -5.658 ; Shift_Left:sc3|shift_reg[4]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[123] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.667      ; 6.732      ;
; -5.655 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.725      ;
; -5.651 ; Shift_Left:sc4|shift_reg[0]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[117] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.721      ;
; -5.647 ; Shift_Left:sc4|shift_reg[1]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[118] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.663      ; 6.717      ;
; -5.646 ; Shift_Left:sc3|shift_reg[8]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[124] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.666      ; 6.719      ;
; -5.645 ; Shift_Left:sc4|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.664      ; 6.716      ;
; -5.644 ; Shift_Left:sc3|shift_reg[3]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[126] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.500        ; 0.669      ; 6.720      ;
+--------+------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TDC:sc0|FFD:sc4|Q'                                                                                                                                                                                ;
+--------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                     ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -0.055 ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.082      ; 1.191      ;
; 0.007  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.082      ; 1.253      ;
; 0.011  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.082      ; 1.257      ;
; 0.073  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.082      ; 1.319      ;
; 0.077  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.082      ; 1.323      ;
; 0.139  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.386      ;
; 0.139  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.082      ; 1.385      ;
; 0.142  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.389      ;
; 0.194  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.081      ; 1.439      ;
; 0.195  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.081      ; 1.440      ;
; 0.205  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.452      ;
; 0.208  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.455      ;
; 0.208  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.082      ; 1.454      ;
; 0.216  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.889      ; 1.269      ;
; 0.271  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.518      ;
; 0.274  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.521      ;
; 0.274  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.082      ; 1.520      ;
; 0.282  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.889      ; 1.335      ;
; 0.337  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.584      ;
; 0.340  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.587      ;
; 0.340  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.082      ; 1.586      ;
; 0.348  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[32] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.889      ; 1.401      ;
; 0.402  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.649      ;
; 0.403  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.650      ;
; 0.405  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.652      ;
; 0.406  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.653      ;
; 0.417  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.889      ; 1.470      ;
; 0.423  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.081      ; 1.668      ;
; 0.468  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.715      ;
; 0.469  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.716      ;
; 0.470  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.081      ; 1.715      ;
; 0.471  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.718      ;
; 0.472  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.719      ;
; 0.478  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.081      ; 1.723      ;
; 0.483  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[37] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.889      ; 1.536      ;
; 0.513  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.081      ; 1.758      ;
; 0.534  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.781      ;
; 0.535  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.782      ;
; 0.537  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.784      ;
; 0.538  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.785      ;
; 0.548  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[26] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.888      ; 1.600      ;
; 0.549  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[39] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.889      ; 1.602      ;
; 0.577  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[24] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.888      ; 1.629      ;
; 0.580  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.952      ; 2.626      ;
; 0.583  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[1]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.952      ; 2.629      ;
; 0.600  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.847      ;
; 0.603  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.081      ; 1.848      ;
; 0.603  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.850      ;
; 0.611  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[40] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.890      ; 1.665      ;
; 0.614  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[41] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.890      ; 1.668      ;
; 0.646  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[2]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.952      ; 2.692      ;
; 0.649  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[3]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.952      ; 2.695      ;
; 0.651  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[27] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.081      ; 1.896      ;
; 0.666  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[56] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.084      ; 1.914      ;
; 0.666  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.913      ;
; 0.669  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[57] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.084      ; 1.917      ;
; 0.669  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[49] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.916      ;
; 0.677  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.890      ; 1.731      ;
; 0.680  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[43] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.890      ; 1.734      ;
; 0.686  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[36] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.081      ; 1.931      ;
; 0.687  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[31] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.888      ; 1.739      ;
; 0.712  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.952      ; 2.758      ;
; 0.715  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[5]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.952      ; 2.761      ;
; 0.722  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[29] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.888      ; 1.774      ;
; 0.724  ; Shift_Left:sc3|shift_reg[22]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[22] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.086      ; 1.974      ;
; 0.732  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[58] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.084      ; 1.980      ;
; 0.732  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[50] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.979      ;
; 0.733  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[38] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.081      ; 1.978      ;
; 0.735  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[59] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.084      ; 1.983      ;
; 0.735  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[51] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 1.982      ;
; 0.741  ; Shift_Left:sc3|shift_reg[22]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.090      ; 1.995      ;
; 0.743  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.890      ; 1.797      ;
; 0.746  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.890      ; 1.800      ;
; 0.758  ; Shift_Left:sc4|shift_reg[42]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[42] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.093      ; 2.015      ;
; 0.774  ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.088      ; 2.026      ;
; 0.776  ; Shift_Left:sc3|shift_reg[48]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[48] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.093      ; 2.033      ;
; 0.777  ; Shift_Left:sc3|shift_reg[15]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[17] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.088      ; 2.029      ;
; 0.778  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[33] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.081      ; 2.023      ;
; 0.778  ; Shift_Left:sc4|shift_reg[45]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[45] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.088      ; 2.030      ;
; 0.778  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[6]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.952      ; 2.824      ;
; 0.780  ; Shift_Left:sc4|shift_reg[9]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[12] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.089      ; 2.033      ;
; 0.781  ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.952      ; 2.827      ;
; 0.784  ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; TDC:sc0|Regs:sc2|Reg_N:sc0|Reg[1]           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.095      ; 2.043      ;
; 0.785  ; Shift_Left:sc3|shift_reg[7]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[7]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.090      ; 2.039      ;
; 0.796  ; Shift_Left:sc4|shift_reg[29]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.082      ; 2.042      ;
; 0.798  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[60] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.084      ; 2.046      ;
; 0.798  ; Shift_Left:sc4|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[35] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.087      ; 2.049      ;
; 0.798  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[52] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 2.045      ;
; 0.800  ; Shift_Left:sc3|shift_reg[27]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[28] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.082      ; 2.046      ;
; 0.801  ; Shift_Left:sc3|shift_reg[34]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[61] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.084      ; 2.049      ;
; 0.801  ; Shift_Left:sc3|shift_reg[47]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.093      ; 2.058      ;
; 0.801  ; Shift_Left:sc4|shift_reg[26]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[53] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.083      ; 2.048      ;
; 0.803  ; Shift_Left:sc4|shift_reg[4]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[4]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.089      ; 2.056      ;
; 0.807  ; Shift_Left:sc3|shift_reg[22]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[30] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.090      ; 2.061      ;
; 0.809  ; Shift_Left:sc3|shift_reg[44]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[44] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.093      ; 2.066      ;
; 0.809  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[46] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.890      ; 1.863      ;
; 0.812  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[34] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.888      ; 1.864      ;
; 0.812  ; Shift_Left:sc4|shift_reg[24]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[47] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 0.890      ; 1.866      ;
; 0.815  ; Shift_Left:sc3|shift_reg[16]                        ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[16] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.089      ; 2.068      ;
; 0.816  ; Shift_Left:sc4|shift_reg[0]                         ; TDC:sc0|Regs:sc2|FReg:sc1|Reg_N:sc0|Reg[0]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q ; 0.000        ; 1.085      ; 2.065      ;
+--------+-----------------------------------------------------+---------------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.056 ; Shift_Left:sc4|shift_reg[16]                        ; Shift_Left:sc4|shift_reg[17]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 0.385      ;
; 0.058 ; Shift_Left:sc3|shift_reg[124]                       ; Shift_Left:sc3|shift_reg[125]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.388      ;
; 0.094 ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]                                                      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.540      ; 1.923      ;
; 0.099 ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q             ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q                                                                ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.044      ; 1.077      ;
; 0.101 ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[1]                                                                              ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.507      ; 0.542      ;
; 0.121 ; Global_P:sc1|FFD:sc6|Q                              ; Global_P:sc1|AFFD:sc8|qp[0]                                                                              ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 0.507      ; 0.562      ;
; 0.156 ; fsm_wr:sc7|Q2p_reg[3]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; Shift_Left:sc3|shift_reg[38]                        ; Shift_Left:sc3|shift_reg[39]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.489      ;
; 0.161 ; fsm_wr:sc7|Q1p_reg[7]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.490      ;
; 0.164 ; fsm_wr:sc7|Q1p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.493      ;
; 0.166 ; fsm_wr:sc7|Q2p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.496      ;
; 0.167 ; fsm_wr:sc7|Q1p_reg[6]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.496      ;
; 0.167 ; Shift_Left:sc3|shift_reg[12]                        ; Shift_Left:sc3|shift_reg[13]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.500      ;
; 0.169 ; Shift_Left:sc4|shift_reg[124]                       ; Shift_Left:sc4|shift_reg[125]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 0.503      ;
; 0.170 ; fsm_wr:sc7|Q1p_reg[11]                              ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.499      ;
; 0.170 ; Shift_Left:sc3|shift_reg[22]                        ; Shift_Left:sc3|shift_reg[23]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.503      ;
; 0.171 ; fsm_wr:sc7|Q1p_reg[8]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.497      ;
; 0.171 ; Shift_Left:sc4|shift_reg[12]                        ; Shift_Left:sc4|shift_reg[13]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 0.504      ;
; 0.171 ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[1]                                                                                         ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.593      ; 2.053      ;
; 0.173 ; fsm_wr:sc7|Q1p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.502      ;
; 0.174 ; fsm_wr:sc7|Q1p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a33~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.503      ;
; 0.177 ; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|AFFD:sc7|qp[1]                                                                              ; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.624      ; 1.840      ;
; 0.178 ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q                  ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                                                                     ; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.235      ; 1.347      ;
; 0.180 ; uart:sc6|tx_state                                   ; uart:sc6|tx_state                                                                                        ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart:sc6|tx_busy                                    ; uart:sc6|tx_busy                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; fsm_wr:sc7|Q2p_reg[5]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~portb_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.510      ;
; 0.181 ; fsm_wr:sc7|qp[2]                                    ; fsm_wr:sc7|qp[2]                                                                                         ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fsm_wr:sc7|Q2p_reg[10]                              ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a187~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.511      ;
; 0.183 ; fsm_wr:sc7|Q1p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a61~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.501      ;
; 0.183 ; fsm_wr:sc7|Q1p_reg[12]                              ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.512      ;
; 0.184 ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                                                                     ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.313      ;
; 0.188 ; fsm_wr:sc7|Q1p_reg[8]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.517      ;
; 0.188 ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q                                                                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.189 ; fsm_wr:sc7|Q1p_reg[3]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a61~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.507      ;
; 0.189 ; Shift_Left:sc3|shift_reg[60]                        ; Shift_Left:sc3|shift_reg[61]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.324      ;
; 0.190 ; Global_P:sc1|FFD:sc1|Q                              ; fsm_wr:sc7|qp[0]                                                                                         ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.593      ; 2.072      ;
; 0.191 ; fsm_wr:sc7|Q1p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.523      ;
; 0.191 ; Shift_Left:sc4|shift_reg[79]                        ; Shift_Left:sc4|shift_reg[80]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.325      ;
; 0.191 ; Shift_Left:sc3|shift_reg[40]                        ; Shift_Left:sc3|shift_reg[41]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.325      ;
; 0.191 ; Shift_Left:sc4|shift_reg[17]                        ; Shift_Left:sc4|shift_reg[18]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.325      ;
; 0.192 ; Shift_Left:sc4|shift_reg[77]                        ; Shift_Left:sc4|shift_reg[78]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.326      ;
; 0.192 ; Shift_Left:sc4|shift_reg[70]                        ; Shift_Left:sc4|shift_reg[71]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.326      ;
; 0.193 ; Shift_Left:sc3|shift_reg[59]                        ; Shift_Left:sc3|shift_reg[60]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.328      ;
; 0.193 ; Shift_Left:sc4|shift_reg[22]                        ; Shift_Left:sc4|shift_reg[23]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.327      ;
; 0.193 ; Shift_Left:sc4|shift_reg[21]                        ; Shift_Left:sc4|shift_reg[22]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.327      ;
; 0.194 ; fsm_wr:sc7|Q2p_reg[9]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a187~portb_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.524      ;
; 0.194 ; fsm_wr:sc7|Q1p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a215~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.535      ;
; 0.194 ; fsm_wr:sc7|Q1p_reg[4]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a215~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.535      ;
; 0.194 ; Shift_Left:sc4|shift_reg[20]                        ; Shift_Left:sc4|shift_reg[21]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.328      ;
; 0.194 ; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|AFFD:sc5|qp[0]                                                                                   ; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -0.250       ; 1.641      ; 1.874      ;
; 0.196 ; fsm_wr:sc7|Q1p_reg[0]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a215~porta_address_reg0 ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.537      ;
; 0.196 ; fsm_wr:sc7|Q1p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a47~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.534      ;
; 0.196 ; fsm_wr:sc7|Q1p_reg[1]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.528      ;
; 0.198 ; Shift_Left:sc3|shift_reg[88]                        ; Shift_Left:sc3|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Shift_Left:sc3|shift_reg[84]                        ; Shift_Left:sc3|shift_reg[85]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; Shift_Left:sc3|shift_reg[52]                        ; Shift_Left:sc3|shift_reg[53]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; Shift_Left:sc4|shift_reg[123]                       ; Shift_Left:sc4|shift_reg[124]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[121]                       ; Shift_Left:sc3|shift_reg[122]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[118]                       ; Shift_Left:sc3|shift_reg[119]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[118]                       ; Shift_Left:sc4|shift_reg[119]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[116]                       ; Shift_Left:sc4|shift_reg[117]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[113]                       ; Shift_Left:sc4|shift_reg[114]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[108]                       ; Shift_Left:sc4|shift_reg[109]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[107]                       ; Shift_Left:sc4|shift_reg[108]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[106]                       ; Shift_Left:sc4|shift_reg[107]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[105]                       ; Shift_Left:sc4|shift_reg[106]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[100]                       ; Shift_Left:sc4|shift_reg[101]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[95]                        ; Shift_Left:sc4|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[94]                        ; Shift_Left:sc3|shift_reg[95]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; Shift_Left:sc4|shift_reg[94]                        ; Shift_Left:sc4|shift_reg[95]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[93]                        ; Shift_Left:sc4|shift_reg[94]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[88]                        ; Shift_Left:sc4|shift_reg[89]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; Shift_Left:sc3|shift_reg[82]                        ; Shift_Left:sc3|shift_reg[83]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; Shift_Left:sc3|shift_reg[76]                        ; Shift_Left:sc3|shift_reg[77]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[73]                        ; Shift_Left:sc3|shift_reg[74]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[67]                        ; Shift_Left:sc3|shift_reg[68]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[64]                        ; Shift_Left:sc4|shift_reg[65]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[61]                        ; Shift_Left:sc4|shift_reg[62]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[50]                        ; Shift_Left:sc3|shift_reg[51]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[49]                        ; Shift_Left:sc3|shift_reg[50]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc4|shift_reg[39]                        ; Shift_Left:sc4|shift_reg[40]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Shift_Left:sc3|shift_reg[17]                        ; Shift_Left:sc3|shift_reg[18]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; Shift_Left:sc3|shift_reg[123]                       ; Shift_Left:sc3|shift_reg[124]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[120]                       ; Shift_Left:sc4|shift_reg[121]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[117]                       ; Shift_Left:sc3|shift_reg[118]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[113]                       ; Shift_Left:sc3|shift_reg[114]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[111]                       ; Shift_Left:sc4|shift_reg[112]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[111]                       ; Shift_Left:sc3|shift_reg[112]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[101]                       ; Shift_Left:sc3|shift_reg[102]                                                                            ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; fsm_wr:sc7|Q1p_reg[2]                               ; ram_dual:sc5|altsyncram:ram_block_rtl_0|altsyncram_6ch1:auto_generated|ram_block1a34~porta_address_reg0  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.532      ;
; 0.200 ; Shift_Left:sc3|shift_reg[95]                        ; Shift_Left:sc3|shift_reg[96]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.327      ;
; 0.200 ; Shift_Left:sc4|shift_reg[85]                        ; Shift_Left:sc4|shift_reg[86]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Shift_Left:sc4|shift_reg[83]                        ; Shift_Left:sc4|shift_reg[84]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Shift_Left:sc3|shift_reg[78]                        ; Shift_Left:sc3|shift_reg[79]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[63]                        ; Shift_Left:sc4|shift_reg[64]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[56]                        ; Shift_Left:sc3|shift_reg[57]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc4|shift_reg[56]                        ; Shift_Left:sc4|shift_reg[57]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[48]                        ; Shift_Left:sc3|shift_reg[49]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[47]                        ; Shift_Left:sc3|shift_reg[48]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; Shift_Left:sc3|shift_reg[45]                        ; Shift_Left:sc3|shift_reg[46]                                                                             ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
+-------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Global_P:sc1|FFD:sc5|Q'                                                                                                                                                      ;
+-------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                  ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 0.641 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.341      ; 3.181      ;
; 0.644 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.341      ; 3.184      ;
; 0.707 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.341      ; 3.247      ;
; 0.710 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.341      ; 3.250      ;
; 0.712 ; Shift_Left:sc4|shift_reg[36]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 1.947      ;
; 0.726 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.066      ; 1.956      ;
; 0.733 ; Shift_Left:sc4|shift_reg[4]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 1.969      ;
; 0.751 ; Shift_Left:sc3|shift_reg[15]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[15]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 1.986      ;
; 0.758 ; Shift_Left:sc3|shift_reg[3]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.073      ; 1.995      ;
; 0.762 ; Shift_Left:sc3|shift_reg[26]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 1.997      ;
; 0.763 ; Shift_Left:sc4|shift_reg[28]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.066      ; 1.993      ;
; 0.764 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[29]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.067      ; 1.995      ;
; 0.771 ; Shift_Left:sc3|shift_reg[22]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.007      ;
; 0.773 ; Shift_Left:sc4|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.068      ; 2.005      ;
; 0.773 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.341      ; 3.313      ;
; 0.776 ; Shift_Left:sc4|shift_reg[45]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[45]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.012      ;
; 0.776 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.341      ; 3.316      ;
; 0.782 ; Shift_Left:sc3|shift_reg[20]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.018      ;
; 0.782 ; Shift_Left:sc3|shift_reg[14]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[14]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.018      ;
; 0.782 ; Shift_Left:sc3|shift_reg[2]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.073      ; 2.019      ;
; 0.784 ; Shift_Left:sc3|shift_reg[7]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.073      ; 2.021      ;
; 0.784 ; Shift_Left:sc4|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.067      ; 2.015      ;
; 0.786 ; Shift_Left:sc4|shift_reg[2]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[2]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.022      ;
; 0.787 ; Shift_Left:sc4|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.067      ; 2.018      ;
; 0.787 ; Shift_Left:sc4|shift_reg[34]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 2.022      ;
; 0.789 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.066      ; 2.019      ;
; 0.790 ; Shift_Left:sc4|shift_reg[11]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 2.025      ;
; 0.791 ; Shift_Left:sc4|shift_reg[42]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.077      ; 2.032      ;
; 0.792 ; Shift_Left:sc3|shift_reg[121] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[121] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.088      ; 2.044      ;
; 0.792 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.066      ; 2.022      ;
; 0.793 ; Shift_Left:sc3|shift_reg[67]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[67]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.070      ; 2.027      ;
; 0.795 ; Shift_Left:sc3|shift_reg[4]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[4]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.031      ;
; 0.797 ; Shift_Left:sc3|shift_reg[47]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[47]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.077      ; 2.038      ;
; 0.800 ; Shift_Left:sc4|shift_reg[46]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.077      ; 2.041      ;
; 0.800 ; Shift_Left:sc4|shift_reg[40]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[40]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.036      ;
; 0.800 ; Shift_Left:sc3|shift_reg[12]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.036      ;
; 0.800 ; Shift_Left:sc4|shift_reg[9]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.036      ;
; 0.800 ; Shift_Left:sc3|shift_reg[5]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.036      ;
; 0.801 ; Shift_Left:sc3|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[20]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.037      ;
; 0.804 ; Shift_Left:sc3|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.040      ;
; 0.805 ; Shift_Left:sc4|shift_reg[44]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.041      ;
; 0.807 ; Shift_Left:sc4|shift_reg[8]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[8]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.068      ; 2.039      ;
; 0.807 ; Shift_Left:sc3|shift_reg[6]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.073      ; 2.044      ;
; 0.810 ; Shift_Left:sc4|shift_reg[38]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 2.045      ;
; 0.812 ; Shift_Left:sc3|shift_reg[16]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[16]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.048      ;
; 0.813 ; Shift_Left:sc4|shift_reg[0]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.068      ; 2.045      ;
; 0.816 ; Shift_Left:sc3|shift_reg[55]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[55]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.077      ; 2.057      ;
; 0.822 ; Shift_Left:sc3|shift_reg[46]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[46]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.077      ; 2.063      ;
; 0.824 ; Shift_Left:sc3|shift_reg[25]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[25]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.066      ; 2.054      ;
; 0.826 ; Shift_Left:sc4|shift_reg[28]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.066      ; 2.056      ;
; 0.826 ; Shift_Left:sc4|shift_reg[6]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.068      ; 2.058      ;
; 0.829 ; Shift_Left:sc4|shift_reg[57]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[57]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.074      ; 2.067      ;
; 0.829 ; Shift_Left:sc4|shift_reg[28]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.066      ; 2.059      ;
; 0.831 ; Shift_Left:sc3|shift_reg[122] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[122] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.088      ; 2.083      ;
; 0.839 ; Shift_Left:sc4|shift_reg[49]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[49]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.077      ; 2.080      ;
; 0.839 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[6]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.341      ; 3.379      ;
; 0.842 ; Shift_Left:sc4|shift_reg[72]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[72]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.082      ; 2.088      ;
; 0.842 ; Shift_Left:sc4|shift_reg[33]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 2.077      ;
; 0.842 ; Global_P:sc1|FFD:sc1|Q        ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[7]   ; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 2.341      ; 3.382      ;
; 0.843 ; Shift_Left:sc4|shift_reg[30]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.066      ; 2.073      ;
; 0.843 ; Shift_Left:sc3|shift_reg[38]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 2.078      ;
; 0.844 ; Shift_Left:sc3|shift_reg[42]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[42]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.073      ; 2.081      ;
; 0.844 ; Shift_Left:sc4|shift_reg[5]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.068      ; 2.076      ;
; 0.845 ; Shift_Left:sc4|shift_reg[12]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[12]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.081      ;
; 0.846 ; Shift_Left:sc3|shift_reg[34]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.066      ; 2.076      ;
; 0.847 ; Shift_Left:sc3|shift_reg[27]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[27]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.066      ; 2.077      ;
; 0.849 ; Shift_Left:sc3|shift_reg[52]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[52]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.077      ; 2.090      ;
; 0.850 ; Shift_Left:sc4|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.067      ; 2.081      ;
; 0.850 ; Shift_Left:sc4|shift_reg[34]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[36]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 2.085      ;
; 0.853 ; Shift_Left:sc4|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.067      ; 2.084      ;
; 0.853 ; Shift_Left:sc4|shift_reg[34]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 2.088      ;
; 0.854 ; Shift_Left:sc3|shift_reg[1]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[1]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.073      ; 2.091      ;
; 0.854 ; Shift_Left:sc3|shift_reg[10]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[10]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 2.089      ;
; 0.855 ; Shift_Left:sc4|shift_reg[26]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[26]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.066      ; 2.085      ;
; 0.855 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[38]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.066      ; 2.085      ;
; 0.858 ; Shift_Left:sc4|shift_reg[29]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[39]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.066      ; 2.088      ;
; 0.860 ; Shift_Left:sc4|shift_reg[36]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[37]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 2.095      ;
; 0.862 ; Shift_Left:sc3|shift_reg[0]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[0]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.073      ; 2.099      ;
; 0.863 ; Shift_Left:sc3|shift_reg[9]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[9]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.068      ; 2.095      ;
; 0.864 ; Shift_Left:sc4|shift_reg[120] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[120] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.092      ; 2.120      ;
; 0.864 ; Shift_Left:sc3|shift_reg[53]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[53]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.077      ; 2.105      ;
; 0.867 ; Shift_Left:sc3|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[22]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.103      ;
; 0.870 ; Shift_Left:sc4|shift_reg[58]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[58]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.074      ; 2.108      ;
; 0.870 ; Shift_Left:sc3|shift_reg[19]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[23]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.106      ;
; 0.871 ; Shift_Left:sc3|shift_reg[44]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[44]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.077      ; 2.112      ;
; 0.873 ; Shift_Left:sc4|shift_reg[96]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[96]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.073      ; 2.110      ;
; 0.873 ; Shift_Left:sc4|shift_reg[43]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[43]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.073      ; 2.110      ;
; 0.874 ; Shift_Left:sc4|shift_reg[113] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[113] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.092      ; 2.130      ;
; 0.874 ; Shift_Left:sc4|shift_reg[31]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[35]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 2.109      ;
; 0.875 ; Shift_Left:sc4|shift_reg[81]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[81]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.079      ; 2.118      ;
; 0.875 ; Shift_Left:sc3|shift_reg[65]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[65]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.070      ; 2.109      ;
; 0.875 ; Shift_Left:sc3|shift_reg[17]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[17]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 2.110      ;
; 0.876 ; Shift_Left:sc3|shift_reg[11]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[11]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.112      ;
; 0.879 ; Shift_Left:sc3|shift_reg[18]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[18]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 2.114      ;
; 0.879 ; Shift_Left:sc3|shift_reg[21]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[21]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.071      ; 2.114      ;
; 0.880 ; Shift_Left:sc3|shift_reg[114] ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[114] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.088      ; 2.132      ;
; 0.881 ; Shift_Left:sc4|shift_reg[69]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[69]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.073      ; 2.118      ;
; 0.881 ; Shift_Left:sc4|shift_reg[4]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[5]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.072      ; 2.117      ;
; 0.882 ; Shift_Left:sc3|shift_reg[56]  ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[56]  ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.075      ; 2.121      ;
; 0.882 ; Shift_Left:sc4|shift_reg[3]   ; Global_P:sc1|FReg:sc4|Reg_N:sc0|Reg[3]   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q ; 0.000        ; 1.069      ; 2.115      ;
+-------+-------------------------------+------------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; -2.113 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -1.235     ; 1.035      ;
; -2.020 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; 0.250        ; -1.235     ; 0.942      ;
+--------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; -2.028 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -1.249     ; 0.936      ;
; -1.949 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; 0.250        ; -1.249     ; 0.857      ;
+--------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; -1.974 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.045     ; 1.086      ;
; -1.807 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; 0.250        ; -1.045     ; 0.919      ;
+--------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.900 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.152     ; 0.905      ;
; -1.819 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; 0.250        ; -1.152     ; 0.824      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.343 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.507     ; 0.993      ;
; -1.251 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0.250        ; -0.507     ; 0.901      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Trigger'                                                                                                                                   ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.830 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.258      ; 1.235      ;
; -0.652 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; 0.250        ; 0.258      ; 1.057      ;
+--------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Hit'                                                                                                                             ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.739 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.500        ; 1.923      ; 3.244      ;
; -0.529 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.500        ; 1.923      ; 3.044      ;
; 0.135  ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 1.000        ; 1.923      ; 2.870      ;
; 0.141  ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 1.000        ; 0.749      ; 1.595      ;
; 0.183  ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 1.000        ; 1.923      ; 2.832      ;
+--------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.491 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 2.259      ;
; -0.491 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 2.259      ;
; -0.491 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 2.259      ;
; -0.491 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 2.259      ;
; -0.491 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 2.259      ;
; -0.491 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 2.259      ;
; -0.491 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 2.259      ;
; -0.360 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 2.128      ;
; -0.360 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 2.128      ;
; -0.360 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 2.128      ;
; -0.360 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 2.128      ;
; -0.360 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 2.128      ;
; -0.360 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 2.128      ;
; -0.360 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.226      ; 2.128      ;
; 1.346  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.045     ; 1.086      ;
; 1.346  ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.045     ; 1.086      ;
; 1.496  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.045     ; 0.936      ;
; 1.496  ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.045     ; 0.936      ;
; 1.513  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.045     ; 0.919      ;
; 1.513  ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.045     ; 0.919      ;
; 1.575  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.045     ; 0.857      ;
; 1.575  ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.045     ; 0.857      ;
+--------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sc2|sc0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.209 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.540      ; 2.038      ;
; 0.209 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.540      ; 2.038      ;
; 0.209 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.540      ; 2.038      ;
; 0.209 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.540      ; 2.038      ;
; 0.209 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.540      ; 2.038      ;
; 0.209 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.540      ; 2.038      ;
; 0.209 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.540      ; 2.038      ;
; 0.662 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.791      ;
; 0.662 ; TDC:sc0|AFFD:sc5|qp[0]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.791      ;
; 0.705 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc1|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.834      ;
; 0.705 ; TDC:sc0|AFFD:sc5|qp[1]      ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.834      ;
; 0.740 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.867      ;
; 0.740 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.867      ;
; 0.818 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.945      ;
; 0.818 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc1|Q           ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.945      ;
; 5.339 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[0] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.540      ; 2.168      ;
; 5.339 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[1] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.540      ; 2.168      ;
; 5.339 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[2] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.540      ; 2.168      ;
; 5.339 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[3] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.540      ; 2.168      ;
; 5.339 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[4] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.540      ; 2.168      ;
; 5.339 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[5] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.540      ; 2.168      ;
; 5.339 ; Global_P:sc1|FFD:sc1|Q      ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -5.000       ; 1.540      ; 2.168      ;
+-------+-----------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Hit'                                                                                                                             ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.413 ; Global_P:sc1|FFD:sc6|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit         ; 0.000        ; 0.881      ; 1.398      ;
; 0.506 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; 0.000        ; 1.998      ; 2.713      ;
; 0.538 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; 0.000        ; 1.998      ; 2.755      ;
; 1.215 ; Global_P:sc1|FFD:sc1|Q ; TDC:sc0|FFD:sc6|Q ; Global_P:sc1|FFD:sc1|Q                              ; Hit         ; -0.500       ; 1.998      ; 2.922      ;
; 1.393 ; TDC:sc0|FFD:sc4|Q      ; TDC:sc0|FFD:sc6|Q ; TDC:sc0|FFD:sc4|Q                                   ; Hit         ; -0.500       ; 1.998      ; 3.110      ;
+-------+------------------------+-------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Trigger'                                                                                                                                   ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 0.428 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.651      ; 1.003      ;
; 0.491 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc1|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger     ; -0.250       ; 0.651      ; 1.066      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.069 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.130     ; 0.843      ;
; 1.108 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|FFD:sc6|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; -0.250       ; -0.130     ; 0.882      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Global_P:sc1|FFD:sc1|Q'                                                                                                                                                ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                 ; Launch Clock                                        ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+
; 1.653 ; Global_P:sc1|AFFD:sc8|qp[0] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -0.690     ; 0.867      ;
; 1.731 ; Global_P:sc1|AFFD:sc8|qp[1] ; Global_P:sc1|Synchronizer:sc2|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q ; -0.250       ; -0.690     ; 0.945      ;
+-------+-----------------------------+-----------------------------------------+-----------------------------------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q'                                                                                                                               ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                ; Launch Clock                                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.656 ; Global_P:sc1|AFFD:sc7|qp[0] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -0.802     ; 0.758      ;
; 1.704 ; Global_P:sc1|AFFD:sc7|qp[1] ; Global_P:sc1|FFD:sc5|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q ; -0.250       ; -0.802     ; 0.806      ;
+-------+-----------------------------+------------------------+-----------------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q'                                                                                                                     ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node           ; Launch Clock                                        ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.788 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -0.901     ; 0.791      ;
; 1.831 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|FFD:sc4|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q ; -0.250       ; -0.901     ; 0.834      ;
+-------+------------------------+-------------------+-----------------------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TDC:sc0|FFD:sc6|Q'                                                                                                                                      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                            ; Launch Clock                                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+
; 1.870 ; TDC:sc0|AFFD:sc5|qp[0] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -0.887     ; 0.887      ;
; 1.898 ; TDC:sc0|AFFD:sc5|qp[1] ; TDC:sc0|Synchronizer:sc0|FFD:sc0|Q ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q ; -0.250       ; -0.887     ; 0.915      ;
+-------+------------------------+------------------------------------+-----------------------------------------------------+-------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.973 ns




+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; -18.034   ; -0.055 ; -4.195   ; 0.209   ; -1.481              ;
;  CLK0                                                ; N/A       ; N/A    ; N/A      ; N/A     ; 9.577               ;
;  Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; N/A       ; N/A    ; -2.648   ; 1.069   ; -1.285              ;
;  Global_P:sc1|FFD:sc1|Q                              ; N/A       ; N/A    ; -3.870   ; 1.653   ; -1.285              ;
;  Global_P:sc1|FFD:sc5|Q                              ; -12.119   ; 0.641  ; N/A      ; N/A     ; -1.285              ;
;  Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; N/A       ; N/A    ; -3.775   ; 1.656   ; -1.285              ;
;  Hit                                                 ; N/A       ; N/A    ; -1.725   ; 0.413   ; -1.481              ;
;  TDC:sc0|FFD:sc4|Q                                   ; -12.268   ; -0.055 ; N/A      ; N/A     ; -1.285              ;
;  TDC:sc0|FFD:sc6|Q                                   ; N/A       ; N/A    ; -4.195   ; 1.870   ; -1.285              ;
;  TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; N/A       ; N/A    ; -4.043   ; 1.788   ; -1.285              ;
;  Trigger                                             ; N/A       ; N/A    ; -1.833   ; 0.428   ; -1.481              ;
;  sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -18.034   ; 0.056  ; -1.201   ; 0.209   ; -1.193              ;
; Design-wide TNS                                      ; -6547.27  ; -0.055 ; -30.496  ; 0.0     ; -1417.555           ;
;  CLK0                                                ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; N/A       ; N/A    ; -2.648   ; 0.000   ; -1.285              ;
;  Global_P:sc1|FFD:sc1|Q                              ; N/A       ; N/A    ; -3.870   ; 0.000   ; -1.285              ;
;  Global_P:sc1|FFD:sc5|Q                              ; -1023.563 ; 0.000  ; N/A      ; N/A     ; -164.480            ;
;  Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; N/A       ; N/A    ; -3.775   ; 0.000   ; -1.285              ;
;  Hit                                                 ; N/A       ; N/A    ; -1.725   ; 0.000   ; -2.766              ;
;  TDC:sc0|FFD:sc4|Q                                   ; -1072.627 ; -0.055 ; N/A      ; N/A     ; -172.190            ;
;  TDC:sc0|FFD:sc6|Q                                   ; N/A       ; N/A    ; -4.195   ; 0.000   ; -1.285              ;
;  TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; N/A       ; N/A    ; -4.043   ; 0.000   ; -1.285              ;
;  Trigger                                             ; N/A       ; N/A    ; -1.833   ; 0.000   ; -2.766              ;
;  sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; -4451.080 ; 0.000  ; -8.407   ; 0.000   ; -1068.928           ;
+------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FCout1        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FCout2        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; One                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Zero                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger                 ; LVDS         ; 2000 ps         ; 2000 ps         ;
; init                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Hit                     ; LVDS         ; 2000 ps         ; 2000 ps         ;
; CLK0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger(n)              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; Hit(n)                  ; LVDS         ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FCout1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FCout2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FCout1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FCout2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FCout1        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FCout2        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q                              ; 128      ; 128      ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q                              ; 16512    ; 0        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 2        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 2        ; 1        ; 0        ;
; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 987312   ; 0        ; 2        ; 2        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 9805     ; 4        ; 0        ; 14       ;
; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 939712   ; 0        ; 2        ; 2        ;
; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 1        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q                                   ; 16518    ; 0        ; 0        ; 0        ;
; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q                                   ; 128      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc5|Q                              ; 128      ; 128      ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc5|Q                              ; 16512    ; 0        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 1        ; 2        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 2        ; 1        ; 0        ;
; Global_P:sc1|FFD:sc5|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 987312   ; 0        ; 2        ; 2        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 9805     ; 4        ; 0        ; 14       ;
; TDC:sc0|FFD:sc4|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 939712   ; 0        ; 2        ; 2        ;
; TDC:sc0|FFD:sc6|Q                                   ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 1        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc4|Q                                   ; 16518    ; 0        ; 0        ; 0        ;
; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc4|Q                                   ; 128      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                    ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q                              ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 0        ; 2        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit                                                 ; 1        ; 0        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; TDC:sc0|FFD:sc4|Q                                   ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 7        ; 7        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 8        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q                                   ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger                                             ; 0        ; 2        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                     ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|FFD:sc1|Q                              ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; 0        ; 2        ; 0        ; 0        ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Hit                                                 ; 1        ; 0        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; TDC:sc0|FFD:sc4|Q                                   ; Hit                                                 ; 1        ; 1        ; 0        ; 0        ;
; Global_P:sc1|FFD:sc1|Q                              ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 7        ; 7        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 8        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|FFD:sc6|Q                                   ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; 0        ; 2        ; 0        ; 0        ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Trigger                                             ; 0        ; 2        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 755   ; 755  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 515   ; 515  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; Target                                              ; Clock                                               ; Type      ; Status      ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+
; CLK0                                                ; CLK0                                                ; Base      ; Constrained ;
; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] ; Base      ; Constrained ;
; Global_P:sc1|FFD:sc1|Q                              ; Global_P:sc1|FFD:sc1|Q                              ; Base      ; Constrained ;
; Global_P:sc1|FFD:sc5|Q                              ; Global_P:sc1|FFD:sc5|Q                              ; Base      ; Constrained ;
; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q           ; Base      ; Constrained ;
; Hit                                                 ; Hit                                                 ; Base      ; Constrained ;
; TDC:sc0|FFD:sc4|Q                                   ; TDC:sc0|FFD:sc4|Q                                   ; Base      ; Constrained ;
; TDC:sc0|FFD:sc6|Q                                   ; TDC:sc0|FFD:sc6|Q                                   ; Base      ; Constrained ;
; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q                ; Base      ; Constrained ;
; Trigger                                             ; Trigger                                             ; Base      ; Constrained ;
; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; sc2|sc0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; One        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Zero       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; init       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FCout1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FCout2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; One        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Zero       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; init       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FCout1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FCout2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sun Mar 31 10:10:59 2024
Info: Command: quartus_sta Timestamp -c Timestamp
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Timestamp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK0 CLK0
    Info (332110): create_generated_clock -source {sc2|sc0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {sc2|sc0|altpll_component|auto_generated|pll1|clk[0]} {sc2|sc0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Trigger Trigger
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6]
    Info (332105): create_clock -period 1.000 -name TDC:sc0|FFD:sc6|Q TDC:sc0|FFD:sc6|Q
    Info (332105): create_clock -period 1.000 -name TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q
    Info (332105): create_clock -period 1.000 -name Hit Hit
    Info (332105): create_clock -period 1.000 -name TDC:sc0|FFD:sc4|Q TDC:sc0|FFD:sc4|Q
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|FFD:sc5|Q Global_P:sc1|FFD:sc5|Q
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q
    Info (332105): create_clock -period 1.000 -name Global_P:sc1|FFD:sc1|Q Global_P:sc1|FFD:sc1|Q
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -18.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -18.034           -4451.080 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -12.268           -1072.627 TDC:sc0|FFD:sc4|Q 
    Info (332119):   -12.119           -1023.563 Global_P:sc1|FFD:sc5|Q 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.334               0.000 TDC:sc0|FFD:sc4|Q 
    Info (332119):     1.530               0.000 Global_P:sc1|FFD:sc5|Q 
Info (332146): Worst-case recovery slack is -4.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.195              -4.195 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -4.043              -4.043 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -3.870              -3.870 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -3.775              -3.775 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -2.648              -2.648 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.833              -1.833 Trigger 
    Info (332119):    -1.725              -1.725 Hit 
    Info (332119):    -1.201              -8.407 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.484               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.797               0.000 Trigger 
    Info (332119):     1.221               0.000 Hit 
    Info (332119):     1.798               0.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):     2.946               0.000 Global_P:sc1|FFD:sc1|Q 
    Info (332119):     2.984               0.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):     3.270               0.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     3.415               0.000 TDC:sc0|FFD:sc6|Q 
Info (332146): Worst-case minimum pulse width slack is -1.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.481              -2.766 Hit 
    Info (332119):    -1.481              -2.766 Trigger 
    Info (332119):    -1.285            -172.190 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.285            -164.480 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.285              -1.285 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -1.193           -1068.928 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.894               0.000 CLK0 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.453 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -16.448
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.448           -3911.623 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -10.857            -954.594 TDC:sc0|FFD:sc4|Q 
    Info (332119):   -10.727            -911.562 Global_P:sc1|FFD:sc5|Q 
Info (332146): Worst-case hold slack is 0.133
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.133               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.394               0.000 TDC:sc0|FFD:sc4|Q 
    Info (332119):     1.512               0.000 Global_P:sc1|FFD:sc5|Q 
Info (332146): Worst-case recovery slack is -3.794
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.794              -3.794 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -3.667              -3.667 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -3.475              -3.475 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -3.410              -3.410 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -2.351              -2.351 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.535              -1.535 Trigger 
    Info (332119):    -1.349              -1.349 Hit 
    Info (332119):    -0.957              -6.699 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.390               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.645               0.000 Trigger 
    Info (332119):     1.064               0.000 Hit 
    Info (332119):     1.626               0.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):     2.692               0.000 Global_P:sc1|FFD:sc1|Q 
    Info (332119):     2.741               0.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):     3.013               0.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     3.132               0.000 TDC:sc0|FFD:sc6|Q 
Info (332146): Worst-case minimum pulse width slack is -1.481
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.481              -2.766 Hit 
    Info (332119):    -1.481              -2.766 Trigger 
    Info (332119):    -1.285            -172.190 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.285            -164.480 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.285              -1.285 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.285              -1.285 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -1.285              -1.285 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -1.149           -1029.504 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.890               0.000 CLK0 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.558 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.898
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.898           -1598.086 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.163            -532.175 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -6.079            -507.431 Global_P:sc1|FFD:sc5|Q 
Info (332146): Worst-case hold slack is -0.055
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.055              -0.055 TDC:sc0|FFD:sc4|Q 
    Info (332119):     0.056               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.641               0.000 Global_P:sc1|FFD:sc5|Q 
Info (332146): Worst-case recovery slack is -2.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.113              -2.113 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -2.028              -2.028 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):    -1.974              -1.974 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.900              -1.900 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.343              -1.343 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -0.830              -0.830 Trigger 
    Info (332119):    -0.739              -0.739 Hit 
    Info (332119):    -0.491              -3.437 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.209               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.413               0.000 Hit 
    Info (332119):     0.428               0.000 Trigger 
    Info (332119):     1.069               0.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):     1.653               0.000 Global_P:sc1|FFD:sc1|Q 
    Info (332119):     1.656               0.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):     1.788               0.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     1.870               0.000 TDC:sc0|FFD:sc6|Q 
Info (332146): Worst-case minimum pulse width slack is -1.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.283              -2.283 Hit 
    Info (332119):    -1.283              -2.283 Trigger 
    Info (332119):    -1.000            -134.000 TDC:sc0|FFD:sc4|Q 
    Info (332119):    -1.000            -128.000 Global_P:sc1|FFD:sc5|Q 
    Info (332119):    -1.000              -1.000 Global_P:sc1|Coarse_Counter:sc0|Counter_N:sc0|qp[6] 
    Info (332119):    -1.000              -1.000 Global_P:sc1|FFD:sc1|Q 
    Info (332119):    -1.000              -1.000 Global_P:sc1|Synchronizer:sc2|FFD_N:sc2|Q 
    Info (332119):    -1.000              -1.000 TDC:sc0|FFD:sc6|Q 
    Info (332119):    -1.000              -1.000 TDC:sc0|Synchronizer:sc0|FFD_N:sc2|Q 
    Info (332119):     0.500               0.000 sc2|sc0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.577               0.000 CLK0 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.973 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Sun Mar 31 10:11:19 2024
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:19


