{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 14:04:44 2020 " "Info: Processing started: Fri Nov 27 14:04:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aaa -c aaa " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off aaa -c aaa" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aaa.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file aaa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aaa-structural " "Info: Found design unit 1: aaa-structural" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (Adder  Subtractor 4 bit)/aaa.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 EXOR2_gate-behavioral " "Info: Found design unit 2: EXOR2_gate-behavioral" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (Adder  Subtractor 4 bit)/aaa.vhd" 111 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Adder_4-behavioral " "Info: Found design unit 3: Adder_4-behavioral" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (Adder  Subtractor 4 bit)/aaa.vhd" 141 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 aaa " "Info: Found entity 1: aaa" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (Adder  Subtractor 4 bit)/aaa.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 EXOR2_gate " "Info: Found entity 2: EXOR2_gate" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (Adder  Subtractor 4 bit)/aaa.vhd" 105 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 Adder_4 " "Info: Found entity 3: Adder_4" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (Adder  Subtractor 4 bit)/aaa.vhd" 122 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "aaa " "Info: Elaborating entity \"aaa\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXOR2_gate EXOR2_gate:C085 " "Info: Elaborating entity \"EXOR2_gate\" for hierarchy \"EXOR2_gate:C085\"" {  } { { "aaa.vhd" "C085" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (Adder  Subtractor 4 bit)/aaa.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_4 Adder_4:C193 " "Info: Elaborating entity \"Adder_4\" for hierarchy \"Adder_4:C193\"" {  } { { "aaa.vhd" "C193" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (Adder  Subtractor 4 bit)/aaa.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Info: Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4444 " "Info: Allocated 4444 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 14:04:59 2020 " "Info: Processing ended: Fri Nov 27 14:04:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
