Source Block: oh/src/spi/hdl/spi_slave_regs.v@55:65@HdlIdDef
   
   reg [63:0] 	   core_regs;
   reg [7:0] 	   user_regs[UREGS-1:0];
   reg [511:0]     spi_regs;
   wire [63:0] 	   core_data;   
   integer 	   i;

   //#####################################
   //# SPI DECODE
   //#####################################
   

Diff Content:
+ 60    /*AUTOWIRE*/
+ 60    wire [4:0]		ctrlmode_in;		// From pe2 of packet2emesh.v
+ 60    wire [AW-1:0]	data_in;		// From pe2 of packet2emesh.v
+ 60    wire [1:0]		datamode_in;		// From pe2 of packet2emesh.v
+ 60    wire [AW-1:0]	dstaddr_in;		// From pe2 of packet2emesh.v
+ 60    wire [AW-1:0]	srcaddr_in;		// From pe2 of packet2emesh.v
+ 60    wire			write_in;		// From pe2 of packet2emesh.v

Clone Blocks:
Clone Blocks 1:
oh/src/spi/hdl/spi_slave_regs.v@54:64
   reg [7:0] 	   spi_psize;
   
   reg [63:0] 	   core_regs;
   reg [7:0] 	   user_regs[UREGS-1:0];
   reg [511:0]     spi_regs;
   wire [63:0] 	   core_data;   
   integer 	   i;

   //#####################################
   //# SPI DECODE
   //#####################################

