100 Days of RTL Coding Challenge

By Guru Nandini Devi | Verilog HDL | Digital Design | RTL Simulation

Welcome to my journey of exploring and mastering Register Transfer Level (RTL) design using Verilog HDL. This challenge is designed to strengthen my fundamentals in VLSI, covering combinational and sequential circuits, arithmetic units, and more â€” all backed by simulation and waveform verification.

ğŸ“… Weekly Progress Overview

ğŸ”¹ Week 1:

ğŸ“ŒDay -01: Basic Gates and Circuits
        AND, OR, NOT, NAND, NOR, XOR, XNOR Gates

ğŸ“ŒDay - 02: Half Adder

ğŸ“ŒDay - 03: Full Adder

ğŸ“ŒDay - 04: Half Subtractor

ğŸ“ŒDay - 05: Full Subtractor

ğŸ“ŒDay - 06: 2:1 Multiplexer

ğŸ“ŒDay - 07: 4:1 Multiplexer


ğŸ”¹ Week 2: 

ğŸ“ŒDay - 08:  8:1 Multiplexer 

ğŸ“ŒDay - 09:  1:2 Demultiplexer 

ğŸ“ŒDay - 10: 1:4 Demultiplexer 

ğŸ“ŒDay - 11: 2:4 Decoder 

ğŸ“ŒDay - 12: 3:8 Decoder 

ğŸ“ŒDay - 13: 4:2 Encoder 

ğŸ“ŒDay - 14: 8:3 Encoder


ğŸ”¹ Week 3:

ğŸ“ŒDay - 15:  Priority Encoder 

ğŸ“ŒDay - 16:  4-bit Ripple Carry Adder 

ğŸ“ŒDay - 17:  Carry Lookahead Adder 

ğŸ“ŒDay - 18:  2-bit Binary Multiplier 

ğŸ“ŒDay - 19:  BCD Adder 

ğŸ“ŒDay - 20:  Parity Generator 

ğŸ“ŒDay - 21:  Parity Checker


ğŸ”¹ Week 4: 

ğŸ“ŒDay - 22:  4-Bit ALU 

ğŸ“ŒDay - 23:  8-Bit ALU 

ğŸ“ŒDay - 24:  8-Bit ALU with 6 operations 

ğŸ“ŒDay - 25:  Binary to Gray 

ğŸ“ŒDay - 26:  Gray to Binary 

ğŸ“ŒDay - 27:  D-Flip Flop 

ğŸ“ŒDay - 28:  JK Flip Flop  



ğŸ”¹ Week 5: 

ğŸ“ŒDay - 29:  T Flipflop 

ğŸ“ŒDay - 30:  SR Flipflop 

ğŸ“ŒDay - 31:  D Latch 

ğŸ“ŒDay - 32:  JK Latch 

ğŸ“ŒDay - 33:  T Latch 

ğŸ“ŒDay - 34:  Left Shift register 

ğŸ“ŒDay - 35:  Right Shift register 


ğŸ›  Tools & Technologies
Verilog HDL

Simulation Tools : EDA Playground

GTKWave (for waveform analysis)

GitHub for version control and portfolio building

ğŸš€ Whatâ€™s Next?
The upcoming weeks will explore:
âœ”ï¸ Sequential Machines (FSMs)
âœ”ï¸ Memory Elements (RAM/ROM)
âœ”ï¸ Counters, Timers
âœ”ï¸ Testbench Design
âœ”ï¸ Mini RTL Projects

ğŸ‘©â€ğŸ’» Connect With Me
If youâ€™re passionate about VLSI, RTL Design, or Verilog, feel free to connect and collaborate!

ğŸ“Œ #100DaysOfRTL | #Verilog | #VLSI | #DigitalDesign | #HardwareDevelopment


