# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Question5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# couldn't create error file for command: permission denied
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST133/Final_4 {C:/Users/carib/CST133/Final_4/Question5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:52:13 on Dec 15,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST133/Final_4" C:/Users/carib/CST133/Final_4/Question5.v 
# -- Compiling module Question5
# 
# Top level modules:
# 	Question5
# End time: 08:52:13 on Dec 15,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.Question5
# vsim work.Question5 
# Start time: 08:52:28 on Dec 15,2022
# Loading work.Question5
add wave sim:/Question5/*
force -freeze sim:/Question5/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/Question5/updn 1 0, 0 {750 ps} -r 1500
force -freeze sim:/Question5/emg 0 0, 1 {945 ps} -r 1890
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 16:20:20 on Jan 11,2023, Elapsed time: 655:27:52
# Errors: 0, Warnings: 0
