<p> </p><p><u>Executive Summary</u></p><p>Tiger team completed third week in daily taskforce mode, working collaboratively with Synopsys and across the company to enable delivery of the Ncore Fast Models.  Implementation of the NCB with Proxy Cache is underway.  Progress continues on the Ncore3  Architecture Specifications, content and remaining timeline review with HW Design / Verification team.  Good demos provided to the Company and Board meetings with feedback received and more interest in seeing Storyboards and broader context of the Ncore3 User flow.  Ncore Concerto units progressing in bring-up with DMI passing 1k+ coherent reads and IO-AIU having reads and writes brought up with and without cache.  CodaCache critical path to achieving first production release is timing and performance bug fix closure to enabling final regressions and QA.  Planned CodaCache1.0-rc1 and CodaCache1.0-rc2 to enable closure and support of 5/25/2018 ship date.</p><p>Legato HW and Verification team completed all necessary deliverables for IE2.</p><p> </p><p><u>Results</u></p><ul><li> </li></ul><p><u>Highlights</u></p><ul><li>Maestro CodaCache and Ncore3 Legato demos provided to Company and Board meetings.</li><li> </li></ul><p><u>Lowlights</u></p><ul><li><u> </u></li></ul><p><u>Key Deliverables</u></p><p> </p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p>Deliverable</p></td><td class="confluenceTd"><p>Release Date</p></td><td class="confluenceTd"><p>Risks</p></td><td class="confluenceTd"><p>Notes</p></td></tr><tr><td class="confluenceTd"><p>Ncore1.6.4</p></td><td class="confluenceTd"><p>6/30/2018</p></td><td class="confluenceTd"><p>Machine cycles.</p></td><td class="confluenceTd"><p>For Toshiba Visconti-5.5</p></td></tr><tr><td class="confluenceTd"><p>Ncore2.5</p></td><td class="confluenceTd"><p>5/11/2018</p></td><td class="confluenceTd"><p>High bug rate</p></td><td class="confluenceTd"><p>Critical path is Ncore Fast Perf Models functionality/stability.</p></td></tr><tr><td class="confluenceTd"><p>Ncore2.6</p></td><td class="confluenceTd"><p>6/08/2018</p></td><td class="confluenceTd"><p>New model in 6 wks.</p></td><td class="confluenceTd"><p>Proxy$ Fast Models</p></td></tr><tr><td class="confluenceTd"><p>Ncore2.7</p></td><td class="confluenceTd"><p>8/31/2018</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>CMC Fast Models + Multi SF.</p></td></tr><tr><td class="confluenceTd"><p>CodaCache1.0</p></td><td class="confluenceTd"><p>5/25/2018</p></td><td class="confluenceTd"><p>Timing and performance bug fixes.</p></td><td class="confluenceTd"><p>Brand new IP.  Lots has to come together for first release.</p></td></tr><tr><td class="confluenceTd"><p>Piano2.3</p><p>Piano2.4</p></td><td class="confluenceTd"><p>TBD</p><p>TBD</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Timing Debugger, Critical Path Analysis</p><p>Latency Reporting, Critical Path Optim</p></td></tr><tr><td class="confluenceTd"><p>Ncore3.0</p></td><td class="confluenceTd"><p>12/07/2018</p></td><td class="confluenceTd"><p>Ncore2.x scope for EyeQ6 will impact by 8wk</p></td><td class="confluenceTd"><p>Looking at scope options to hold schedule.</p></td></tr><tr><td class="confluenceTd"><p>Presto1.0</p></td><td class="confluenceTd"><p>3/31/2019</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>On track but early</p></td></tr></tbody></table></div><p> </p><p><u>Engineering Progress</u></p><p> </p><ul><li>Architecture</li><ul><li>Signed Concerto C Architecture FV SOW6 with Oski.  Thanks Stephane! Oski starting immediately on new DTW flow.</li><li>Ncore 3 Architecture Specifications: Presented Ncore System Architecture Specification and Concerto RevC Messaging Protocol specification remaining work and timeline to HW Design/Verification team.  NSAS should be complete in May and CMPS in June.</li><li>Support of Rate Adapter and Perfmon Micro-architecture.  Lack of working example of Perfmon impacting ability to progress.</li><li>Report on VC modeling and results as well as recommendations ~75% complete.</li><li>Advancing our scheme for ensuring Deadlock free networks.  ~75% complete.</li></ul><li>Maestro</li><ul><li>New Code coverage tool for TACHL delivered for CodaCache.</li><li>Presented Maestro® support for CodaCache demo to the company and board meeting.</li><li>Presented Maestro® Design Principals and Implementation methodology to the Extended Executive Staff meeting.</li><li>Client: Fixed Maestro® packaging issues related to new GUI libraries.  Deeper discussions about TCL scripting methodology and necessary proof of concept coding.</li><li>Server: Updated each backend service so it is packaged with binary compiler (pkg) into separate executables.  Working on data encryption scheme.</li><li>Physical Optimization: Continuing integration of iNocs technology; added blockages to the floorplan information; added LEF/DEF import; added first unit tests to characterization.  Detailed discussions about topology exchange between FlexNoc and Maestro.</li></ul><li>Ncore1.6.4</li><ul><li>Toshiba requesting release with 1.6.3 errata for Visconti-5.5.  Deliver by 6/30/2018.</li></ul><li>Ncore2.5</li><ul><li>Tiger team driving functional health and performance correlation of Ncore Fast Models.  Refer to daily reports for details.</li><li>RC6 was built but has an issue preventing it from generating RTL.  Under debug.</li><li>Working to enable RC6 to be delivered by 4/30 to Intel PSG this all required functionality and testing complete until we can deliver full release 5/11 with Fast Performance Models.</li></ul><li>Ncore2.6 (NCB w/ProxyCache performance models; same HW as 2.5)</li><ul><li>NCB performance model was reviewed with Muffadal and NCB Unit Level testbench was installed and documented.</li><li>Completed performance model requirements and initial architecture/micro-architecture reviews.</li><li>Initial implementation plan reviewed and approved.  Transitioned into implementation phase focused on restructuring NCBU.cpp to add cache control + cache container.</li></ul><li>Ncore2.7 (HW changes for MobileEye EyeQ6 and Toshiba Visconti6 requirements + DMI w/CMC performance models)</li><ul><li>Need to directly understand architectural requirements for End-to-end parity to make sure we fully address MobileEye requests.</li></ul><li>CodaCache</li><ul><li>Functionality and verification testing supporting first Release Candidate (RC1) 5/04.  This release will enable &gt;50% of QA validation.</li><li>Second Release Candidate (RC2) on 5/11 will include timing fixes, and latency/BW fixes as well as any functional bug fixes from closing Easter Eggs.</li><li>SMART decided to use watermarking without uglification or obfuscation for CodaCache RTL.  Solution will be in place for RC1.</li><li>TACHL code coverage enabled by SW.  In progress.</li><li>Timing fixes (-550ps) and flush bug fixes in progress.  Bringing up Easter Eggs. </li></ul><li>Ncore3.0</li><ul><li>Parameters: Standardization among Ncore units complete.</li><li>DII - multiple reads working, have one single write test case up.</li><li>IO-AIU - Reads &amp; writes up with &amp; without cache, these are without scoreboard for cache. Working on snoops.</li><li>CHI-AIU - No progress this week, pending TB support for writes. Reads are up.</li><li>DMI - 1K+ coherent reads up, working on writes.</li><li>System: Environment complete. Integrated IOAIU with Legato RTL compiling.  Working on first transactions.</li></ul><li>Presto1.0</li><ul><li>Delivering remaining Legato components from design and verification side while bringing up Presto components and testbench.</li><li>Lot of attention on setting up proper infrastructure to pass parameters and creating top level testbench. </li><li>Cross site collaboration for defining scope, goals and timeline is ongoing for IE2 event.</li><li>Formal: Working on “width adapter” verification. Finished Header Serial (wide-&gt;narrow; narrow-&gt;wide) </li><li>Working on TOP AXI testbench assembly and initial bring-up</li><li>Working on TOP SMI regression running for all 4 static config (2 finished)</li><li>Working on TOP SWITCH testbench being ready for IE2 yellow, green and blue fabric</li><li>Found routing related bugs in switch</li></ul><li>Documentation</li><ul><li>Ncore 2.5 – All customer documentation for RC release ready. System Integration guide has minor updates remaining.  Sent out Release Notes for review. Will wrap up by next week.</li><li>Met with Coda Cache team for discussing documentation. Information for GUI and documentation being filled in Bob the builder. Things are rolling now.</li><li>Received xls sheet and CSR register information.</li></ul></ul><p> </p><p><u>Hiring</u></p><ul><li>Open Positions</li><ul><li>SW EDA Developer (1) –Youcef Bourai accepted offer and starts May 1.</li><li>Presto HW RTL Designer – Proceeding with offer to James Van Horne.</li><li>Physical Design – Mark Rempel accepted and starts May 7.</li><li>Ncore HW Design (2) – Offer given to Tso-Wei Chang.  2 other candidates in progress.</li><li>Ncore HW Verification (2) – Interviews / phone screens continue.</li><li>Technical Writer (1) – 2 on-site interviews completed.  Will proceed with offer.  Deciding on best candidate as both meet our requirements.</li></ul></ul><p> </p><p><u>Individual Progress</u></p><ul><li>Driving Tiger Team to deliver Ncore Fast SystemC Performance Models.</li><li>Added CodaCache PRD in JAMA and linked to MRD.</li><li>Delivered Board and Company engineering updates and demos.</li><li>Reviewed Ncore2.5 customer documentation and release notes.</li><li>Drove Ncore2.5 Release Review and participated in first CodaCache1.0 Release Review.</li><li>Participated in Toshiba Action Item review held by Sumie.</li><li>Completed on-line Anti-Corruption Compliance Training.</li><li>Met with RTL design candidate Tso-Wei Chang.  Very strong candidate.</li></ul><p> </p><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li>Ncore Fast Performance Models and Ncore2.5 in Q1’18. 5/11/2018.</li><li>Ncore3.0 Production Release in September, 2018. 12/07/2018.</li><li>CodaCache1.0 in April, 2018.  5/25/2018.</li><li>Finalize Timing Closure / Physical Optimization roadmap (capabilities and products) based on Piano2.x and new Maestro technology by May ’18.</li><li>Ncore3.5 Production Release TBD.</li><li>Presto Production Release 3/31/2019.</li></ul></ul><p> </p><p><u>2018 Travel</u>:</p><p> </p><p> </p>