<dec f='codebrowser/include/hw/pci/pci.h' l='270' type='uint8_t *'/>
<offset>1024</offset>
<doc f='codebrowser/include/hw/pci/pci.h' l='269'>/* Used to implement R/W bytes */</doc>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1266' u='r' c='assigned_device_pci_cap_init'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1268' u='r' c='assigned_device_pci_cap_init'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1269' u='r' c='assigned_device_pci_cap_init'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1296' u='r' c='assigned_device_pci_cap_init'/>
<use f='codebrowser/hw/i386/kvm/pci-assign.c' l='1413' u='r' c='assigned_device_pci_cap_init'/>
<use f='codebrowser/hw/isa/lpc_ich9.c' l='495' u='r' c='ich9_lpc_pmcon_update'/>
<use f='codebrowser/hw/isa/lpc_ich9.c' l='497' u='r' c='ich9_lpc_pmcon_update'/>
<use f='codebrowser/hw/isa/lpc_ich9.c' l='683' u='r' c='ich9_lpc_realize'/>
<use f='codebrowser/hw/isa/lpc_ich9.c' l='685' u='r' c='ich9_lpc_realize'/>
<use f='codebrowser/hw/net/e1000e.c' l='389' u='r' c='e1000e_add_pm_capability'/>
<use f='codebrowser/hw/pci-host/q35.c' l='333' u='r' c='mch_update_smram'/>
<use f='codebrowser/hw/pci-host/q35.c' l='334' u='r' c='mch_update_smram'/>
<use f='codebrowser/hw/pci-host/q35.c' l='473' u='r' c='mch_reset'/>
<use f='codebrowser/hw/pci-host/q35.c' l='474' u='r' c='mch_reset'/>
<use f='codebrowser/hw/pci/msi.c' l='229' u='r' c='msi_init'/>
<use f='codebrowser/hw/pci/msi.c' l='231' u='r' c='msi_init'/>
<use f='codebrowser/hw/pci/msi.c' l='234' u='r' c='msi_init'/>
<use f='codebrowser/hw/pci/msi.c' l='236' u='r' c='msi_init'/>
<use f='codebrowser/hw/pci/msi.c' l='240' u='r' c='msi_init'/>
<use f='codebrowser/hw/pci/msix.c' l='322' u='r' c='msix_init'/>
<use f='codebrowser/hw/pci/msix.c' l='504' u='r' c='msix_reset'/>
<use f='codebrowser/hw/pci/pci.c' l='258' u='r' c='pci_do_device_reset'/>
<use f='codebrowser/hw/pci/pci.c' l='261' u='r' c='pci_do_device_reset'/>
<use f='codebrowser/hw/pci/pci.c' l='464' u='r' c='get_pci_config_device'/>
<use f='codebrowser/hw/pci/pci.c' l='468' u='r' c='get_pci_config_device'/>
<use f='codebrowser/hw/pci/pci.c' l='718' u='r' c='pci_init_wmask'/>
<use f='codebrowser/hw/pci/pci.c' l='719' u='r' c='pci_init_wmask'/>
<use f='codebrowser/hw/pci/pci.c' l='720' u='r' c='pci_init_wmask'/>
<use f='codebrowser/hw/pci/pci.c' l='724' u='r' c='pci_init_wmask'/>
<use f='codebrowser/hw/pci/pci.c' l='727' u='r' c='pci_init_wmask'/>
<use f='codebrowser/hw/pci/pci.c' l='747' u='r' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='750' u='r' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='751' u='r' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='752' u='r' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='754' u='r' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='756' u='r' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='758' u='r' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='762' u='r' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='776' u='r' c='pci_init_mask_bridge'/>
<use f='codebrowser/hw/pci/pci.c' l='853' u='w' c='pci_config_alloc'/>
<use f='codebrowser/hw/pci/pci.c' l='862' u='r' c='pci_config_free'/>
<use f='codebrowser/hw/pci/pci.c' l='1126' u='r' c='pci_register_bar'/>
<use f='codebrowser/hw/pci/pci.c' l='1129' u='r' c='pci_register_bar'/>
<use f='codebrowser/hw/pci/pci.c' l='1343' u='r' c='pci_default_write_config'/>
<use f='codebrowser/hw/pci/pci.c' l='2303' u='r' c='pci_add_capability'/>
<use f='codebrowser/hw/pci/pci.c' l='2317' u='r' c='pci_del_capability'/>
<use f='codebrowser/hw/pci/pcie.c' l='114' u='r' c='pcie_cap_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='118' u='r' c='pcie_cap_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='226' u='r' c='pcie_cap_deverr_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='245' u='r' c='pcie_cap_lnkctl_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='415' u='r' c='pcie_cap_slot_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='425' u='r' c='pcie_cap_slot_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='437' u='r' c='pcie_cap_slot_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='573' u='r' c='pcie_cap_root_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='594' u='r' c='pcie_cap_flr_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='618' u='r' c='pcie_cap_arifwd_init'/>
<use f='codebrowser/hw/pci/pcie.c' l='724' u='r' c='pcie_add_capability'/>
<use f='codebrowser/hw/pci/pcie.c' l='764' u='r' c='pcie_ats_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='128' u='r' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='136' u='r' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='144' u='r' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='150' u='r' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='160' u='r' c='pcie_aer_init'/>
<use f='codebrowser/hw/pci/pcie_aer.c' l='743' u='r' c='pcie_aer_root_init'/>
<use f='codebrowser/hw/pci/pcie_port.c' l='36' u='r' c='pcie_port_init_reg'/>
<use f='codebrowser/hw/pci/shpc.c' l='466' u='r' c='shpc_cap_add_config'/>
<use f='codebrowser/hw/pci/shpc.c' l='467' u='r' c='shpc_cap_add_config'/>
<use f='codebrowser/hw/pci/slotid_cap.c' l='40' u='r' c='slotid_cap_init'/>
<use f='codebrowser/hw/vfio/pci-quirks.c' l='1093' u='r' c='vfio_pci_igd_opregion_init'/>
<use f='codebrowser/hw/vfio/pci-quirks.c' l='1562' u='r' c='vfio_probe_igd_bar4_quirk'/>
<use f='codebrowser/hw/vfio/pci-quirks.c' l='1567' u='r' c='vfio_probe_igd_bar4_quirk'/>
<use f='codebrowser/hw/vfio/pci.c' l='1622' u='r' c='vfio_add_emulated_word'/>
<use f='codebrowser/hw/vfio/pci.c' l='1635' u='r' c='vfio_add_emulated_long'/>
<use f='codebrowser/hw/vfio/pci.c' l='1924' u='r' c='vfio_add_ext_cap'/>
<use f='codebrowser/hw/virtio/virtio-pci.c' l='1680' u='r' c='virtio_pci_device_plugged'/>
<use f='codebrowser/hw/virtio/virtio-pci.c' l='1839' u='r' c='virtio_pci_realize'/>
