{"vcs1":{"timestamp_begin":1747904293.719336218, "rt":8.77, "ut":8.91, "st":0.60}}
{"vcselab":{"timestamp_begin":1747904302.566220882, "rt":0.36, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747904302.987400347, "rt":0.39, "ut":0.18, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747904293.092641502}
{"VCS_COMP_START_TIME": 1747904293.092641502}
{"VCS_COMP_END_TIME": 1747904303.524225630}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488628}}
{"vcselab": {"peak_mem": 183888}}
