// Seed: 2763725534
module module_0 (
    input wire id_0
    , id_3,
    input supply0 id_1
);
  module_2 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_3 = id_3;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd63,
    parameter id_2 = 32'd98
) (
    input tri _id_0,
    output wand id_1,
    output supply1 _id_2,
    input uwire id_3
);
  logic [id_2  ===  id_0 : -1  ==  -1] id_5;
  ;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    input supply1 id_0,
    input wand id_1,
    input tri0 id_2
);
endmodule
