ADDI RT:R1, RS:R0 IMM:1000 
ADDI RT:R2, RS:R0 IMM:1200 
ADD RD:R7, RS:R0 RT:R0 
ADD RD:R8, RS:R0 RT:R0 
ADD RD:R9, RS:R0 RT:R0 
ADD RD:R10, RS:R0 RT:R0 
ADDI RT:R11, RS:R0 IMM:50 
ADDI RT:R12, RS:R0 IMM:32 
BEQ RT:R11, RS:R10 IMM:13 
LDW RT:R3, RS:R1 IMM:0 
LDW RT:R4, RS:R2 IMM:0 
SUB RD:R5, RS:R3 RT:R4 
ANDI RT:R6, RS:R5 IMM:1 
BZ RT:R0, RS:R6 IMM:2 
ADDI RT:R7, RS:R7 IMM:1 
ADD RD:R8, RS:R8 RT:R3 
ADD RD:R9, RS:R9 RT:R4 
ADDI RT:R1, RS:R1 IMM:4 
ADDI RT:R2, RS:R2 IMM:4 
ADDI RT:R10, RS:R10 IMM:1 
JR RT:R0, RS:R12 IMM:0 
STW RT:R7, RS:R0 IMM:1400 
STW RT:R8, RS:R0 IMM:1404 
STW RT:R9, RS:R0 IMM:1408 
HALT RT:R0, RS:R0 IMM:0 
Cycle: 1____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 0     imm is: 1000     type is 1     pipestage is: 0   serial is: 0
exiting fetch.
flush after fetch = 0
Cycle: 2____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 0     imm is: 1000     type is 1     pipestage is: 1   serial is: 0
register[0] is: 0
register[1] is: 0
register[2] is: 0
register[3] is: 0
register[4] is: 0
register[5] is: 0
register[6] is: 0
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 0
register[12] is: 0
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 0     imm is: 1200     type is 1     pipestage is: 0   serial is: 1
exiting fetch.
flush after fetch = 0
Cycle: 3____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 0     imm is: 1000     type is 1     pipestage is: 2   serial is: 0
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 0     imm is: 1200     type is 1     pipestage is: 1   serial is: 1
register[0] is: 0
register[1] is: 1000
register[2] is: 0
register[3] is: 0
register[4] is: 0
register[5] is: 0
register[6] is: 0
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 0
register[12] is: 0
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 7     rs is: 0     rt is: 0     type is 0     pipestage is: 0    serial is: 2
exiting fetch.
flush after fetch = 0
Cycle: 4____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 0     imm is: 1000     type is 1     pipestage is: 3   serial is: 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 0     imm is: 1200     type is 1     pipestage is: 2   serial is: 1
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 7     rs is: 0     rt is: 0     type is 0     pipestage is: 1    serial is: 2
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 0
register[4] is: 0
register[5] is: 0
register[6] is: 0
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 0
register[12] is: 0
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 0     rt is: 0     type is 0     pipestage is: 0    serial is: 3
exiting fetch.
flush after fetch = 0
Cycle: 5____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 0     imm is: 1000     type is 1     pipestage is: 4   serial is: 0
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 0     imm is: 1200     type is 1     pipestage is: 3   serial is: 1
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 7     rs is: 0     rt is: 0     type is 0     pipestage is: 2    serial is: 2
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 0     rt is: 0     type is 0     pipestage is: 1    serial is: 3
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 0
register[4] is: 0
register[5] is: 0
register[6] is: 0
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 0
register[12] is: 0
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 0     rt is: 0     type is 0     pipestage is: 0    serial is: 4
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 6____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 0     imm is: 1200     type is 1     pipestage is: 4   serial is: 1
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 7     rs is: 0     rt is: 0     type is 0     pipestage is: 3    serial is: 2
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 0     rt is: 0     type is 0     pipestage is: 2    serial is: 3
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 0     rt is: 0     type is 0     pipestage is: 1    serial is: 4
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 0
register[4] is: 0
register[5] is: 0
register[6] is: 0
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 0
register[12] is: 0
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 10     rs is: 0     rt is: 0     type is 0     pipestage is: 0    serial is: 5
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 7____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 7     rs is: 0     rt is: 0     type is 0     pipestage is: 4    serial is: 2
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 0     rt is: 0     type is 0     pipestage is: 3    serial is: 3
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 0     rt is: 0     type is 0     pipestage is: 2    serial is: 4
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 10     rs is: 0     rt is: 0     type is 0     pipestage is: 1    serial is: 5
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 0
register[4] is: 0
register[5] is: 0
register[6] is: 0
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 0
register[12] is: 0
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 11     rs is: 0     imm is: 50     type is 1     pipestage is: 0   serial is: 6
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 8____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 0     rt is: 0     type is 0     pipestage is: 4    serial is: 3
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 0     rt is: 0     type is 0     pipestage is: 3    serial is: 4
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 10     rs is: 0     rt is: 0     type is 0     pipestage is: 2    serial is: 5
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 11     rs is: 0     imm is: 50     type is 1     pipestage is: 1   serial is: 6
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 0
register[4] is: 0
register[5] is: 0
register[6] is: 0
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 0
register[12] is: 0
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 12     rs is: 0     imm is: 32     type is 1     pipestage is: 0   serial is: 7
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 9____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 0     rt is: 0     type is 0     pipestage is: 4    serial is: 4
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 10     rs is: 0     rt is: 0     type is 0     pipestage is: 3    serial is: 5
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 11     rs is: 0     imm is: 50     type is 1     pipestage is: 2   serial is: 6
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 12     rs is: 0     imm is: 32     type is 1     pipestage is: 1   serial is: 7
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 0
register[4] is: 0
register[5] is: 0
register[6] is: 0
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 50
register[12] is: 0
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 10____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 10     rs is: 0     rt is: 0     type is 0     pipestage is: 4    serial is: 5
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 11     rs is: 0     imm is: 50     type is 1     pipestage is: 3   serial is: 6
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 12     rs is: 0     imm is: 32     type is 1     pipestage is: 2   serial is: 7
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 0
register[4] is: 0
register[5] is: 0
register[6] is: 0
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 11____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 11     rs is: 0     imm is: 50     type is 1     pipestage is: 4   serial is: 6
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 12     rs is: 0     imm is: 32     type is 1     pipestage is: 3   serial is: 7
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 0
register[4] is: 0
register[5] is: 0
register[6] is: 0
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 12____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 12     rs is: 0     imm is: 32     type is 1     pipestage is: 4   serial is: 7
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 0
register[4] is: 0
register[5] is: 0
register[6] is: 0
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 13____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 0
register[4] is: 0
register[5] is: 0
register[6] is: 0
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 14____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1000
CCCCgpReg[rt] is: 2
effective_address is: 1000
data at effective address: 1
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 2
register[4] is: 0
register[5] is: 0
register[6] is: 0
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 15____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1200
CCCCgpReg[rt] is: 1
effective_address is: 1200
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 16____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 17____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 2
register[4] is: 1
register[5] is: 1
register[6] is: 0
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 18____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 19____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 2
register[4] is: 1
register[5] is: 1
register[6] is: 1
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 20____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 2
register[4] is: 1
register[5] is: 1
register[6] is: 1
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 21____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 2
register[4] is: 1
register[5] is: 1
register[6] is: 1
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 22____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 2
register[4] is: 1
register[5] is: 1
register[6] is: 1
register[7] is: 0
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 23____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 2
register[4] is: 1
register[5] is: 1
register[6] is: 1
register[7] is: 1
register[8] is: 0
register[9] is: 0
register[10] is: 0
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 24____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 2
register[4] is: 1
register[5] is: 1
register[6] is: 1
register[7] is: 1
register[8] is: 2
register[9] is: 0
register[10] is: 0
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 25____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1000
register[2] is: 1200
register[3] is: 2
register[4] is: 1
register[5] is: 1
register[6] is: 1
register[7] is: 1
register[8] is: 2
register[9] is: 1
register[10] is: 0
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 26____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1004
register[2] is: 1200
register[3] is: 2
register[4] is: 1
register[5] is: 1
register[6] is: 1
register[7] is: 1
register[8] is: 2
register[9] is: 1
register[10] is: 0
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 27____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1004
register[2] is: 1204
register[3] is: 2
register[4] is: 1
register[5] is: 1
register[6] is: 1
register[7] is: 1
register[8] is: 2
register[9] is: 1
register[10] is: 0
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 28____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1004
register[2] is: 1204
register[3] is: 2
register[4] is: 1
register[5] is: 1
register[6] is: 1
register[7] is: 1
register[8] is: 2
register[9] is: 1
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 29____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1004
register[2] is: 1204
register[3] is: 2
register[4] is: 1
register[5] is: 1
register[6] is: 1
register[7] is: 1
register[8] is: 2
register[9] is: 1
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 30____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 31____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 32____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1004
register[2] is: 1204
register[3] is: 2
register[4] is: 1
register[5] is: 1
register[6] is: 1
register[7] is: 1
register[8] is: 2
register[9] is: 1
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 33____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1004
register[2] is: 1204
register[3] is: 2
register[4] is: 1
register[5] is: 1
register[6] is: 1
register[7] is: 1
register[8] is: 2
register[9] is: 1
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 34____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1004
register[2] is: 1204
register[3] is: 2
register[4] is: 1
register[5] is: 1
register[6] is: 1
register[7] is: 1
register[8] is: 2
register[9] is: 1
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 35____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1004
CCCCgpReg[rt] is: 4
effective_address is: 1004
data at effective address: 2
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1004
register[2] is: 1204
register[3] is: 4
register[4] is: 1
register[5] is: 1
register[6] is: 1
register[7] is: 1
register[8] is: 2
register[9] is: 1
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 36____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1204
CCCCgpReg[rt] is: 2
effective_address is: 1204
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 37____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 38____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1004
register[2] is: 1204
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 1
register[7] is: 1
register[8] is: 2
register[9] is: 1
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 39____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 40____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1004
register[2] is: 1204
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 1
register[8] is: 2
register[9] is: 1
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 41____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1004
register[2] is: 1204
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 1
register[8] is: 2
register[9] is: 1
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 42____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1004
register[2] is: 1204
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 1
register[8] is: 2
register[9] is: 1
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 43____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1004
register[2] is: 1204
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 1
register[8] is: 2
register[9] is: 1
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 44____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 45____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1004
register[2] is: 1204
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 2
register[8] is: 2
register[9] is: 1
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 46____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1004
register[2] is: 1204
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 2
register[8] is: 6
register[9] is: 1
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 47____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1004
register[2] is: 1204
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 2
register[8] is: 6
register[9] is: 3
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 48____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1008
register[2] is: 1204
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 2
register[8] is: 6
register[9] is: 3
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 49____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 2
register[8] is: 6
register[9] is: 3
register[10] is: 1
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 50____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 2
register[8] is: 6
register[9] is: 3
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 51____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 2
register[8] is: 6
register[9] is: 3
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 52____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 53____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 2
register[8] is: 6
register[9] is: 3
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 54____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 2
register[8] is: 6
register[9] is: 3
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 55____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 2
register[8] is: 6
register[9] is: 3
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 56____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 4
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 2
register[8] is: 6
register[9] is: 3
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 57____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1008
CCCCgpReg[rt] is: 6
effective_address is: 1008
data at effective address: 3
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 6
register[4] is: 2
register[5] is: 2
register[6] is: 0
register[7] is: 2
register[8] is: 6
register[9] is: 3
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 58____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1208
CCCCgpReg[rt] is: 3
effective_address is: 1208
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 59____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 60____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 6
register[4] is: 3
register[5] is: 3
register[6] is: 0
register[7] is: 2
register[8] is: 6
register[9] is: 3
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 61____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 62____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 6
register[4] is: 3
register[5] is: 3
register[6] is: 1
register[7] is: 2
register[8] is: 6
register[9] is: 3
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 63____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 6
register[4] is: 3
register[5] is: 3
register[6] is: 1
register[7] is: 2
register[8] is: 6
register[9] is: 3
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 64____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 6
register[4] is: 3
register[5] is: 3
register[6] is: 1
register[7] is: 2
register[8] is: 6
register[9] is: 3
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 65____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 6
register[4] is: 3
register[5] is: 3
register[6] is: 1
register[7] is: 2
register[8] is: 6
register[9] is: 3
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 66____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 6
register[4] is: 3
register[5] is: 3
register[6] is: 1
register[7] is: 3
register[8] is: 6
register[9] is: 3
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 67____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 6
register[4] is: 3
register[5] is: 3
register[6] is: 1
register[7] is: 3
register[8] is: 12
register[9] is: 3
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 68____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1008
register[2] is: 1208
register[3] is: 6
register[4] is: 3
register[5] is: 3
register[6] is: 1
register[7] is: 3
register[8] is: 12
register[9] is: 6
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 69____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1012
register[2] is: 1208
register[3] is: 6
register[4] is: 3
register[5] is: 3
register[6] is: 1
register[7] is: 3
register[8] is: 12
register[9] is: 6
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 70____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1012
register[2] is: 1212
register[3] is: 6
register[4] is: 3
register[5] is: 3
register[6] is: 1
register[7] is: 3
register[8] is: 12
register[9] is: 6
register[10] is: 2
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 71____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1012
register[2] is: 1212
register[3] is: 6
register[4] is: 3
register[5] is: 3
register[6] is: 1
register[7] is: 3
register[8] is: 12
register[9] is: 6
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 72____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1012
register[2] is: 1212
register[3] is: 6
register[4] is: 3
register[5] is: 3
register[6] is: 1
register[7] is: 3
register[8] is: 12
register[9] is: 6
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 73____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 74____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 75____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1012
register[2] is: 1212
register[3] is: 6
register[4] is: 3
register[5] is: 3
register[6] is: 1
register[7] is: 3
register[8] is: 12
register[9] is: 6
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 76____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1012
register[2] is: 1212
register[3] is: 6
register[4] is: 3
register[5] is: 3
register[6] is: 1
register[7] is: 3
register[8] is: 12
register[9] is: 6
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 77____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1012
register[2] is: 1212
register[3] is: 6
register[4] is: 3
register[5] is: 3
register[6] is: 1
register[7] is: 3
register[8] is: 12
register[9] is: 6
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 78____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1012
CCCCgpReg[rt] is: 8
effective_address is: 1012
data at effective address: 4
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1012
register[2] is: 1212
register[3] is: 8
register[4] is: 3
register[5] is: 3
register[6] is: 1
register[7] is: 3
register[8] is: 12
register[9] is: 6
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 79____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1212
CCCCgpReg[rt] is: 4
effective_address is: 1212
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 80____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 81____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1012
register[2] is: 1212
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 1
register[7] is: 3
register[8] is: 12
register[9] is: 6
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 82____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 83____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1012
register[2] is: 1212
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 3
register[8] is: 12
register[9] is: 6
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 84____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1012
register[2] is: 1212
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 3
register[8] is: 12
register[9] is: 6
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 85____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1012
register[2] is: 1212
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 3
register[8] is: 12
register[9] is: 6
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 86____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1012
register[2] is: 1212
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 3
register[8] is: 12
register[9] is: 6
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 87____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 88____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1012
register[2] is: 1212
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 4
register[8] is: 12
register[9] is: 6
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 89____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1012
register[2] is: 1212
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 4
register[8] is: 20
register[9] is: 6
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 90____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1012
register[2] is: 1212
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 4
register[8] is: 20
register[9] is: 10
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 91____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1016
register[2] is: 1212
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 4
register[8] is: 20
register[9] is: 10
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 92____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 4
register[8] is: 20
register[9] is: 10
register[10] is: 3
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 93____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 4
register[8] is: 20
register[9] is: 10
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 94____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 4
register[8] is: 20
register[9] is: 10
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 95____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 96____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 4
register[8] is: 20
register[9] is: 10
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 97____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 4
register[8] is: 20
register[9] is: 10
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 98____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 4
register[8] is: 20
register[9] is: 10
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 99____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 8
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 4
register[8] is: 20
register[9] is: 10
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 100____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1016
CCCCgpReg[rt] is: 10
effective_address is: 1016
data at effective address: 5
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 10
register[4] is: 4
register[5] is: 4
register[6] is: 0
register[7] is: 4
register[8] is: 20
register[9] is: 10
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 101____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1216
CCCCgpReg[rt] is: 5
effective_address is: 1216
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 102____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 103____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 10
register[4] is: 5
register[5] is: 5
register[6] is: 0
register[7] is: 4
register[8] is: 20
register[9] is: 10
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 104____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 105____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 10
register[4] is: 5
register[5] is: 5
register[6] is: 1
register[7] is: 4
register[8] is: 20
register[9] is: 10
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 106____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 10
register[4] is: 5
register[5] is: 5
register[6] is: 1
register[7] is: 4
register[8] is: 20
register[9] is: 10
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 107____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 10
register[4] is: 5
register[5] is: 5
register[6] is: 1
register[7] is: 4
register[8] is: 20
register[9] is: 10
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 108____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 10
register[4] is: 5
register[5] is: 5
register[6] is: 1
register[7] is: 4
register[8] is: 20
register[9] is: 10
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 109____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 10
register[4] is: 5
register[5] is: 5
register[6] is: 1
register[7] is: 5
register[8] is: 20
register[9] is: 10
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 110____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 10
register[4] is: 5
register[5] is: 5
register[6] is: 1
register[7] is: 5
register[8] is: 30
register[9] is: 10
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 111____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1016
register[2] is: 1216
register[3] is: 10
register[4] is: 5
register[5] is: 5
register[6] is: 1
register[7] is: 5
register[8] is: 30
register[9] is: 15
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 112____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1020
register[2] is: 1216
register[3] is: 10
register[4] is: 5
register[5] is: 5
register[6] is: 1
register[7] is: 5
register[8] is: 30
register[9] is: 15
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 113____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1020
register[2] is: 1220
register[3] is: 10
register[4] is: 5
register[5] is: 5
register[6] is: 1
register[7] is: 5
register[8] is: 30
register[9] is: 15
register[10] is: 4
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 114____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1020
register[2] is: 1220
register[3] is: 10
register[4] is: 5
register[5] is: 5
register[6] is: 1
register[7] is: 5
register[8] is: 30
register[9] is: 15
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 115____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1020
register[2] is: 1220
register[3] is: 10
register[4] is: 5
register[5] is: 5
register[6] is: 1
register[7] is: 5
register[8] is: 30
register[9] is: 15
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 116____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 117____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 118____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1020
register[2] is: 1220
register[3] is: 10
register[4] is: 5
register[5] is: 5
register[6] is: 1
register[7] is: 5
register[8] is: 30
register[9] is: 15
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 119____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1020
register[2] is: 1220
register[3] is: 10
register[4] is: 5
register[5] is: 5
register[6] is: 1
register[7] is: 5
register[8] is: 30
register[9] is: 15
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 120____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1020
register[2] is: 1220
register[3] is: 10
register[4] is: 5
register[5] is: 5
register[6] is: 1
register[7] is: 5
register[8] is: 30
register[9] is: 15
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 121____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1020
CCCCgpReg[rt] is: 12
effective_address is: 1020
data at effective address: 6
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1020
register[2] is: 1220
register[3] is: 12
register[4] is: 5
register[5] is: 5
register[6] is: 1
register[7] is: 5
register[8] is: 30
register[9] is: 15
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 122____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1220
CCCCgpReg[rt] is: 6
effective_address is: 1220
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 123____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 124____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1020
register[2] is: 1220
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 1
register[7] is: 5
register[8] is: 30
register[9] is: 15
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 125____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 126____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1020
register[2] is: 1220
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 5
register[8] is: 30
register[9] is: 15
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 127____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1020
register[2] is: 1220
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 5
register[8] is: 30
register[9] is: 15
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 128____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1020
register[2] is: 1220
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 5
register[8] is: 30
register[9] is: 15
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 129____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1020
register[2] is: 1220
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 5
register[8] is: 30
register[9] is: 15
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 130____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 131____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1020
register[2] is: 1220
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 6
register[8] is: 30
register[9] is: 15
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 132____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1020
register[2] is: 1220
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 6
register[8] is: 42
register[9] is: 15
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 133____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1020
register[2] is: 1220
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 6
register[8] is: 42
register[9] is: 21
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 134____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1024
register[2] is: 1220
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 6
register[8] is: 42
register[9] is: 21
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 135____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 6
register[8] is: 42
register[9] is: 21
register[10] is: 5
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 136____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 6
register[8] is: 42
register[9] is: 21
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 137____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 6
register[8] is: 42
register[9] is: 21
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 138____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 139____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 6
register[8] is: 42
register[9] is: 21
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 140____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 6
register[8] is: 42
register[9] is: 21
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 141____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 6
register[8] is: 42
register[9] is: 21
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 142____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 12
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 6
register[8] is: 42
register[9] is: 21
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 143____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1024
CCCCgpReg[rt] is: 14
effective_address is: 1024
data at effective address: 7
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 14
register[4] is: 6
register[5] is: 6
register[6] is: 0
register[7] is: 6
register[8] is: 42
register[9] is: 21
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 144____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1224
CCCCgpReg[rt] is: 7
effective_address is: 1224
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 145____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 146____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 14
register[4] is: 7
register[5] is: 7
register[6] is: 0
register[7] is: 6
register[8] is: 42
register[9] is: 21
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 147____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 148____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 14
register[4] is: 7
register[5] is: 7
register[6] is: 1
register[7] is: 6
register[8] is: 42
register[9] is: 21
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 149____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 14
register[4] is: 7
register[5] is: 7
register[6] is: 1
register[7] is: 6
register[8] is: 42
register[9] is: 21
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 150____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 14
register[4] is: 7
register[5] is: 7
register[6] is: 1
register[7] is: 6
register[8] is: 42
register[9] is: 21
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 151____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 14
register[4] is: 7
register[5] is: 7
register[6] is: 1
register[7] is: 6
register[8] is: 42
register[9] is: 21
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 152____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 14
register[4] is: 7
register[5] is: 7
register[6] is: 1
register[7] is: 7
register[8] is: 42
register[9] is: 21
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 153____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 14
register[4] is: 7
register[5] is: 7
register[6] is: 1
register[7] is: 7
register[8] is: 56
register[9] is: 21
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 154____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1024
register[2] is: 1224
register[3] is: 14
register[4] is: 7
register[5] is: 7
register[6] is: 1
register[7] is: 7
register[8] is: 56
register[9] is: 28
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 155____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1028
register[2] is: 1224
register[3] is: 14
register[4] is: 7
register[5] is: 7
register[6] is: 1
register[7] is: 7
register[8] is: 56
register[9] is: 28
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 156____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1028
register[2] is: 1228
register[3] is: 14
register[4] is: 7
register[5] is: 7
register[6] is: 1
register[7] is: 7
register[8] is: 56
register[9] is: 28
register[10] is: 6
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 157____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1028
register[2] is: 1228
register[3] is: 14
register[4] is: 7
register[5] is: 7
register[6] is: 1
register[7] is: 7
register[8] is: 56
register[9] is: 28
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 158____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1028
register[2] is: 1228
register[3] is: 14
register[4] is: 7
register[5] is: 7
register[6] is: 1
register[7] is: 7
register[8] is: 56
register[9] is: 28
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 159____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 160____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 161____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1028
register[2] is: 1228
register[3] is: 14
register[4] is: 7
register[5] is: 7
register[6] is: 1
register[7] is: 7
register[8] is: 56
register[9] is: 28
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 162____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1028
register[2] is: 1228
register[3] is: 14
register[4] is: 7
register[5] is: 7
register[6] is: 1
register[7] is: 7
register[8] is: 56
register[9] is: 28
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 163____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1028
register[2] is: 1228
register[3] is: 14
register[4] is: 7
register[5] is: 7
register[6] is: 1
register[7] is: 7
register[8] is: 56
register[9] is: 28
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 164____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1028
CCCCgpReg[rt] is: 16
effective_address is: 1028
data at effective address: 8
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1028
register[2] is: 1228
register[3] is: 16
register[4] is: 7
register[5] is: 7
register[6] is: 1
register[7] is: 7
register[8] is: 56
register[9] is: 28
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 165____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1228
CCCCgpReg[rt] is: 8
effective_address is: 1228
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 166____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 167____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1028
register[2] is: 1228
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 1
register[7] is: 7
register[8] is: 56
register[9] is: 28
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 168____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 169____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1028
register[2] is: 1228
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 7
register[8] is: 56
register[9] is: 28
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 170____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1028
register[2] is: 1228
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 7
register[8] is: 56
register[9] is: 28
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 171____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1028
register[2] is: 1228
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 7
register[8] is: 56
register[9] is: 28
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 172____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1028
register[2] is: 1228
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 7
register[8] is: 56
register[9] is: 28
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 173____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 174____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1028
register[2] is: 1228
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 8
register[8] is: 56
register[9] is: 28
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 175____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1028
register[2] is: 1228
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 8
register[8] is: 72
register[9] is: 28
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 176____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1028
register[2] is: 1228
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 8
register[8] is: 72
register[9] is: 36
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 177____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1032
register[2] is: 1228
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 8
register[8] is: 72
register[9] is: 36
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 178____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 8
register[8] is: 72
register[9] is: 36
register[10] is: 7
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 179____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 8
register[8] is: 72
register[9] is: 36
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 180____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 8
register[8] is: 72
register[9] is: 36
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 181____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 182____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 8
register[8] is: 72
register[9] is: 36
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 183____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 8
register[8] is: 72
register[9] is: 36
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 184____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 8
register[8] is: 72
register[9] is: 36
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 185____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 16
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 8
register[8] is: 72
register[9] is: 36
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 186____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1032
CCCCgpReg[rt] is: 18
effective_address is: 1032
data at effective address: 9
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 18
register[4] is: 8
register[5] is: 8
register[6] is: 0
register[7] is: 8
register[8] is: 72
register[9] is: 36
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 187____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1232
CCCCgpReg[rt] is: 9
effective_address is: 1232
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 188____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 189____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 18
register[4] is: 9
register[5] is: 9
register[6] is: 0
register[7] is: 8
register[8] is: 72
register[9] is: 36
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 190____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 191____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 18
register[4] is: 9
register[5] is: 9
register[6] is: 1
register[7] is: 8
register[8] is: 72
register[9] is: 36
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 192____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 18
register[4] is: 9
register[5] is: 9
register[6] is: 1
register[7] is: 8
register[8] is: 72
register[9] is: 36
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 193____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 18
register[4] is: 9
register[5] is: 9
register[6] is: 1
register[7] is: 8
register[8] is: 72
register[9] is: 36
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 194____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 18
register[4] is: 9
register[5] is: 9
register[6] is: 1
register[7] is: 8
register[8] is: 72
register[9] is: 36
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 195____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 18
register[4] is: 9
register[5] is: 9
register[6] is: 1
register[7] is: 9
register[8] is: 72
register[9] is: 36
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 196____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 18
register[4] is: 9
register[5] is: 9
register[6] is: 1
register[7] is: 9
register[8] is: 90
register[9] is: 36
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 197____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1032
register[2] is: 1232
register[3] is: 18
register[4] is: 9
register[5] is: 9
register[6] is: 1
register[7] is: 9
register[8] is: 90
register[9] is: 45
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 198____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1036
register[2] is: 1232
register[3] is: 18
register[4] is: 9
register[5] is: 9
register[6] is: 1
register[7] is: 9
register[8] is: 90
register[9] is: 45
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 199____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1036
register[2] is: 1236
register[3] is: 18
register[4] is: 9
register[5] is: 9
register[6] is: 1
register[7] is: 9
register[8] is: 90
register[9] is: 45
register[10] is: 8
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 200____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1036
register[2] is: 1236
register[3] is: 18
register[4] is: 9
register[5] is: 9
register[6] is: 1
register[7] is: 9
register[8] is: 90
register[9] is: 45
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 201____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1036
register[2] is: 1236
register[3] is: 18
register[4] is: 9
register[5] is: 9
register[6] is: 1
register[7] is: 9
register[8] is: 90
register[9] is: 45
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 202____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 203____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 204____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1036
register[2] is: 1236
register[3] is: 18
register[4] is: 9
register[5] is: 9
register[6] is: 1
register[7] is: 9
register[8] is: 90
register[9] is: 45
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 205____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1036
register[2] is: 1236
register[3] is: 18
register[4] is: 9
register[5] is: 9
register[6] is: 1
register[7] is: 9
register[8] is: 90
register[9] is: 45
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 206____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1036
register[2] is: 1236
register[3] is: 18
register[4] is: 9
register[5] is: 9
register[6] is: 1
register[7] is: 9
register[8] is: 90
register[9] is: 45
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 207____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1036
CCCCgpReg[rt] is: 20
effective_address is: 1036
data at effective address: 10
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1036
register[2] is: 1236
register[3] is: 20
register[4] is: 9
register[5] is: 9
register[6] is: 1
register[7] is: 9
register[8] is: 90
register[9] is: 45
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 208____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1236
CCCCgpReg[rt] is: 10
effective_address is: 1236
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 209____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 210____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1036
register[2] is: 1236
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 1
register[7] is: 9
register[8] is: 90
register[9] is: 45
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 211____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 212____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1036
register[2] is: 1236
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 9
register[8] is: 90
register[9] is: 45
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 213____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1036
register[2] is: 1236
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 9
register[8] is: 90
register[9] is: 45
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 214____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1036
register[2] is: 1236
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 9
register[8] is: 90
register[9] is: 45
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 215____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1036
register[2] is: 1236
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 9
register[8] is: 90
register[9] is: 45
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 216____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 217____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1036
register[2] is: 1236
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 10
register[8] is: 90
register[9] is: 45
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 218____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1036
register[2] is: 1236
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 10
register[8] is: 110
register[9] is: 45
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 219____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1036
register[2] is: 1236
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 10
register[8] is: 110
register[9] is: 55
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 220____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1040
register[2] is: 1236
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 10
register[8] is: 110
register[9] is: 55
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 221____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 10
register[8] is: 110
register[9] is: 55
register[10] is: 9
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 222____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 10
register[8] is: 110
register[9] is: 55
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 223____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 10
register[8] is: 110
register[9] is: 55
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 224____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 225____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 10
register[8] is: 110
register[9] is: 55
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 226____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 10
register[8] is: 110
register[9] is: 55
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 227____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 10
register[8] is: 110
register[9] is: 55
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 228____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 20
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 10
register[8] is: 110
register[9] is: 55
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 229____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1040
CCCCgpReg[rt] is: 22
effective_address is: 1040
data at effective address: 11
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 22
register[4] is: 10
register[5] is: 10
register[6] is: 0
register[7] is: 10
register[8] is: 110
register[9] is: 55
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 230____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1240
CCCCgpReg[rt] is: 11
effective_address is: 1240
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 231____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 232____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 22
register[4] is: 11
register[5] is: 11
register[6] is: 0
register[7] is: 10
register[8] is: 110
register[9] is: 55
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 233____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 234____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 22
register[4] is: 11
register[5] is: 11
register[6] is: 1
register[7] is: 10
register[8] is: 110
register[9] is: 55
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 235____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 22
register[4] is: 11
register[5] is: 11
register[6] is: 1
register[7] is: 10
register[8] is: 110
register[9] is: 55
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 236____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 22
register[4] is: 11
register[5] is: 11
register[6] is: 1
register[7] is: 10
register[8] is: 110
register[9] is: 55
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 237____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 22
register[4] is: 11
register[5] is: 11
register[6] is: 1
register[7] is: 10
register[8] is: 110
register[9] is: 55
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 238____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 22
register[4] is: 11
register[5] is: 11
register[6] is: 1
register[7] is: 11
register[8] is: 110
register[9] is: 55
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 239____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 22
register[4] is: 11
register[5] is: 11
register[6] is: 1
register[7] is: 11
register[8] is: 132
register[9] is: 55
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 240____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1040
register[2] is: 1240
register[3] is: 22
register[4] is: 11
register[5] is: 11
register[6] is: 1
register[7] is: 11
register[8] is: 132
register[9] is: 66
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 241____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1044
register[2] is: 1240
register[3] is: 22
register[4] is: 11
register[5] is: 11
register[6] is: 1
register[7] is: 11
register[8] is: 132
register[9] is: 66
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 242____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1044
register[2] is: 1244
register[3] is: 22
register[4] is: 11
register[5] is: 11
register[6] is: 1
register[7] is: 11
register[8] is: 132
register[9] is: 66
register[10] is: 10
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 243____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1044
register[2] is: 1244
register[3] is: 22
register[4] is: 11
register[5] is: 11
register[6] is: 1
register[7] is: 11
register[8] is: 132
register[9] is: 66
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 244____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1044
register[2] is: 1244
register[3] is: 22
register[4] is: 11
register[5] is: 11
register[6] is: 1
register[7] is: 11
register[8] is: 132
register[9] is: 66
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 245____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 246____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 247____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1044
register[2] is: 1244
register[3] is: 22
register[4] is: 11
register[5] is: 11
register[6] is: 1
register[7] is: 11
register[8] is: 132
register[9] is: 66
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 248____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1044
register[2] is: 1244
register[3] is: 22
register[4] is: 11
register[5] is: 11
register[6] is: 1
register[7] is: 11
register[8] is: 132
register[9] is: 66
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 249____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1044
register[2] is: 1244
register[3] is: 22
register[4] is: 11
register[5] is: 11
register[6] is: 1
register[7] is: 11
register[8] is: 132
register[9] is: 66
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 250____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1044
CCCCgpReg[rt] is: 24
effective_address is: 1044
data at effective address: 12
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1044
register[2] is: 1244
register[3] is: 24
register[4] is: 11
register[5] is: 11
register[6] is: 1
register[7] is: 11
register[8] is: 132
register[9] is: 66
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 251____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1244
CCCCgpReg[rt] is: 12
effective_address is: 1244
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 252____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 253____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1044
register[2] is: 1244
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 1
register[7] is: 11
register[8] is: 132
register[9] is: 66
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 254____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 255____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1044
register[2] is: 1244
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 11
register[8] is: 132
register[9] is: 66
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 256____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1044
register[2] is: 1244
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 11
register[8] is: 132
register[9] is: 66
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 257____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1044
register[2] is: 1244
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 11
register[8] is: 132
register[9] is: 66
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 258____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1044
register[2] is: 1244
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 11
register[8] is: 132
register[9] is: 66
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 259____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 260____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1044
register[2] is: 1244
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 12
register[8] is: 132
register[9] is: 66
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 261____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1044
register[2] is: 1244
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 12
register[8] is: 156
register[9] is: 66
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 262____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1044
register[2] is: 1244
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 12
register[8] is: 156
register[9] is: 78
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 263____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1048
register[2] is: 1244
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 12
register[8] is: 156
register[9] is: 78
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 264____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 12
register[8] is: 156
register[9] is: 78
register[10] is: 11
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 265____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 12
register[8] is: 156
register[9] is: 78
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 266____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 12
register[8] is: 156
register[9] is: 78
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 267____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 268____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 12
register[8] is: 156
register[9] is: 78
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 269____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 12
register[8] is: 156
register[9] is: 78
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 270____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 12
register[8] is: 156
register[9] is: 78
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 271____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 24
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 12
register[8] is: 156
register[9] is: 78
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 272____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1048
CCCCgpReg[rt] is: 26
effective_address is: 1048
data at effective address: 13
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 26
register[4] is: 12
register[5] is: 12
register[6] is: 0
register[7] is: 12
register[8] is: 156
register[9] is: 78
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 273____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1248
CCCCgpReg[rt] is: 13
effective_address is: 1248
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 274____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 275____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 26
register[4] is: 13
register[5] is: 13
register[6] is: 0
register[7] is: 12
register[8] is: 156
register[9] is: 78
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 276____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 277____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 26
register[4] is: 13
register[5] is: 13
register[6] is: 1
register[7] is: 12
register[8] is: 156
register[9] is: 78
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 278____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 26
register[4] is: 13
register[5] is: 13
register[6] is: 1
register[7] is: 12
register[8] is: 156
register[9] is: 78
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 279____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 26
register[4] is: 13
register[5] is: 13
register[6] is: 1
register[7] is: 12
register[8] is: 156
register[9] is: 78
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 280____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 26
register[4] is: 13
register[5] is: 13
register[6] is: 1
register[7] is: 12
register[8] is: 156
register[9] is: 78
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 281____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 26
register[4] is: 13
register[5] is: 13
register[6] is: 1
register[7] is: 13
register[8] is: 156
register[9] is: 78
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 282____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 26
register[4] is: 13
register[5] is: 13
register[6] is: 1
register[7] is: 13
register[8] is: 182
register[9] is: 78
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 283____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1048
register[2] is: 1248
register[3] is: 26
register[4] is: 13
register[5] is: 13
register[6] is: 1
register[7] is: 13
register[8] is: 182
register[9] is: 91
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 284____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1052
register[2] is: 1248
register[3] is: 26
register[4] is: 13
register[5] is: 13
register[6] is: 1
register[7] is: 13
register[8] is: 182
register[9] is: 91
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 285____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1052
register[2] is: 1252
register[3] is: 26
register[4] is: 13
register[5] is: 13
register[6] is: 1
register[7] is: 13
register[8] is: 182
register[9] is: 91
register[10] is: 12
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 286____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1052
register[2] is: 1252
register[3] is: 26
register[4] is: 13
register[5] is: 13
register[6] is: 1
register[7] is: 13
register[8] is: 182
register[9] is: 91
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 287____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1052
register[2] is: 1252
register[3] is: 26
register[4] is: 13
register[5] is: 13
register[6] is: 1
register[7] is: 13
register[8] is: 182
register[9] is: 91
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 288____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 289____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 290____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1052
register[2] is: 1252
register[3] is: 26
register[4] is: 13
register[5] is: 13
register[6] is: 1
register[7] is: 13
register[8] is: 182
register[9] is: 91
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 291____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1052
register[2] is: 1252
register[3] is: 26
register[4] is: 13
register[5] is: 13
register[6] is: 1
register[7] is: 13
register[8] is: 182
register[9] is: 91
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 292____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1052
register[2] is: 1252
register[3] is: 26
register[4] is: 13
register[5] is: 13
register[6] is: 1
register[7] is: 13
register[8] is: 182
register[9] is: 91
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 293____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1052
CCCCgpReg[rt] is: 28
effective_address is: 1052
data at effective address: 14
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1052
register[2] is: 1252
register[3] is: 28
register[4] is: 13
register[5] is: 13
register[6] is: 1
register[7] is: 13
register[8] is: 182
register[9] is: 91
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 294____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1252
CCCCgpReg[rt] is: 14
effective_address is: 1252
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 295____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 296____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1052
register[2] is: 1252
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 1
register[7] is: 13
register[8] is: 182
register[9] is: 91
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 297____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 298____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1052
register[2] is: 1252
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 13
register[8] is: 182
register[9] is: 91
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 299____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1052
register[2] is: 1252
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 13
register[8] is: 182
register[9] is: 91
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 300____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1052
register[2] is: 1252
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 13
register[8] is: 182
register[9] is: 91
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 301____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1052
register[2] is: 1252
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 13
register[8] is: 182
register[9] is: 91
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 302____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 303____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1052
register[2] is: 1252
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 14
register[8] is: 182
register[9] is: 91
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 304____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1052
register[2] is: 1252
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 14
register[8] is: 210
register[9] is: 91
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 305____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1052
register[2] is: 1252
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 14
register[8] is: 210
register[9] is: 105
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 306____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1056
register[2] is: 1252
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 14
register[8] is: 210
register[9] is: 105
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 307____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 14
register[8] is: 210
register[9] is: 105
register[10] is: 13
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 308____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 14
register[8] is: 210
register[9] is: 105
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 309____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 14
register[8] is: 210
register[9] is: 105
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 310____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 311____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 14
register[8] is: 210
register[9] is: 105
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 312____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 14
register[8] is: 210
register[9] is: 105
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 313____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 14
register[8] is: 210
register[9] is: 105
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 314____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 28
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 14
register[8] is: 210
register[9] is: 105
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 315____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1056
CCCCgpReg[rt] is: 30
effective_address is: 1056
data at effective address: 15
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 30
register[4] is: 14
register[5] is: 14
register[6] is: 0
register[7] is: 14
register[8] is: 210
register[9] is: 105
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 316____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1256
CCCCgpReg[rt] is: 15
effective_address is: 1256
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 317____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 318____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 30
register[4] is: 15
register[5] is: 15
register[6] is: 0
register[7] is: 14
register[8] is: 210
register[9] is: 105
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 319____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 320____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 30
register[4] is: 15
register[5] is: 15
register[6] is: 1
register[7] is: 14
register[8] is: 210
register[9] is: 105
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 321____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 30
register[4] is: 15
register[5] is: 15
register[6] is: 1
register[7] is: 14
register[8] is: 210
register[9] is: 105
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 322____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 30
register[4] is: 15
register[5] is: 15
register[6] is: 1
register[7] is: 14
register[8] is: 210
register[9] is: 105
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 323____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 30
register[4] is: 15
register[5] is: 15
register[6] is: 1
register[7] is: 14
register[8] is: 210
register[9] is: 105
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 324____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 30
register[4] is: 15
register[5] is: 15
register[6] is: 1
register[7] is: 15
register[8] is: 210
register[9] is: 105
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 325____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 30
register[4] is: 15
register[5] is: 15
register[6] is: 1
register[7] is: 15
register[8] is: 240
register[9] is: 105
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 326____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1056
register[2] is: 1256
register[3] is: 30
register[4] is: 15
register[5] is: 15
register[6] is: 1
register[7] is: 15
register[8] is: 240
register[9] is: 120
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 327____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1060
register[2] is: 1256
register[3] is: 30
register[4] is: 15
register[5] is: 15
register[6] is: 1
register[7] is: 15
register[8] is: 240
register[9] is: 120
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 328____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1060
register[2] is: 1260
register[3] is: 30
register[4] is: 15
register[5] is: 15
register[6] is: 1
register[7] is: 15
register[8] is: 240
register[9] is: 120
register[10] is: 14
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 329____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1060
register[2] is: 1260
register[3] is: 30
register[4] is: 15
register[5] is: 15
register[6] is: 1
register[7] is: 15
register[8] is: 240
register[9] is: 120
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 330____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1060
register[2] is: 1260
register[3] is: 30
register[4] is: 15
register[5] is: 15
register[6] is: 1
register[7] is: 15
register[8] is: 240
register[9] is: 120
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 331____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 332____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 333____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1060
register[2] is: 1260
register[3] is: 30
register[4] is: 15
register[5] is: 15
register[6] is: 1
register[7] is: 15
register[8] is: 240
register[9] is: 120
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 334____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1060
register[2] is: 1260
register[3] is: 30
register[4] is: 15
register[5] is: 15
register[6] is: 1
register[7] is: 15
register[8] is: 240
register[9] is: 120
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 335____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1060
register[2] is: 1260
register[3] is: 30
register[4] is: 15
register[5] is: 15
register[6] is: 1
register[7] is: 15
register[8] is: 240
register[9] is: 120
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 336____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1060
CCCCgpReg[rt] is: 32
effective_address is: 1060
data at effective address: 16
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1060
register[2] is: 1260
register[3] is: 32
register[4] is: 15
register[5] is: 15
register[6] is: 1
register[7] is: 15
register[8] is: 240
register[9] is: 120
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 337____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1260
CCCCgpReg[rt] is: 16
effective_address is: 1260
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 338____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 339____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1060
register[2] is: 1260
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 1
register[7] is: 15
register[8] is: 240
register[9] is: 120
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 340____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 341____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1060
register[2] is: 1260
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 15
register[8] is: 240
register[9] is: 120
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 342____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1060
register[2] is: 1260
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 15
register[8] is: 240
register[9] is: 120
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 343____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1060
register[2] is: 1260
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 15
register[8] is: 240
register[9] is: 120
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 344____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1060
register[2] is: 1260
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 15
register[8] is: 240
register[9] is: 120
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 345____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 346____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1060
register[2] is: 1260
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 16
register[8] is: 240
register[9] is: 120
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 347____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1060
register[2] is: 1260
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 16
register[8] is: 272
register[9] is: 120
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 348____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1060
register[2] is: 1260
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 16
register[8] is: 272
register[9] is: 136
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 349____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1064
register[2] is: 1260
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 16
register[8] is: 272
register[9] is: 136
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 350____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 16
register[8] is: 272
register[9] is: 136
register[10] is: 15
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 351____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 16
register[8] is: 272
register[9] is: 136
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 352____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 16
register[8] is: 272
register[9] is: 136
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 353____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 354____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 16
register[8] is: 272
register[9] is: 136
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 355____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 16
register[8] is: 272
register[9] is: 136
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 356____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 16
register[8] is: 272
register[9] is: 136
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 357____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 32
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 16
register[8] is: 272
register[9] is: 136
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 358____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1064
CCCCgpReg[rt] is: 34
effective_address is: 1064
data at effective address: 17
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 34
register[4] is: 16
register[5] is: 16
register[6] is: 0
register[7] is: 16
register[8] is: 272
register[9] is: 136
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 359____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1264
CCCCgpReg[rt] is: 17
effective_address is: 1264
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 360____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 361____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 34
register[4] is: 17
register[5] is: 17
register[6] is: 0
register[7] is: 16
register[8] is: 272
register[9] is: 136
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 362____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 363____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 34
register[4] is: 17
register[5] is: 17
register[6] is: 1
register[7] is: 16
register[8] is: 272
register[9] is: 136
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 364____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 34
register[4] is: 17
register[5] is: 17
register[6] is: 1
register[7] is: 16
register[8] is: 272
register[9] is: 136
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 365____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 34
register[4] is: 17
register[5] is: 17
register[6] is: 1
register[7] is: 16
register[8] is: 272
register[9] is: 136
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 366____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 34
register[4] is: 17
register[5] is: 17
register[6] is: 1
register[7] is: 16
register[8] is: 272
register[9] is: 136
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 367____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 34
register[4] is: 17
register[5] is: 17
register[6] is: 1
register[7] is: 17
register[8] is: 272
register[9] is: 136
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 368____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 34
register[4] is: 17
register[5] is: 17
register[6] is: 1
register[7] is: 17
register[8] is: 306
register[9] is: 136
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 369____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1064
register[2] is: 1264
register[3] is: 34
register[4] is: 17
register[5] is: 17
register[6] is: 1
register[7] is: 17
register[8] is: 306
register[9] is: 153
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 370____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1068
register[2] is: 1264
register[3] is: 34
register[4] is: 17
register[5] is: 17
register[6] is: 1
register[7] is: 17
register[8] is: 306
register[9] is: 153
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 371____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1068
register[2] is: 1268
register[3] is: 34
register[4] is: 17
register[5] is: 17
register[6] is: 1
register[7] is: 17
register[8] is: 306
register[9] is: 153
register[10] is: 16
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 372____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1068
register[2] is: 1268
register[3] is: 34
register[4] is: 17
register[5] is: 17
register[6] is: 1
register[7] is: 17
register[8] is: 306
register[9] is: 153
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 373____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1068
register[2] is: 1268
register[3] is: 34
register[4] is: 17
register[5] is: 17
register[6] is: 1
register[7] is: 17
register[8] is: 306
register[9] is: 153
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 374____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 375____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 376____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1068
register[2] is: 1268
register[3] is: 34
register[4] is: 17
register[5] is: 17
register[6] is: 1
register[7] is: 17
register[8] is: 306
register[9] is: 153
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 377____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1068
register[2] is: 1268
register[3] is: 34
register[4] is: 17
register[5] is: 17
register[6] is: 1
register[7] is: 17
register[8] is: 306
register[9] is: 153
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 378____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1068
register[2] is: 1268
register[3] is: 34
register[4] is: 17
register[5] is: 17
register[6] is: 1
register[7] is: 17
register[8] is: 306
register[9] is: 153
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 379____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1068
CCCCgpReg[rt] is: 36
effective_address is: 1068
data at effective address: 18
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1068
register[2] is: 1268
register[3] is: 36
register[4] is: 17
register[5] is: 17
register[6] is: 1
register[7] is: 17
register[8] is: 306
register[9] is: 153
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 380____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1268
CCCCgpReg[rt] is: 18
effective_address is: 1268
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 381____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 382____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1068
register[2] is: 1268
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 1
register[7] is: 17
register[8] is: 306
register[9] is: 153
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 383____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 384____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1068
register[2] is: 1268
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 17
register[8] is: 306
register[9] is: 153
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 385____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1068
register[2] is: 1268
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 17
register[8] is: 306
register[9] is: 153
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 386____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1068
register[2] is: 1268
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 17
register[8] is: 306
register[9] is: 153
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 387____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1068
register[2] is: 1268
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 17
register[8] is: 306
register[9] is: 153
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 388____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 389____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1068
register[2] is: 1268
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 18
register[8] is: 306
register[9] is: 153
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 390____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1068
register[2] is: 1268
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 18
register[8] is: 342
register[9] is: 153
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 391____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1068
register[2] is: 1268
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 18
register[8] is: 342
register[9] is: 171
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 392____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1072
register[2] is: 1268
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 18
register[8] is: 342
register[9] is: 171
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 393____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 18
register[8] is: 342
register[9] is: 171
register[10] is: 17
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 394____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 18
register[8] is: 342
register[9] is: 171
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 395____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 18
register[8] is: 342
register[9] is: 171
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 396____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 397____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 18
register[8] is: 342
register[9] is: 171
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 398____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 18
register[8] is: 342
register[9] is: 171
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 399____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 18
register[8] is: 342
register[9] is: 171
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 400____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 36
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 18
register[8] is: 342
register[9] is: 171
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 401____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1072
CCCCgpReg[rt] is: 38
effective_address is: 1072
data at effective address: 19
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 38
register[4] is: 18
register[5] is: 18
register[6] is: 0
register[7] is: 18
register[8] is: 342
register[9] is: 171
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 402____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1272
CCCCgpReg[rt] is: 19
effective_address is: 1272
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 403____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 404____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 38
register[4] is: 19
register[5] is: 19
register[6] is: 0
register[7] is: 18
register[8] is: 342
register[9] is: 171
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 405____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 406____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 38
register[4] is: 19
register[5] is: 19
register[6] is: 1
register[7] is: 18
register[8] is: 342
register[9] is: 171
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 407____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 38
register[4] is: 19
register[5] is: 19
register[6] is: 1
register[7] is: 18
register[8] is: 342
register[9] is: 171
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 408____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 38
register[4] is: 19
register[5] is: 19
register[6] is: 1
register[7] is: 18
register[8] is: 342
register[9] is: 171
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 409____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 38
register[4] is: 19
register[5] is: 19
register[6] is: 1
register[7] is: 18
register[8] is: 342
register[9] is: 171
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 410____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 38
register[4] is: 19
register[5] is: 19
register[6] is: 1
register[7] is: 19
register[8] is: 342
register[9] is: 171
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 411____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 38
register[4] is: 19
register[5] is: 19
register[6] is: 1
register[7] is: 19
register[8] is: 380
register[9] is: 171
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 412____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1072
register[2] is: 1272
register[3] is: 38
register[4] is: 19
register[5] is: 19
register[6] is: 1
register[7] is: 19
register[8] is: 380
register[9] is: 190
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 413____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1076
register[2] is: 1272
register[3] is: 38
register[4] is: 19
register[5] is: 19
register[6] is: 1
register[7] is: 19
register[8] is: 380
register[9] is: 190
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 414____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1076
register[2] is: 1276
register[3] is: 38
register[4] is: 19
register[5] is: 19
register[6] is: 1
register[7] is: 19
register[8] is: 380
register[9] is: 190
register[10] is: 18
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 415____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1076
register[2] is: 1276
register[3] is: 38
register[4] is: 19
register[5] is: 19
register[6] is: 1
register[7] is: 19
register[8] is: 380
register[9] is: 190
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 416____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1076
register[2] is: 1276
register[3] is: 38
register[4] is: 19
register[5] is: 19
register[6] is: 1
register[7] is: 19
register[8] is: 380
register[9] is: 190
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 417____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 418____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 419____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1076
register[2] is: 1276
register[3] is: 38
register[4] is: 19
register[5] is: 19
register[6] is: 1
register[7] is: 19
register[8] is: 380
register[9] is: 190
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 420____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1076
register[2] is: 1276
register[3] is: 38
register[4] is: 19
register[5] is: 19
register[6] is: 1
register[7] is: 19
register[8] is: 380
register[9] is: 190
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 421____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1076
register[2] is: 1276
register[3] is: 38
register[4] is: 19
register[5] is: 19
register[6] is: 1
register[7] is: 19
register[8] is: 380
register[9] is: 190
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 422____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1076
CCCCgpReg[rt] is: 40
effective_address is: 1076
data at effective address: 20
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1076
register[2] is: 1276
register[3] is: 40
register[4] is: 19
register[5] is: 19
register[6] is: 1
register[7] is: 19
register[8] is: 380
register[9] is: 190
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 423____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1276
CCCCgpReg[rt] is: 20
effective_address is: 1276
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 424____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 425____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1076
register[2] is: 1276
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 1
register[7] is: 19
register[8] is: 380
register[9] is: 190
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 426____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 427____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1076
register[2] is: 1276
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 19
register[8] is: 380
register[9] is: 190
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 428____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1076
register[2] is: 1276
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 19
register[8] is: 380
register[9] is: 190
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 429____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1076
register[2] is: 1276
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 19
register[8] is: 380
register[9] is: 190
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 430____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1076
register[2] is: 1276
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 19
register[8] is: 380
register[9] is: 190
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 431____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 432____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1076
register[2] is: 1276
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 20
register[8] is: 380
register[9] is: 190
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 433____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1076
register[2] is: 1276
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 20
register[8] is: 420
register[9] is: 190
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 434____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1076
register[2] is: 1276
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 20
register[8] is: 420
register[9] is: 210
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 435____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1080
register[2] is: 1276
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 20
register[8] is: 420
register[9] is: 210
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 436____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 20
register[8] is: 420
register[9] is: 210
register[10] is: 19
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 437____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 20
register[8] is: 420
register[9] is: 210
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 438____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 20
register[8] is: 420
register[9] is: 210
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 439____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 440____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 20
register[8] is: 420
register[9] is: 210
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 441____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 20
register[8] is: 420
register[9] is: 210
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 442____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 20
register[8] is: 420
register[9] is: 210
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 443____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 40
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 20
register[8] is: 420
register[9] is: 210
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 444____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1080
CCCCgpReg[rt] is: 42
effective_address is: 1080
data at effective address: 21
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 42
register[4] is: 20
register[5] is: 20
register[6] is: 0
register[7] is: 20
register[8] is: 420
register[9] is: 210
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 445____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1280
CCCCgpReg[rt] is: 21
effective_address is: 1280
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 446____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 447____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 42
register[4] is: 21
register[5] is: 21
register[6] is: 0
register[7] is: 20
register[8] is: 420
register[9] is: 210
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 448____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 449____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 42
register[4] is: 21
register[5] is: 21
register[6] is: 1
register[7] is: 20
register[8] is: 420
register[9] is: 210
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 450____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 42
register[4] is: 21
register[5] is: 21
register[6] is: 1
register[7] is: 20
register[8] is: 420
register[9] is: 210
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 451____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 42
register[4] is: 21
register[5] is: 21
register[6] is: 1
register[7] is: 20
register[8] is: 420
register[9] is: 210
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 452____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 42
register[4] is: 21
register[5] is: 21
register[6] is: 1
register[7] is: 20
register[8] is: 420
register[9] is: 210
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 453____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 42
register[4] is: 21
register[5] is: 21
register[6] is: 1
register[7] is: 21
register[8] is: 420
register[9] is: 210
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 454____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 42
register[4] is: 21
register[5] is: 21
register[6] is: 1
register[7] is: 21
register[8] is: 462
register[9] is: 210
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 455____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1080
register[2] is: 1280
register[3] is: 42
register[4] is: 21
register[5] is: 21
register[6] is: 1
register[7] is: 21
register[8] is: 462
register[9] is: 231
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 456____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1084
register[2] is: 1280
register[3] is: 42
register[4] is: 21
register[5] is: 21
register[6] is: 1
register[7] is: 21
register[8] is: 462
register[9] is: 231
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 457____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1084
register[2] is: 1284
register[3] is: 42
register[4] is: 21
register[5] is: 21
register[6] is: 1
register[7] is: 21
register[8] is: 462
register[9] is: 231
register[10] is: 20
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 458____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1084
register[2] is: 1284
register[3] is: 42
register[4] is: 21
register[5] is: 21
register[6] is: 1
register[7] is: 21
register[8] is: 462
register[9] is: 231
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 459____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1084
register[2] is: 1284
register[3] is: 42
register[4] is: 21
register[5] is: 21
register[6] is: 1
register[7] is: 21
register[8] is: 462
register[9] is: 231
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 460____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 461____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 462____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1084
register[2] is: 1284
register[3] is: 42
register[4] is: 21
register[5] is: 21
register[6] is: 1
register[7] is: 21
register[8] is: 462
register[9] is: 231
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 463____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1084
register[2] is: 1284
register[3] is: 42
register[4] is: 21
register[5] is: 21
register[6] is: 1
register[7] is: 21
register[8] is: 462
register[9] is: 231
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 464____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1084
register[2] is: 1284
register[3] is: 42
register[4] is: 21
register[5] is: 21
register[6] is: 1
register[7] is: 21
register[8] is: 462
register[9] is: 231
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 465____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1084
CCCCgpReg[rt] is: 44
effective_address is: 1084
data at effective address: 22
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1084
register[2] is: 1284
register[3] is: 44
register[4] is: 21
register[5] is: 21
register[6] is: 1
register[7] is: 21
register[8] is: 462
register[9] is: 231
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 466____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1284
CCCCgpReg[rt] is: 22
effective_address is: 1284
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 467____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 468____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1084
register[2] is: 1284
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 1
register[7] is: 21
register[8] is: 462
register[9] is: 231
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 469____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 470____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1084
register[2] is: 1284
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 21
register[8] is: 462
register[9] is: 231
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 471____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1084
register[2] is: 1284
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 21
register[8] is: 462
register[9] is: 231
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 472____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1084
register[2] is: 1284
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 21
register[8] is: 462
register[9] is: 231
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 473____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1084
register[2] is: 1284
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 21
register[8] is: 462
register[9] is: 231
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 474____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 475____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1084
register[2] is: 1284
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 22
register[8] is: 462
register[9] is: 231
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 476____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1084
register[2] is: 1284
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 22
register[8] is: 506
register[9] is: 231
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 477____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1084
register[2] is: 1284
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 22
register[8] is: 506
register[9] is: 253
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 478____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1088
register[2] is: 1284
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 22
register[8] is: 506
register[9] is: 253
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 479____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 22
register[8] is: 506
register[9] is: 253
register[10] is: 21
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 480____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 22
register[8] is: 506
register[9] is: 253
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 481____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 22
register[8] is: 506
register[9] is: 253
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 482____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 483____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 22
register[8] is: 506
register[9] is: 253
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 484____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 22
register[8] is: 506
register[9] is: 253
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 485____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 22
register[8] is: 506
register[9] is: 253
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 486____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 44
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 22
register[8] is: 506
register[9] is: 253
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 487____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1088
CCCCgpReg[rt] is: 46
effective_address is: 1088
data at effective address: 23
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 46
register[4] is: 22
register[5] is: 22
register[6] is: 0
register[7] is: 22
register[8] is: 506
register[9] is: 253
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 488____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1288
CCCCgpReg[rt] is: 23
effective_address is: 1288
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 489____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 490____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 46
register[4] is: 23
register[5] is: 23
register[6] is: 0
register[7] is: 22
register[8] is: 506
register[9] is: 253
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 491____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 492____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 46
register[4] is: 23
register[5] is: 23
register[6] is: 1
register[7] is: 22
register[8] is: 506
register[9] is: 253
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 493____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 46
register[4] is: 23
register[5] is: 23
register[6] is: 1
register[7] is: 22
register[8] is: 506
register[9] is: 253
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 494____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 46
register[4] is: 23
register[5] is: 23
register[6] is: 1
register[7] is: 22
register[8] is: 506
register[9] is: 253
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 495____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 46
register[4] is: 23
register[5] is: 23
register[6] is: 1
register[7] is: 22
register[8] is: 506
register[9] is: 253
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 496____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 46
register[4] is: 23
register[5] is: 23
register[6] is: 1
register[7] is: 23
register[8] is: 506
register[9] is: 253
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 497____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 46
register[4] is: 23
register[5] is: 23
register[6] is: 1
register[7] is: 23
register[8] is: 552
register[9] is: 253
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 498____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1088
register[2] is: 1288
register[3] is: 46
register[4] is: 23
register[5] is: 23
register[6] is: 1
register[7] is: 23
register[8] is: 552
register[9] is: 276
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 499____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1092
register[2] is: 1288
register[3] is: 46
register[4] is: 23
register[5] is: 23
register[6] is: 1
register[7] is: 23
register[8] is: 552
register[9] is: 276
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 500____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1092
register[2] is: 1292
register[3] is: 46
register[4] is: 23
register[5] is: 23
register[6] is: 1
register[7] is: 23
register[8] is: 552
register[9] is: 276
register[10] is: 22
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 501____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1092
register[2] is: 1292
register[3] is: 46
register[4] is: 23
register[5] is: 23
register[6] is: 1
register[7] is: 23
register[8] is: 552
register[9] is: 276
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 502____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1092
register[2] is: 1292
register[3] is: 46
register[4] is: 23
register[5] is: 23
register[6] is: 1
register[7] is: 23
register[8] is: 552
register[9] is: 276
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 503____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 504____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 505____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1092
register[2] is: 1292
register[3] is: 46
register[4] is: 23
register[5] is: 23
register[6] is: 1
register[7] is: 23
register[8] is: 552
register[9] is: 276
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 506____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1092
register[2] is: 1292
register[3] is: 46
register[4] is: 23
register[5] is: 23
register[6] is: 1
register[7] is: 23
register[8] is: 552
register[9] is: 276
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 507____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1092
register[2] is: 1292
register[3] is: 46
register[4] is: 23
register[5] is: 23
register[6] is: 1
register[7] is: 23
register[8] is: 552
register[9] is: 276
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 508____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1092
CCCCgpReg[rt] is: 48
effective_address is: 1092
data at effective address: 24
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1092
register[2] is: 1292
register[3] is: 48
register[4] is: 23
register[5] is: 23
register[6] is: 1
register[7] is: 23
register[8] is: 552
register[9] is: 276
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 509____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1292
CCCCgpReg[rt] is: 24
effective_address is: 1292
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 510____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 511____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1092
register[2] is: 1292
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 1
register[7] is: 23
register[8] is: 552
register[9] is: 276
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 512____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 513____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1092
register[2] is: 1292
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 23
register[8] is: 552
register[9] is: 276
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 514____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1092
register[2] is: 1292
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 23
register[8] is: 552
register[9] is: 276
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 515____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1092
register[2] is: 1292
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 23
register[8] is: 552
register[9] is: 276
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 516____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1092
register[2] is: 1292
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 23
register[8] is: 552
register[9] is: 276
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 517____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 518____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1092
register[2] is: 1292
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 24
register[8] is: 552
register[9] is: 276
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 519____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1092
register[2] is: 1292
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 24
register[8] is: 600
register[9] is: 276
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 520____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1092
register[2] is: 1292
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 24
register[8] is: 600
register[9] is: 300
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 521____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1096
register[2] is: 1292
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 24
register[8] is: 600
register[9] is: 300
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 522____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 24
register[8] is: 600
register[9] is: 300
register[10] is: 23
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 523____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 24
register[8] is: 600
register[9] is: 300
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 524____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 24
register[8] is: 600
register[9] is: 300
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 525____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 526____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 24
register[8] is: 600
register[9] is: 300
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 527____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 24
register[8] is: 600
register[9] is: 300
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 528____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 24
register[8] is: 600
register[9] is: 300
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 529____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 48
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 24
register[8] is: 600
register[9] is: 300
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 530____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1096
CCCCgpReg[rt] is: 50
effective_address is: 1096
data at effective address: 25
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 50
register[4] is: 24
register[5] is: 24
register[6] is: 0
register[7] is: 24
register[8] is: 600
register[9] is: 300
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 531____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1296
CCCCgpReg[rt] is: 25
effective_address is: 1296
data at effective address: 24
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 532____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 533____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 50
register[4] is: 25
register[5] is: 25
register[6] is: 0
register[7] is: 24
register[8] is: 600
register[9] is: 300
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 534____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 535____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 50
register[4] is: 25
register[5] is: 25
register[6] is: 1
register[7] is: 24
register[8] is: 600
register[9] is: 300
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 536____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 50
register[4] is: 25
register[5] is: 25
register[6] is: 1
register[7] is: 24
register[8] is: 600
register[9] is: 300
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 537____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 50
register[4] is: 25
register[5] is: 25
register[6] is: 1
register[7] is: 24
register[8] is: 600
register[9] is: 300
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 538____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 50
register[4] is: 25
register[5] is: 25
register[6] is: 1
register[7] is: 24
register[8] is: 600
register[9] is: 300
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 539____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 50
register[4] is: 25
register[5] is: 25
register[6] is: 1
register[7] is: 25
register[8] is: 600
register[9] is: 300
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 540____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 50
register[4] is: 25
register[5] is: 25
register[6] is: 1
register[7] is: 25
register[8] is: 650
register[9] is: 300
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 541____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1096
register[2] is: 1296
register[3] is: 50
register[4] is: 25
register[5] is: 25
register[6] is: 1
register[7] is: 25
register[8] is: 650
register[9] is: 325
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 542____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1100
register[2] is: 1296
register[3] is: 50
register[4] is: 25
register[5] is: 25
register[6] is: 1
register[7] is: 25
register[8] is: 650
register[9] is: 325
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 543____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1100
register[2] is: 1300
register[3] is: 50
register[4] is: 25
register[5] is: 25
register[6] is: 1
register[7] is: 25
register[8] is: 650
register[9] is: 325
register[10] is: 24
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 544____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1100
register[2] is: 1300
register[3] is: 50
register[4] is: 25
register[5] is: 25
register[6] is: 1
register[7] is: 25
register[8] is: 650
register[9] is: 325
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 545____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1100
register[2] is: 1300
register[3] is: 50
register[4] is: 25
register[5] is: 25
register[6] is: 1
register[7] is: 25
register[8] is: 650
register[9] is: 325
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 546____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 547____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 548____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1100
register[2] is: 1300
register[3] is: 50
register[4] is: 25
register[5] is: 25
register[6] is: 1
register[7] is: 25
register[8] is: 650
register[9] is: 325
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 549____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1100
register[2] is: 1300
register[3] is: 50
register[4] is: 25
register[5] is: 25
register[6] is: 1
register[7] is: 25
register[8] is: 650
register[9] is: 325
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 550____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1100
register[2] is: 1300
register[3] is: 50
register[4] is: 25
register[5] is: 25
register[6] is: 1
register[7] is: 25
register[8] is: 650
register[9] is: 325
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 551____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1100
CCCCgpReg[rt] is: 52
effective_address is: 1100
data at effective address: 26
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1100
register[2] is: 1300
register[3] is: 52
register[4] is: 25
register[5] is: 25
register[6] is: 1
register[7] is: 25
register[8] is: 650
register[9] is: 325
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 552____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1300
CCCCgpReg[rt] is: 26
effective_address is: 1300
data at effective address: 600
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 553____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 554____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1100
register[2] is: 1300
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 1
register[7] is: 25
register[8] is: 650
register[9] is: 325
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 555____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 556____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1100
register[2] is: 1300
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 25
register[8] is: 650
register[9] is: 325
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 557____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1100
register[2] is: 1300
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 25
register[8] is: 650
register[9] is: 325
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 558____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1100
register[2] is: 1300
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 25
register[8] is: 650
register[9] is: 325
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 559____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1100
register[2] is: 1300
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 25
register[8] is: 650
register[9] is: 325
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 560____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 561____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1100
register[2] is: 1300
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 26
register[8] is: 650
register[9] is: 325
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 562____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1100
register[2] is: 1300
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 26
register[8] is: 702
register[9] is: 325
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 563____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1100
register[2] is: 1300
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 26
register[8] is: 702
register[9] is: 351
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 564____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1104
register[2] is: 1300
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 26
register[8] is: 702
register[9] is: 351
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 565____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 26
register[8] is: 702
register[9] is: 351
register[10] is: 25
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 566____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 26
register[8] is: 702
register[9] is: 351
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 567____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 26
register[8] is: 702
register[9] is: 351
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 568____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 569____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 26
register[8] is: 702
register[9] is: 351
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 570____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 26
register[8] is: 702
register[9] is: 351
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 571____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 26
register[8] is: 702
register[9] is: 351
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 572____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 52
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 26
register[8] is: 702
register[9] is: 351
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 573____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1104
CCCCgpReg[rt] is: 54
effective_address is: 1104
data at effective address: 27
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 54
register[4] is: 26
register[5] is: 26
register[6] is: 0
register[7] is: 26
register[8] is: 702
register[9] is: 351
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 574____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1304
CCCCgpReg[rt] is: 27
effective_address is: 1304
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 575____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 576____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 54
register[4] is: 27
register[5] is: 27
register[6] is: 0
register[7] is: 26
register[8] is: 702
register[9] is: 351
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 577____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 578____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 54
register[4] is: 27
register[5] is: 27
register[6] is: 1
register[7] is: 26
register[8] is: 702
register[9] is: 351
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 579____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 54
register[4] is: 27
register[5] is: 27
register[6] is: 1
register[7] is: 26
register[8] is: 702
register[9] is: 351
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 580____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 54
register[4] is: 27
register[5] is: 27
register[6] is: 1
register[7] is: 26
register[8] is: 702
register[9] is: 351
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 581____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 54
register[4] is: 27
register[5] is: 27
register[6] is: 1
register[7] is: 26
register[8] is: 702
register[9] is: 351
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 582____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 54
register[4] is: 27
register[5] is: 27
register[6] is: 1
register[7] is: 27
register[8] is: 702
register[9] is: 351
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 583____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 54
register[4] is: 27
register[5] is: 27
register[6] is: 1
register[7] is: 27
register[8] is: 756
register[9] is: 351
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 584____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1104
register[2] is: 1304
register[3] is: 54
register[4] is: 27
register[5] is: 27
register[6] is: 1
register[7] is: 27
register[8] is: 756
register[9] is: 378
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 585____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1108
register[2] is: 1304
register[3] is: 54
register[4] is: 27
register[5] is: 27
register[6] is: 1
register[7] is: 27
register[8] is: 756
register[9] is: 378
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 586____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1108
register[2] is: 1308
register[3] is: 54
register[4] is: 27
register[5] is: 27
register[6] is: 1
register[7] is: 27
register[8] is: 756
register[9] is: 378
register[10] is: 26
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 587____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1108
register[2] is: 1308
register[3] is: 54
register[4] is: 27
register[5] is: 27
register[6] is: 1
register[7] is: 27
register[8] is: 756
register[9] is: 378
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 588____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1108
register[2] is: 1308
register[3] is: 54
register[4] is: 27
register[5] is: 27
register[6] is: 1
register[7] is: 27
register[8] is: 756
register[9] is: 378
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 589____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 590____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 591____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1108
register[2] is: 1308
register[3] is: 54
register[4] is: 27
register[5] is: 27
register[6] is: 1
register[7] is: 27
register[8] is: 756
register[9] is: 378
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 592____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1108
register[2] is: 1308
register[3] is: 54
register[4] is: 27
register[5] is: 27
register[6] is: 1
register[7] is: 27
register[8] is: 756
register[9] is: 378
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 593____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1108
register[2] is: 1308
register[3] is: 54
register[4] is: 27
register[5] is: 27
register[6] is: 1
register[7] is: 27
register[8] is: 756
register[9] is: 378
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 594____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1108
CCCCgpReg[rt] is: 56
effective_address is: 1108
data at effective address: 28
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1108
register[2] is: 1308
register[3] is: 56
register[4] is: 27
register[5] is: 27
register[6] is: 1
register[7] is: 27
register[8] is: 756
register[9] is: 378
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 595____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1308
CCCCgpReg[rt] is: 28
effective_address is: 1308
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 596____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 597____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1108
register[2] is: 1308
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 1
register[7] is: 27
register[8] is: 756
register[9] is: 378
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 598____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 599____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1108
register[2] is: 1308
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 27
register[8] is: 756
register[9] is: 378
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 600____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1108
register[2] is: 1308
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 27
register[8] is: 756
register[9] is: 378
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 601____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1108
register[2] is: 1308
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 27
register[8] is: 756
register[9] is: 378
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 602____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1108
register[2] is: 1308
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 27
register[8] is: 756
register[9] is: 378
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 603____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 604____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1108
register[2] is: 1308
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 28
register[8] is: 756
register[9] is: 378
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 605____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1108
register[2] is: 1308
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 28
register[8] is: 812
register[9] is: 378
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 606____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1108
register[2] is: 1308
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 28
register[8] is: 812
register[9] is: 406
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 607____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1112
register[2] is: 1308
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 28
register[8] is: 812
register[9] is: 406
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 608____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 28
register[8] is: 812
register[9] is: 406
register[10] is: 27
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 609____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 28
register[8] is: 812
register[9] is: 406
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 610____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 28
register[8] is: 812
register[9] is: 406
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 611____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 612____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 28
register[8] is: 812
register[9] is: 406
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 613____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 28
register[8] is: 812
register[9] is: 406
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 614____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 28
register[8] is: 812
register[9] is: 406
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 615____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 56
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 28
register[8] is: 812
register[9] is: 406
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 616____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1112
CCCCgpReg[rt] is: 58
effective_address is: 1112
data at effective address: 29
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 58
register[4] is: 28
register[5] is: 28
register[6] is: 0
register[7] is: 28
register[8] is: 812
register[9] is: 406
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 617____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1312
CCCCgpReg[rt] is: 29
effective_address is: 1312
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 618____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 619____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 58
register[4] is: 29
register[5] is: 29
register[6] is: 0
register[7] is: 28
register[8] is: 812
register[9] is: 406
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 620____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 621____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 58
register[4] is: 29
register[5] is: 29
register[6] is: 1
register[7] is: 28
register[8] is: 812
register[9] is: 406
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 622____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 58
register[4] is: 29
register[5] is: 29
register[6] is: 1
register[7] is: 28
register[8] is: 812
register[9] is: 406
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 623____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 58
register[4] is: 29
register[5] is: 29
register[6] is: 1
register[7] is: 28
register[8] is: 812
register[9] is: 406
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 624____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 58
register[4] is: 29
register[5] is: 29
register[6] is: 1
register[7] is: 28
register[8] is: 812
register[9] is: 406
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 625____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 58
register[4] is: 29
register[5] is: 29
register[6] is: 1
register[7] is: 29
register[8] is: 812
register[9] is: 406
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 626____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 58
register[4] is: 29
register[5] is: 29
register[6] is: 1
register[7] is: 29
register[8] is: 870
register[9] is: 406
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 627____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1112
register[2] is: 1312
register[3] is: 58
register[4] is: 29
register[5] is: 29
register[6] is: 1
register[7] is: 29
register[8] is: 870
register[9] is: 435
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 628____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1116
register[2] is: 1312
register[3] is: 58
register[4] is: 29
register[5] is: 29
register[6] is: 1
register[7] is: 29
register[8] is: 870
register[9] is: 435
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 629____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1116
register[2] is: 1316
register[3] is: 58
register[4] is: 29
register[5] is: 29
register[6] is: 1
register[7] is: 29
register[8] is: 870
register[9] is: 435
register[10] is: 28
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 630____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1116
register[2] is: 1316
register[3] is: 58
register[4] is: 29
register[5] is: 29
register[6] is: 1
register[7] is: 29
register[8] is: 870
register[9] is: 435
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 631____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1116
register[2] is: 1316
register[3] is: 58
register[4] is: 29
register[5] is: 29
register[6] is: 1
register[7] is: 29
register[8] is: 870
register[9] is: 435
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 632____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 633____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 634____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1116
register[2] is: 1316
register[3] is: 58
register[4] is: 29
register[5] is: 29
register[6] is: 1
register[7] is: 29
register[8] is: 870
register[9] is: 435
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 635____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1116
register[2] is: 1316
register[3] is: 58
register[4] is: 29
register[5] is: 29
register[6] is: 1
register[7] is: 29
register[8] is: 870
register[9] is: 435
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 636____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1116
register[2] is: 1316
register[3] is: 58
register[4] is: 29
register[5] is: 29
register[6] is: 1
register[7] is: 29
register[8] is: 870
register[9] is: 435
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 637____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1116
CCCCgpReg[rt] is: 60
effective_address is: 1116
data at effective address: 30
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1116
register[2] is: 1316
register[3] is: 60
register[4] is: 29
register[5] is: 29
register[6] is: 1
register[7] is: 29
register[8] is: 870
register[9] is: 435
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 638____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1316
CCCCgpReg[rt] is: 30
effective_address is: 1316
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 639____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 640____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1116
register[2] is: 1316
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 1
register[7] is: 29
register[8] is: 870
register[9] is: 435
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 641____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 642____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1116
register[2] is: 1316
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 29
register[8] is: 870
register[9] is: 435
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 643____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1116
register[2] is: 1316
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 29
register[8] is: 870
register[9] is: 435
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 644____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1116
register[2] is: 1316
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 29
register[8] is: 870
register[9] is: 435
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 645____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1116
register[2] is: 1316
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 29
register[8] is: 870
register[9] is: 435
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 646____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 647____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1116
register[2] is: 1316
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 30
register[8] is: 870
register[9] is: 435
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 648____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1116
register[2] is: 1316
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 30
register[8] is: 930
register[9] is: 435
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 649____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1116
register[2] is: 1316
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 30
register[8] is: 930
register[9] is: 465
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 650____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1120
register[2] is: 1316
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 30
register[8] is: 930
register[9] is: 465
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 651____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 30
register[8] is: 930
register[9] is: 465
register[10] is: 29
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 652____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 30
register[8] is: 930
register[9] is: 465
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 653____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 30
register[8] is: 930
register[9] is: 465
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 654____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 655____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 30
register[8] is: 930
register[9] is: 465
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 656____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 30
register[8] is: 930
register[9] is: 465
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 657____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 30
register[8] is: 930
register[9] is: 465
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 658____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 60
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 30
register[8] is: 930
register[9] is: 465
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 659____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1120
CCCCgpReg[rt] is: 62
effective_address is: 1120
data at effective address: 31
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 62
register[4] is: 30
register[5] is: 30
register[6] is: 0
register[7] is: 30
register[8] is: 930
register[9] is: 465
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 660____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1320
CCCCgpReg[rt] is: 31
effective_address is: 1320
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 661____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 662____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 62
register[4] is: 31
register[5] is: 31
register[6] is: 0
register[7] is: 30
register[8] is: 930
register[9] is: 465
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 663____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 664____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 62
register[4] is: 31
register[5] is: 31
register[6] is: 1
register[7] is: 30
register[8] is: 930
register[9] is: 465
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 665____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 62
register[4] is: 31
register[5] is: 31
register[6] is: 1
register[7] is: 30
register[8] is: 930
register[9] is: 465
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 666____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 62
register[4] is: 31
register[5] is: 31
register[6] is: 1
register[7] is: 30
register[8] is: 930
register[9] is: 465
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 667____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 62
register[4] is: 31
register[5] is: 31
register[6] is: 1
register[7] is: 30
register[8] is: 930
register[9] is: 465
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 668____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 62
register[4] is: 31
register[5] is: 31
register[6] is: 1
register[7] is: 31
register[8] is: 930
register[9] is: 465
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 669____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 62
register[4] is: 31
register[5] is: 31
register[6] is: 1
register[7] is: 31
register[8] is: 992
register[9] is: 465
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 670____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1120
register[2] is: 1320
register[3] is: 62
register[4] is: 31
register[5] is: 31
register[6] is: 1
register[7] is: 31
register[8] is: 992
register[9] is: 496
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 671____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1124
register[2] is: 1320
register[3] is: 62
register[4] is: 31
register[5] is: 31
register[6] is: 1
register[7] is: 31
register[8] is: 992
register[9] is: 496
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 672____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1124
register[2] is: 1324
register[3] is: 62
register[4] is: 31
register[5] is: 31
register[6] is: 1
register[7] is: 31
register[8] is: 992
register[9] is: 496
register[10] is: 30
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 673____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1124
register[2] is: 1324
register[3] is: 62
register[4] is: 31
register[5] is: 31
register[6] is: 1
register[7] is: 31
register[8] is: 992
register[9] is: 496
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 674____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1124
register[2] is: 1324
register[3] is: 62
register[4] is: 31
register[5] is: 31
register[6] is: 1
register[7] is: 31
register[8] is: 992
register[9] is: 496
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 675____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 676____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 677____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1124
register[2] is: 1324
register[3] is: 62
register[4] is: 31
register[5] is: 31
register[6] is: 1
register[7] is: 31
register[8] is: 992
register[9] is: 496
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 678____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1124
register[2] is: 1324
register[3] is: 62
register[4] is: 31
register[5] is: 31
register[6] is: 1
register[7] is: 31
register[8] is: 992
register[9] is: 496
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 679____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1124
register[2] is: 1324
register[3] is: 62
register[4] is: 31
register[5] is: 31
register[6] is: 1
register[7] is: 31
register[8] is: 992
register[9] is: 496
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 680____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1124
CCCCgpReg[rt] is: 64
effective_address is: 1124
data at effective address: 32
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1124
register[2] is: 1324
register[3] is: 64
register[4] is: 31
register[5] is: 31
register[6] is: 1
register[7] is: 31
register[8] is: 992
register[9] is: 496
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 681____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1324
CCCCgpReg[rt] is: 32
effective_address is: 1324
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 682____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 683____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1124
register[2] is: 1324
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 1
register[7] is: 31
register[8] is: 992
register[9] is: 496
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 684____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 685____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1124
register[2] is: 1324
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 31
register[8] is: 992
register[9] is: 496
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 686____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1124
register[2] is: 1324
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 31
register[8] is: 992
register[9] is: 496
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 687____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1124
register[2] is: 1324
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 31
register[8] is: 992
register[9] is: 496
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 688____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1124
register[2] is: 1324
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 31
register[8] is: 992
register[9] is: 496
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 689____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 690____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1124
register[2] is: 1324
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 32
register[8] is: 992
register[9] is: 496
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 691____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1124
register[2] is: 1324
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 32
register[8] is: 1056
register[9] is: 496
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 692____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1124
register[2] is: 1324
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 32
register[8] is: 1056
register[9] is: 528
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 693____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1128
register[2] is: 1324
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 32
register[8] is: 1056
register[9] is: 528
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 694____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 32
register[8] is: 1056
register[9] is: 528
register[10] is: 31
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 695____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 32
register[8] is: 1056
register[9] is: 528
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 696____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 32
register[8] is: 1056
register[9] is: 528
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 697____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 698____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 32
register[8] is: 1056
register[9] is: 528
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 699____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 32
register[8] is: 1056
register[9] is: 528
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 700____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 32
register[8] is: 1056
register[9] is: 528
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 701____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 64
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 32
register[8] is: 1056
register[9] is: 528
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 702____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1128
CCCCgpReg[rt] is: 66
effective_address is: 1128
data at effective address: 33
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 66
register[4] is: 32
register[5] is: 32
register[6] is: 0
register[7] is: 32
register[8] is: 1056
register[9] is: 528
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 703____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1328
CCCCgpReg[rt] is: 33
effective_address is: 1328
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 704____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 705____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 66
register[4] is: 33
register[5] is: 33
register[6] is: 0
register[7] is: 32
register[8] is: 1056
register[9] is: 528
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 706____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 707____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 66
register[4] is: 33
register[5] is: 33
register[6] is: 1
register[7] is: 32
register[8] is: 1056
register[9] is: 528
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 708____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 66
register[4] is: 33
register[5] is: 33
register[6] is: 1
register[7] is: 32
register[8] is: 1056
register[9] is: 528
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 709____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 66
register[4] is: 33
register[5] is: 33
register[6] is: 1
register[7] is: 32
register[8] is: 1056
register[9] is: 528
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 710____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 66
register[4] is: 33
register[5] is: 33
register[6] is: 1
register[7] is: 32
register[8] is: 1056
register[9] is: 528
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 711____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 66
register[4] is: 33
register[5] is: 33
register[6] is: 1
register[7] is: 33
register[8] is: 1056
register[9] is: 528
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 712____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 66
register[4] is: 33
register[5] is: 33
register[6] is: 1
register[7] is: 33
register[8] is: 1122
register[9] is: 528
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 713____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1128
register[2] is: 1328
register[3] is: 66
register[4] is: 33
register[5] is: 33
register[6] is: 1
register[7] is: 33
register[8] is: 1122
register[9] is: 561
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 714____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1132
register[2] is: 1328
register[3] is: 66
register[4] is: 33
register[5] is: 33
register[6] is: 1
register[7] is: 33
register[8] is: 1122
register[9] is: 561
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 715____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1132
register[2] is: 1332
register[3] is: 66
register[4] is: 33
register[5] is: 33
register[6] is: 1
register[7] is: 33
register[8] is: 1122
register[9] is: 561
register[10] is: 32
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 716____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1132
register[2] is: 1332
register[3] is: 66
register[4] is: 33
register[5] is: 33
register[6] is: 1
register[7] is: 33
register[8] is: 1122
register[9] is: 561
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 717____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1132
register[2] is: 1332
register[3] is: 66
register[4] is: 33
register[5] is: 33
register[6] is: 1
register[7] is: 33
register[8] is: 1122
register[9] is: 561
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 718____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 719____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 720____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1132
register[2] is: 1332
register[3] is: 66
register[4] is: 33
register[5] is: 33
register[6] is: 1
register[7] is: 33
register[8] is: 1122
register[9] is: 561
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 721____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1132
register[2] is: 1332
register[3] is: 66
register[4] is: 33
register[5] is: 33
register[6] is: 1
register[7] is: 33
register[8] is: 1122
register[9] is: 561
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 722____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1132
register[2] is: 1332
register[3] is: 66
register[4] is: 33
register[5] is: 33
register[6] is: 1
register[7] is: 33
register[8] is: 1122
register[9] is: 561
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 723____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1132
CCCCgpReg[rt] is: 68
effective_address is: 1132
data at effective address: 34
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1132
register[2] is: 1332
register[3] is: 68
register[4] is: 33
register[5] is: 33
register[6] is: 1
register[7] is: 33
register[8] is: 1122
register[9] is: 561
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 724____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1332
CCCCgpReg[rt] is: 34
effective_address is: 1332
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 725____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 726____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1132
register[2] is: 1332
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 1
register[7] is: 33
register[8] is: 1122
register[9] is: 561
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 727____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 728____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1132
register[2] is: 1332
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 33
register[8] is: 1122
register[9] is: 561
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 729____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1132
register[2] is: 1332
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 33
register[8] is: 1122
register[9] is: 561
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 730____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1132
register[2] is: 1332
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 33
register[8] is: 1122
register[9] is: 561
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 731____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1132
register[2] is: 1332
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 33
register[8] is: 1122
register[9] is: 561
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 732____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 733____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1132
register[2] is: 1332
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 34
register[8] is: 1122
register[9] is: 561
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 734____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1132
register[2] is: 1332
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 34
register[8] is: 1190
register[9] is: 561
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 735____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1132
register[2] is: 1332
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 34
register[8] is: 1190
register[9] is: 595
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 736____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1136
register[2] is: 1332
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 34
register[8] is: 1190
register[9] is: 595
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 737____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 34
register[8] is: 1190
register[9] is: 595
register[10] is: 33
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 738____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 34
register[8] is: 1190
register[9] is: 595
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 739____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 34
register[8] is: 1190
register[9] is: 595
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 740____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 741____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 34
register[8] is: 1190
register[9] is: 595
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 742____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 34
register[8] is: 1190
register[9] is: 595
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 743____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 34
register[8] is: 1190
register[9] is: 595
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 744____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 68
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 34
register[8] is: 1190
register[9] is: 595
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 745____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1136
CCCCgpReg[rt] is: 70
effective_address is: 1136
data at effective address: 35
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 70
register[4] is: 34
register[5] is: 34
register[6] is: 0
register[7] is: 34
register[8] is: 1190
register[9] is: 595
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 746____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1336
CCCCgpReg[rt] is: 35
effective_address is: 1336
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 747____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 748____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 70
register[4] is: 35
register[5] is: 35
register[6] is: 0
register[7] is: 34
register[8] is: 1190
register[9] is: 595
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 749____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 750____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 70
register[4] is: 35
register[5] is: 35
register[6] is: 1
register[7] is: 34
register[8] is: 1190
register[9] is: 595
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 751____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 70
register[4] is: 35
register[5] is: 35
register[6] is: 1
register[7] is: 34
register[8] is: 1190
register[9] is: 595
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 752____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 70
register[4] is: 35
register[5] is: 35
register[6] is: 1
register[7] is: 34
register[8] is: 1190
register[9] is: 595
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 753____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 70
register[4] is: 35
register[5] is: 35
register[6] is: 1
register[7] is: 34
register[8] is: 1190
register[9] is: 595
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 754____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 70
register[4] is: 35
register[5] is: 35
register[6] is: 1
register[7] is: 35
register[8] is: 1190
register[9] is: 595
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 755____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 70
register[4] is: 35
register[5] is: 35
register[6] is: 1
register[7] is: 35
register[8] is: 1260
register[9] is: 595
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 756____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1136
register[2] is: 1336
register[3] is: 70
register[4] is: 35
register[5] is: 35
register[6] is: 1
register[7] is: 35
register[8] is: 1260
register[9] is: 630
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 757____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1140
register[2] is: 1336
register[3] is: 70
register[4] is: 35
register[5] is: 35
register[6] is: 1
register[7] is: 35
register[8] is: 1260
register[9] is: 630
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 758____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1140
register[2] is: 1340
register[3] is: 70
register[4] is: 35
register[5] is: 35
register[6] is: 1
register[7] is: 35
register[8] is: 1260
register[9] is: 630
register[10] is: 34
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 759____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1140
register[2] is: 1340
register[3] is: 70
register[4] is: 35
register[5] is: 35
register[6] is: 1
register[7] is: 35
register[8] is: 1260
register[9] is: 630
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 760____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1140
register[2] is: 1340
register[3] is: 70
register[4] is: 35
register[5] is: 35
register[6] is: 1
register[7] is: 35
register[8] is: 1260
register[9] is: 630
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 761____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 762____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 763____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1140
register[2] is: 1340
register[3] is: 70
register[4] is: 35
register[5] is: 35
register[6] is: 1
register[7] is: 35
register[8] is: 1260
register[9] is: 630
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 764____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1140
register[2] is: 1340
register[3] is: 70
register[4] is: 35
register[5] is: 35
register[6] is: 1
register[7] is: 35
register[8] is: 1260
register[9] is: 630
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 765____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1140
register[2] is: 1340
register[3] is: 70
register[4] is: 35
register[5] is: 35
register[6] is: 1
register[7] is: 35
register[8] is: 1260
register[9] is: 630
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 766____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1140
CCCCgpReg[rt] is: 72
effective_address is: 1140
data at effective address: 36
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1140
register[2] is: 1340
register[3] is: 72
register[4] is: 35
register[5] is: 35
register[6] is: 1
register[7] is: 35
register[8] is: 1260
register[9] is: 630
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 767____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1340
CCCCgpReg[rt] is: 36
effective_address is: 1340
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 768____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 769____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1140
register[2] is: 1340
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 1
register[7] is: 35
register[8] is: 1260
register[9] is: 630
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 770____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 771____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1140
register[2] is: 1340
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 35
register[8] is: 1260
register[9] is: 630
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 772____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1140
register[2] is: 1340
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 35
register[8] is: 1260
register[9] is: 630
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 773____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1140
register[2] is: 1340
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 35
register[8] is: 1260
register[9] is: 630
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 774____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1140
register[2] is: 1340
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 35
register[8] is: 1260
register[9] is: 630
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 775____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 776____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1140
register[2] is: 1340
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 36
register[8] is: 1260
register[9] is: 630
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 777____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1140
register[2] is: 1340
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 36
register[8] is: 1332
register[9] is: 630
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 778____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1140
register[2] is: 1340
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 36
register[8] is: 1332
register[9] is: 666
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 779____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1144
register[2] is: 1340
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 36
register[8] is: 1332
register[9] is: 666
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 780____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 36
register[8] is: 1332
register[9] is: 666
register[10] is: 35
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 781____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 36
register[8] is: 1332
register[9] is: 666
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 782____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 36
register[8] is: 1332
register[9] is: 666
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 783____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 784____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 36
register[8] is: 1332
register[9] is: 666
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 785____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 36
register[8] is: 1332
register[9] is: 666
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 786____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 36
register[8] is: 1332
register[9] is: 666
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 787____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 72
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 36
register[8] is: 1332
register[9] is: 666
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 788____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1144
CCCCgpReg[rt] is: 74
effective_address is: 1144
data at effective address: 37
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 74
register[4] is: 36
register[5] is: 36
register[6] is: 0
register[7] is: 36
register[8] is: 1332
register[9] is: 666
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 789____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1344
CCCCgpReg[rt] is: 37
effective_address is: 1344
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 790____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 791____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 74
register[4] is: 37
register[5] is: 37
register[6] is: 0
register[7] is: 36
register[8] is: 1332
register[9] is: 666
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 792____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 793____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 74
register[4] is: 37
register[5] is: 37
register[6] is: 1
register[7] is: 36
register[8] is: 1332
register[9] is: 666
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 794____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 74
register[4] is: 37
register[5] is: 37
register[6] is: 1
register[7] is: 36
register[8] is: 1332
register[9] is: 666
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 795____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 74
register[4] is: 37
register[5] is: 37
register[6] is: 1
register[7] is: 36
register[8] is: 1332
register[9] is: 666
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 796____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 74
register[4] is: 37
register[5] is: 37
register[6] is: 1
register[7] is: 36
register[8] is: 1332
register[9] is: 666
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 797____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 74
register[4] is: 37
register[5] is: 37
register[6] is: 1
register[7] is: 37
register[8] is: 1332
register[9] is: 666
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 798____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 74
register[4] is: 37
register[5] is: 37
register[6] is: 1
register[7] is: 37
register[8] is: 1406
register[9] is: 666
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 799____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1144
register[2] is: 1344
register[3] is: 74
register[4] is: 37
register[5] is: 37
register[6] is: 1
register[7] is: 37
register[8] is: 1406
register[9] is: 703
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 800____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1148
register[2] is: 1344
register[3] is: 74
register[4] is: 37
register[5] is: 37
register[6] is: 1
register[7] is: 37
register[8] is: 1406
register[9] is: 703
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 801____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1148
register[2] is: 1348
register[3] is: 74
register[4] is: 37
register[5] is: 37
register[6] is: 1
register[7] is: 37
register[8] is: 1406
register[9] is: 703
register[10] is: 36
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 802____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1148
register[2] is: 1348
register[3] is: 74
register[4] is: 37
register[5] is: 37
register[6] is: 1
register[7] is: 37
register[8] is: 1406
register[9] is: 703
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 803____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1148
register[2] is: 1348
register[3] is: 74
register[4] is: 37
register[5] is: 37
register[6] is: 1
register[7] is: 37
register[8] is: 1406
register[9] is: 703
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 804____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 805____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 806____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1148
register[2] is: 1348
register[3] is: 74
register[4] is: 37
register[5] is: 37
register[6] is: 1
register[7] is: 37
register[8] is: 1406
register[9] is: 703
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 807____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1148
register[2] is: 1348
register[3] is: 74
register[4] is: 37
register[5] is: 37
register[6] is: 1
register[7] is: 37
register[8] is: 1406
register[9] is: 703
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 808____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1148
register[2] is: 1348
register[3] is: 74
register[4] is: 37
register[5] is: 37
register[6] is: 1
register[7] is: 37
register[8] is: 1406
register[9] is: 703
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 809____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1148
CCCCgpReg[rt] is: 76
effective_address is: 1148
data at effective address: 38
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1148
register[2] is: 1348
register[3] is: 76
register[4] is: 37
register[5] is: 37
register[6] is: 1
register[7] is: 37
register[8] is: 1406
register[9] is: 703
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 810____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1348
CCCCgpReg[rt] is: 38
effective_address is: 1348
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 811____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 812____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1148
register[2] is: 1348
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 1
register[7] is: 37
register[8] is: 1406
register[9] is: 703
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 813____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 814____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1148
register[2] is: 1348
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 37
register[8] is: 1406
register[9] is: 703
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 815____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1148
register[2] is: 1348
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 37
register[8] is: 1406
register[9] is: 703
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 816____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1148
register[2] is: 1348
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 37
register[8] is: 1406
register[9] is: 703
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 817____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1148
register[2] is: 1348
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 37
register[8] is: 1406
register[9] is: 703
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 818____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 819____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1148
register[2] is: 1348
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 38
register[8] is: 1406
register[9] is: 703
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 820____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1148
register[2] is: 1348
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 38
register[8] is: 1482
register[9] is: 703
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 821____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1148
register[2] is: 1348
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 38
register[8] is: 1482
register[9] is: 741
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 822____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1152
register[2] is: 1348
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 38
register[8] is: 1482
register[9] is: 741
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 823____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 38
register[8] is: 1482
register[9] is: 741
register[10] is: 37
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 824____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 38
register[8] is: 1482
register[9] is: 741
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 825____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 38
register[8] is: 1482
register[9] is: 741
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 826____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 827____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 38
register[8] is: 1482
register[9] is: 741
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 828____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 38
register[8] is: 1482
register[9] is: 741
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 829____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 38
register[8] is: 1482
register[9] is: 741
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 830____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 76
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 38
register[8] is: 1482
register[9] is: 741
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 831____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1152
CCCCgpReg[rt] is: 78
effective_address is: 1152
data at effective address: 39
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 78
register[4] is: 38
register[5] is: 38
register[6] is: 0
register[7] is: 38
register[8] is: 1482
register[9] is: 741
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 832____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1352
CCCCgpReg[rt] is: 39
effective_address is: 1352
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 833____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 834____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 78
register[4] is: 39
register[5] is: 39
register[6] is: 0
register[7] is: 38
register[8] is: 1482
register[9] is: 741
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 835____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 836____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 78
register[4] is: 39
register[5] is: 39
register[6] is: 1
register[7] is: 38
register[8] is: 1482
register[9] is: 741
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 837____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 78
register[4] is: 39
register[5] is: 39
register[6] is: 1
register[7] is: 38
register[8] is: 1482
register[9] is: 741
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 838____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 78
register[4] is: 39
register[5] is: 39
register[6] is: 1
register[7] is: 38
register[8] is: 1482
register[9] is: 741
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 839____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 78
register[4] is: 39
register[5] is: 39
register[6] is: 1
register[7] is: 38
register[8] is: 1482
register[9] is: 741
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 840____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 78
register[4] is: 39
register[5] is: 39
register[6] is: 1
register[7] is: 39
register[8] is: 1482
register[9] is: 741
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 841____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 78
register[4] is: 39
register[5] is: 39
register[6] is: 1
register[7] is: 39
register[8] is: 1560
register[9] is: 741
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 842____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1152
register[2] is: 1352
register[3] is: 78
register[4] is: 39
register[5] is: 39
register[6] is: 1
register[7] is: 39
register[8] is: 1560
register[9] is: 780
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 843____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1156
register[2] is: 1352
register[3] is: 78
register[4] is: 39
register[5] is: 39
register[6] is: 1
register[7] is: 39
register[8] is: 1560
register[9] is: 780
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 844____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1156
register[2] is: 1356
register[3] is: 78
register[4] is: 39
register[5] is: 39
register[6] is: 1
register[7] is: 39
register[8] is: 1560
register[9] is: 780
register[10] is: 38
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 845____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1156
register[2] is: 1356
register[3] is: 78
register[4] is: 39
register[5] is: 39
register[6] is: 1
register[7] is: 39
register[8] is: 1560
register[9] is: 780
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 846____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1156
register[2] is: 1356
register[3] is: 78
register[4] is: 39
register[5] is: 39
register[6] is: 1
register[7] is: 39
register[8] is: 1560
register[9] is: 780
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 847____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 848____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 849____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1156
register[2] is: 1356
register[3] is: 78
register[4] is: 39
register[5] is: 39
register[6] is: 1
register[7] is: 39
register[8] is: 1560
register[9] is: 780
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 850____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1156
register[2] is: 1356
register[3] is: 78
register[4] is: 39
register[5] is: 39
register[6] is: 1
register[7] is: 39
register[8] is: 1560
register[9] is: 780
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 851____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1156
register[2] is: 1356
register[3] is: 78
register[4] is: 39
register[5] is: 39
register[6] is: 1
register[7] is: 39
register[8] is: 1560
register[9] is: 780
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 852____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1156
CCCCgpReg[rt] is: 80
effective_address is: 1156
data at effective address: 40
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1156
register[2] is: 1356
register[3] is: 80
register[4] is: 39
register[5] is: 39
register[6] is: 1
register[7] is: 39
register[8] is: 1560
register[9] is: 780
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 853____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1356
CCCCgpReg[rt] is: 40
effective_address is: 1356
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 854____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 855____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1156
register[2] is: 1356
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 1
register[7] is: 39
register[8] is: 1560
register[9] is: 780
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 856____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 857____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1156
register[2] is: 1356
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 39
register[8] is: 1560
register[9] is: 780
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 858____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1156
register[2] is: 1356
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 39
register[8] is: 1560
register[9] is: 780
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 859____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1156
register[2] is: 1356
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 39
register[8] is: 1560
register[9] is: 780
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 860____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1156
register[2] is: 1356
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 39
register[8] is: 1560
register[9] is: 780
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 861____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 862____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1156
register[2] is: 1356
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 40
register[8] is: 1560
register[9] is: 780
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 863____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1156
register[2] is: 1356
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 40
register[8] is: 1640
register[9] is: 780
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 864____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1156
register[2] is: 1356
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 40
register[8] is: 1640
register[9] is: 820
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 865____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1160
register[2] is: 1356
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 40
register[8] is: 1640
register[9] is: 820
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 866____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 40
register[8] is: 1640
register[9] is: 820
register[10] is: 39
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 867____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 40
register[8] is: 1640
register[9] is: 820
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 868____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 40
register[8] is: 1640
register[9] is: 820
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 869____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 870____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 40
register[8] is: 1640
register[9] is: 820
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 871____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 40
register[8] is: 1640
register[9] is: 820
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 872____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 40
register[8] is: 1640
register[9] is: 820
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 873____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 80
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 40
register[8] is: 1640
register[9] is: 820
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 874____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1160
CCCCgpReg[rt] is: 82
effective_address is: 1160
data at effective address: 41
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 82
register[4] is: 40
register[5] is: 40
register[6] is: 0
register[7] is: 40
register[8] is: 1640
register[9] is: 820
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 875____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1360
CCCCgpReg[rt] is: 41
effective_address is: 1360
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 876____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 877____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 82
register[4] is: 41
register[5] is: 41
register[6] is: 0
register[7] is: 40
register[8] is: 1640
register[9] is: 820
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 878____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 879____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 82
register[4] is: 41
register[5] is: 41
register[6] is: 1
register[7] is: 40
register[8] is: 1640
register[9] is: 820
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 880____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 82
register[4] is: 41
register[5] is: 41
register[6] is: 1
register[7] is: 40
register[8] is: 1640
register[9] is: 820
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 881____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 82
register[4] is: 41
register[5] is: 41
register[6] is: 1
register[7] is: 40
register[8] is: 1640
register[9] is: 820
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 882____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 82
register[4] is: 41
register[5] is: 41
register[6] is: 1
register[7] is: 40
register[8] is: 1640
register[9] is: 820
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 883____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 82
register[4] is: 41
register[5] is: 41
register[6] is: 1
register[7] is: 41
register[8] is: 1640
register[9] is: 820
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 884____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 82
register[4] is: 41
register[5] is: 41
register[6] is: 1
register[7] is: 41
register[8] is: 1722
register[9] is: 820
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 885____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1160
register[2] is: 1360
register[3] is: 82
register[4] is: 41
register[5] is: 41
register[6] is: 1
register[7] is: 41
register[8] is: 1722
register[9] is: 861
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 886____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1164
register[2] is: 1360
register[3] is: 82
register[4] is: 41
register[5] is: 41
register[6] is: 1
register[7] is: 41
register[8] is: 1722
register[9] is: 861
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 887____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1164
register[2] is: 1364
register[3] is: 82
register[4] is: 41
register[5] is: 41
register[6] is: 1
register[7] is: 41
register[8] is: 1722
register[9] is: 861
register[10] is: 40
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 888____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1164
register[2] is: 1364
register[3] is: 82
register[4] is: 41
register[5] is: 41
register[6] is: 1
register[7] is: 41
register[8] is: 1722
register[9] is: 861
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 889____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1164
register[2] is: 1364
register[3] is: 82
register[4] is: 41
register[5] is: 41
register[6] is: 1
register[7] is: 41
register[8] is: 1722
register[9] is: 861
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 890____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 891____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 892____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1164
register[2] is: 1364
register[3] is: 82
register[4] is: 41
register[5] is: 41
register[6] is: 1
register[7] is: 41
register[8] is: 1722
register[9] is: 861
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 893____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1164
register[2] is: 1364
register[3] is: 82
register[4] is: 41
register[5] is: 41
register[6] is: 1
register[7] is: 41
register[8] is: 1722
register[9] is: 861
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 894____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1164
register[2] is: 1364
register[3] is: 82
register[4] is: 41
register[5] is: 41
register[6] is: 1
register[7] is: 41
register[8] is: 1722
register[9] is: 861
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 895____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1164
CCCCgpReg[rt] is: 84
effective_address is: 1164
data at effective address: 42
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1164
register[2] is: 1364
register[3] is: 84
register[4] is: 41
register[5] is: 41
register[6] is: 1
register[7] is: 41
register[8] is: 1722
register[9] is: 861
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 896____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1364
CCCCgpReg[rt] is: 42
effective_address is: 1364
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 897____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 898____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1164
register[2] is: 1364
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 1
register[7] is: 41
register[8] is: 1722
register[9] is: 861
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 899____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 900____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1164
register[2] is: 1364
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 41
register[8] is: 1722
register[9] is: 861
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 901____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1164
register[2] is: 1364
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 41
register[8] is: 1722
register[9] is: 861
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 902____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1164
register[2] is: 1364
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 41
register[8] is: 1722
register[9] is: 861
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 903____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1164
register[2] is: 1364
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 41
register[8] is: 1722
register[9] is: 861
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 904____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 905____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1164
register[2] is: 1364
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 42
register[8] is: 1722
register[9] is: 861
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 906____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1164
register[2] is: 1364
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 42
register[8] is: 1806
register[9] is: 861
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 907____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1164
register[2] is: 1364
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 42
register[8] is: 1806
register[9] is: 903
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 908____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1168
register[2] is: 1364
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 42
register[8] is: 1806
register[9] is: 903
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 909____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 42
register[8] is: 1806
register[9] is: 903
register[10] is: 41
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 910____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 42
register[8] is: 1806
register[9] is: 903
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 911____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 42
register[8] is: 1806
register[9] is: 903
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 912____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 913____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 42
register[8] is: 1806
register[9] is: 903
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 914____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 42
register[8] is: 1806
register[9] is: 903
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 915____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 42
register[8] is: 1806
register[9] is: 903
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 916____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 84
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 42
register[8] is: 1806
register[9] is: 903
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 917____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1168
CCCCgpReg[rt] is: 86
effective_address is: 1168
data at effective address: 43
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 86
register[4] is: 42
register[5] is: 42
register[6] is: 0
register[7] is: 42
register[8] is: 1806
register[9] is: 903
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 918____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1368
CCCCgpReg[rt] is: 43
effective_address is: 1368
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 919____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 920____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 86
register[4] is: 43
register[5] is: 43
register[6] is: 0
register[7] is: 42
register[8] is: 1806
register[9] is: 903
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 921____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 922____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 86
register[4] is: 43
register[5] is: 43
register[6] is: 1
register[7] is: 42
register[8] is: 1806
register[9] is: 903
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 923____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 86
register[4] is: 43
register[5] is: 43
register[6] is: 1
register[7] is: 42
register[8] is: 1806
register[9] is: 903
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 924____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 86
register[4] is: 43
register[5] is: 43
register[6] is: 1
register[7] is: 42
register[8] is: 1806
register[9] is: 903
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 925____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 86
register[4] is: 43
register[5] is: 43
register[6] is: 1
register[7] is: 42
register[8] is: 1806
register[9] is: 903
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 926____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 86
register[4] is: 43
register[5] is: 43
register[6] is: 1
register[7] is: 43
register[8] is: 1806
register[9] is: 903
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 927____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 86
register[4] is: 43
register[5] is: 43
register[6] is: 1
register[7] is: 43
register[8] is: 1892
register[9] is: 903
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 928____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1168
register[2] is: 1368
register[3] is: 86
register[4] is: 43
register[5] is: 43
register[6] is: 1
register[7] is: 43
register[8] is: 1892
register[9] is: 946
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 929____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1172
register[2] is: 1368
register[3] is: 86
register[4] is: 43
register[5] is: 43
register[6] is: 1
register[7] is: 43
register[8] is: 1892
register[9] is: 946
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 930____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1172
register[2] is: 1372
register[3] is: 86
register[4] is: 43
register[5] is: 43
register[6] is: 1
register[7] is: 43
register[8] is: 1892
register[9] is: 946
register[10] is: 42
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 931____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1172
register[2] is: 1372
register[3] is: 86
register[4] is: 43
register[5] is: 43
register[6] is: 1
register[7] is: 43
register[8] is: 1892
register[9] is: 946
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 932____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1172
register[2] is: 1372
register[3] is: 86
register[4] is: 43
register[5] is: 43
register[6] is: 1
register[7] is: 43
register[8] is: 1892
register[9] is: 946
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 933____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 934____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 935____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1172
register[2] is: 1372
register[3] is: 86
register[4] is: 43
register[5] is: 43
register[6] is: 1
register[7] is: 43
register[8] is: 1892
register[9] is: 946
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 936____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1172
register[2] is: 1372
register[3] is: 86
register[4] is: 43
register[5] is: 43
register[6] is: 1
register[7] is: 43
register[8] is: 1892
register[9] is: 946
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 937____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1172
register[2] is: 1372
register[3] is: 86
register[4] is: 43
register[5] is: 43
register[6] is: 1
register[7] is: 43
register[8] is: 1892
register[9] is: 946
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 938____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1172
CCCCgpReg[rt] is: 88
effective_address is: 1172
data at effective address: 44
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1172
register[2] is: 1372
register[3] is: 88
register[4] is: 43
register[5] is: 43
register[6] is: 1
register[7] is: 43
register[8] is: 1892
register[9] is: 946
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 939____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1372
CCCCgpReg[rt] is: 44
effective_address is: 1372
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 940____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 941____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1172
register[2] is: 1372
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 1
register[7] is: 43
register[8] is: 1892
register[9] is: 946
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 942____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 943____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1172
register[2] is: 1372
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 43
register[8] is: 1892
register[9] is: 946
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 944____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1172
register[2] is: 1372
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 43
register[8] is: 1892
register[9] is: 946
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 945____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1172
register[2] is: 1372
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 43
register[8] is: 1892
register[9] is: 946
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 946____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1172
register[2] is: 1372
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 43
register[8] is: 1892
register[9] is: 946
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 947____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 948____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1172
register[2] is: 1372
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 44
register[8] is: 1892
register[9] is: 946
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 949____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1172
register[2] is: 1372
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 44
register[8] is: 1980
register[9] is: 946
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 950____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1172
register[2] is: 1372
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 44
register[8] is: 1980
register[9] is: 990
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 951____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1176
register[2] is: 1372
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 44
register[8] is: 1980
register[9] is: 990
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 952____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 44
register[8] is: 1980
register[9] is: 990
register[10] is: 43
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 953____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 44
register[8] is: 1980
register[9] is: 990
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 954____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 44
register[8] is: 1980
register[9] is: 990
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 955____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 956____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 44
register[8] is: 1980
register[9] is: 990
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 957____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 44
register[8] is: 1980
register[9] is: 990
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 958____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 44
register[8] is: 1980
register[9] is: 990
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 959____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 88
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 44
register[8] is: 1980
register[9] is: 990
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 960____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1176
CCCCgpReg[rt] is: 90
effective_address is: 1176
data at effective address: 45
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 90
register[4] is: 44
register[5] is: 44
register[6] is: 0
register[7] is: 44
register[8] is: 1980
register[9] is: 990
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 961____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1376
CCCCgpReg[rt] is: 45
effective_address is: 1376
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 962____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 963____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 90
register[4] is: 45
register[5] is: 45
register[6] is: 0
register[7] is: 44
register[8] is: 1980
register[9] is: 990
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 964____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 965____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 90
register[4] is: 45
register[5] is: 45
register[6] is: 1
register[7] is: 44
register[8] is: 1980
register[9] is: 990
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 966____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 90
register[4] is: 45
register[5] is: 45
register[6] is: 1
register[7] is: 44
register[8] is: 1980
register[9] is: 990
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 967____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 90
register[4] is: 45
register[5] is: 45
register[6] is: 1
register[7] is: 44
register[8] is: 1980
register[9] is: 990
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 968____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 90
register[4] is: 45
register[5] is: 45
register[6] is: 1
register[7] is: 44
register[8] is: 1980
register[9] is: 990
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 969____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 90
register[4] is: 45
register[5] is: 45
register[6] is: 1
register[7] is: 45
register[8] is: 1980
register[9] is: 990
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 970____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 90
register[4] is: 45
register[5] is: 45
register[6] is: 1
register[7] is: 45
register[8] is: 2070
register[9] is: 990
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 971____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1176
register[2] is: 1376
register[3] is: 90
register[4] is: 45
register[5] is: 45
register[6] is: 1
register[7] is: 45
register[8] is: 2070
register[9] is: 1035
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 972____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1180
register[2] is: 1376
register[3] is: 90
register[4] is: 45
register[5] is: 45
register[6] is: 1
register[7] is: 45
register[8] is: 2070
register[9] is: 1035
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 973____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1180
register[2] is: 1380
register[3] is: 90
register[4] is: 45
register[5] is: 45
register[6] is: 1
register[7] is: 45
register[8] is: 2070
register[9] is: 1035
register[10] is: 44
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 974____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1180
register[2] is: 1380
register[3] is: 90
register[4] is: 45
register[5] is: 45
register[6] is: 1
register[7] is: 45
register[8] is: 2070
register[9] is: 1035
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 975____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1180
register[2] is: 1380
register[3] is: 90
register[4] is: 45
register[5] is: 45
register[6] is: 1
register[7] is: 45
register[8] is: 2070
register[9] is: 1035
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 976____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 977____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 978____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1180
register[2] is: 1380
register[3] is: 90
register[4] is: 45
register[5] is: 45
register[6] is: 1
register[7] is: 45
register[8] is: 2070
register[9] is: 1035
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 979____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1180
register[2] is: 1380
register[3] is: 90
register[4] is: 45
register[5] is: 45
register[6] is: 1
register[7] is: 45
register[8] is: 2070
register[9] is: 1035
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 980____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1180
register[2] is: 1380
register[3] is: 90
register[4] is: 45
register[5] is: 45
register[6] is: 1
register[7] is: 45
register[8] is: 2070
register[9] is: 1035
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 981____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1180
CCCCgpReg[rt] is: 92
effective_address is: 1180
data at effective address: 46
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1180
register[2] is: 1380
register[3] is: 92
register[4] is: 45
register[5] is: 45
register[6] is: 1
register[7] is: 45
register[8] is: 2070
register[9] is: 1035
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 982____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1380
CCCCgpReg[rt] is: 46
effective_address is: 1380
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 983____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 984____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1180
register[2] is: 1380
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 1
register[7] is: 45
register[8] is: 2070
register[9] is: 1035
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 985____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 986____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1180
register[2] is: 1380
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 45
register[8] is: 2070
register[9] is: 1035
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 987____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1180
register[2] is: 1380
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 45
register[8] is: 2070
register[9] is: 1035
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 988____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1180
register[2] is: 1380
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 45
register[8] is: 2070
register[9] is: 1035
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 989____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1180
register[2] is: 1380
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 45
register[8] is: 2070
register[9] is: 1035
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 990____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 991____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1180
register[2] is: 1380
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 46
register[8] is: 2070
register[9] is: 1035
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 992____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1180
register[2] is: 1380
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 46
register[8] is: 2162
register[9] is: 1035
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 993____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1180
register[2] is: 1380
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 46
register[8] is: 2162
register[9] is: 1081
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 994____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1184
register[2] is: 1380
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 46
register[8] is: 2162
register[9] is: 1081
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 995____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 46
register[8] is: 2162
register[9] is: 1081
register[10] is: 45
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 996____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 46
register[8] is: 2162
register[9] is: 1081
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 997____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 46
register[8] is: 2162
register[9] is: 1081
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 998____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 999____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 46
register[8] is: 2162
register[9] is: 1081
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1000____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 46
register[8] is: 2162
register[9] is: 1081
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 1001____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 46
register[8] is: 2162
register[9] is: 1081
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1002____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 92
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 46
register[8] is: 2162
register[9] is: 1081
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1003____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1184
CCCCgpReg[rt] is: 94
effective_address is: 1184
data at effective address: 47
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 94
register[4] is: 46
register[5] is: 46
register[6] is: 0
register[7] is: 46
register[8] is: 2162
register[9] is: 1081
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1004____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1384
CCCCgpReg[rt] is: 47
effective_address is: 1384
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1005____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1006____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 94
register[4] is: 47
register[5] is: 47
register[6] is: 0
register[7] is: 46
register[8] is: 2162
register[9] is: 1081
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 1007____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 1008____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 94
register[4] is: 47
register[5] is: 47
register[6] is: 1
register[7] is: 46
register[8] is: 2162
register[9] is: 1081
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1009____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 94
register[4] is: 47
register[5] is: 47
register[6] is: 1
register[7] is: 46
register[8] is: 2162
register[9] is: 1081
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 1010____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 94
register[4] is: 47
register[5] is: 47
register[6] is: 1
register[7] is: 46
register[8] is: 2162
register[9] is: 1081
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1011____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 94
register[4] is: 47
register[5] is: 47
register[6] is: 1
register[7] is: 46
register[8] is: 2162
register[9] is: 1081
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 1012____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 94
register[4] is: 47
register[5] is: 47
register[6] is: 1
register[7] is: 47
register[8] is: 2162
register[9] is: 1081
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 1013____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 94
register[4] is: 47
register[5] is: 47
register[6] is: 1
register[7] is: 47
register[8] is: 2256
register[9] is: 1081
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1014____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1184
register[2] is: 1384
register[3] is: 94
register[4] is: 47
register[5] is: 47
register[6] is: 1
register[7] is: 47
register[8] is: 2256
register[9] is: 1128
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1015____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1188
register[2] is: 1384
register[3] is: 94
register[4] is: 47
register[5] is: 47
register[6] is: 1
register[7] is: 47
register[8] is: 2256
register[9] is: 1128
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1016____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1188
register[2] is: 1388
register[3] is: 94
register[4] is: 47
register[5] is: 47
register[6] is: 1
register[7] is: 47
register[8] is: 2256
register[9] is: 1128
register[10] is: 46
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1017____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1188
register[2] is: 1388
register[3] is: 94
register[4] is: 47
register[5] is: 47
register[6] is: 1
register[7] is: 47
register[8] is: 2256
register[9] is: 1128
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1018____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1188
register[2] is: 1388
register[3] is: 94
register[4] is: 47
register[5] is: 47
register[6] is: 1
register[7] is: 47
register[8] is: 2256
register[9] is: 1128
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1019____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1020____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1021____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1188
register[2] is: 1388
register[3] is: 94
register[4] is: 47
register[5] is: 47
register[6] is: 1
register[7] is: 47
register[8] is: 2256
register[9] is: 1128
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 1022____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1188
register[2] is: 1388
register[3] is: 94
register[4] is: 47
register[5] is: 47
register[6] is: 1
register[7] is: 47
register[8] is: 2256
register[9] is: 1128
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 1023____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1188
register[2] is: 1388
register[3] is: 94
register[4] is: 47
register[5] is: 47
register[6] is: 1
register[7] is: 47
register[8] is: 2256
register[9] is: 1128
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 1024____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1188
CCCCgpReg[rt] is: 96
effective_address is: 1188
data at effective address: 48
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1188
register[2] is: 1388
register[3] is: 96
register[4] is: 47
register[5] is: 47
register[6] is: 1
register[7] is: 47
register[8] is: 2256
register[9] is: 1128
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1025____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1388
CCCCgpReg[rt] is: 48
effective_address is: 1388
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1026____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1027____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1188
register[2] is: 1388
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 1
register[7] is: 47
register[8] is: 2256
register[9] is: 1128
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 1028____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 1029____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1188
register[2] is: 1388
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 47
register[8] is: 2256
register[9] is: 1128
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1030____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1188
register[2] is: 1388
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 47
register[8] is: 2256
register[9] is: 1128
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 1031____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1188
register[2] is: 1388
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 47
register[8] is: 2256
register[9] is: 1128
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1032____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1188
register[2] is: 1388
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 47
register[8] is: 2256
register[9] is: 1128
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 1033____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 1034____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1188
register[2] is: 1388
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 48
register[8] is: 2256
register[9] is: 1128
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1035____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1188
register[2] is: 1388
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 48
register[8] is: 2352
register[9] is: 1128
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 1036____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1188
register[2] is: 1388
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 48
register[8] is: 2352
register[9] is: 1176
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1037____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1192
register[2] is: 1388
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 48
register[8] is: 2352
register[9] is: 1176
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1038____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 48
register[8] is: 2352
register[9] is: 1176
register[10] is: 47
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1039____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 48
register[8] is: 2352
register[9] is: 1176
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1040____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 48
register[8] is: 2352
register[9] is: 1176
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1041____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 1042____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 48
register[8] is: 2352
register[9] is: 1176
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1043____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 48
register[8] is: 2352
register[9] is: 1176
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 1044____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 48
register[8] is: 2352
register[9] is: 1176
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1045____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 96
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 48
register[8] is: 2352
register[9] is: 1176
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1046____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1192
CCCCgpReg[rt] is: 98
effective_address is: 1192
data at effective address: 49
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 98
register[4] is: 48
register[5] is: 48
register[6] is: 0
register[7] is: 48
register[8] is: 2352
register[9] is: 1176
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1047____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1392
CCCCgpReg[rt] is: 49
effective_address is: 1392
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1048____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1049____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 98
register[4] is: 49
register[5] is: 49
register[6] is: 0
register[7] is: 48
register[8] is: 2352
register[9] is: 1176
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 1050____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 1051____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 98
register[4] is: 49
register[5] is: 49
register[6] is: 1
register[7] is: 48
register[8] is: 2352
register[9] is: 1176
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1052____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 98
register[4] is: 49
register[5] is: 49
register[6] is: 1
register[7] is: 48
register[8] is: 2352
register[9] is: 1176
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 1053____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 98
register[4] is: 49
register[5] is: 49
register[6] is: 1
register[7] is: 48
register[8] is: 2352
register[9] is: 1176
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1054____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 98
register[4] is: 49
register[5] is: 49
register[6] is: 1
register[7] is: 48
register[8] is: 2352
register[9] is: 1176
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 1055____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 98
register[4] is: 49
register[5] is: 49
register[6] is: 1
register[7] is: 49
register[8] is: 2352
register[9] is: 1176
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
Cycle: 1056____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 98
register[4] is: 49
register[5] is: 49
register[6] is: 1
register[7] is: 49
register[8] is: 2450
register[9] is: 1176
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1057____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1192
register[2] is: 1392
register[3] is: 98
register[4] is: 49
register[5] is: 49
register[6] is: 1
register[7] is: 49
register[8] is: 2450
register[9] is: 1225
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1058____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1196
register[2] is: 1392
register[3] is: 98
register[4] is: 49
register[5] is: 49
register[6] is: 1
register[7] is: 49
register[8] is: 2450
register[9] is: 1225
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1059____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1196
register[2] is: 1396
register[3] is: 98
register[4] is: 49
register[5] is: 49
register[6] is: 1
register[7] is: 49
register[8] is: 2450
register[9] is: 1225
register[10] is: 48
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1060____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1196
register[2] is: 1396
register[3] is: 98
register[4] is: 49
register[5] is: 49
register[6] is: 1
register[7] is: 49
register[8] is: 2450
register[9] is: 1225
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1061____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1196
register[2] is: 1396
register[3] is: 98
register[4] is: 49
register[5] is: 49
register[6] is: 1
register[7] is: 49
register[8] is: 2450
register[9] is: 1225
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1062____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 9
wrong path[1] is: 21
wrong path[2] is: 22
wrong path[3] is: 12
wrong path[4] is: 13
Flushing from jump:
mem inst./j opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1063____________________________________________________________
write_Back inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1064____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1196
register[2] is: 1396
register[3] is: 98
register[4] is: 49
register[5] is: 49
register[6] is: 1
register[7] is: 49
register[8] is: 2450
register[9] is: 1225
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 1065____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1196
register[2] is: 1396
register[3] is: 98
register[4] is: 49
register[5] is: 49
register[6] is: 1
register[7] is: 49
register[8] is: 2450
register[9] is: 1225
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
Cycle: 1066____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nmem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 1   serial is: 10
register[0] is: 0
register[1] is: 1196
register[2] is: 1396
register[3] is: 98
register[4] is: 49
register[5] is: 49
register[6] is: 1
register[7] is: 49
register[8] is: 2450
register[9] is: 1225
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 0    serial is: 11
exiting fetch.
flush after fetch = 0
Cycle: 1067____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1196
CCCCgpReg[rt] is: 100
effective_address is: 1196
data at effective address: 50
opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 2   serial is: 9
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 1    serial is: 11
register[0] is: 0
register[1] is: 1196
register[2] is: 1396
register[3] is: 100
register[4] is: 49
register[5] is: 49
register[6] is: 1
register[7] is: 49
register[8] is: 2450
register[9] is: 1225
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 0   serial is: 12
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1068____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 4   serial is: 9
exiting WB.
flush after write back = 0
mem inst. ld RAW effective address is: 1396
CCCCgpReg[rt] is: 50
effective_address is: 1396
data at effective address: 0
opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 2   serial is: 10
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1069____________________________________________________________
write_Back inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 4   serial is: 10
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1070____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 2    serial is: 11
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 1   serial is: 12
register[0] is: 0
register[1] is: 1196
register[2] is: 1396
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 1
register[7] is: 49
register[8] is: 2450
register[9] is: 1225
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 0   serial is: 13
exiting fetch.
flush after fetch = 0
Cycle: 1071____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 3    serial is: 11
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 1072____________________________________________________________
write_Back inst.opcode is: 2     opcode name is:SUB     rd is: 5     rs is: 3     rt is: 4     type is 0     pipestage is: 4    serial is: 11
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 2   serial is: 12
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1196
register[2] is: 1396
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 49
register[8] is: 2450
register[9] is: 1225
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1073____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 3   serial is: 12
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1
register[0] is: 0
register[1] is: 1196
register[2] is: 1396
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 49
register[8] is: 2450
register[9] is: 1225
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
Cycle: 1074____________________________________________________________
write_Back inst.opcode is: 9     opcode name is:ANDI     rt is: 6     rs is: 5     imm is: 1     type is 1     pipestage is: 4   serial is: 12
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
setting branch BZ watchout to 1

********************Decoding BZ inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 1   serial is: 13
register[0] is: 0
register[1] is: 1196
register[2] is: 1396
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 49
register[8] is: 2450
register[9] is: 1225
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 0   serial is: 14
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1075____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 2   serial is: 13
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 1   serial is: 14
register[0] is: 0
register[1] is: 1196
register[2] is: 1396
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 49
register[8] is: 2450
register[9] is: 1225
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 0    serial is: 15
exiting fetch.
flush after fetch = 0
Cycle: 1076____________________________________________________________
exiting WB.
flush after write back = 0
************************************executing the BZ Rs x BRANCH in type1wrong path[0] is: 8
wrong path[1] is: 9
wrong path[2] is: 10
wrong path[3] is: 11
wrong path[4] is: 12

BBBB target_pc is: 17
current pc is: 16
Flushing from BZ Rs x:
mem inst./BZ opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 3   serial is: 13
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 1077____________________________________________________________
write_Back inst.opcode is: 14     opcode name is:BZ     rt is: 0     rs is: 6     imm is: 2     type is 1     pipestage is: 4   serial is: 13
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 2   serial is: 14
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 1    serial is: 15
register[0] is: 0
register[1] is: 1196
register[2] is: 1396
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 50
register[8] is: 2450
register[9] is: 1225
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 0    serial is: 16
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1078____________________________________________________________
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 3   serial is: 14
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 2    serial is: 15
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 1    serial is: 16
register[0] is: 0
register[1] is: 1196
register[2] is: 1396
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 50
register[8] is: 2550
register[9] is: 1225
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 0   serial is: 17
exiting fetch.
flush after fetch = 0
Cycle: 1079____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 7     rs is: 7     imm is: 1     type is 1     pipestage is: 4   serial is: 14
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 3    serial is: 15
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 2    serial is: 16
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 1   serial is: 17
register[0] is: 0
register[1] is: 1196
register[2] is: 1396
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 50
register[8] is: 2550
register[9] is: 1275
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 0   serial is: 18
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1080____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 8     rs is: 8     rt is: 3     type is 0     pipestage is: 4    serial is: 15
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 3    serial is: 16
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 2   serial is: 17
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 1   serial is: 18
register[0] is: 0
register[1] is: 1200
register[2] is: 1396
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 50
register[8] is: 2550
register[9] is: 1275
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 0   serial is: 19
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1081____________________________________________________________
write_Back inst.opcode is: 0     opcode name is:ADD     rd is: 9     rs is: 9     rt is: 4     type is 0     pipestage is: 4    serial is: 16
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 3   serial is: 17
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 2   serial is: 18
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 1   serial is: 19
register[0] is: 0
register[1] is: 1200
register[2] is: 1400
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 50
register[8] is: 2550
register[9] is: 1275
register[10] is: 49
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 0   serial is: 20
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1082____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 1     rs is: 1     imm is: 4     type is 1     pipestage is: 4   serial is: 17
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 3   serial is: 18
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 2   serial is: 19
exiting execute.
flush after execute = 0
setting watchout to 1
Decoding inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 1   serial is: 20
register[0] is: 0
register[1] is: 1200
register[2] is: 1400
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 50
register[8] is: 2550
register[9] is: 1275
register[10] is: 50
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 0   serial is: 21
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1083____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 2     rs is: 2     imm is: 4     type is 1     pipestage is: 4   serial is: 18
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 3   serial is: 19
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 16     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 2   serial is: 20
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 1   serial is: 21
register[0] is: 0
register[1] is: 1200
register[2] is: 1400
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 50
register[8] is: 2550
register[9] is: 1275
register[10] is: 50
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 0   serial is: 22
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1084____________________________________________________________
write_Back inst.opcode is: 1     opcode name is:ADDI     rt is: 10     rs is: 10     imm is: 1     type is 1     pipestage is: 4   serial is: 19
exiting WB.
flush after write back = 0
wrong path[0] is: 16
wrong path[1] is: 17
wrong path[2] is: 18
wrong path[3] is: 19
wrong path[4] is: 20
Flushing from jump:
mem inst./j opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 3   serial is: 20
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
Cycle: 1085____________________________________________________________
write_Back inst.opcode is: -1     opcode name is:JR     rt is: 0     rs is: 12     imm is: 0     type is 1     pipestage is: 4   serial is: 20
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 2   serial is: 21
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 1   serial is: 22
register[0] is: 0
register[1] is: 1200
register[2] is: 1400
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 50
register[8] is: 2550
register[9] is: 1275
register[10] is: 50
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 0   serial is: 8
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1086____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1400
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 3   serial is: 21
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 2   serial is: 22
exiting execute.
flush after execute = 0
setting watchout to 1 from BEQ

Decoding BEQ inst. opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 1   serial is: 8
register[0] is: 0
register[1] is: 1200
register[2] is: 1400
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 50
register[8] is: 2550
register[9] is: 1275
register[10] is: 50
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 0   serial is: 9
exiting fetch.
flush after fetch = 0
Cycle: 1087____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 7     rs is: 0     imm is: 1400     type is 1     pipestage is: 4   serial is: 21
exiting WB.
flush after write back = 0
effective_address is: 1404
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 3   serial is: 22
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 2   serial is: 8
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 12     opcode name is:LDW     rt is: 3     rs is: 1     imm is: 0     type is 1     pipestage is: 1   serial is: 9
register[0] is: 0
register[1] is: 1200
register[2] is: 1400
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 50
register[8] is: 2550
register[9] is: 1275
register[10] is: 50
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 12     opcode name is:LDW     rt is: 4     rs is: 2     imm is: 0     type is 1     pipestage is: 0   serial is: 10
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1088____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 8     rs is: 0     imm is: 1404     type is 1     pipestage is: 4   serial is: 22
exiting WB.
flush after write back = 0
************************************executing the BEQ Rs x BRANCH in type1imm is 13/nwrong path[0] is: 9
wrong path[1] is: 10
wrong path[2] is: -1
wrong path[3] is: -1
wrong path[4] is: -1

AAAA target_pc is: 23
Flushing from BEQ Rs x:
mem inst./BEQ opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 3   serial is: 8
exiting mem-access.
flush after memory acces = 1
exiting execute.
flush after execute = 1
exiting decode.
flush after decode = 1
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1089____________________________________________________________
write_Back inst.opcode is: 15     opcode name is:BEQ     rt is: 11     rs is: 10     imm is: 13     type is 1     pipestage is: 4   serial is: 8
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 13     opcode name is:STW     rt is: 9     rs is: 0     imm is: 1408     type is 1     pipestage is: 0   serial is: 23
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1090____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 13     opcode name is:STW     rt is: 9     rs is: 0     imm is: 1408     type is 1     pipestage is: 1   serial is: 23
register[0] is: 0
register[1] is: 1200
register[2] is: 1400
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 50
register[8] is: 2550
register[9] is: 1275
register[10] is: 50
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 17     opcode name is:HALT     rt is: 0     rs is: 0     imm is: 0     type is 1     pipestage is: 0   serial is: 24
exiting fetch.
flush after fetch = 0
Cycle: 1091____________________________________________________________
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 13     opcode name is:STW     rt is: 9     rs is: 0     imm is: 1408     type is 1     pipestage is: 2   serial is: 23
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 17     opcode name is:HALT     rt is: 0     rs is: 0     imm is: 0     type is 1     pipestage is: 1   serial is: 24
register[0] is: 0
register[1] is: 1200
register[2] is: 1400
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 50
register[8] is: 2550
register[9] is: 1275
register[10] is: 50
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:     rd is: 0     rs is: 0     rt is: 0     type is 0     pipestage is: 0    serial is: 0
exiting fetch.
flush after fetch = 0
Cycle: 1092____________________________________________________________
exiting WB.
flush after write back = 0
effective_address is: 1408
progstop is: 25
mem inst./st opcode is: 13     opcode name is:STW     rt is: 9     rs is: 0     imm is: 1408     type is 1     pipestage is: 3   serial is: 23
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 17     opcode name is:HALT     rt is: 0     rs is: 0     imm is: 0     type is 1     pipestage is: 2   serial is: 24
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:     rd is: 0     rs is: 0     rt is: 0     type is 0     pipestage is: 1    serial is: 0
register[0] is: 0
register[1] is: 1200
register[2] is: 1400
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 50
register[8] is: 2550
register[9] is: 1275
register[10] is: 50
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:     rd is: 0     rs is: 0     rt is: 0     type is 0     pipestage is: 0    serial is: 0
exiting fetch.
flush after fetch = 0
Cycle: 1093____________________________________________________________
write_Back inst.opcode is: 13     opcode name is:STW     rt is: 9     rs is: 0     imm is: 1408     type is 1     pipestage is: 4   serial is: 23
exiting WB.
flush after write back = 0
mem inst. Not ld/st opcode is: 17     opcode name is:HALT     rt is: 0     rs is: 0     imm is: 0     type is 1     pipestage is: 3   serial is: 24
exiting mem-access.
flush after memory acces = 0
STALL:execute inst. 
exiting execute.
flush after execute = 0
exiting decode.
flush after decode = 0
exiting fetch.
flush after fetch = 0
inside the cleanup
Cycle: 1094____________________________________________________________
write_Back inst.opcode is: 17     opcode name is:HALT     rt is: 0     rs is: 0     imm is: 0     type is 1     pipestage is: 4   serial is: 24
exiting WB.
flush after write back = 0
exiting mem-access.
flush after memory acces = 0
execute inst.opcode is: 0     opcode name is:     rd is: 0     rs is: 0     rt is: 0     type is 0     pipestage is: 2    serial is: 0
exiting execute.
flush after execute = 0

Decoding inst.opcode is: 0     opcode name is:     rd is: 0     rs is: 0     rt is: 0     type is 0     pipestage is: 1    serial is: 0
register[0] is: 0
register[1] is: 1200
register[2] is: 1400
register[3] is: 100
register[4] is: 50
register[5] is: 50
register[6] is: 0
register[7] is: 50
register[8] is: 2550
register[9] is: 1275
register[10] is: 50
register[11] is: 50
register[12] is: 32
register[13] is: 0
register[14] is: 0
register[15] is: 0
register[16] is: 0
register[17] is: 0
register[18] is: 0
register[19] is: 0
register[20] is: 0
register[21] is: 0
register[22] is: 0
register[23] is: 0
register[24] is: 0
register[25] is: 0
register[26] is: 0
register[27] is: 0
register[28] is: 0
register[29] is: 0
register[30] is: 0
register[31] is: 0
exiting decode.
flush after decode = 0

Fetching inst.opcode is: 0     opcode name is:     rd is: 0     rs is: 0     rt is: 0     type is 0     pipestage is: 0    serial is: 0
exiting fetch.
flush after fetch = 0
Address: 904;  contents: 2
Address: 908;  contents: 4
Address: 912;  contents: 6
Address: 916;  contents: 8
Address: 920;  contents: 10
Address: 924;  contents: 12
Address: 928;  contents: 14
Address: 932;  contents: 16
Address: 936;  contents: 18
Address: 940;  contents: 20
Address: 944;  contents: 22
Address: 948;  contents: 24
Address: 952;  contents: 26
Address: 956;  contents: 28
Address: 960;  contents: 30
Address: 964;  contents: 32
Address: 968;  contents: 34
Address: 972;  contents: 36
Address: 976;  contents: 38
Address: 980;  contents: 40
Address: 984;  contents: 42
Address: 988;  contents: 44
Address: 992;  contents: 46
Address: 996;  contents: 48
Address: 1000;  contents: 50
Address: 1004;  contents: 52
Address: 1008;  contents: 54
Address: 1012;  contents: 56
Address: 1016;  contents: 58
Address: 1020;  contents: 60
Address: 1024;  contents: 62
Address: 1028;  contents: 64
Address: 1032;  contents: 66
Address: 1036;  contents: 68
Address: 1040;  contents: 70
Address: 1044;  contents: 72
Address: 1048;  contents: 74
Address: 1052;  contents: 76
Address: 1056;  contents: 78
Address: 1060;  contents: 80
Address: 1064;  contents: 82
Address: 1068;  contents: 84
Address: 1072;  contents: 86
Address: 1076;  contents: 88
Address: 1080;  contents: 90
Address: 1084;  contents: 92
Address: 1088;  contents: 94
Address: 1092;  contents: 96
Address: 1096;  contents: 98
Address: 1100;  contents: 100
Address: 1104;  contents: 1
Address: 1108;  contents: 2
Address: 1112;  contents: 3
Address: 1116;  contents: 4
Address: 1120;  contents: 5
Address: 1124;  contents: 6
Address: 1128;  contents: 7
Address: 1132;  contents: 8
Address: 1136;  contents: 9
Address: 1140;  contents: 10
Address: 1144;  contents: 11
Address: 1148;  contents: 12
Address: 1152;  contents: 13
Address: 1156;  contents: 14
Address: 1160;  contents: 15
Address: 1164;  contents: 16
Address: 1168;  contents: 17
Address: 1172;  contents: 18
Address: 1176;  contents: 19
Address: 1180;  contents: 20
Address: 1184;  contents: 21
Address: 1188;  contents: 22
Address: 1192;  contents: 23
Address: 1196;  contents: 24
Address: 1200;  contents: 25
Address: 1204;  contents: 26
Address: 1208;  contents: 27
Address: 1212;  contents: 28
Address: 1216;  contents: 29
Address: 1220;  contents: 30
Address: 1224;  contents: 31
Address: 1228;  contents: 32
Address: 1232;  contents: 33
Address: 1236;  contents: 34
Address: 1240;  contents: 35
Address: 1244;  contents: 36
Address: 1248;  contents: 37
Address: 1252;  contents: 38
Address: 1256;  contents: 39
Address: 1260;  contents: 40
Address: 1264;  contents: 41
Address: 1268;  contents: 42
Address: 1272;  contents: 43
Address: 1276;  contents: 44
Address: 1280;  contents: 45
Address: 1284;  contents: 46
Address: 1288;  contents: 47
Address: 1292;  contents: 48
Address: 1296;  contents: 49
Address: 1300;  contents: 50
Address: 1400;  contents: 50
Address: 1404;  contents: 2550
Address: 1408;  contents: 1275
