#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12c3d40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12c3ed0 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x12bb040 .functor NOT 1, L_0x12eff90, C4<0>, C4<0>, C4<0>;
L_0x12b0fe0 .functor XOR 2, L_0x12efc90, L_0x12efd30, C4<00>, C4<00>;
L_0x12c4800 .functor XOR 2, L_0x12b0fe0, L_0x12efe20, C4<00>, C4<00>;
v0x12edad0_0 .net *"_ivl_10", 1 0, L_0x12efe20;  1 drivers
v0x12edbd0_0 .net *"_ivl_12", 1 0, L_0x12c4800;  1 drivers
v0x12edcb0_0 .net *"_ivl_2", 1 0, L_0x12efbf0;  1 drivers
v0x12edd70_0 .net *"_ivl_4", 1 0, L_0x12efc90;  1 drivers
v0x12ede50_0 .net *"_ivl_6", 1 0, L_0x12efd30;  1 drivers
v0x12edf80_0 .net *"_ivl_8", 1 0, L_0x12b0fe0;  1 drivers
v0x12ee060_0 .var "clk", 0 0;
v0x12ee100_0 .net "in", 2 0, v0x12ec860_0;  1 drivers
v0x12ee1a0_0 .net "out_dut", 1 0, L_0x12efa10;  1 drivers
v0x12ee2f0_0 .net "out_ref", 1 0, L_0x12ef090;  1 drivers
v0x12ee3c0_0 .var/2u "stats1", 159 0;
v0x12ee480_0 .var/2u "strobe", 0 0;
v0x12ee540_0 .net "tb_match", 0 0, L_0x12eff90;  1 drivers
v0x12ee600_0 .net "tb_mismatch", 0 0, L_0x12bb040;  1 drivers
v0x12ee6c0_0 .net "wavedrom_enable", 0 0, v0x12ec920_0;  1 drivers
v0x12ee790_0 .net "wavedrom_title", 511 0, v0x12ec9c0_0;  1 drivers
L_0x12efbf0 .concat [ 2 0 0 0], L_0x12ef090;
L_0x12efc90 .concat [ 2 0 0 0], L_0x12ef090;
L_0x12efd30 .concat [ 2 0 0 0], L_0x12efa10;
L_0x12efe20 .concat [ 2 0 0 0], L_0x12ef090;
L_0x12eff90 .cmp/eeq 2, L_0x12efbf0, L_0x12c4800;
S_0x12c4060 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x12c3ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0x12bb2b0_0 .net *"_ivl_1", 0 0, L_0x12ee8c0;  1 drivers
L_0x7f4fdf4e8060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12bb350_0 .net *"_ivl_11", 0 0, L_0x7f4fdf4e8060;  1 drivers
v0x12b10b0_0 .net *"_ivl_12", 1 0, L_0x12eed30;  1 drivers
v0x12eb790_0 .net *"_ivl_15", 0 0, L_0x12eee70;  1 drivers
v0x12eb870_0 .net *"_ivl_16", 1 0, L_0x12eef50;  1 drivers
L_0x7f4fdf4e80a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12eb9a0_0 .net *"_ivl_19", 0 0, L_0x7f4fdf4e80a8;  1 drivers
v0x12eba80_0 .net *"_ivl_2", 1 0, L_0x12eea20;  1 drivers
L_0x7f4fdf4e8018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ebb60_0 .net *"_ivl_5", 0 0, L_0x7f4fdf4e8018;  1 drivers
v0x12ebc40_0 .net *"_ivl_7", 0 0, L_0x12eeaf0;  1 drivers
v0x12ebd20_0 .net *"_ivl_8", 1 0, L_0x12eeb90;  1 drivers
v0x12ebe00_0 .net "in", 2 0, v0x12ec860_0;  alias, 1 drivers
v0x12ebee0_0 .net "out", 1 0, L_0x12ef090;  alias, 1 drivers
L_0x12ee8c0 .part v0x12ec860_0, 0, 1;
L_0x12eea20 .concat [ 1 1 0 0], L_0x12ee8c0, L_0x7f4fdf4e8018;
L_0x12eeaf0 .part v0x12ec860_0, 1, 1;
L_0x12eeb90 .concat [ 1 1 0 0], L_0x12eeaf0, L_0x7f4fdf4e8060;
L_0x12eed30 .arith/sum 2, L_0x12eea20, L_0x12eeb90;
L_0x12eee70 .part v0x12ec860_0, 2, 1;
L_0x12eef50 .concat [ 1 1 0 0], L_0x12eee70, L_0x7f4fdf4e80a8;
L_0x12ef090 .arith/sum 2, L_0x12eed30, L_0x12eef50;
S_0x12ec020 .scope module, "stim1" "stimulus_gen" 3 84, 3 14 0, S_0x12c3ed0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x12ec7a0_0 .net "clk", 0 0, v0x12ee060_0;  1 drivers
v0x12ec860_0 .var "in", 2 0;
v0x12ec920_0 .var "wavedrom_enable", 0 0;
v0x12ec9c0_0 .var "wavedrom_title", 511 0;
E_0x12c0180/0 .event negedge, v0x12ec7a0_0;
E_0x12c0180/1 .event posedge, v0x12ec7a0_0;
E_0x12c0180 .event/or E_0x12c0180/0, E_0x12c0180/1;
E_0x12bfdf0 .event negedge, v0x12ec7a0_0;
E_0x12c01c0 .event posedge, v0x12ec7a0_0;
S_0x12ec2a0 .scope task, "wavedrom_start" "wavedrom_start" 3 25, 3 25 0, S_0x12ec020;
 .timescale -12 -12;
v0x12ec4a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12ec5a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 28, 3 28 0, S_0x12ec020;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12ecb00 .scope module, "top_module1" "top_module" 3 92, 4 1 0, S_0x12c3ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "in";
    .port_info 1 /OUTPUT 2 "out";
v0x12ecd30_0 .net *"_ivl_1", 0 0, L_0x12ef270;  1 drivers
L_0x7f4fdf4e8138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ece30_0 .net *"_ivl_11", 0 0, L_0x7f4fdf4e8138;  1 drivers
v0x12ecf10_0 .net *"_ivl_12", 1 0, L_0x12ef6b0;  1 drivers
v0x12ecfd0_0 .net *"_ivl_15", 0 0, L_0x12ef7f0;  1 drivers
v0x12ed0b0_0 .net *"_ivl_16", 1 0, L_0x12ef8d0;  1 drivers
L_0x7f4fdf4e8180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ed1e0_0 .net *"_ivl_19", 0 0, L_0x7f4fdf4e8180;  1 drivers
v0x12ed2c0_0 .net *"_ivl_2", 1 0, L_0x12ef310;  1 drivers
L_0x7f4fdf4e80f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ed3a0_0 .net *"_ivl_5", 0 0, L_0x7f4fdf4e80f0;  1 drivers
v0x12ed480_0 .net *"_ivl_7", 0 0, L_0x12ef450;  1 drivers
v0x12ed5f0_0 .net *"_ivl_8", 1 0, L_0x12ef4f0;  1 drivers
v0x12ed6d0_0 .net "in", 2 0, v0x12ec860_0;  alias, 1 drivers
v0x12ed790_0 .net "out", 1 0, L_0x12efa10;  alias, 1 drivers
L_0x12ef270 .part v0x12ec860_0, 2, 1;
L_0x12ef310 .concat [ 1 1 0 0], L_0x12ef270, L_0x7f4fdf4e80f0;
L_0x12ef450 .part v0x12ec860_0, 1, 1;
L_0x12ef4f0 .concat [ 1 1 0 0], L_0x12ef450, L_0x7f4fdf4e8138;
L_0x12ef6b0 .arith/sum 2, L_0x12ef310, L_0x12ef4f0;
L_0x12ef7f0 .part v0x12ec860_0, 0, 1;
L_0x12ef8d0 .concat [ 1 1 0 0], L_0x12ef7f0, L_0x7f4fdf4e8180;
L_0x12efa10 .arith/sum 2, L_0x12ef6b0, L_0x12ef8d0;
S_0x12ed8d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 98, 3 98 0, S_0x12c3ed0;
 .timescale -12 -12;
E_0x12ab9f0 .event anyedge, v0x12ee480_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12ee480_0;
    %nor/r;
    %assign/vec4 v0x12ee480_0, 0;
    %wait E_0x12ab9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12ec020;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x12ec860_0, 0;
    %wait E_0x12bfdf0;
    %pushi/vec4 9, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12c01c0;
    %load/vec4 v0x12ec860_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12ec860_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x12bfdf0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12ec5a0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12c0180;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x12ec860_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12c3ed0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee480_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12c3ed0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12ee060_0;
    %inv;
    %store/vec4 v0x12ee060_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12c3ed0;
T_6 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12ec7a0_0, v0x12ee600_0, v0x12ee100_0, v0x12ee2f0_0, v0x12ee1a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12c3ed0;
T_7 ;
    %load/vec4 v0x12ee3c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12ee3c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12ee3c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12ee3c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12ee3c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 111 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12ee3c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12ee3c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12c3ed0;
T_8 ;
    %wait E_0x12c0180;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12ee3c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee3c0_0, 4, 32;
    %load/vec4 v0x12ee540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12ee3c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee3c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12ee3c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee3c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12ee2f0_0;
    %load/vec4 v0x12ee2f0_0;
    %load/vec4 v0x12ee1a0_0;
    %xor;
    %load/vec4 v0x12ee2f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12ee3c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee3c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12ee3c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee3c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/popcount3/popcount3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/popcount3/iter0/response16/top_module.sv";
