
03_Timer_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000010a0  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001234  08001234  00011234  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001264  08001264  00011264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001268  08001268  00011268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  0800126c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  7 .bss          00000060  2000000c  2000000c  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000006c  2000006c  0002000c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000f0f4  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001bd7  00000000  00000000  0002f130  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000053f7  00000000  00000000  00030d07  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000006f0  00000000  00000000  00036100  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000a28  00000000  00000000  000367f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00003df2  00000000  00000000  00037218  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002fda  00000000  00000000  0003b00a  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003dfe4  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000013a4  00000000  00000000  0003e060  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800121c 	.word	0x0800121c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	0800121c 	.word	0x0800121c

080001d4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001d4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001d6:	4a0e      	ldr	r2, [pc, #56]	; (8000210 <HAL_InitTick+0x3c>)
 80001d8:	4b0e      	ldr	r3, [pc, #56]	; (8000214 <HAL_InitTick+0x40>)
{
 80001da:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001dc:	7818      	ldrb	r0, [r3, #0]
 80001de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001e2:	fbb3 f3f0 	udiv	r3, r3, r0
 80001e6:	6810      	ldr	r0, [r2, #0]
 80001e8:	fbb0 f0f3 	udiv	r0, r0, r3
 80001ec:	f000 f88c 	bl	8000308 <HAL_SYSTICK_Config>
 80001f0:	4604      	mov	r4, r0
 80001f2:	b958      	cbnz	r0, 800020c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001f4:	2d0f      	cmp	r5, #15
 80001f6:	d809      	bhi.n	800020c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001f8:	4602      	mov	r2, r0
 80001fa:	4629      	mov	r1, r5
 80001fc:	f04f 30ff 	mov.w	r0, #4294967295
 8000200:	f000 f842 	bl	8000288 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000204:	4b04      	ldr	r3, [pc, #16]	; (8000218 <HAL_InitTick+0x44>)
 8000206:	4620      	mov	r0, r4
 8000208:	601d      	str	r5, [r3, #0]
 800020a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800020c:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 800020e:	bd38      	pop	{r3, r4, r5, pc}
 8000210:	20000008 	.word	0x20000008
 8000214:	20000000 	.word	0x20000000
 8000218:	20000004 	.word	0x20000004

0800021c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800021c:	4a07      	ldr	r2, [pc, #28]	; (800023c <HAL_Init+0x20>)
{
 800021e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000220:	6813      	ldr	r3, [r2, #0]
 8000222:	f043 0310 	orr.w	r3, r3, #16
 8000226:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000228:	2003      	movs	r0, #3
 800022a:	f000 f81b 	bl	8000264 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800022e:	2000      	movs	r0, #0
 8000230:	f7ff ffd0 	bl	80001d4 <HAL_InitTick>
  HAL_MspInit();
 8000234:	f000 fefe 	bl	8001034 <HAL_MspInit>
}
 8000238:	2000      	movs	r0, #0
 800023a:	bd08      	pop	{r3, pc}
 800023c:	40022000 	.word	0x40022000

08000240 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000240:	4a03      	ldr	r2, [pc, #12]	; (8000250 <HAL_IncTick+0x10>)
 8000242:	4b04      	ldr	r3, [pc, #16]	; (8000254 <HAL_IncTick+0x14>)
 8000244:	6811      	ldr	r1, [r2, #0]
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	440b      	add	r3, r1
 800024a:	6013      	str	r3, [r2, #0]
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop
 8000250:	20000028 	.word	0x20000028
 8000254:	20000000 	.word	0x20000000

08000258 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000258:	4b01      	ldr	r3, [pc, #4]	; (8000260 <HAL_GetTick+0x8>)
 800025a:	6818      	ldr	r0, [r3, #0]
}
 800025c:	4770      	bx	lr
 800025e:	bf00      	nop
 8000260:	20000028 	.word	0x20000028

08000264 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000264:	4a07      	ldr	r2, [pc, #28]	; (8000284 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000266:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000268:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800026c:	041b      	lsls	r3, r3, #16
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000274:	0200      	lsls	r0, r0, #8
 8000276:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800027a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800027e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000280:	60d3      	str	r3, [r2, #12]
 8000282:	4770      	bx	lr
 8000284:	e000ed00 	.word	0xe000ed00

08000288 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000288:	4b17      	ldr	r3, [pc, #92]	; (80002e8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800028a:	b530      	push	{r4, r5, lr}
 800028c:	68dc      	ldr	r4, [r3, #12]
 800028e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000292:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000296:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000298:	2b04      	cmp	r3, #4
 800029a:	bf28      	it	cs
 800029c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800029e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002a0:	f04f 0501 	mov.w	r5, #1
 80002a4:	fa05 f303 	lsl.w	r3, r5, r3
 80002a8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ac:	bf8c      	ite	hi
 80002ae:	3c03      	subhi	r4, #3
 80002b0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002b2:	4019      	ands	r1, r3
 80002b4:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80002b6:	fa05 f404 	lsl.w	r4, r5, r4
 80002ba:	3c01      	subs	r4, #1
 80002bc:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80002be:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002c0:	ea42 0201 	orr.w	r2, r2, r1
 80002c4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c8:	bfaf      	iteee	ge
 80002ca:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002ce:	f000 000f 	andlt.w	r0, r0, #15
 80002d2:	4b06      	ldrlt	r3, [pc, #24]	; (80002ec <HAL_NVIC_SetPriority+0x64>)
 80002d4:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d6:	bfa5      	ittet	ge
 80002d8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80002dc:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002de:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002e0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80002e4:	bd30      	pop	{r4, r5, pc}
 80002e6:	bf00      	nop
 80002e8:	e000ed00 	.word	0xe000ed00
 80002ec:	e000ed14 	.word	0xe000ed14

080002f0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002f0:	0942      	lsrs	r2, r0, #5
 80002f2:	2301      	movs	r3, #1
 80002f4:	f000 001f 	and.w	r0, r0, #31
 80002f8:	fa03 f000 	lsl.w	r0, r3, r0
 80002fc:	4b01      	ldr	r3, [pc, #4]	; (8000304 <HAL_NVIC_EnableIRQ+0x14>)
 80002fe:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000302:	4770      	bx	lr
 8000304:	e000e100 	.word	0xe000e100

08000308 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000308:	3801      	subs	r0, #1
 800030a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800030e:	d20a      	bcs.n	8000326 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000310:	4b06      	ldr	r3, [pc, #24]	; (800032c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000312:	4a07      	ldr	r2, [pc, #28]	; (8000330 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000314:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000316:	21f0      	movs	r1, #240	; 0xf0
 8000318:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800031c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800031e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000320:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000322:	601a      	str	r2, [r3, #0]
 8000324:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000326:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000328:	4770      	bx	lr
 800032a:	bf00      	nop
 800032c:	e000e010 	.word	0xe000e010
 8000330:	e000ed00 	.word	0xe000ed00

08000334 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000334:	4b04      	ldr	r3, [pc, #16]	; (8000348 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000336:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000338:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800033a:	bf0c      	ite	eq
 800033c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000340:	f022 0204 	bicne.w	r2, r2, #4
 8000344:	601a      	str	r2, [r3, #0]
 8000346:	4770      	bx	lr
 8000348:	e000e010 	.word	0xe000e010

0800034c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800034c:	4770      	bx	lr

0800034e <HAL_SYSTICK_IRQHandler>:
{
 800034e:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000350:	f7ff fffc 	bl	800034c <HAL_SYSTICK_Callback>
 8000354:	bd08      	pop	{r3, pc}
	...

08000358 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000358:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800035c:	f8d1 8000 	ldr.w	r8, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000360:	f8df 9190 	ldr.w	r9, [pc, #400]	; 80004f4 <HAL_GPIO_Init+0x19c>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000364:	4a61      	ldr	r2, [pc, #388]	; (80004ec <HAL_GPIO_Init+0x194>)
  uint32_t position = 0x00U;
 8000366:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000368:	fa38 f403 	lsrs.w	r4, r8, r3
 800036c:	d102      	bne.n	8000374 <HAL_GPIO_Init+0x1c>
      }
    }
    
    position++;
  }
}
 800036e:	b003      	add	sp, #12
 8000370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000374:	f04f 0e01 	mov.w	lr, #1
 8000378:	fa0e fe03 	lsl.w	lr, lr, r3
    if(iocurrent)
 800037c:	ea18 060e 	ands.w	r6, r8, lr
 8000380:	f000 80a6 	beq.w	80004d0 <HAL_GPIO_Init+0x178>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000384:	684c      	ldr	r4, [r1, #4]
 8000386:	f024 0710 	bic.w	r7, r4, #16
 800038a:	2f02      	cmp	r7, #2
 800038c:	d116      	bne.n	80003bc <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3];
 800038e:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000392:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000396:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3];
 800039a:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800039e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80003a2:	f04f 0c0f 	mov.w	ip, #15
 80003a6:	fa0c fc0b 	lsl.w	ip, ip, fp
 80003aa:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80003ae:	690d      	ldr	r5, [r1, #16]
 80003b0:	fa05 f50b 	lsl.w	r5, r5, fp
 80003b4:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3] = temp;
 80003b8:	f8ca 5020 	str.w	r5, [sl, #32]
 80003bc:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80003c0:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80003c2:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80003c6:	fa05 f50a 	lsl.w	r5, r5, sl
 80003ca:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003cc:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80003d0:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003d4:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003d8:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80003da:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003de:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80003e0:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003e4:	d811      	bhi.n	800040a <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 80003e6:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80003e8:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 80003ec:	68cf      	ldr	r7, [r1, #12]
 80003ee:	fa07 fc0a 	lsl.w	ip, r7, sl
 80003f2:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 80003f6:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80003f8:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80003fa:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80003fe:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000402:	409f      	lsls	r7, r3
 8000404:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000408:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800040a:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800040c:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800040e:	688f      	ldr	r7, [r1, #8]
 8000410:	fa07 f70a 	lsl.w	r7, r7, sl
 8000414:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000416:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000418:	00e5      	lsls	r5, r4, #3
 800041a:	d559      	bpl.n	80004d0 <HAL_GPIO_Init+0x178>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800041c:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8000420:	f045 0501 	orr.w	r5, r5, #1
 8000424:	f8c9 5018 	str.w	r5, [r9, #24]
 8000428:	f8d9 5018 	ldr.w	r5, [r9, #24]
 800042c:	f023 0703 	bic.w	r7, r3, #3
 8000430:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000434:	f005 0501 	and.w	r5, r5, #1
 8000438:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 800043c:	9501      	str	r5, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800043e:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000442:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8000444:	68bd      	ldr	r5, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000446:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800044a:	f04f 0e0f 	mov.w	lr, #15
 800044e:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000452:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000456:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800045a:	d03b      	beq.n	80004d4 <HAL_GPIO_Init+0x17c>
 800045c:	4d24      	ldr	r5, [pc, #144]	; (80004f0 <HAL_GPIO_Init+0x198>)
 800045e:	42a8      	cmp	r0, r5
 8000460:	d03a      	beq.n	80004d8 <HAL_GPIO_Init+0x180>
 8000462:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000466:	42a8      	cmp	r0, r5
 8000468:	d038      	beq.n	80004dc <HAL_GPIO_Init+0x184>
 800046a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800046e:	42a8      	cmp	r0, r5
 8000470:	d036      	beq.n	80004e0 <HAL_GPIO_Init+0x188>
 8000472:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000476:	42a8      	cmp	r0, r5
 8000478:	d034      	beq.n	80004e4 <HAL_GPIO_Init+0x18c>
 800047a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800047e:	42a8      	cmp	r0, r5
 8000480:	d032      	beq.n	80004e8 <HAL_GPIO_Init+0x190>
 8000482:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000486:	42a8      	cmp	r0, r5
 8000488:	bf14      	ite	ne
 800048a:	2507      	movne	r5, #7
 800048c:	2506      	moveq	r5, #6
 800048e:	fa05 f50c 	lsl.w	r5, r5, ip
 8000492:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8000496:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000498:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800049a:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800049c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80004a0:	bf0c      	ite	eq
 80004a2:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80004a4:	4335      	orrne	r5, r6
        EXTI->IMR = temp;
 80004a6:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 80004a8:	6855      	ldr	r5, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004aa:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80004ae:	bf0c      	ite	eq
 80004b0:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80004b2:	4335      	orrne	r5, r6
        EXTI->EMR = temp;
 80004b4:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 80004b6:	6895      	ldr	r5, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004b8:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80004bc:	bf0c      	ite	eq
 80004be:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80004c0:	4335      	orrne	r5, r6
        EXTI->RTSR = temp;
 80004c2:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 80004c4:	68d5      	ldr	r5, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004c6:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80004c8:	bf54      	ite	pl
 80004ca:	403d      	andpl	r5, r7
          temp |= iocurrent;
 80004cc:	4335      	orrmi	r5, r6
        EXTI->FTSR = temp;
 80004ce:	60d5      	str	r5, [r2, #12]
    position++;
 80004d0:	3301      	adds	r3, #1
 80004d2:	e749      	b.n	8000368 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80004d4:	2500      	movs	r5, #0
 80004d6:	e7da      	b.n	800048e <HAL_GPIO_Init+0x136>
 80004d8:	2501      	movs	r5, #1
 80004da:	e7d8      	b.n	800048e <HAL_GPIO_Init+0x136>
 80004dc:	2502      	movs	r5, #2
 80004de:	e7d6      	b.n	800048e <HAL_GPIO_Init+0x136>
 80004e0:	2503      	movs	r5, #3
 80004e2:	e7d4      	b.n	800048e <HAL_GPIO_Init+0x136>
 80004e4:	2504      	movs	r5, #4
 80004e6:	e7d2      	b.n	800048e <HAL_GPIO_Init+0x136>
 80004e8:	2505      	movs	r5, #5
 80004ea:	e7d0      	b.n	800048e <HAL_GPIO_Init+0x136>
 80004ec:	40010400 	.word	0x40010400
 80004f0:	48000400 	.word	0x48000400
 80004f4:	40021000 	.word	0x40021000

080004f8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80004f8:	b10a      	cbz	r2, 80004fe <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80004fa:	6181      	str	r1, [r0, #24]
 80004fc:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80004fe:	6281      	str	r1, [r0, #40]	; 0x28
 8000500:	4770      	bx	lr

08000502 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000502:	6943      	ldr	r3, [r0, #20]
 8000504:	4059      	eors	r1, r3
 8000506:	6141      	str	r1, [r0, #20]
 8000508:	4770      	bx	lr
	...

0800050c <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800050c:	6803      	ldr	r3, [r0, #0]
{
 800050e:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000512:	07df      	lsls	r7, r3, #31
{
 8000514:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000516:	d411      	bmi.n	800053c <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000518:	682b      	ldr	r3, [r5, #0]
 800051a:	079e      	lsls	r6, r3, #30
 800051c:	f100 808b 	bmi.w	8000636 <HAL_RCC_OscConfig+0x12a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000520:	682b      	ldr	r3, [r5, #0]
 8000522:	071c      	lsls	r4, r3, #28
 8000524:	f100 80fe 	bmi.w	8000724 <HAL_RCC_OscConfig+0x218>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000528:	682b      	ldr	r3, [r5, #0]
 800052a:	0758      	lsls	r0, r3, #29
 800052c:	f100 8147 	bmi.w	80007be <HAL_RCC_OscConfig+0x2b2>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000530:	69aa      	ldr	r2, [r5, #24]
 8000532:	2a00      	cmp	r2, #0
 8000534:	f040 81dd 	bne.w	80008f2 <HAL_RCC_OscConfig+0x3e6>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000538:	2000      	movs	r0, #0
 800053a:	e024      	b.n	8000586 <HAL_RCC_OscConfig+0x7a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800053c:	4cbd      	ldr	r4, [pc, #756]	; (8000834 <HAL_RCC_OscConfig+0x328>)
 800053e:	6863      	ldr	r3, [r4, #4]
 8000540:	f003 030c 	and.w	r3, r3, #12
 8000544:	2b04      	cmp	r3, #4
 8000546:	d00a      	beq.n	800055e <HAL_RCC_OscConfig+0x52>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000548:	6863      	ldr	r3, [r4, #4]
 800054a:	f003 030c 	and.w	r3, r3, #12
 800054e:	2b08      	cmp	r3, #8
 8000550:	d11c      	bne.n	800058c <HAL_RCC_OscConfig+0x80>
 8000552:	6863      	ldr	r3, [r4, #4]
 8000554:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000558:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800055c:	d116      	bne.n	800058c <HAL_RCC_OscConfig+0x80>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800055e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000562:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000566:	6821      	ldr	r1, [r4, #0]
 8000568:	fa93 f3a3 	rbit	r3, r3
 800056c:	fab3 f383 	clz	r3, r3
 8000570:	f003 031f 	and.w	r3, r3, #31
 8000574:	2201      	movs	r2, #1
 8000576:	fa02 f303 	lsl.w	r3, r2, r3
 800057a:	420b      	tst	r3, r1
 800057c:	d0cc      	beq.n	8000518 <HAL_RCC_OscConfig+0xc>
 800057e:	686b      	ldr	r3, [r5, #4]
 8000580:	2b00      	cmp	r3, #0
 8000582:	d1c9      	bne.n	8000518 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000584:	2001      	movs	r0, #1
}
 8000586:	b002      	add	sp, #8
 8000588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800058c:	686b      	ldr	r3, [r5, #4]
 800058e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000592:	d11e      	bne.n	80005d2 <HAL_RCC_OscConfig+0xc6>
 8000594:	6823      	ldr	r3, [r4, #0]
 8000596:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800059a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800059c:	f7ff fe5c 	bl	8000258 <HAL_GetTick>
 80005a0:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 80005a4:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005a6:	2701      	movs	r7, #1
 80005a8:	fa96 f3a6 	rbit	r3, r6
 80005ac:	6822      	ldr	r2, [r4, #0]
 80005ae:	fa96 f3a6 	rbit	r3, r6
 80005b2:	fab3 f383 	clz	r3, r3
 80005b6:	f003 031f 	and.w	r3, r3, #31
 80005ba:	fa07 f303 	lsl.w	r3, r7, r3
 80005be:	4213      	tst	r3, r2
 80005c0:	d1aa      	bne.n	8000518 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005c2:	f7ff fe49 	bl	8000258 <HAL_GetTick>
 80005c6:	eba0 0008 	sub.w	r0, r0, r8
 80005ca:	2864      	cmp	r0, #100	; 0x64
 80005cc:	d9ec      	bls.n	80005a8 <HAL_RCC_OscConfig+0x9c>
            return HAL_TIMEOUT;
 80005ce:	2003      	movs	r0, #3
 80005d0:	e7d9      	b.n	8000586 <HAL_RCC_OscConfig+0x7a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005d2:	bb0b      	cbnz	r3, 8000618 <HAL_RCC_OscConfig+0x10c>
 80005d4:	6823      	ldr	r3, [r4, #0]
 80005d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005da:	6023      	str	r3, [r4, #0]
 80005dc:	6823      	ldr	r3, [r4, #0]
 80005de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005e2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80005e4:	f7ff fe38 	bl	8000258 <HAL_GetTick>
 80005e8:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 80005ec:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005ee:	2701      	movs	r7, #1
 80005f0:	fa96 f3a6 	rbit	r3, r6
 80005f4:	6822      	ldr	r2, [r4, #0]
 80005f6:	fa96 f3a6 	rbit	r3, r6
 80005fa:	fab3 f383 	clz	r3, r3
 80005fe:	f003 031f 	and.w	r3, r3, #31
 8000602:	fa07 f303 	lsl.w	r3, r7, r3
 8000606:	4213      	tst	r3, r2
 8000608:	d086      	beq.n	8000518 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800060a:	f7ff fe25 	bl	8000258 <HAL_GetTick>
 800060e:	eba0 0008 	sub.w	r0, r0, r8
 8000612:	2864      	cmp	r0, #100	; 0x64
 8000614:	d9ec      	bls.n	80005f0 <HAL_RCC_OscConfig+0xe4>
 8000616:	e7da      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000618:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800061c:	6823      	ldr	r3, [r4, #0]
 800061e:	d103      	bne.n	8000628 <HAL_RCC_OscConfig+0x11c>
 8000620:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000624:	6023      	str	r3, [r4, #0]
 8000626:	e7b5      	b.n	8000594 <HAL_RCC_OscConfig+0x88>
 8000628:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800062c:	6023      	str	r3, [r4, #0]
 800062e:	6823      	ldr	r3, [r4, #0]
 8000630:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000634:	e7b1      	b.n	800059a <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000636:	4c7f      	ldr	r4, [pc, #508]	; (8000834 <HAL_RCC_OscConfig+0x328>)
 8000638:	6863      	ldr	r3, [r4, #4]
 800063a:	f013 0f0c 	tst.w	r3, #12
 800063e:	d00a      	beq.n	8000656 <HAL_RCC_OscConfig+0x14a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000640:	6863      	ldr	r3, [r4, #4]
 8000642:	f003 030c 	and.w	r3, r3, #12
 8000646:	2b08      	cmp	r3, #8
 8000648:	d124      	bne.n	8000694 <HAL_RCC_OscConfig+0x188>
 800064a:	6863      	ldr	r3, [r4, #4]
 800064c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000650:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000654:	d11e      	bne.n	8000694 <HAL_RCC_OscConfig+0x188>
 8000656:	2302      	movs	r3, #2
 8000658:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800065c:	6821      	ldr	r1, [r4, #0]
 800065e:	fa93 f3a3 	rbit	r3, r3
 8000662:	fab3 f383 	clz	r3, r3
 8000666:	f003 031f 	and.w	r3, r3, #31
 800066a:	2201      	movs	r2, #1
 800066c:	fa02 f303 	lsl.w	r3, r2, r3
 8000670:	420b      	tst	r3, r1
 8000672:	d002      	beq.n	800067a <HAL_RCC_OscConfig+0x16e>
 8000674:	68eb      	ldr	r3, [r5, #12]
 8000676:	4293      	cmp	r3, r2
 8000678:	d184      	bne.n	8000584 <HAL_RCC_OscConfig+0x78>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800067a:	6821      	ldr	r1, [r4, #0]
 800067c:	23f8      	movs	r3, #248	; 0xf8
 800067e:	fa93 f3a3 	rbit	r3, r3
 8000682:	fab3 f283 	clz	r2, r3
 8000686:	692b      	ldr	r3, [r5, #16]
 8000688:	4093      	lsls	r3, r2
 800068a:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 800068e:	4313      	orrs	r3, r2
 8000690:	6023      	str	r3, [r4, #0]
 8000692:	e745      	b.n	8000520 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000694:	68ea      	ldr	r2, [r5, #12]
 8000696:	2601      	movs	r6, #1
 8000698:	b30a      	cbz	r2, 80006de <HAL_RCC_OscConfig+0x1d2>
 800069a:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 800069e:	fab3 f383 	clz	r3, r3
 80006a2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80006a6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	2702      	movs	r7, #2
 80006ae:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 80006b0:	f7ff fdd2 	bl	8000258 <HAL_GetTick>
 80006b4:	4680      	mov	r8, r0
 80006b6:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80006ba:	6822      	ldr	r2, [r4, #0]
 80006bc:	fa97 f3a7 	rbit	r3, r7
 80006c0:	fab3 f383 	clz	r3, r3
 80006c4:	f003 031f 	and.w	r3, r3, #31
 80006c8:	fa06 f303 	lsl.w	r3, r6, r3
 80006cc:	4213      	tst	r3, r2
 80006ce:	d1d4      	bne.n	800067a <HAL_RCC_OscConfig+0x16e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80006d0:	f7ff fdc2 	bl	8000258 <HAL_GetTick>
 80006d4:	eba0 0008 	sub.w	r0, r0, r8
 80006d8:	2802      	cmp	r0, #2
 80006da:	d9ec      	bls.n	80006b6 <HAL_RCC_OscConfig+0x1aa>
 80006dc:	e777      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
 80006de:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 80006e2:	fab3 f383 	clz	r3, r3
 80006e6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80006ea:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80006ee:	009b      	lsls	r3, r3, #2
 80006f0:	2702      	movs	r7, #2
 80006f2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80006f4:	f7ff fdb0 	bl	8000258 <HAL_GetTick>
 80006f8:	4680      	mov	r8, r0
 80006fa:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80006fe:	6822      	ldr	r2, [r4, #0]
 8000700:	fa97 f3a7 	rbit	r3, r7
 8000704:	fab3 f383 	clz	r3, r3
 8000708:	f003 031f 	and.w	r3, r3, #31
 800070c:	fa06 f303 	lsl.w	r3, r6, r3
 8000710:	4213      	tst	r3, r2
 8000712:	f43f af05 	beq.w	8000520 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000716:	f7ff fd9f 	bl	8000258 <HAL_GetTick>
 800071a:	eba0 0008 	sub.w	r0, r0, r8
 800071e:	2802      	cmp	r0, #2
 8000720:	d9eb      	bls.n	80006fa <HAL_RCC_OscConfig+0x1ee>
 8000722:	e754      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000724:	696a      	ldr	r2, [r5, #20]
 8000726:	4e43      	ldr	r6, [pc, #268]	; (8000834 <HAL_RCC_OscConfig+0x328>)
 8000728:	4943      	ldr	r1, [pc, #268]	; (8000838 <HAL_RCC_OscConfig+0x32c>)
 800072a:	2401      	movs	r4, #1
 800072c:	b31a      	cbz	r2, 8000776 <HAL_RCC_OscConfig+0x26a>
 800072e:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 8000732:	fab3 f383 	clz	r3, r3
 8000736:	440b      	add	r3, r1
 8000738:	009b      	lsls	r3, r3, #2
 800073a:	2702      	movs	r7, #2
 800073c:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 800073e:	f7ff fd8b 	bl	8000258 <HAL_GetTick>
 8000742:	4680      	mov	r8, r0
 8000744:	fa97 f3a7 	rbit	r3, r7
 8000748:	fa97 f3a7 	rbit	r3, r7
 800074c:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000750:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8000752:	fa97 f3a7 	rbit	r3, r7
 8000756:	fab3 f383 	clz	r3, r3
 800075a:	f003 031f 	and.w	r3, r3, #31
 800075e:	fa04 f303 	lsl.w	r3, r4, r3
 8000762:	4213      	tst	r3, r2
 8000764:	f47f aee0 	bne.w	8000528 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000768:	f7ff fd76 	bl	8000258 <HAL_GetTick>
 800076c:	eba0 0008 	sub.w	r0, r0, r8
 8000770:	2802      	cmp	r0, #2
 8000772:	d9e7      	bls.n	8000744 <HAL_RCC_OscConfig+0x238>
 8000774:	e72b      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
 8000776:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 800077a:	fab3 f383 	clz	r3, r3
 800077e:	440b      	add	r3, r1
 8000780:	009b      	lsls	r3, r3, #2
 8000782:	2702      	movs	r7, #2
 8000784:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000786:	f7ff fd67 	bl	8000258 <HAL_GetTick>
 800078a:	4680      	mov	r8, r0
 800078c:	fa97 f3a7 	rbit	r3, r7
 8000790:	fa97 f3a7 	rbit	r3, r7
 8000794:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000798:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800079a:	fa97 f3a7 	rbit	r3, r7
 800079e:	fab3 f383 	clz	r3, r3
 80007a2:	f003 031f 	and.w	r3, r3, #31
 80007a6:	fa04 f303 	lsl.w	r3, r4, r3
 80007aa:	4213      	tst	r3, r2
 80007ac:	f43f aebc 	beq.w	8000528 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80007b0:	f7ff fd52 	bl	8000258 <HAL_GetTick>
 80007b4:	eba0 0008 	sub.w	r0, r0, r8
 80007b8:	2802      	cmp	r0, #2
 80007ba:	d9e7      	bls.n	800078c <HAL_RCC_OscConfig+0x280>
 80007bc:	e707      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80007be:	4c1d      	ldr	r4, [pc, #116]	; (8000834 <HAL_RCC_OscConfig+0x328>)
 80007c0:	69e3      	ldr	r3, [r4, #28]
 80007c2:	00d9      	lsls	r1, r3, #3
 80007c4:	d434      	bmi.n	8000830 <HAL_RCC_OscConfig+0x324>
      __HAL_RCC_PWR_CLK_ENABLE();
 80007c6:	69e3      	ldr	r3, [r4, #28]
 80007c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007cc:	61e3      	str	r3, [r4, #28]
 80007ce:	69e3      	ldr	r3, [r4, #28]
 80007d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007d4:	9301      	str	r3, [sp, #4]
 80007d6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80007d8:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80007da:	4f18      	ldr	r7, [pc, #96]	; (800083c <HAL_RCC_OscConfig+0x330>)
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	05da      	lsls	r2, r3, #23
 80007e0:	d52e      	bpl.n	8000840 <HAL_RCC_OscConfig+0x334>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007e2:	68ab      	ldr	r3, [r5, #8]
 80007e4:	2b01      	cmp	r3, #1
 80007e6:	d13c      	bne.n	8000862 <HAL_RCC_OscConfig+0x356>
 80007e8:	6a23      	ldr	r3, [r4, #32]
 80007ea:	f043 0301 	orr.w	r3, r3, #1
 80007ee:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80007f0:	f7ff fd32 	bl	8000258 <HAL_GetTick>
 80007f4:	2702      	movs	r7, #2
 80007f6:	4682      	mov	sl, r0
 80007f8:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007fa:	f04f 0801 	mov.w	r8, #1
 80007fe:	fa97 f3a7 	rbit	r3, r7
 8000802:	fa97 f3a7 	rbit	r3, r7
 8000806:	2b00      	cmp	r3, #0
 8000808:	d06b      	beq.n	80008e2 <HAL_RCC_OscConfig+0x3d6>
 800080a:	6a22      	ldr	r2, [r4, #32]
 800080c:	fa99 f3a9 	rbit	r3, r9
 8000810:	fab3 f383 	clz	r3, r3
 8000814:	f003 031f 	and.w	r3, r3, #31
 8000818:	fa08 f303 	lsl.w	r3, r8, r3
 800081c:	4213      	tst	r3, r2
 800081e:	d057      	beq.n	80008d0 <HAL_RCC_OscConfig+0x3c4>
    if(pwrclkchanged == SET)
 8000820:	2e00      	cmp	r6, #0
 8000822:	f43f ae85 	beq.w	8000530 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000826:	69e3      	ldr	r3, [r4, #28]
 8000828:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800082c:	61e3      	str	r3, [r4, #28]
 800082e:	e67f      	b.n	8000530 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8000830:	2600      	movs	r6, #0
 8000832:	e7d2      	b.n	80007da <HAL_RCC_OscConfig+0x2ce>
 8000834:	40021000 	.word	0x40021000
 8000838:	10908120 	.word	0x10908120
 800083c:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000846:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8000848:	f7ff fd06 	bl	8000258 <HAL_GetTick>
 800084c:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	05db      	lsls	r3, r3, #23
 8000852:	d4c6      	bmi.n	80007e2 <HAL_RCC_OscConfig+0x2d6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000854:	f7ff fd00 	bl	8000258 <HAL_GetTick>
 8000858:	eba0 0008 	sub.w	r0, r0, r8
 800085c:	2864      	cmp	r0, #100	; 0x64
 800085e:	d9f6      	bls.n	800084e <HAL_RCC_OscConfig+0x342>
 8000860:	e6b5      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000862:	bb3b      	cbnz	r3, 80008b4 <HAL_RCC_OscConfig+0x3a8>
 8000864:	6a23      	ldr	r3, [r4, #32]
 8000866:	f023 0301 	bic.w	r3, r3, #1
 800086a:	6223      	str	r3, [r4, #32]
 800086c:	6a23      	ldr	r3, [r4, #32]
 800086e:	f023 0304 	bic.w	r3, r3, #4
 8000872:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000874:	f7ff fcf0 	bl	8000258 <HAL_GetTick>
 8000878:	2702      	movs	r7, #2
 800087a:	4682      	mov	sl, r0
 800087c:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800087e:	f04f 0801 	mov.w	r8, #1
 8000882:	fa97 f3a7 	rbit	r3, r7
 8000886:	fa97 f3a7 	rbit	r3, r7
 800088a:	b373      	cbz	r3, 80008ea <HAL_RCC_OscConfig+0x3de>
 800088c:	6a22      	ldr	r2, [r4, #32]
 800088e:	fa99 f3a9 	rbit	r3, r9
 8000892:	fab3 f383 	clz	r3, r3
 8000896:	f003 031f 	and.w	r3, r3, #31
 800089a:	fa08 f303 	lsl.w	r3, r8, r3
 800089e:	4213      	tst	r3, r2
 80008a0:	d0be      	beq.n	8000820 <HAL_RCC_OscConfig+0x314>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80008a2:	f7ff fcd9 	bl	8000258 <HAL_GetTick>
 80008a6:	f241 3388 	movw	r3, #5000	; 0x1388
 80008aa:	eba0 000a 	sub.w	r0, r0, sl
 80008ae:	4298      	cmp	r0, r3
 80008b0:	d9e7      	bls.n	8000882 <HAL_RCC_OscConfig+0x376>
 80008b2:	e68c      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008b4:	2b05      	cmp	r3, #5
 80008b6:	6a23      	ldr	r3, [r4, #32]
 80008b8:	d103      	bne.n	80008c2 <HAL_RCC_OscConfig+0x3b6>
 80008ba:	f043 0304 	orr.w	r3, r3, #4
 80008be:	6223      	str	r3, [r4, #32]
 80008c0:	e792      	b.n	80007e8 <HAL_RCC_OscConfig+0x2dc>
 80008c2:	f023 0301 	bic.w	r3, r3, #1
 80008c6:	6223      	str	r3, [r4, #32]
 80008c8:	6a23      	ldr	r3, [r4, #32]
 80008ca:	f023 0304 	bic.w	r3, r3, #4
 80008ce:	e78e      	b.n	80007ee <HAL_RCC_OscConfig+0x2e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80008d0:	f7ff fcc2 	bl	8000258 <HAL_GetTick>
 80008d4:	f241 3388 	movw	r3, #5000	; 0x1388
 80008d8:	eba0 000a 	sub.w	r0, r0, sl
 80008dc:	4298      	cmp	r0, r3
 80008de:	d98e      	bls.n	80007fe <HAL_RCC_OscConfig+0x2f2>
 80008e0:	e675      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
 80008e2:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80008e6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80008e8:	e790      	b.n	800080c <HAL_RCC_OscConfig+0x300>
 80008ea:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80008ee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80008f0:	e7cd      	b.n	800088e <HAL_RCC_OscConfig+0x382>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80008f2:	4c44      	ldr	r4, [pc, #272]	; (8000a04 <HAL_RCC_OscConfig+0x4f8>)
 80008f4:	6863      	ldr	r3, [r4, #4]
 80008f6:	f003 030c 	and.w	r3, r3, #12
 80008fa:	2b08      	cmp	r3, #8
 80008fc:	f43f ae42 	beq.w	8000584 <HAL_RCC_OscConfig+0x78>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000900:	2a02      	cmp	r2, #2
 8000902:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000906:	d158      	bne.n	80009ba <HAL_RCC_OscConfig+0x4ae>
 8000908:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 800090c:	fab3 f383 	clz	r3, r3
 8000910:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000914:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000918:	009b      	lsls	r3, r3, #2
 800091a:	2200      	movs	r2, #0
 800091c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800091e:	f7ff fc9b 	bl	8000258 <HAL_GetTick>
 8000922:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8000926:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000928:	2601      	movs	r6, #1
 800092a:	fa97 f3a7 	rbit	r3, r7
 800092e:	6822      	ldr	r2, [r4, #0]
 8000930:	fa97 f3a7 	rbit	r3, r7
 8000934:	fab3 f383 	clz	r3, r3
 8000938:	f003 031f 	and.w	r3, r3, #31
 800093c:	fa06 f303 	lsl.w	r3, r6, r3
 8000940:	4213      	tst	r3, r2
 8000942:	d133      	bne.n	80009ac <HAL_RCC_OscConfig+0x4a0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000944:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000946:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8000948:	f023 030f 	bic.w	r3, r3, #15
 800094c:	4313      	orrs	r3, r2
 800094e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000950:	6862      	ldr	r2, [r4, #4]
 8000952:	6a2b      	ldr	r3, [r5, #32]
 8000954:	69e9      	ldr	r1, [r5, #28]
 8000956:	f422 1276 	bic.w	r2, r2, #4030464	; 0x3d8000
 800095a:	430b      	orrs	r3, r1
 800095c:	4313      	orrs	r3, r2
 800095e:	6063      	str	r3, [r4, #4]
 8000960:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000964:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8000968:	fab3 f383 	clz	r3, r3
 800096c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000970:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000974:	009b      	lsls	r3, r3, #2
 8000976:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 800097a:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800097c:	f7ff fc6c 	bl	8000258 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000980:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 8000982:	4607      	mov	r7, r0
 8000984:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000988:	6822      	ldr	r2, [r4, #0]
 800098a:	fa95 f3a5 	rbit	r3, r5
 800098e:	fab3 f383 	clz	r3, r3
 8000992:	f003 031f 	and.w	r3, r3, #31
 8000996:	fa06 f303 	lsl.w	r3, r6, r3
 800099a:	4213      	tst	r3, r2
 800099c:	f47f adcc 	bne.w	8000538 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009a0:	f7ff fc5a 	bl	8000258 <HAL_GetTick>
 80009a4:	1bc0      	subs	r0, r0, r7
 80009a6:	2802      	cmp	r0, #2
 80009a8:	d9ec      	bls.n	8000984 <HAL_RCC_OscConfig+0x478>
 80009aa:	e610      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009ac:	f7ff fc54 	bl	8000258 <HAL_GetTick>
 80009b0:	eba0 0008 	sub.w	r0, r0, r8
 80009b4:	2802      	cmp	r0, #2
 80009b6:	d9b8      	bls.n	800092a <HAL_RCC_OscConfig+0x41e>
 80009b8:	e609      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
 80009ba:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80009be:	fab3 f383 	clz	r3, r3
 80009c2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80009c6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80009d0:	f7ff fc42 	bl	8000258 <HAL_GetTick>
 80009d4:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 80009d8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80009da:	2601      	movs	r6, #1
 80009dc:	fa95 f3a5 	rbit	r3, r5
 80009e0:	6822      	ldr	r2, [r4, #0]
 80009e2:	fa95 f3a5 	rbit	r3, r5
 80009e6:	fab3 f383 	clz	r3, r3
 80009ea:	f003 031f 	and.w	r3, r3, #31
 80009ee:	fa06 f303 	lsl.w	r3, r6, r3
 80009f2:	4213      	tst	r3, r2
 80009f4:	f43f ada0 	beq.w	8000538 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009f8:	f7ff fc2e 	bl	8000258 <HAL_GetTick>
 80009fc:	1bc0      	subs	r0, r0, r7
 80009fe:	2802      	cmp	r0, #2
 8000a00:	d9ec      	bls.n	80009dc <HAL_RCC_OscConfig+0x4d0>
 8000a02:	e5e4      	b.n	80005ce <HAL_RCC_OscConfig+0xc2>
 8000a04:	40021000 	.word	0x40021000

08000a08 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8000a08:	4911      	ldr	r1, [pc, #68]	; (8000a50 <HAL_RCC_GetSysClockFreq+0x48>)
 8000a0a:	684b      	ldr	r3, [r1, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000a0c:	f003 020c 	and.w	r2, r3, #12
 8000a10:	2a08      	cmp	r2, #8
 8000a12:	d11a      	bne.n	8000a4a <HAL_RCC_GetSysClockFreq+0x42>
 8000a14:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000a18:	fa92 f2a2 	rbit	r2, r2
 8000a1c:	200f      	movs	r0, #15
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8000a1e:	fab2 f282 	clz	r2, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8000a22:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8000a24:	fa90 f0a0 	rbit	r0, r0
 8000a28:	fab0 f080 	clz	r0, r0
 8000a2c:	f001 010f 	and.w	r1, r1, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8000a30:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000a34:	40d3      	lsrs	r3, r2
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8000a36:	40c1      	lsrs	r1, r0
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8000a38:	4a06      	ldr	r2, [pc, #24]	; (8000a54 <HAL_RCC_GetSysClockFreq+0x4c>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8000a3a:	4807      	ldr	r0, [pc, #28]	; (8000a58 <HAL_RCC_GetSysClockFreq+0x50>)
 8000a3c:	5c41      	ldrb	r1, [r0, r1]
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8000a3e:	4807      	ldr	r0, [pc, #28]	; (8000a5c <HAL_RCC_GetSysClockFreq+0x54>)
 8000a40:	fbb0 f1f1 	udiv	r1, r0, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8000a44:	5cd0      	ldrb	r0, [r2, r3]
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8000a46:	4348      	muls	r0, r1
 8000a48:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8000a4a:	4804      	ldr	r0, [pc, #16]	; (8000a5c <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	40021000 	.word	0x40021000
 8000a54:	08001234 	.word	0x08001234
 8000a58:	08001244 	.word	0x08001244
 8000a5c:	007a1200 	.word	0x007a1200

08000a60 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a60:	4a5c      	ldr	r2, [pc, #368]	; (8000bd4 <HAL_RCC_ClockConfig+0x174>)
 8000a62:	6813      	ldr	r3, [r2, #0]
 8000a64:	f003 0307 	and.w	r3, r3, #7
 8000a68:	428b      	cmp	r3, r1
{
 8000a6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a6e:	4606      	mov	r6, r0
 8000a70:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a72:	d330      	bcc.n	8000ad6 <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000a74:	6832      	ldr	r2, [r6, #0]
 8000a76:	0791      	lsls	r1, r2, #30
 8000a78:	d43a      	bmi.n	8000af0 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000a7a:	07d2      	lsls	r2, r2, #31
 8000a7c:	d440      	bmi.n	8000b00 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000a7e:	4a55      	ldr	r2, [pc, #340]	; (8000bd4 <HAL_RCC_ClockConfig+0x174>)
 8000a80:	6813      	ldr	r3, [r2, #0]
 8000a82:	f003 0307 	and.w	r3, r3, #7
 8000a86:	429d      	cmp	r5, r3
 8000a88:	f0c0 8092 	bcc.w	8000bb0 <HAL_RCC_ClockConfig+0x150>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a8c:	6832      	ldr	r2, [r6, #0]
 8000a8e:	4c52      	ldr	r4, [pc, #328]	; (8000bd8 <HAL_RCC_ClockConfig+0x178>)
 8000a90:	f012 0f04 	tst.w	r2, #4
 8000a94:	f040 8097 	bne.w	8000bc6 <HAL_RCC_ClockConfig+0x166>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000a98:	0713      	lsls	r3, r2, #28
 8000a9a:	d506      	bpl.n	8000aaa <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000a9c:	6863      	ldr	r3, [r4, #4]
 8000a9e:	6932      	ldr	r2, [r6, #16]
 8000aa0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000aa4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000aa8:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000aaa:	f7ff ffad 	bl	8000a08 <HAL_RCC_GetSysClockFreq>
 8000aae:	6863      	ldr	r3, [r4, #4]
 8000ab0:	22f0      	movs	r2, #240	; 0xf0
 8000ab2:	fa92 f2a2 	rbit	r2, r2
 8000ab6:	fab2 f282 	clz	r2, r2
 8000aba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000abe:	40d3      	lsrs	r3, r2
 8000ac0:	4a46      	ldr	r2, [pc, #280]	; (8000bdc <HAL_RCC_ClockConfig+0x17c>)
 8000ac2:	5cd3      	ldrb	r3, [r2, r3]
 8000ac4:	40d8      	lsrs	r0, r3
 8000ac6:	4b46      	ldr	r3, [pc, #280]	; (8000be0 <HAL_RCC_ClockConfig+0x180>)
 8000ac8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000aca:	2000      	movs	r0, #0
 8000acc:	f7ff fb82 	bl	80001d4 <HAL_InitTick>
  return HAL_OK;
 8000ad0:	2000      	movs	r0, #0
}
 8000ad2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ad6:	6813      	ldr	r3, [r2, #0]
 8000ad8:	f023 0307 	bic.w	r3, r3, #7
 8000adc:	430b      	orrs	r3, r1
 8000ade:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000ae0:	6813      	ldr	r3, [r2, #0]
 8000ae2:	f003 0307 	and.w	r3, r3, #7
 8000ae6:	4299      	cmp	r1, r3
 8000ae8:	d0c4      	beq.n	8000a74 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000aea:	2001      	movs	r0, #1
 8000aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000af0:	4939      	ldr	r1, [pc, #228]	; (8000bd8 <HAL_RCC_ClockConfig+0x178>)
 8000af2:	68b0      	ldr	r0, [r6, #8]
 8000af4:	684b      	ldr	r3, [r1, #4]
 8000af6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000afa:	4303      	orrs	r3, r0
 8000afc:	604b      	str	r3, [r1, #4]
 8000afe:	e7bc      	b.n	8000a7a <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b00:	6872      	ldr	r2, [r6, #4]
 8000b02:	4c35      	ldr	r4, [pc, #212]	; (8000bd8 <HAL_RCC_ClockConfig+0x178>)
 8000b04:	2a01      	cmp	r2, #1
 8000b06:	d128      	bne.n	8000b5a <HAL_RCC_ClockConfig+0xfa>
 8000b08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b0c:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b10:	6821      	ldr	r1, [r4, #0]
 8000b12:	fa93 f3a3 	rbit	r3, r3
 8000b16:	fab3 f383 	clz	r3, r3
 8000b1a:	f003 031f 	and.w	r3, r3, #31
 8000b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b22:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b24:	d0e1      	beq.n	8000aea <HAL_RCC_ClockConfig+0x8a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000b26:	6863      	ldr	r3, [r4, #4]
 8000b28:	f023 0303 	bic.w	r3, r3, #3
 8000b2c:	431a      	orrs	r2, r3
 8000b2e:	6062      	str	r2, [r4, #4]
    tickstart = HAL_GetTick();
 8000b30:	f7ff fb92 	bl	8000258 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b34:	6873      	ldr	r3, [r6, #4]
 8000b36:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 8000b38:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b3a:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b3e:	d11f      	bne.n	8000b80 <HAL_RCC_ClockConfig+0x120>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b40:	6863      	ldr	r3, [r4, #4]
 8000b42:	f003 030c 	and.w	r3, r3, #12
 8000b46:	2b04      	cmp	r3, #4
 8000b48:	d099      	beq.n	8000a7e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b4a:	f7ff fb85 	bl	8000258 <HAL_GetTick>
 8000b4e:	1bc0      	subs	r0, r0, r7
 8000b50:	4540      	cmp	r0, r8
 8000b52:	d9f5      	bls.n	8000b40 <HAL_RCC_ClockConfig+0xe0>
          return HAL_TIMEOUT;
 8000b54:	2003      	movs	r0, #3
 8000b56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000b5a:	2a02      	cmp	r2, #2
 8000b5c:	bf0c      	ite	eq
 8000b5e:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8000b62:	2302      	movne	r3, #2
 8000b64:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b68:	6820      	ldr	r0, [r4, #0]
 8000b6a:	fa93 f3a3 	rbit	r3, r3
 8000b6e:	fab3 f383 	clz	r3, r3
 8000b72:	f003 031f 	and.w	r3, r3, #31
 8000b76:	2101      	movs	r1, #1
 8000b78:	fa01 f303 	lsl.w	r3, r1, r3
 8000b7c:	4203      	tst	r3, r0
 8000b7e:	e7d1      	b.n	8000b24 <HAL_RCC_ClockConfig+0xc4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000b80:	2b02      	cmp	r3, #2
 8000b82:	d110      	bne.n	8000ba6 <HAL_RCC_ClockConfig+0x146>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b84:	6863      	ldr	r3, [r4, #4]
 8000b86:	f003 030c 	and.w	r3, r3, #12
 8000b8a:	2b08      	cmp	r3, #8
 8000b8c:	f43f af77 	beq.w	8000a7e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b90:	f7ff fb62 	bl	8000258 <HAL_GetTick>
 8000b94:	1bc0      	subs	r0, r0, r7
 8000b96:	4540      	cmp	r0, r8
 8000b98:	d9f4      	bls.n	8000b84 <HAL_RCC_ClockConfig+0x124>
 8000b9a:	e7db      	b.n	8000b54 <HAL_RCC_ClockConfig+0xf4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b9c:	f7ff fb5c 	bl	8000258 <HAL_GetTick>
 8000ba0:	1bc0      	subs	r0, r0, r7
 8000ba2:	4540      	cmp	r0, r8
 8000ba4:	d8d6      	bhi.n	8000b54 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ba6:	6863      	ldr	r3, [r4, #4]
 8000ba8:	f013 0f0c 	tst.w	r3, #12
 8000bac:	d1f6      	bne.n	8000b9c <HAL_RCC_ClockConfig+0x13c>
 8000bae:	e766      	b.n	8000a7e <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000bb0:	6813      	ldr	r3, [r2, #0]
 8000bb2:	f023 0307 	bic.w	r3, r3, #7
 8000bb6:	432b      	orrs	r3, r5
 8000bb8:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000bba:	6813      	ldr	r3, [r2, #0]
 8000bbc:	f003 0307 	and.w	r3, r3, #7
 8000bc0:	429d      	cmp	r5, r3
 8000bc2:	d192      	bne.n	8000aea <HAL_RCC_ClockConfig+0x8a>
 8000bc4:	e762      	b.n	8000a8c <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000bc6:	6863      	ldr	r3, [r4, #4]
 8000bc8:	68f1      	ldr	r1, [r6, #12]
 8000bca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000bce:	430b      	orrs	r3, r1
 8000bd0:	6063      	str	r3, [r4, #4]
 8000bd2:	e761      	b.n	8000a98 <HAL_RCC_ClockConfig+0x38>
 8000bd4:	40022000 	.word	0x40022000
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	08001254 	.word	0x08001254
 8000be0:	20000008 	.word	0x20000008

08000be4 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000be4:	4b01      	ldr	r3, [pc, #4]	; (8000bec <HAL_RCC_GetHCLKFreq+0x8>)
 8000be6:	6818      	ldr	r0, [r3, #0]
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	20000008 	.word	0x20000008

08000bf0 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000bf0:	6803      	ldr	r3, [r0, #0]
 8000bf2:	68da      	ldr	r2, [r3, #12]
 8000bf4:	f042 0201 	orr.w	r2, r2, #1
 8000bf8:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	f042 0201 	orr.w	r2, r2, #1
 8000c00:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8000c02:	2000      	movs	r0, #0
 8000c04:	4770      	bx	lr

08000c06 <HAL_TIM_OC_DelayElapsedCallback>:
 8000c06:	4770      	bx	lr

08000c08 <HAL_TIM_IC_CaptureCallback>:
 8000c08:	4770      	bx	lr

08000c0a <HAL_TIM_PWM_PulseFinishedCallback>:
 8000c0a:	4770      	bx	lr

08000c0c <HAL_TIM_TriggerCallback>:
 8000c0c:	4770      	bx	lr

08000c0e <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000c0e:	6803      	ldr	r3, [r0, #0]
 8000c10:	691a      	ldr	r2, [r3, #16]
 8000c12:	0791      	lsls	r1, r2, #30
{
 8000c14:	b510      	push	{r4, lr}
 8000c16:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000c18:	d50f      	bpl.n	8000c3a <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000c1a:	68da      	ldr	r2, [r3, #12]
 8000c1c:	0792      	lsls	r2, r2, #30
 8000c1e:	d50c      	bpl.n	8000c3a <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8000c20:	f06f 0202 	mvn.w	r2, #2
 8000c24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000c26:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000c28:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000c2a:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000c2c:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000c2e:	f000 8085 	beq.w	8000d3c <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8000c32:	f7ff ffe9 	bl	8000c08 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000c36:	2300      	movs	r3, #0
 8000c38:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000c3a:	6823      	ldr	r3, [r4, #0]
 8000c3c:	691a      	ldr	r2, [r3, #16]
 8000c3e:	0752      	lsls	r2, r2, #29
 8000c40:	d510      	bpl.n	8000c64 <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000c42:	68da      	ldr	r2, [r3, #12]
 8000c44:	0750      	lsls	r0, r2, #29
 8000c46:	d50d      	bpl.n	8000c64 <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8000c48:	f06f 0204 	mvn.w	r2, #4
 8000c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000c4e:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000c50:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000c52:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000c56:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000c58:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000c5a:	d075      	beq.n	8000d48 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8000c5c:	f7ff ffd4 	bl	8000c08 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000c60:	2300      	movs	r3, #0
 8000c62:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000c64:	6823      	ldr	r3, [r4, #0]
 8000c66:	691a      	ldr	r2, [r3, #16]
 8000c68:	0711      	lsls	r1, r2, #28
 8000c6a:	d50f      	bpl.n	8000c8c <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8000c6c:	68da      	ldr	r2, [r3, #12]
 8000c6e:	0712      	lsls	r2, r2, #28
 8000c70:	d50c      	bpl.n	8000c8c <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8000c72:	f06f 0208 	mvn.w	r2, #8
 8000c76:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000c78:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000c7a:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000c7c:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000c7e:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000c80:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000c82:	d067      	beq.n	8000d54 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8000c84:	f7ff ffc0 	bl	8000c08 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000c8c:	6823      	ldr	r3, [r4, #0]
 8000c8e:	691a      	ldr	r2, [r3, #16]
 8000c90:	06d0      	lsls	r0, r2, #27
 8000c92:	d510      	bpl.n	8000cb6 <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8000c94:	68da      	ldr	r2, [r3, #12]
 8000c96:	06d1      	lsls	r1, r2, #27
 8000c98:	d50d      	bpl.n	8000cb6 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8000c9a:	f06f 0210 	mvn.w	r2, #16
 8000c9e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000ca0:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000ca2:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000ca4:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000ca8:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000caa:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000cac:	d058      	beq.n	8000d60 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8000cae:	f7ff ffab 	bl	8000c08 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000cb6:	6823      	ldr	r3, [r4, #0]
 8000cb8:	691a      	ldr	r2, [r3, #16]
 8000cba:	07d2      	lsls	r2, r2, #31
 8000cbc:	d508      	bpl.n	8000cd0 <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8000cbe:	68da      	ldr	r2, [r3, #12]
 8000cc0:	07d0      	lsls	r0, r2, #31
 8000cc2:	d505      	bpl.n	8000cd0 <HAL_TIM_IRQHandler+0xc2>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8000cc4:	f06f 0201 	mvn.w	r2, #1
 8000cc8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000cca:	4620      	mov	r0, r4
 8000ccc:	f000 f902 	bl	8000ed4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000cd0:	6823      	ldr	r3, [r4, #0]
 8000cd2:	691a      	ldr	r2, [r3, #16]
 8000cd4:	0611      	lsls	r1, r2, #24
 8000cd6:	d508      	bpl.n	8000cea <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000cd8:	68da      	ldr	r2, [r3, #12]
 8000cda:	0612      	lsls	r2, r2, #24
 8000cdc:	d505      	bpl.n	8000cea <HAL_TIM_IRQHandler+0xdc>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8000cde:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000ce2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f000 f8f2 	bl	8000ece <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8000cea:	6823      	ldr	r3, [r4, #0]
 8000cec:	691a      	ldr	r2, [r3, #16]
 8000cee:	05d0      	lsls	r0, r2, #23
 8000cf0:	d508      	bpl.n	8000d04 <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000cf2:	68da      	ldr	r2, [r3, #12]
 8000cf4:	0611      	lsls	r1, r2, #24
 8000cf6:	d505      	bpl.n	8000d04 <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8000cf8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8000cfc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8000cfe:	4620      	mov	r0, r4
 8000d00:	f000 f8e6 	bl	8000ed0 <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000d04:	6823      	ldr	r3, [r4, #0]
 8000d06:	691a      	ldr	r2, [r3, #16]
 8000d08:	0652      	lsls	r2, r2, #25
 8000d0a:	d508      	bpl.n	8000d1e <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8000d0c:	68da      	ldr	r2, [r3, #12]
 8000d0e:	0650      	lsls	r0, r2, #25
 8000d10:	d505      	bpl.n	8000d1e <HAL_TIM_IRQHandler+0x110>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8000d12:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000d16:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8000d18:	4620      	mov	r0, r4
 8000d1a:	f7ff ff77 	bl	8000c0c <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000d1e:	6823      	ldr	r3, [r4, #0]
 8000d20:	691a      	ldr	r2, [r3, #16]
 8000d22:	0691      	lsls	r1, r2, #26
 8000d24:	d522      	bpl.n	8000d6c <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8000d26:	68da      	ldr	r2, [r3, #12]
 8000d28:	0692      	lsls	r2, r2, #26
 8000d2a:	d51f      	bpl.n	8000d6c <HAL_TIM_IRQHandler+0x15e>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8000d2c:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8000d30:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8000d32:	611a      	str	r2, [r3, #16]
    }
  }
}
 8000d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8000d38:	f000 b8c8 	b.w	8000ecc <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000d3c:	f7ff ff63 	bl	8000c06 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000d40:	4620      	mov	r0, r4
 8000d42:	f7ff ff62 	bl	8000c0a <HAL_TIM_PWM_PulseFinishedCallback>
 8000d46:	e776      	b.n	8000c36 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000d48:	f7ff ff5d 	bl	8000c06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000d4c:	4620      	mov	r0, r4
 8000d4e:	f7ff ff5c 	bl	8000c0a <HAL_TIM_PWM_PulseFinishedCallback>
 8000d52:	e785      	b.n	8000c60 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000d54:	f7ff ff57 	bl	8000c06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8000d58:	4620      	mov	r0, r4
 8000d5a:	f7ff ff56 	bl	8000c0a <HAL_TIM_PWM_PulseFinishedCallback>
 8000d5e:	e793      	b.n	8000c88 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000d60:	f7ff ff51 	bl	8000c06 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000d64:	4620      	mov	r0, r4
 8000d66:	f7ff ff50 	bl	8000c0a <HAL_TIM_PWM_PulseFinishedCallback>
 8000d6a:	e7a2      	b.n	8000cb2 <HAL_TIM_IRQHandler+0xa4>
 8000d6c:	bd10      	pop	{r4, pc}
	...

08000d70 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000d70:	4a32      	ldr	r2, [pc, #200]	; (8000e3c <TIM_Base_SetConfig+0xcc>)
  tmpcr1 = TIMx->CR1;
 8000d72:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000d74:	4290      	cmp	r0, r2
 8000d76:	d012      	beq.n	8000d9e <TIM_Base_SetConfig+0x2e>
 8000d78:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000d7c:	d00f      	beq.n	8000d9e <TIM_Base_SetConfig+0x2e>
 8000d7e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000d82:	4290      	cmp	r0, r2
 8000d84:	d00b      	beq.n	8000d9e <TIM_Base_SetConfig+0x2e>
 8000d86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000d8a:	4290      	cmp	r0, r2
 8000d8c:	d007      	beq.n	8000d9e <TIM_Base_SetConfig+0x2e>
 8000d8e:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8000d92:	4290      	cmp	r0, r2
 8000d94:	d003      	beq.n	8000d9e <TIM_Base_SetConfig+0x2e>
 8000d96:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8000d9a:	4290      	cmp	r0, r2
 8000d9c:	d115      	bne.n	8000dca <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8000d9e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000da0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000da4:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000da6:	4a25      	ldr	r2, [pc, #148]	; (8000e3c <TIM_Base_SetConfig+0xcc>)
 8000da8:	4290      	cmp	r0, r2
 8000daa:	d01d      	beq.n	8000de8 <TIM_Base_SetConfig+0x78>
 8000dac:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000db0:	d01a      	beq.n	8000de8 <TIM_Base_SetConfig+0x78>
 8000db2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000db6:	4290      	cmp	r0, r2
 8000db8:	d016      	beq.n	8000de8 <TIM_Base_SetConfig+0x78>
 8000dba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000dbe:	4290      	cmp	r0, r2
 8000dc0:	d012      	beq.n	8000de8 <TIM_Base_SetConfig+0x78>
 8000dc2:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8000dc6:	4290      	cmp	r0, r2
 8000dc8:	d00e      	beq.n	8000de8 <TIM_Base_SetConfig+0x78>
 8000dca:	4a1d      	ldr	r2, [pc, #116]	; (8000e40 <TIM_Base_SetConfig+0xd0>)
 8000dcc:	4290      	cmp	r0, r2
 8000dce:	d00b      	beq.n	8000de8 <TIM_Base_SetConfig+0x78>
 8000dd0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000dd4:	4290      	cmp	r0, r2
 8000dd6:	d007      	beq.n	8000de8 <TIM_Base_SetConfig+0x78>
 8000dd8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ddc:	4290      	cmp	r0, r2
 8000dde:	d003      	beq.n	8000de8 <TIM_Base_SetConfig+0x78>
 8000de0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8000de4:	4290      	cmp	r0, r2
 8000de6:	d103      	bne.n	8000df0 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000de8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000dea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000dee:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000df0:	694a      	ldr	r2, [r1, #20]
 8000df2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000df6:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8000df8:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000dfa:	688b      	ldr	r3, [r1, #8]
 8000dfc:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000dfe:	680b      	ldr	r3, [r1, #0]
 8000e00:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8000e02:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <TIM_Base_SetConfig+0xcc>)
 8000e04:	4298      	cmp	r0, r3
 8000e06:	d013      	beq.n	8000e30 <TIM_Base_SetConfig+0xc0>
 8000e08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8000e0c:	4298      	cmp	r0, r3
 8000e0e:	d00f      	beq.n	8000e30 <TIM_Base_SetConfig+0xc0>
 8000e10:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8000e14:	4298      	cmp	r0, r3
 8000e16:	d00b      	beq.n	8000e30 <TIM_Base_SetConfig+0xc0>
 8000e18:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000e1c:	4298      	cmp	r0, r3
 8000e1e:	d007      	beq.n	8000e30 <TIM_Base_SetConfig+0xc0>
 8000e20:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000e24:	4298      	cmp	r0, r3
 8000e26:	d003      	beq.n	8000e30 <TIM_Base_SetConfig+0xc0>
 8000e28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8000e2c:	4298      	cmp	r0, r3
 8000e2e:	d101      	bne.n	8000e34 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000e30:	690b      	ldr	r3, [r1, #16]
 8000e32:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8000e34:	2301      	movs	r3, #1
 8000e36:	6143      	str	r3, [r0, #20]
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	40012c00 	.word	0x40012c00
 8000e40:	40014000 	.word	0x40014000

08000e44 <HAL_TIM_Base_Init>:
{ 
 8000e44:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000e46:	4604      	mov	r4, r0
 8000e48:	b1a0      	cbz	r0, 8000e74 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000e4a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000e4e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000e52:	b91b      	cbnz	r3, 8000e5c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000e54:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8000e58:	f000 f92a 	bl	80010b0 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000e5c:	2302      	movs	r3, #2
 8000e5e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8000e62:	6820      	ldr	r0, [r4, #0]
 8000e64:	1d21      	adds	r1, r4, #4
 8000e66:	f7ff ff83 	bl	8000d70 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000e70:	2000      	movs	r0, #0
 8000e72:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000e74:	2001      	movs	r0, #1
}
 8000e76:	bd10      	pop	{r4, pc}

08000e78 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8000e78:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000e7c:	2b01      	cmp	r3, #1
{
 8000e7e:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8000e80:	d020      	beq.n	8000ec4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8000e82:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8000e84:	4d10      	ldr	r5, [pc, #64]	; (8000ec8 <HAL_TIMEx_MasterConfigSynchronization+0x50>)
  tmpcr2 = htim->Instance->CR2;
 8000e86:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8000e88:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8000e8a:	42aa      	cmp	r2, r5
 8000e8c:	d007      	beq.n	8000e9e <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8000e8e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000e92:	42aa      	cmp	r2, r5
 8000e94:	d003      	beq.n	8000e9e <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8000e96:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8000e9a:	42aa      	cmp	r2, r5
 8000e9c:	d103      	bne.n	8000ea6 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8000e9e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8000ea0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8000ea4:	432b      	orrs	r3, r5
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8000ea6:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8000ea8:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8000eaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8000eae:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 8000eb0:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8000eb4:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8000eb6:	4321      	orrs	r1, r4
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8000eb8:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 8000eba:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8000ebc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  return HAL_OK;
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8000ec4:	2002      	movs	r0, #2
} 
 8000ec6:	bd30      	pop	{r4, r5, pc}
 8000ec8:	40012c00 	.word	0x40012c00

08000ecc <HAL_TIMEx_CommutationCallback>:
 8000ecc:	4770      	bx	lr

08000ece <HAL_TIMEx_BreakCallback>:
 8000ece:	4770      	bx	lr

08000ed0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8000ed0:	4770      	bx	lr
	...

08000ed4 <HAL_TIM_PeriodElapsedCallback>:
static void MX_TIM7_Init(void);

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 if(htim->Instance == TIM7){ // Jeeli przerwanie pochodzi od timera 7
 8000ed4:	6802      	ldr	r2, [r0, #0]
 8000ed6:	4b04      	ldr	r3, [pc, #16]	; (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d103      	bne.n	8000ee4 <HAL_TIM_PeriodElapsedCallback+0x10>
 HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 8000edc:	2104      	movs	r1, #4
 8000ede:	4803      	ldr	r0, [pc, #12]	; (8000eec <HAL_TIM_PeriodElapsedCallback+0x18>)
 8000ee0:	f7ff bb0f 	b.w	8000502 <HAL_GPIO_TogglePin>
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop
 8000ee8:	40001400 	.word	0x40001400
 8000eec:	48000400 	.word	0x48000400

08000ef0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ef0:	b510      	push	{r4, lr}
 8000ef2:	b090      	sub	sp, #64	; 0x40
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000ef8:	2310      	movs	r3, #16
 8000efa:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000efc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000f00:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000f02:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f06:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000f08:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f0a:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000f0c:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f0e:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f10:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000f12:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f14:	f7ff fafa 	bl	800050c <HAL_RCC_OscConfig>
 8000f18:	b100      	cbz	r0, 8000f1c <SystemClock_Config+0x2c>
 8000f1a:	e7fe      	b.n	8000f1a <SystemClock_Config+0x2a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f1c:	230f      	movs	r3, #15
 8000f1e:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f20:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f22:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f26:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f28:	4621      	mov	r1, r4
 8000f2a:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f2c:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f2e:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f30:	f7ff fd96 	bl	8000a60 <HAL_RCC_ClockConfig>
 8000f34:	4604      	mov	r4, r0
 8000f36:	b100      	cbz	r0, 8000f3a <SystemClock_Config+0x4a>
 8000f38:	e7fe      	b.n	8000f38 <SystemClock_Config+0x48>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000f3a:	f7ff fe53 	bl	8000be4 <HAL_RCC_GetHCLKFreq>
 8000f3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f42:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f46:	f7ff f9df 	bl	8000308 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000f4a:	2004      	movs	r0, #4
 8000f4c:	f7ff f9f2 	bl	8000334 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000f50:	4622      	mov	r2, r4
 8000f52:	4621      	mov	r1, r4
 8000f54:	f04f 30ff 	mov.w	r0, #4294967295
 8000f58:	f7ff f996 	bl	8000288 <HAL_NVIC_SetPriority>
}
 8000f5c:	b010      	add	sp, #64	; 0x40
 8000f5e:	bd10      	pop	{r4, pc}

08000f60 <main>:
{
 8000f60:	b500      	push	{lr}
 8000f62:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 8000f64:	f7ff f95a 	bl	800021c <HAL_Init>
  SystemClock_Config();
 8000f68:	f7ff ffc2 	bl	8000ef0 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6c:	4b2b      	ldr	r3, [pc, #172]	; (800101c <main+0xbc>)
  __HAL_RCC_GPIOC_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_15, GPIO_PIN_RESET);
 8000f6e:	482c      	ldr	r0, [pc, #176]	; (8001020 <main+0xc0>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f70:	695a      	ldr	r2, [r3, #20]
  htim7.Instance = TIM7;
 8000f72:	4c2c      	ldr	r4, [pc, #176]	; (8001024 <main+0xc4>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f74:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000f78:	615a      	str	r2, [r3, #20]
 8000f7a:	695a      	ldr	r2, [r3, #20]
 8000f7c:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8000f80:	9201      	str	r2, [sp, #4]
 8000f82:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f84:	695a      	ldr	r2, [r3, #20]
 8000f86:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8000f8a:	615a      	str	r2, [r3, #20]
 8000f8c:	695b      	ldr	r3, [r3, #20]
 8000f8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_15, GPIO_PIN_RESET);
 8000f92:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f94:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_15, GPIO_PIN_RESET);
 8000f96:	f248 0104 	movw	r1, #32772	; 0x8004
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f9a:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_15, GPIO_PIN_RESET);
 8000f9c:	f7ff faac 	bl	80004f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB2 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8000fa0:	f248 0304 	movw	r3, #32772	; 0x8004
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa4:	2500      	movs	r5, #0
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8000fa6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa8:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000faa:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fac:	481c      	ldr	r0, [pc, #112]	; (8001020 <main+0xc0>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fae:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb2:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fb4:	f7ff f9d0 	bl	8000358 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000fb8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000fbc:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fc2:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000fc4:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fc6:	4816      	ldr	r0, [pc, #88]	; (8001020 <main+0xc0>)
  GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000fc8:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fca:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fcc:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fce:	f7ff f9c3 	bl	8000358 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000fd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fd6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fd8:	4813      	ldr	r0, [pc, #76]	; (8001028 <main+0xc8>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fda:	4b14      	ldr	r3, [pc, #80]	; (800102c <main+0xcc>)
 8000fdc:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fde:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe0:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fe2:	f7ff f9b9 	bl	8000358 <HAL_GPIO_Init>
  htim7.Init.Prescaler = 9999;
 8000fe6:	4a12      	ldr	r2, [pc, #72]	; (8001030 <main+0xd0>)
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fe8:	60a5      	str	r5, [r4, #8]
  htim7.Init.Prescaler = 9999;
 8000fea:	f242 730f 	movw	r3, #9999	; 0x270f
 8000fee:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000ff2:	4620      	mov	r0, r4
  htim7.Init.Period = 3199;
 8000ff4:	f640 437f 	movw	r3, #3199	; 0xc7f
 8000ff8:	60e3      	str	r3, [r4, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ffa:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000ffc:	f7ff ff22 	bl	8000e44 <HAL_TIM_Base_Init>
 8001000:	b100      	cbz	r0, 8001004 <main+0xa4>
 8001002:	e7fe      	b.n	8001002 <main+0xa2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001004:	9003      	str	r0, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001006:	9005      	str	r0, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001008:	a903      	add	r1, sp, #12
 800100a:	4620      	mov	r0, r4
 800100c:	f7ff ff34 	bl	8000e78 <HAL_TIMEx_MasterConfigSynchronization>
 8001010:	b100      	cbz	r0, 8001014 <main+0xb4>
 8001012:	e7fe      	b.n	8001012 <main+0xb2>
  HAL_TIM_Base_Start_IT(&htim7);
 8001014:	4620      	mov	r0, r4
 8001016:	f7ff fdeb 	bl	8000bf0 <HAL_TIM_Base_Start_IT>
 800101a:	e7fe      	b.n	800101a <main+0xba>
 800101c:	40021000 	.word	0x40021000
 8001020:	48000400 	.word	0x48000400
 8001024:	2000002c 	.word	0x2000002c
 8001028:	48000800 	.word	0x48000800
 800102c:	10110000 	.word	0x10110000
 8001030:	40001400 	.word	0x40001400

08001034 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001034:	4b1d      	ldr	r3, [pc, #116]	; (80010ac <HAL_MspInit+0x78>)
{
 8001036:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001038:	699a      	ldr	r2, [r3, #24]
 800103a:	f042 0201 	orr.w	r2, r2, #1
 800103e:	619a      	str	r2, [r3, #24]
 8001040:	699b      	ldr	r3, [r3, #24]
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001048:	2003      	movs	r0, #3
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800104a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800104c:	f7ff f90a 	bl	8000264 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001050:	2200      	movs	r2, #0
 8001052:	4611      	mov	r1, r2
 8001054:	f06f 000b 	mvn.w	r0, #11
 8001058:	f7ff f916 	bl	8000288 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800105c:	2200      	movs	r2, #0
 800105e:	4611      	mov	r1, r2
 8001060:	f06f 000a 	mvn.w	r0, #10
 8001064:	f7ff f910 	bl	8000288 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001068:	2200      	movs	r2, #0
 800106a:	4611      	mov	r1, r2
 800106c:	f06f 0009 	mvn.w	r0, #9
 8001070:	f7ff f90a 	bl	8000288 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001074:	2200      	movs	r2, #0
 8001076:	4611      	mov	r1, r2
 8001078:	f06f 0004 	mvn.w	r0, #4
 800107c:	f7ff f904 	bl	8000288 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001080:	2200      	movs	r2, #0
 8001082:	4611      	mov	r1, r2
 8001084:	f06f 0003 	mvn.w	r0, #3
 8001088:	f7ff f8fe 	bl	8000288 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800108c:	2200      	movs	r2, #0
 800108e:	4611      	mov	r1, r2
 8001090:	f06f 0001 	mvn.w	r0, #1
 8001094:	f7ff f8f8 	bl	8000288 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001098:	2200      	movs	r2, #0
 800109a:	4611      	mov	r1, r2
 800109c:	f04f 30ff 	mov.w	r0, #4294967295
 80010a0:	f7ff f8f2 	bl	8000288 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010a4:	b003      	add	sp, #12
 80010a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80010aa:	bf00      	nop
 80010ac:	40021000 	.word	0x40021000

080010b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010b0:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM7)
 80010b2:	4b0d      	ldr	r3, [pc, #52]	; (80010e8 <HAL_TIM_Base_MspInit+0x38>)
 80010b4:	6802      	ldr	r2, [r0, #0]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d112      	bne.n	80010e0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80010ba:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80010be:	2037      	movs	r0, #55	; 0x37
    __HAL_RCC_TIM7_CLK_ENABLE();
 80010c0:	69da      	ldr	r2, [r3, #28]
 80010c2:	f042 0220 	orr.w	r2, r2, #32
 80010c6:	61da      	str	r2, [r3, #28]
 80010c8:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80010ca:	2200      	movs	r2, #0
    __HAL_RCC_TIM7_CLK_ENABLE();
 80010cc:	f003 0320 	and.w	r3, r3, #32
 80010d0:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80010d2:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 80010d4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 80010d6:	f7ff f8d7 	bl	8000288 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80010da:	2037      	movs	r0, #55	; 0x37
 80010dc:	f7ff f908 	bl	80002f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80010e0:	b003      	add	sp, #12
 80010e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80010e6:	bf00      	nop
 80010e8:	40001400 	.word	0x40001400

080010ec <NMI_Handler>:
 80010ec:	4770      	bx	lr

080010ee <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80010ee:	e7fe      	b.n	80010ee <HardFault_Handler>

080010f0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80010f0:	e7fe      	b.n	80010f0 <MemManage_Handler>

080010f2 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80010f2:	e7fe      	b.n	80010f2 <BusFault_Handler>

080010f4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80010f4:	e7fe      	b.n	80010f4 <UsageFault_Handler>

080010f6 <SVC_Handler>:
 80010f6:	4770      	bx	lr

080010f8 <DebugMon_Handler>:
 80010f8:	4770      	bx	lr

080010fa <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80010fa:	4770      	bx	lr

080010fc <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80010fc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010fe:	f7ff f89f 	bl	8000240 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001102:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001106:	f7ff b922 	b.w	800034e <HAL_SYSTICK_IRQHandler>
	...

0800110c <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800110c:	4801      	ldr	r0, [pc, #4]	; (8001114 <TIM7_IRQHandler+0x8>)
 800110e:	f7ff bd7e 	b.w	8000c0e <HAL_TIM_IRQHandler>
 8001112:	bf00      	nop
 8001114:	2000002c 	.word	0x2000002c

08001118 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001118:	4915      	ldr	r1, [pc, #84]	; (8001170 <SystemInit+0x58>)
 800111a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800111e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001122:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001126:	4b13      	ldr	r3, [pc, #76]	; (8001174 <SystemInit+0x5c>)
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	f042 0201 	orr.w	r2, r2, #1
 800112e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8001130:	6858      	ldr	r0, [r3, #4]
 8001132:	4a11      	ldr	r2, [pc, #68]	; (8001178 <SystemInit+0x60>)
 8001134:	4002      	ands	r2, r0
 8001136:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800113e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001142:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800114a:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800114c:	685a      	ldr	r2, [r3, #4]
 800114e:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001152:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8001154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001156:	f022 020f 	bic.w	r2, r2, #15
 800115a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 800115c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800115e:	4a07      	ldr	r2, [pc, #28]	; (800117c <SystemInit+0x64>)
 8001160:	4002      	ands	r2, r0
 8001162:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001164:	2200      	movs	r2, #0
 8001166:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001168:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800116c:	608b      	str	r3, [r1, #8]
 800116e:	4770      	bx	lr
 8001170:	e000ed00 	.word	0xe000ed00
 8001174:	40021000 	.word	0x40021000
 8001178:	f87fc00c 	.word	0xf87fc00c
 800117c:	ff00fccc 	.word	0xff00fccc

08001180 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001180:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011b8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001184:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001186:	e003      	b.n	8001190 <LoopCopyDataInit>

08001188 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001188:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800118a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800118c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800118e:	3104      	adds	r1, #4

08001190 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001190:	480b      	ldr	r0, [pc, #44]	; (80011c0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001192:	4b0c      	ldr	r3, [pc, #48]	; (80011c4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001194:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001196:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001198:	d3f6      	bcc.n	8001188 <CopyDataInit>
	ldr	r2, =_sbss
 800119a:	4a0b      	ldr	r2, [pc, #44]	; (80011c8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800119c:	e002      	b.n	80011a4 <LoopFillZerobss>

0800119e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800119e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80011a0:	f842 3b04 	str.w	r3, [r2], #4

080011a4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80011a4:	4b09      	ldr	r3, [pc, #36]	; (80011cc <LoopForever+0x16>)
	cmp	r2, r3
 80011a6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80011a8:	d3f9      	bcc.n	800119e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80011aa:	f7ff ffb5 	bl	8001118 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011ae:	f000 f811 	bl	80011d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80011b2:	f7ff fed5 	bl	8000f60 <main>

080011b6 <LoopForever>:

LoopForever:
    b LoopForever
 80011b6:	e7fe      	b.n	80011b6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80011b8:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 80011bc:	0800126c 	.word	0x0800126c
	ldr	r0, =_sdata
 80011c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80011c4:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 80011c8:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 80011cc:	2000006c 	.word	0x2000006c

080011d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80011d0:	e7fe      	b.n	80011d0 <ADC1_2_IRQHandler>
	...

080011d4 <__libc_init_array>:
 80011d4:	b570      	push	{r4, r5, r6, lr}
 80011d6:	4e0d      	ldr	r6, [pc, #52]	; (800120c <__libc_init_array+0x38>)
 80011d8:	4c0d      	ldr	r4, [pc, #52]	; (8001210 <__libc_init_array+0x3c>)
 80011da:	1ba4      	subs	r4, r4, r6
 80011dc:	10a4      	asrs	r4, r4, #2
 80011de:	2500      	movs	r5, #0
 80011e0:	42a5      	cmp	r5, r4
 80011e2:	d109      	bne.n	80011f8 <__libc_init_array+0x24>
 80011e4:	4e0b      	ldr	r6, [pc, #44]	; (8001214 <__libc_init_array+0x40>)
 80011e6:	4c0c      	ldr	r4, [pc, #48]	; (8001218 <__libc_init_array+0x44>)
 80011e8:	f000 f818 	bl	800121c <_init>
 80011ec:	1ba4      	subs	r4, r4, r6
 80011ee:	10a4      	asrs	r4, r4, #2
 80011f0:	2500      	movs	r5, #0
 80011f2:	42a5      	cmp	r5, r4
 80011f4:	d105      	bne.n	8001202 <__libc_init_array+0x2e>
 80011f6:	bd70      	pop	{r4, r5, r6, pc}
 80011f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80011fc:	4798      	blx	r3
 80011fe:	3501      	adds	r5, #1
 8001200:	e7ee      	b.n	80011e0 <__libc_init_array+0xc>
 8001202:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001206:	4798      	blx	r3
 8001208:	3501      	adds	r5, #1
 800120a:	e7f2      	b.n	80011f2 <__libc_init_array+0x1e>
 800120c:	08001264 	.word	0x08001264
 8001210:	08001264 	.word	0x08001264
 8001214:	08001264 	.word	0x08001264
 8001218:	08001268 	.word	0x08001268

0800121c <_init>:
 800121c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800121e:	bf00      	nop
 8001220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001222:	bc08      	pop	{r3}
 8001224:	469e      	mov	lr, r3
 8001226:	4770      	bx	lr

08001228 <_fini>:
 8001228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800122a:	bf00      	nop
 800122c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800122e:	bc08      	pop	{r3}
 8001230:	469e      	mov	lr, r3
 8001232:	4770      	bx	lr
