* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Dec 16 2020 21:58:18

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  118
    LUTs:                 181
    RAMs:                 0
    IOBs:                 6
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 181/7680
        Combinational Logic Cells: 63       out of   7680      0.820313%
        Sequential Logic Cells:    118      out of   7680      1.53646%
        Logic Tiles:               35       out of   960       3.64583%
    Registers: 
        Logic Registers:           118      out of   7680      1.53646%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                4        out of   63        6.34921%
        Output Pins:               2        out of   63        3.1746%
        InOut Pins:                0        out of   63        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 3        out of   18        16.6667%
    Bank 1: 0        out of   15        0%
    Bank 0: 1        out of   17        5.88235%
    Bank 2: 2        out of   13        15.3846%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    B2          Input      SB_LVCMOS    No       3        Simple Input   CLK     
    G2          Input      SB_LVCMOS    No       3        Simple Input   PIN_10  
    H1          Input      SB_LVCMOS    No       2        Simple Input   PIN_11  
    J1          Input      SB_LVCMOS    No       2        Simple Input   PIN_12  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    B3          Output     SB_LVCMOS    No       0        Simple Output  LED     
    H2          Output     SB_LVCMOS    No       3        Simple Output  PIN_13  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    3              3                   118     CLK_c_g  
