ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f1xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f1xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f1xx_it.c ****   *
  16:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32f1xx_it.c ****   */
  18:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f1xx_it.c **** 
  20:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f1xx_it.c **** #include "main.h"
  22:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  23:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_it.c **** 
  27:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_it.c **** 
  30:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_it.c **** 
  32:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32f1xx_it.c **** 
  35:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32f1xx_it.c **** 
  37:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32f1xx_it.c **** 
  40:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32f1xx_it.c **** 
  42:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_it.c **** 
  45:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_it.c **** 
  47:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_it.c **** 
  50:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_it.c **** 
  52:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32f1xx_it.c **** 
  55:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32f1xx_it.c **** 
  57:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim1;
  59:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim2;
  60:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim3;
  61:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim4;
  62:Core/Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim5;
  63:Core/Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_uart4_rx;
  64:Core/Src/stm32f1xx_it.c **** extern UART_HandleTypeDef huart4;
  65:Core/Src/stm32f1xx_it.c **** extern UART_HandleTypeDef huart5;
  66:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  67:Core/Src/stm32f1xx_it.c **** 
  68:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  69:Core/Src/stm32f1xx_it.c **** 
  70:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  71:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  72:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  73:Core/Src/stm32f1xx_it.c **** /**
  74:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  75:Core/Src/stm32f1xx_it.c ****   */
  76:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  77:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 77 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.L2:
  78:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  79:Core/Src/stm32f1xx_it.c **** 
  80:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  81:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  82:Core/Src/stm32f1xx_it.c ****   while (1)
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 3


  34              		.loc 1 82 3 discriminator 1 view .LVU1
  83:Core/Src/stm32f1xx_it.c ****   {
  84:Core/Src/stm32f1xx_it.c ****   }
  35              		.loc 1 84 3 discriminator 1 view .LVU2
  82:Core/Src/stm32f1xx_it.c ****   {
  36              		.loc 1 82 9 discriminator 1 view .LVU3
  37 0000 FEE7     		b	.L2
  38              		.cfi_endproc
  39              	.LFE65:
  41              		.section	.text.HardFault_Handler,"ax",%progbits
  42              		.align	1
  43              		.global	HardFault_Handler
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu softvfp
  49              	HardFault_Handler:
  50              	.LFB66:
  85:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  86:Core/Src/stm32f1xx_it.c **** }
  87:Core/Src/stm32f1xx_it.c **** 
  88:Core/Src/stm32f1xx_it.c **** /**
  89:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  90:Core/Src/stm32f1xx_it.c ****   */
  91:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  92:Core/Src/stm32f1xx_it.c **** {
  51              		.loc 1 92 1 view -0
  52              		.cfi_startproc
  53              		@ Volatile: function does not return.
  54              		@ args = 0, pretend = 0, frame = 0
  55              		@ frame_needed = 0, uses_anonymous_args = 0
  56              		@ link register save eliminated.
  57              	.L4:
  93:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  94:Core/Src/stm32f1xx_it.c **** 
  95:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  96:Core/Src/stm32f1xx_it.c ****   while (1)
  58              		.loc 1 96 3 discriminator 1 view .LVU5
  97:Core/Src/stm32f1xx_it.c ****   {
  98:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  99:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
 100:Core/Src/stm32f1xx_it.c ****   }
  59              		.loc 1 100 3 discriminator 1 view .LVU6
  96:Core/Src/stm32f1xx_it.c ****   {
  60              		.loc 1 96 9 discriminator 1 view .LVU7
  61 0000 FEE7     		b	.L4
  62              		.cfi_endproc
  63              	.LFE66:
  65              		.section	.text.MemManage_Handler,"ax",%progbits
  66              		.align	1
  67              		.global	MemManage_Handler
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  71              		.fpu softvfp
  73              	MemManage_Handler:
  74              	.LFB67:
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 4


 101:Core/Src/stm32f1xx_it.c **** }
 102:Core/Src/stm32f1xx_it.c **** 
 103:Core/Src/stm32f1xx_it.c **** /**
 104:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
 105:Core/Src/stm32f1xx_it.c ****   */
 106:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 107:Core/Src/stm32f1xx_it.c **** {
  75              		.loc 1 107 1 view -0
  76              		.cfi_startproc
  77              		@ Volatile: function does not return.
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              	.L6:
 108:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 109:Core/Src/stm32f1xx_it.c **** 
 110:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 111:Core/Src/stm32f1xx_it.c ****   while (1)
  82              		.loc 1 111 3 discriminator 1 view .LVU9
 112:Core/Src/stm32f1xx_it.c ****   {
 113:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 114:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 115:Core/Src/stm32f1xx_it.c ****   }
  83              		.loc 1 115 3 discriminator 1 view .LVU10
 111:Core/Src/stm32f1xx_it.c ****   {
  84              		.loc 1 111 9 discriminator 1 view .LVU11
  85 0000 FEE7     		b	.L6
  86              		.cfi_endproc
  87              	.LFE67:
  89              		.section	.text.BusFault_Handler,"ax",%progbits
  90              		.align	1
  91              		.global	BusFault_Handler
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  95              		.fpu softvfp
  97              	BusFault_Handler:
  98              	.LFB68:
 116:Core/Src/stm32f1xx_it.c **** }
 117:Core/Src/stm32f1xx_it.c **** 
 118:Core/Src/stm32f1xx_it.c **** /**
 119:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 120:Core/Src/stm32f1xx_it.c ****   */
 121:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 122:Core/Src/stm32f1xx_it.c **** {
  99              		.loc 1 122 1 view -0
 100              		.cfi_startproc
 101              		@ Volatile: function does not return.
 102              		@ args = 0, pretend = 0, frame = 0
 103              		@ frame_needed = 0, uses_anonymous_args = 0
 104              		@ link register save eliminated.
 105              	.L8:
 123:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 124:Core/Src/stm32f1xx_it.c **** 
 125:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 126:Core/Src/stm32f1xx_it.c ****   while (1)
 106              		.loc 1 126 3 discriminator 1 view .LVU13
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 5


 127:Core/Src/stm32f1xx_it.c ****   {
 128:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 129:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 130:Core/Src/stm32f1xx_it.c ****   }
 107              		.loc 1 130 3 discriminator 1 view .LVU14
 126:Core/Src/stm32f1xx_it.c ****   {
 108              		.loc 1 126 9 discriminator 1 view .LVU15
 109 0000 FEE7     		b	.L8
 110              		.cfi_endproc
 111              	.LFE68:
 113              		.section	.text.UsageFault_Handler,"ax",%progbits
 114              		.align	1
 115              		.global	UsageFault_Handler
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 119              		.fpu softvfp
 121              	UsageFault_Handler:
 122              	.LFB69:
 131:Core/Src/stm32f1xx_it.c **** }
 132:Core/Src/stm32f1xx_it.c **** 
 133:Core/Src/stm32f1xx_it.c **** /**
 134:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 135:Core/Src/stm32f1xx_it.c ****   */
 136:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 137:Core/Src/stm32f1xx_it.c **** {
 123              		.loc 1 137 1 view -0
 124              		.cfi_startproc
 125              		@ Volatile: function does not return.
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		@ link register save eliminated.
 129              	.L10:
 138:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 139:Core/Src/stm32f1xx_it.c **** 
 140:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 141:Core/Src/stm32f1xx_it.c ****   while (1)
 130              		.loc 1 141 3 discriminator 1 view .LVU17
 142:Core/Src/stm32f1xx_it.c ****   {
 143:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 144:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 145:Core/Src/stm32f1xx_it.c ****   }
 131              		.loc 1 145 3 discriminator 1 view .LVU18
 141:Core/Src/stm32f1xx_it.c ****   {
 132              		.loc 1 141 9 discriminator 1 view .LVU19
 133 0000 FEE7     		b	.L10
 134              		.cfi_endproc
 135              	.LFE69:
 137              		.section	.text.SVC_Handler,"ax",%progbits
 138              		.align	1
 139              		.global	SVC_Handler
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu softvfp
 145              	SVC_Handler:
 146              	.LFB70:
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 6


 146:Core/Src/stm32f1xx_it.c **** }
 147:Core/Src/stm32f1xx_it.c **** 
 148:Core/Src/stm32f1xx_it.c **** /**
 149:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 150:Core/Src/stm32f1xx_it.c ****   */
 151:Core/Src/stm32f1xx_it.c **** void SVC_Handler(void)
 152:Core/Src/stm32f1xx_it.c **** {
 147              		.loc 1 152 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 153:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 154:Core/Src/stm32f1xx_it.c **** 
 155:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 156:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 157:Core/Src/stm32f1xx_it.c **** 
 158:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 159:Core/Src/stm32f1xx_it.c **** }
 152              		.loc 1 159 1 view .LVU21
 153 0000 7047     		bx	lr
 154              		.cfi_endproc
 155              	.LFE70:
 157              		.section	.text.DebugMon_Handler,"ax",%progbits
 158              		.align	1
 159              		.global	DebugMon_Handler
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 163              		.fpu softvfp
 165              	DebugMon_Handler:
 166              	.LFB71:
 160:Core/Src/stm32f1xx_it.c **** 
 161:Core/Src/stm32f1xx_it.c **** /**
 162:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 163:Core/Src/stm32f1xx_it.c ****   */
 164:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 165:Core/Src/stm32f1xx_it.c **** {
 167              		.loc 1 165 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171              		@ link register save eliminated.
 166:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 167:Core/Src/stm32f1xx_it.c **** 
 168:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 169:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 170:Core/Src/stm32f1xx_it.c **** 
 171:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 172:Core/Src/stm32f1xx_it.c **** }
 172              		.loc 1 172 1 view .LVU23
 173 0000 7047     		bx	lr
 174              		.cfi_endproc
 175              	.LFE71:
 177              		.section	.text.PendSV_Handler,"ax",%progbits
 178              		.align	1
 179              		.global	PendSV_Handler
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 7


 180              		.syntax unified
 181              		.thumb
 182              		.thumb_func
 183              		.fpu softvfp
 185              	PendSV_Handler:
 186              	.LFB72:
 173:Core/Src/stm32f1xx_it.c **** 
 174:Core/Src/stm32f1xx_it.c **** /**
 175:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Pendable request for system service.
 176:Core/Src/stm32f1xx_it.c ****   */
 177:Core/Src/stm32f1xx_it.c **** void PendSV_Handler(void)
 178:Core/Src/stm32f1xx_it.c **** {
 187              		.loc 1 178 1 view -0
 188              		.cfi_startproc
 189              		@ args = 0, pretend = 0, frame = 0
 190              		@ frame_needed = 0, uses_anonymous_args = 0
 191              		@ link register save eliminated.
 179:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 180:Core/Src/stm32f1xx_it.c **** 
 181:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 182:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 183:Core/Src/stm32f1xx_it.c **** 
 184:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 185:Core/Src/stm32f1xx_it.c **** }
 192              		.loc 1 185 1 view .LVU25
 193 0000 7047     		bx	lr
 194              		.cfi_endproc
 195              	.LFE72:
 197              		.section	.text.SysTick_Handler,"ax",%progbits
 198              		.align	1
 199              		.global	SysTick_Handler
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 203              		.fpu softvfp
 205              	SysTick_Handler:
 206              	.LFB73:
 186:Core/Src/stm32f1xx_it.c **** 
 187:Core/Src/stm32f1xx_it.c **** /**
 188:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System tick timer.
 189:Core/Src/stm32f1xx_it.c ****   */
 190:Core/Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 191:Core/Src/stm32f1xx_it.c **** {
 207              		.loc 1 191 1 view -0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 0, uses_anonymous_args = 0
 211 0000 08B5     		push	{r3, lr}
 212              	.LCFI0:
 213              		.cfi_def_cfa_offset 8
 214              		.cfi_offset 3, -8
 215              		.cfi_offset 14, -4
 192:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 193:Core/Src/stm32f1xx_it.c **** 
 194:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 195:Core/Src/stm32f1xx_it.c ****   HAL_IncTick();
 216              		.loc 1 195 3 view .LVU27
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 8


 217 0002 FFF7FEFF 		bl	HAL_IncTick
 218              	.LVL0:
 196:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 197:Core/Src/stm32f1xx_it.c **** 
 198:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 199:Core/Src/stm32f1xx_it.c **** }
 219              		.loc 1 199 1 is_stmt 0 view .LVU28
 220 0006 08BD     		pop	{r3, pc}
 221              		.cfi_endproc
 222              	.LFE73:
 224              		.section	.text.TIM1_BRK_IRQHandler,"ax",%progbits
 225              		.align	1
 226              		.global	TIM1_BRK_IRQHandler
 227              		.syntax unified
 228              		.thumb
 229              		.thumb_func
 230              		.fpu softvfp
 232              	TIM1_BRK_IRQHandler:
 233              	.LFB74:
 200:Core/Src/stm32f1xx_it.c **** 
 201:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 202:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 203:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 204:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 205:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 206:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 207:Core/Src/stm32f1xx_it.c **** 
 208:Core/Src/stm32f1xx_it.c **** /**
 209:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM1 break interrupt.
 210:Core/Src/stm32f1xx_it.c ****   */
 211:Core/Src/stm32f1xx_it.c **** void TIM1_BRK_IRQHandler(void)
 212:Core/Src/stm32f1xx_it.c **** {
 234              		.loc 1 212 1 is_stmt 1 view -0
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 0
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238 0000 08B5     		push	{r3, lr}
 239              	.LCFI1:
 240              		.cfi_def_cfa_offset 8
 241              		.cfi_offset 3, -8
 242              		.cfi_offset 14, -4
 213:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_BRK_IRQn 0 */
 214:Core/Src/stm32f1xx_it.c **** 
 215:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_BRK_IRQn 0 */
 216:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 243              		.loc 1 216 3 view .LVU30
 244 0002 0248     		ldr	r0, .L18
 245 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 246              	.LVL1:
 217:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_BRK_IRQn 1 */
 218:Core/Src/stm32f1xx_it.c **** 
 219:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_BRK_IRQn 1 */
 220:Core/Src/stm32f1xx_it.c **** }
 247              		.loc 1 220 1 is_stmt 0 view .LVU31
 248 0008 08BD     		pop	{r3, pc}
 249              	.L19:
 250 000a 00BF     		.align	2
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 9


 251              	.L18:
 252 000c 00000000 		.word	htim1
 253              		.cfi_endproc
 254              	.LFE74:
 256              		.section	.text.TIM1_UP_IRQHandler,"ax",%progbits
 257              		.align	1
 258              		.global	TIM1_UP_IRQHandler
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 262              		.fpu softvfp
 264              	TIM1_UP_IRQHandler:
 265              	.LFB75:
 221:Core/Src/stm32f1xx_it.c **** 
 222:Core/Src/stm32f1xx_it.c **** /**
 223:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM1 update interrupt.
 224:Core/Src/stm32f1xx_it.c ****   */
 225:Core/Src/stm32f1xx_it.c **** void TIM1_UP_IRQHandler(void)
 226:Core/Src/stm32f1xx_it.c **** {
 266              		.loc 1 226 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270 0000 08B5     		push	{r3, lr}
 271              	.LCFI2:
 272              		.cfi_def_cfa_offset 8
 273              		.cfi_offset 3, -8
 274              		.cfi_offset 14, -4
 227:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_UP_IRQn 0 */
 228:Core/Src/stm32f1xx_it.c **** 
 229:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_UP_IRQn 0 */
 230:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 275              		.loc 1 230 3 view .LVU33
 276 0002 0248     		ldr	r0, .L22
 277 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 278              	.LVL2:
 231:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_UP_IRQn 1 */
 232:Core/Src/stm32f1xx_it.c **** 
 233:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_UP_IRQn 1 */
 234:Core/Src/stm32f1xx_it.c **** }
 279              		.loc 1 234 1 is_stmt 0 view .LVU34
 280 0008 08BD     		pop	{r3, pc}
 281              	.L23:
 282 000a 00BF     		.align	2
 283              	.L22:
 284 000c 00000000 		.word	htim1
 285              		.cfi_endproc
 286              	.LFE75:
 288              		.section	.text.TIM1_TRG_COM_IRQHandler,"ax",%progbits
 289              		.align	1
 290              		.global	TIM1_TRG_COM_IRQHandler
 291              		.syntax unified
 292              		.thumb
 293              		.thumb_func
 294              		.fpu softvfp
 296              	TIM1_TRG_COM_IRQHandler:
 297              	.LFB76:
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 10


 235:Core/Src/stm32f1xx_it.c **** 
 236:Core/Src/stm32f1xx_it.c **** /**
 237:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM1 trigger and commutation interrupts.
 238:Core/Src/stm32f1xx_it.c ****   */
 239:Core/Src/stm32f1xx_it.c **** void TIM1_TRG_COM_IRQHandler(void)
 240:Core/Src/stm32f1xx_it.c **** {
 298              		.loc 1 240 1 is_stmt 1 view -0
 299              		.cfi_startproc
 300              		@ args = 0, pretend = 0, frame = 0
 301              		@ frame_needed = 0, uses_anonymous_args = 0
 302 0000 08B5     		push	{r3, lr}
 303              	.LCFI3:
 304              		.cfi_def_cfa_offset 8
 305              		.cfi_offset 3, -8
 306              		.cfi_offset 14, -4
 241:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */
 242:Core/Src/stm32f1xx_it.c **** 
 243:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_TRG_COM_IRQn 0 */
 244:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 307              		.loc 1 244 3 view .LVU36
 308 0002 0248     		ldr	r0, .L26
 309 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 310              	.LVL3:
 245:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */
 246:Core/Src/stm32f1xx_it.c **** 
 247:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_TRG_COM_IRQn 1 */
 248:Core/Src/stm32f1xx_it.c **** }
 311              		.loc 1 248 1 is_stmt 0 view .LVU37
 312 0008 08BD     		pop	{r3, pc}
 313              	.L27:
 314 000a 00BF     		.align	2
 315              	.L26:
 316 000c 00000000 		.word	htim1
 317              		.cfi_endproc
 318              	.LFE76:
 320              		.section	.text.TIM1_CC_IRQHandler,"ax",%progbits
 321              		.align	1
 322              		.global	TIM1_CC_IRQHandler
 323              		.syntax unified
 324              		.thumb
 325              		.thumb_func
 326              		.fpu softvfp
 328              	TIM1_CC_IRQHandler:
 329              	.LFB77:
 249:Core/Src/stm32f1xx_it.c **** 
 250:Core/Src/stm32f1xx_it.c **** /**
 251:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM1 capture compare interrupt.
 252:Core/Src/stm32f1xx_it.c ****   */
 253:Core/Src/stm32f1xx_it.c **** void TIM1_CC_IRQHandler(void)
 254:Core/Src/stm32f1xx_it.c **** {
 330              		.loc 1 254 1 is_stmt 1 view -0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334 0000 08B5     		push	{r3, lr}
 335              	.LCFI4:
 336              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 11


 337              		.cfi_offset 3, -8
 338              		.cfi_offset 14, -4
 255:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_CC_IRQn 0 */
 256:Core/Src/stm32f1xx_it.c **** 
 257:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_CC_IRQn 0 */
 258:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 339              		.loc 1 258 3 view .LVU39
 340 0002 0248     		ldr	r0, .L30
 341 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 342              	.LVL4:
 259:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM1_CC_IRQn 1 */
 260:Core/Src/stm32f1xx_it.c **** 
 261:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM1_CC_IRQn 1 */
 262:Core/Src/stm32f1xx_it.c **** }
 343              		.loc 1 262 1 is_stmt 0 view .LVU40
 344 0008 08BD     		pop	{r3, pc}
 345              	.L31:
 346 000a 00BF     		.align	2
 347              	.L30:
 348 000c 00000000 		.word	htim1
 349              		.cfi_endproc
 350              	.LFE77:
 352              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 353              		.align	1
 354              		.global	TIM2_IRQHandler
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 358              		.fpu softvfp
 360              	TIM2_IRQHandler:
 361              	.LFB78:
 263:Core/Src/stm32f1xx_it.c **** 
 264:Core/Src/stm32f1xx_it.c **** /**
 265:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM2 global interrupt.
 266:Core/Src/stm32f1xx_it.c ****   */
 267:Core/Src/stm32f1xx_it.c **** void TIM2_IRQHandler(void)
 268:Core/Src/stm32f1xx_it.c **** {
 362              		.loc 1 268 1 is_stmt 1 view -0
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 0
 365              		@ frame_needed = 0, uses_anonymous_args = 0
 366 0000 08B5     		push	{r3, lr}
 367              	.LCFI5:
 368              		.cfi_def_cfa_offset 8
 369              		.cfi_offset 3, -8
 370              		.cfi_offset 14, -4
 269:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 0 */
 270:Core/Src/stm32f1xx_it.c **** 
 271:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM2_IRQn 0 */
 272:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim2);
 371              		.loc 1 272 3 view .LVU42
 372 0002 0248     		ldr	r0, .L34
 373 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 374              	.LVL5:
 273:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM2_IRQn 1 */
 274:Core/Src/stm32f1xx_it.c **** 
 275:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM2_IRQn 1 */
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 12


 276:Core/Src/stm32f1xx_it.c **** }
 375              		.loc 1 276 1 is_stmt 0 view .LVU43
 376 0008 08BD     		pop	{r3, pc}
 377              	.L35:
 378 000a 00BF     		.align	2
 379              	.L34:
 380 000c 00000000 		.word	htim2
 381              		.cfi_endproc
 382              	.LFE78:
 384              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 385              		.align	1
 386              		.global	TIM3_IRQHandler
 387              		.syntax unified
 388              		.thumb
 389              		.thumb_func
 390              		.fpu softvfp
 392              	TIM3_IRQHandler:
 393              	.LFB79:
 277:Core/Src/stm32f1xx_it.c **** 
 278:Core/Src/stm32f1xx_it.c **** /**
 279:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM3 global interrupt.
 280:Core/Src/stm32f1xx_it.c ****   */
 281:Core/Src/stm32f1xx_it.c **** void TIM3_IRQHandler(void)
 282:Core/Src/stm32f1xx_it.c **** {
 394              		.loc 1 282 1 is_stmt 1 view -0
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 0
 397              		@ frame_needed = 0, uses_anonymous_args = 0
 398 0000 08B5     		push	{r3, lr}
 399              	.LCFI6:
 400              		.cfi_def_cfa_offset 8
 401              		.cfi_offset 3, -8
 402              		.cfi_offset 14, -4
 283:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM3_IRQn 0 */
 284:Core/Src/stm32f1xx_it.c **** 
 285:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM3_IRQn 0 */
 286:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim3);
 403              		.loc 1 286 3 view .LVU45
 404 0002 0248     		ldr	r0, .L38
 405 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 406              	.LVL6:
 287:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM3_IRQn 1 */
 288:Core/Src/stm32f1xx_it.c **** 
 289:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM3_IRQn 1 */
 290:Core/Src/stm32f1xx_it.c **** }
 407              		.loc 1 290 1 is_stmt 0 view .LVU46
 408 0008 08BD     		pop	{r3, pc}
 409              	.L39:
 410 000a 00BF     		.align	2
 411              	.L38:
 412 000c 00000000 		.word	htim3
 413              		.cfi_endproc
 414              	.LFE79:
 416              		.section	.text.TIM4_IRQHandler,"ax",%progbits
 417              		.align	1
 418              		.global	TIM4_IRQHandler
 419              		.syntax unified
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 13


 420              		.thumb
 421              		.thumb_func
 422              		.fpu softvfp
 424              	TIM4_IRQHandler:
 425              	.LFB80:
 291:Core/Src/stm32f1xx_it.c **** 
 292:Core/Src/stm32f1xx_it.c **** /**
 293:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM4 global interrupt.
 294:Core/Src/stm32f1xx_it.c ****   */
 295:Core/Src/stm32f1xx_it.c **** void TIM4_IRQHandler(void)
 296:Core/Src/stm32f1xx_it.c **** {
 426              		.loc 1 296 1 is_stmt 1 view -0
 427              		.cfi_startproc
 428              		@ args = 0, pretend = 0, frame = 0
 429              		@ frame_needed = 0, uses_anonymous_args = 0
 430 0000 08B5     		push	{r3, lr}
 431              	.LCFI7:
 432              		.cfi_def_cfa_offset 8
 433              		.cfi_offset 3, -8
 434              		.cfi_offset 14, -4
 297:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM4_IRQn 0 */
 298:Core/Src/stm32f1xx_it.c **** 
 299:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM4_IRQn 0 */
 300:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim4);
 435              		.loc 1 300 3 view .LVU48
 436 0002 0248     		ldr	r0, .L42
 437 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 438              	.LVL7:
 301:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM4_IRQn 1 */
 302:Core/Src/stm32f1xx_it.c **** 
 303:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM4_IRQn 1 */
 304:Core/Src/stm32f1xx_it.c **** }
 439              		.loc 1 304 1 is_stmt 0 view .LVU49
 440 0008 08BD     		pop	{r3, pc}
 441              	.L43:
 442 000a 00BF     		.align	2
 443              	.L42:
 444 000c 00000000 		.word	htim4
 445              		.cfi_endproc
 446              	.LFE80:
 448              		.section	.text.TIM5_IRQHandler,"ax",%progbits
 449              		.align	1
 450              		.global	TIM5_IRQHandler
 451              		.syntax unified
 452              		.thumb
 453              		.thumb_func
 454              		.fpu softvfp
 456              	TIM5_IRQHandler:
 457              	.LFB81:
 305:Core/Src/stm32f1xx_it.c **** 
 306:Core/Src/stm32f1xx_it.c **** /**
 307:Core/Src/stm32f1xx_it.c ****   * @brief This function handles TIM5 global interrupt.
 308:Core/Src/stm32f1xx_it.c ****   */
 309:Core/Src/stm32f1xx_it.c **** void TIM5_IRQHandler(void)
 310:Core/Src/stm32f1xx_it.c **** {
 458              		.loc 1 310 1 is_stmt 1 view -0
 459              		.cfi_startproc
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 14


 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462 0000 08B5     		push	{r3, lr}
 463              	.LCFI8:
 464              		.cfi_def_cfa_offset 8
 465              		.cfi_offset 3, -8
 466              		.cfi_offset 14, -4
 311:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM5_IRQn 0 */
 312:Core/Src/stm32f1xx_it.c **** 
 313:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM5_IRQn 0 */
 314:Core/Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim5);
 467              		.loc 1 314 3 view .LVU51
 468 0002 0248     		ldr	r0, .L46
 469 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 470              	.LVL8:
 315:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM5_IRQn 1 */
 316:Core/Src/stm32f1xx_it.c **** 
 317:Core/Src/stm32f1xx_it.c ****   /* USER CODE END TIM5_IRQn 1 */
 318:Core/Src/stm32f1xx_it.c **** }
 471              		.loc 1 318 1 is_stmt 0 view .LVU52
 472 0008 08BD     		pop	{r3, pc}
 473              	.L47:
 474 000a 00BF     		.align	2
 475              	.L46:
 476 000c 00000000 		.word	htim5
 477              		.cfi_endproc
 478              	.LFE81:
 480              		.section	.text.UART4_IRQHandler,"ax",%progbits
 481              		.align	1
 482              		.global	UART4_IRQHandler
 483              		.syntax unified
 484              		.thumb
 485              		.thumb_func
 486              		.fpu softvfp
 488              	UART4_IRQHandler:
 489              	.LFB82:
 319:Core/Src/stm32f1xx_it.c **** 
 320:Core/Src/stm32f1xx_it.c **** /**
 321:Core/Src/stm32f1xx_it.c ****   * @brief This function handles UART4 global interrupt.
 322:Core/Src/stm32f1xx_it.c ****   */
 323:Core/Src/stm32f1xx_it.c **** void UART4_IRQHandler(void)
 324:Core/Src/stm32f1xx_it.c **** {
 490              		.loc 1 324 1 is_stmt 1 view -0
 491              		.cfi_startproc
 492              		@ args = 0, pretend = 0, frame = 0
 493              		@ frame_needed = 0, uses_anonymous_args = 0
 494 0000 08B5     		push	{r3, lr}
 495              	.LCFI9:
 496              		.cfi_def_cfa_offset 8
 497              		.cfi_offset 3, -8
 498              		.cfi_offset 14, -4
 325:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UART4_IRQn 0 */
 326:Core/Src/stm32f1xx_it.c **** 
 327:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UART4_IRQn 0 */
 328:Core/Src/stm32f1xx_it.c ****   HAL_UART_IRQHandler(&huart4);
 499              		.loc 1 328 3 view .LVU54
 500 0002 0248     		ldr	r0, .L50
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 15


 501 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 502              	.LVL9:
 329:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UART4_IRQn 1 */
 330:Core/Src/stm32f1xx_it.c **** 
 331:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UART4_IRQn 1 */
 332:Core/Src/stm32f1xx_it.c **** }
 503              		.loc 1 332 1 is_stmt 0 view .LVU55
 504 0008 08BD     		pop	{r3, pc}
 505              	.L51:
 506 000a 00BF     		.align	2
 507              	.L50:
 508 000c 00000000 		.word	huart4
 509              		.cfi_endproc
 510              	.LFE82:
 512              		.section	.text.UART5_IRQHandler,"ax",%progbits
 513              		.align	1
 514              		.global	UART5_IRQHandler
 515              		.syntax unified
 516              		.thumb
 517              		.thumb_func
 518              		.fpu softvfp
 520              	UART5_IRQHandler:
 521              	.LFB83:
 333:Core/Src/stm32f1xx_it.c **** 
 334:Core/Src/stm32f1xx_it.c **** /**
 335:Core/Src/stm32f1xx_it.c ****   * @brief This function handles UART5 global interrupt.
 336:Core/Src/stm32f1xx_it.c ****   */
 337:Core/Src/stm32f1xx_it.c **** void UART5_IRQHandler(void)
 338:Core/Src/stm32f1xx_it.c **** {
 522              		.loc 1 338 1 is_stmt 1 view -0
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 0
 525              		@ frame_needed = 0, uses_anonymous_args = 0
 526 0000 08B5     		push	{r3, lr}
 527              	.LCFI10:
 528              		.cfi_def_cfa_offset 8
 529              		.cfi_offset 3, -8
 530              		.cfi_offset 14, -4
 339:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UART5_IRQn 0 */
 340:Core/Src/stm32f1xx_it.c **** 
 341:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UART5_IRQn 0 */
 342:Core/Src/stm32f1xx_it.c ****   HAL_UART_IRQHandler(&huart5);
 531              		.loc 1 342 3 view .LVU57
 532 0002 0248     		ldr	r0, .L54
 533 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 534              	.LVL10:
 343:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UART5_IRQn 1 */
 344:Core/Src/stm32f1xx_it.c **** 
 345:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UART5_IRQn 1 */
 346:Core/Src/stm32f1xx_it.c **** }
 535              		.loc 1 346 1 is_stmt 0 view .LVU58
 536 0008 08BD     		pop	{r3, pc}
 537              	.L55:
 538 000a 00BF     		.align	2
 539              	.L54:
 540 000c 00000000 		.word	huart5
 541              		.cfi_endproc
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 16


 542              	.LFE83:
 544              		.section	.text.DMA2_Channel3_IRQHandler,"ax",%progbits
 545              		.align	1
 546              		.global	DMA2_Channel3_IRQHandler
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 550              		.fpu softvfp
 552              	DMA2_Channel3_IRQHandler:
 553              	.LFB84:
 347:Core/Src/stm32f1xx_it.c **** 
 348:Core/Src/stm32f1xx_it.c **** /**
 349:Core/Src/stm32f1xx_it.c ****   * @brief This function handles DMA2 channel3 global interrupt.
 350:Core/Src/stm32f1xx_it.c ****   */
 351:Core/Src/stm32f1xx_it.c **** void DMA2_Channel3_IRQHandler(void)
 352:Core/Src/stm32f1xx_it.c **** {
 554              		.loc 1 352 1 is_stmt 1 view -0
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 0
 557              		@ frame_needed = 0, uses_anonymous_args = 0
 558 0000 08B5     		push	{r3, lr}
 559              	.LCFI11:
 560              		.cfi_def_cfa_offset 8
 561              		.cfi_offset 3, -8
 562              		.cfi_offset 14, -4
 353:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */
 354:Core/Src/stm32f1xx_it.c **** 
 355:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA2_Channel3_IRQn 0 */
 356:Core/Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_uart4_rx);
 563              		.loc 1 356 3 view .LVU60
 564 0002 0248     		ldr	r0, .L58
 565 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 566              	.LVL11:
 357:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */
 358:Core/Src/stm32f1xx_it.c **** 
 359:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA2_Channel3_IRQn 1 */
 360:Core/Src/stm32f1xx_it.c **** }
 567              		.loc 1 360 1 is_stmt 0 view .LVU61
 568 0008 08BD     		pop	{r3, pc}
 569              	.L59:
 570 000a 00BF     		.align	2
 571              	.L58:
 572 000c 00000000 		.word	hdma_uart4_rx
 573              		.cfi_endproc
 574              	.LFE84:
 576              		.text
 577              	.Letext0:
 578              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.07\\arm-none-eabi\\include\\
 579              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.07\\arm-none-eabi\\include\\
 580              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 581              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 582              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 583              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 584              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 585              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_it.c
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:16     .text.NMI_Handler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:24     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:42     .text.HardFault_Handler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:49     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:66     .text.MemManage_Handler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:73     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:90     .text.BusFault_Handler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:97     .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:114    .text.UsageFault_Handler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:121    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:138    .text.SVC_Handler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:145    .text.SVC_Handler:00000000 SVC_Handler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:158    .text.DebugMon_Handler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:165    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:178    .text.PendSV_Handler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:185    .text.PendSV_Handler:00000000 PendSV_Handler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:198    .text.SysTick_Handler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:205    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:225    .text.TIM1_BRK_IRQHandler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:232    .text.TIM1_BRK_IRQHandler:00000000 TIM1_BRK_IRQHandler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:252    .text.TIM1_BRK_IRQHandler:0000000c $d
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:257    .text.TIM1_UP_IRQHandler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:264    .text.TIM1_UP_IRQHandler:00000000 TIM1_UP_IRQHandler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:284    .text.TIM1_UP_IRQHandler:0000000c $d
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:289    .text.TIM1_TRG_COM_IRQHandler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:296    .text.TIM1_TRG_COM_IRQHandler:00000000 TIM1_TRG_COM_IRQHandler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:316    .text.TIM1_TRG_COM_IRQHandler:0000000c $d
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:321    .text.TIM1_CC_IRQHandler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:328    .text.TIM1_CC_IRQHandler:00000000 TIM1_CC_IRQHandler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:348    .text.TIM1_CC_IRQHandler:0000000c $d
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:353    .text.TIM2_IRQHandler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:360    .text.TIM2_IRQHandler:00000000 TIM2_IRQHandler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:380    .text.TIM2_IRQHandler:0000000c $d
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:385    .text.TIM3_IRQHandler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:392    .text.TIM3_IRQHandler:00000000 TIM3_IRQHandler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:412    .text.TIM3_IRQHandler:0000000c $d
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:417    .text.TIM4_IRQHandler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:424    .text.TIM4_IRQHandler:00000000 TIM4_IRQHandler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:444    .text.TIM4_IRQHandler:0000000c $d
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:449    .text.TIM5_IRQHandler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:456    .text.TIM5_IRQHandler:00000000 TIM5_IRQHandler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:476    .text.TIM5_IRQHandler:0000000c $d
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:481    .text.UART4_IRQHandler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:488    .text.UART4_IRQHandler:00000000 UART4_IRQHandler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:508    .text.UART4_IRQHandler:0000000c $d
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:513    .text.UART5_IRQHandler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:520    .text.UART5_IRQHandler:00000000 UART5_IRQHandler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:540    .text.UART5_IRQHandler:0000000c $d
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:545    .text.DMA2_Channel3_IRQHandler:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:552    .text.DMA2_Channel3_IRQHandler:00000000 DMA2_Channel3_IRQHandler
C:\Users\86138\AppData\Local\Temp\ccchThrM.s:572    .text.DMA2_Channel3_IRQHandler:0000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_TIM_IRQHandler
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccchThrM.s 			page 18


htim1
htim2
htim3
htim4
htim5
HAL_UART_IRQHandler
huart4
huart5
HAL_DMA_IRQHandler
hdma_uart4_rx
