

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Wed Dec 19 22:30:19 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SobelNewVivado
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.858|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2087182|  2087182|  2087182|  2087182|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1       |        2|        2|         1|          -|          -|     3|    no    |
        |- loop_height  |  2087178|  2087178|      1929|          -|          -|  1082|    no    |
        | + loop_width  |     1926|     1926|         6|          1|          1|  1922|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      6|       -|       -|
|Expression       |        -|      0|       0|    1619|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     270|
|Memory           |        9|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     222|
|Register         |        0|      -|     951|      64|
+-----------------+---------+-------+--------+--------+
|Total            |        9|      6|     951|    2175|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+---+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +---------------------------+----------------------+---------+-------+---+----+
    |SobelFilter_mux_3ncg_U84   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U85   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U86   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U87   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U88   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U89   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U90   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U91   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U92   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U93   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U94   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U95   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U96   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U97   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U98   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U99   |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U100  |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    |SobelFilter_mux_3ncg_U101  |SobelFilter_mux_3ncg  |        0|      0|  0|  15|
    +---------------------------+----------------------+---------+-------+---+----+
    |Total                      |                      |        0|      0|  0| 270|
    +---------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |SobelFilter_mac_mBew_U102  |SobelFilter_mac_mBew  | i0 + i1 * i2 |
    |SobelFilter_mac_mBew_U103  |SobelFilter_mac_mBew  | i0 + i1 * i2 |
    |SobelFilter_mac_mBew_U104  |SobelFilter_mac_mBew  | i0 + i1 * i2 |
    |SobelFilter_mac_mCeG_U105  |SobelFilter_mac_mCeG  | i0 * i1 + i2 |
    |SobelFilter_mac_mCeG_U106  |SobelFilter_mac_mCeG  | i0 * i1 + i2 |
    |SobelFilter_mac_mCeG_U107  |SobelFilter_mac_mCeG  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_1_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_1_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_1_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_2_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_2_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_2_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        9|  0|   0| 17280|   72|     9|       138240|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_8_0_1_2_fu_1784_p2             |     *    |      0|  0|  42|           4|           8|
    |r_V_8_0_1_fu_1759_p2               |     *    |      0|  0|  42|           3|           8|
    |r_V_8_0_2_1_fu_1816_p2             |     *    |      0|  0|  42|           3|           8|
    |r_V_8_0_2_fu_1803_p2               |     *    |      0|  0|  42|           2|           8|
    |r_V_8_1_1_2_fu_1899_p2             |     *    |      0|  0|  42|           4|           8|
    |r_V_8_1_1_fu_1874_p2               |     *    |      0|  0|  42|           3|           8|
    |r_V_8_1_2_1_fu_1931_p2             |     *    |      0|  0|  42|           3|           8|
    |r_V_8_1_2_fu_1918_p2               |     *    |      0|  0|  42|           2|           8|
    |r_V_8_2_1_2_fu_2014_p2             |     *    |      0|  0|  42|           4|           8|
    |r_V_8_2_1_fu_1989_p2               |     *    |      0|  0|  42|           3|           8|
    |r_V_8_2_2_1_fu_2046_p2             |     *    |      0|  0|  42|           3|           8|
    |r_V_8_2_2_fu_2033_p2               |     *    |      0|  0|  42|           2|           8|
    |ImagLoc_x_fu_1009_p2               |     +    |      0|  0|  19|           2|          12|
    |i_V_fu_695_p2                      |     +    |      0|  0|  18|          11|           1|
    |j_V_fu_987_p2                      |     +    |      0|  0|  18|          11|           1|
    |p_Val2_27_fu_2164_p2               |     +    |      0|  0|   8|          12|          12|
    |p_Val2_29_fu_2244_p2               |     +    |      0|  0|   8|          12|          12|
    |p_Val2_31_fu_2342_p2               |     +    |      0|  0|   8|           8|           8|
    |p_Val2_7_fu_2182_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_89_0_1_1_fu_1775_p2         |     +    |      0|  0|  19|          12|          12|
    |p_Val2_89_1_1_1_fu_1890_p2         |     +    |      0|  0|  19|          12|          12|
    |p_Val2_89_2_1_1_fu_2005_p2         |     +    |      0|  0|  19|          12|          12|
    |p_Val2_8_fu_2262_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_2324_p2                |     +    |      0|  0|   8|          12|          12|
    |p_assign_6_0_1_fu_815_p2           |     +    |      0|  0|  19|           3|          12|
    |p_assign_6_0_2_fu_859_p2           |     +    |      0|  0|  19|           3|          12|
    |tmp31_fu_2157_p2                   |     +    |      0|  0|   8|          12|          12|
    |tmp32_fu_1838_p2                   |     +    |      0|  0|  18|          11|          11|
    |tmp33_fu_1828_p2                   |     +    |      0|  0|  17|          10|          10|
    |tmp34_fu_1844_p2                   |     +    |      0|  0|   8|           8|           8|
    |tmp35_fu_2178_p2                   |     +    |      0|  0|   8|           8|           8|
    |tmp36_fu_1850_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp39_fu_2237_p2                   |     +    |      0|  0|   8|          12|          12|
    |tmp40_fu_1953_p2                   |     +    |      0|  0|  18|          11|          11|
    |tmp41_fu_1943_p2                   |     +    |      0|  0|  17|          10|          10|
    |tmp42_fu_1959_p2                   |     +    |      0|  0|   8|           8|           8|
    |tmp43_fu_2258_p2                   |     +    |      0|  0|   8|           8|           8|
    |tmp44_fu_1965_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp47_fu_2317_p2                   |     +    |      0|  0|   8|          12|          12|
    |tmp48_fu_2068_p2                   |     +    |      0|  0|  18|          11|          11|
    |tmp49_fu_2058_p2                   |     +    |      0|  0|  17|          10|          10|
    |tmp50_fu_2074_p2                   |     +    |      0|  0|   8|           8|           8|
    |tmp51_fu_2338_p2                   |     +    |      0|  0|   8|           8|           8|
    |tmp52_fu_2080_p2                   |     +    |      0|  0|  15|           8|           8|
    |tmp_32_fu_655_p2                   |     +    |      0|  0|  10|           2|           1|
    |tmp_42_fu_751_p2                   |     +    |      0|  0|  19|           2|          12|
    |tmp_68_fu_917_p2                   |     +    |      0|  0|  10|           2|           2|
    |tmp_80_fu_957_p2                   |     +    |      0|  0|  10|           1|           2|
    |tmp_83_fu_1793_p2                  |     +    |      0|  0|   8|           8|           8|
    |tmp_91_fu_1908_p2                  |     +    |      0|  0|   8|           8|           8|
    |tmp_99_fu_2023_p2                  |     +    |      0|  0|   8|           8|           8|
    |p_assign_1_fu_1053_p2              |     -    |      0|  0|  19|           1|          12|
    |p_assign_2_fu_1077_p2              |     -    |      0|  0|  21|          12|          14|
    |p_assign_7_fu_791_p2               |     -    |      0|  0|  19|           1|          12|
    |r_V_8_1_fu_1513_p2                 |     -    |      0|  0|  16|           1|           9|
    |r_V_8_2_fu_1687_p2                 |     -    |      0|  0|  16|           1|           9|
    |r_V_8_fu_1321_p2                   |     -    |      0|  0|  16|           1|           9|
    |tmp_134_fu_841_p2                  |     -    |      0|  0|  12|           3|           2|
    |tmp_66_fu_903_p2                   |     -    |      0|  0|  12|           3|           2|
    |ap_condition_649                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_655                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op227_read_state6     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op239_read_state6     |    and   |      0|  0|   2|           1|           1|
    |or_cond_i425_i_fu_777_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_1108_p2               |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_1039_p2             |    and   |      0|  0|   2|           1|           1|
    |overflow_1_fu_2289_p2              |    and   |      0|  0|   2|           1|           1|
    |overflow_2_fu_2369_p2              |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_2209_p2                |    and   |      0|  0|   2|           1|           1|
    |exitcond389_i_fu_981_p2            |   icmp   |      0|  0|  13|          11|           8|
    |exitcond390_i_fu_689_p2            |   icmp   |      0|  0|  13|          11|          11|
    |icmp2_fu_1003_p2                   |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_723_p2                     |   icmp   |      0|  0|  13|          10|           1|
    |not_i_i_i1_fu_2363_p2              |   icmp   |      0|  0|   9|           4|           1|
    |not_i_i_i5_fu_2283_p2              |   icmp   |      0|  0|   9|           4|           1|
    |not_i_i_i_fu_2203_p2               |   icmp   |      0|  0|   9|           4|           1|
    |tmp_33_fu_661_p2                   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_38_fu_701_p2                   |   icmp   |      0|  0|  13|          11|          11|
    |tmp_40_fu_729_p2                   |   icmp   |      0|  0|  13|          11|           1|
    |tmp_41_fu_741_p2                   |   icmp   |      0|  0|  13|          11|          11|
    |tmp_428_0_1_fu_735_p2              |   icmp   |      0|  0|  13|          11|           1|
    |tmp_44_fu_771_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_46_fu_805_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_51_fu_1033_p2                  |   icmp   |      0|  0|  13|          12|          11|
    |tmp_53_fu_1071_p2                  |   icmp   |      0|  0|  13|          12|          11|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter5   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_1103_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_i_i1_79_fu_2383_p2             |    or    |      0|  0|   2|           1|           1|
    |tmp_i_i8_fu_2303_p2                |    or    |      0|  0|   2|           1|           1|
    |tmp_i_i_78_fu_2223_p2              |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_1173_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_1192_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_1211_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_1_val_0_0_fu_1365_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_1_val_1_0_fu_1384_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_1_val_2_0_fu_1403_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_2_val_0_0_fu_1548_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_2_val_1_0_fu_1567_p3       |  select  |      0|  0|   8|           1|           8|
    |col_buf_2_val_2_0_fu_1586_p3       |  select  |      0|  0|   8|           1|           8|
    |p_Val2_33_fu_2229_p3               |  select  |      0|  0|   8|           1|           8|
    |p_Val2_34_fu_2309_p3               |  select  |      0|  0|   8|           1|           8|
    |p_Val2_35_fu_2389_p3               |  select  |      0|  0|   8|           1|           8|
    |p_mux_i_i16_cast_fu_2375_p3        |  select  |      0|  0|   2|           1|           2|
    |p_mux_i_i7_cast_fu_2295_p3         |  select  |      0|  0|   2|           1|           2|
    |p_mux_i_i_cast_fu_2215_p3          |  select  |      0|  0|   2|           1|           2|
    |p_p2_i426_i_fu_797_p3              |  select  |      0|  0|  12|           1|          12|
    |p_p2_i_i_fu_1059_p3                |  select  |      0|  0|  12|           1|          12|
    |p_p2_i_i_p_assign_2_fu_1083_p3     |  select  |      0|  0|  14|           1|          14|
    |src_kernel_win_0_va_23_fu_1268_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_24_fu_1286_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_25_fu_1304_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_va_23_fu_1460_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_va_24_fu_1478_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_va_25_fu_1496_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_va_26_fu_1634_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_va_27_fu_1652_p3  |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_va_28_fu_1670_p3  |  select  |      0|  0|   8|           1|           8|
    |tmp_136_fu_851_p3                  |  select  |      0|  0|   2|           1|           2|
    |tmp_142_fu_895_p3                  |  select  |      0|  0|   2|           1|           2|
    |tmp_67_fu_909_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_69_fu_923_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_75_fu_943_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_81_fu_963_p3                   |  select  |      0|  0|   2|           1|           2|
    |x_fu_1091_p3                       |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |col_assign_3_0_t_fu_1156_p2        |    xor   |      0|  0|   2|           2|           2|
    |rev2_fu_1027_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_765_p2                      |    xor   |      0|  0|   2|           1|           2|
    |row_assign_10_0_0_t_fu_931_p2      |    xor   |      0|  0|   2|           2|           2|
    |row_assign_10_0_1_t_fu_951_p2      |    xor   |      0|  0|   2|           2|           2|
    |row_assign_10_0_2_t_fu_971_p2      |    xor   |      0|  0|   2|           2|           2|
    |tmp_140_fu_885_p2                  |    xor   |      0|  0|   2|           2|           2|
    |tmp_384_0_0_not_fu_707_p2          |    xor   |      0|  0|   2|           1|           2|
    |tmp_74_fu_937_p2                   |    xor   |      0|  0|   3|           2|           3|
    |tmp_i_i1_fu_2357_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i4_fu_2277_p2                |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i_fu_2197_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1619|         605|         888|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter3      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5      |   9|          2|    1|          2|
    |k_buf_0_val_4_d1             |  15|          3|    8|         24|
    |k_buf_0_val_5_d1             |  15|          3|    8|         24|
    |k_buf_1_val_4_d1             |  15|          3|    8|         24|
    |k_buf_1_val_5_d1             |  15|          3|    8|         24|
    |k_buf_2_val_4_d1             |  15|          3|    8|         24|
    |k_buf_2_val_5_d1             |  15|          3|    8|         24|
    |p_dst_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |p_dst_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |p_dst_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |t_V_3_reg_644                |   9|          2|   11|         22|
    |t_V_reg_633                  |   9|          2|   11|         22|
    |tmp_s_reg_622                |   9|          2|    2|          4|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 222|         46|   81|        214|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |OP2_V_0_0_1_cast_reg_2708           |  10|   0|   10|          0|
    |OP2_V_0_0_2_cast_reg_2715           |  10|   0|   10|          0|
    |OP2_V_0_1_2_cast_reg_2729           |   4|   0|   12|          8|
    |OP2_V_0_1_cast_reg_2722             |  11|   0|   11|          0|
    |OP2_V_0_2_1_cast_reg_2743           |   3|   0|   11|          8|
    |OP2_V_0_2_cast_reg_2736             |  10|   0|   10|          0|
    |ap_CS_fsm                           |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |brmerge_reg_2838                    |   1|   0|    1|          0|
    |brmerge_reg_2838_pp0_iter1_reg      |   1|   0|    1|          0|
    |exitcond389_i_reg_2815              |   1|   0|    1|          0|
    |i_V_reg_2754                        |  11|   0|   11|          0|
    |icmp_reg_2768                       |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_2855         |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_2861         |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_2867         |  11|   0|   11|          0|
    |k_buf_1_val_3_addr_reg_2873         |  11|   0|   11|          0|
    |k_buf_1_val_4_addr_reg_2879         |  11|   0|   11|          0|
    |k_buf_1_val_5_addr_reg_2885         |  11|   0|   11|          0|
    |k_buf_2_val_3_addr_reg_2891         |  11|   0|   11|          0|
    |k_buf_2_val_4_addr_reg_2897         |  11|   0|   11|          0|
    |k_buf_2_val_5_addr_reg_2903         |  11|   0|   11|          0|
    |or_cond_i_i_reg_2824                |   1|   0|    1|          0|
    |or_cond_i_i_reg_2824_pp0_iter1_reg  |   1|   0|    1|          0|
    |or_cond_i_reg_2851                  |   1|   0|    1|          0|
    |p_Val2_33_reg_3068                  |   8|   0|    8|          0|
    |p_Val2_34_reg_3073                  |   8|   0|    8|          0|
    |p_Val2_35_reg_3078                  |   8|   0|    8|          0|
    |p_Val2_89_0_0_1_reg_2927            |  11|   0|   11|          0|
    |p_Val2_89_0_1_1_reg_2978            |  12|   0|   12|          0|
    |p_Val2_89_1_0_1_reg_2950            |  11|   0|   11|          0|
    |p_Val2_89_1_1_1_reg_3008            |  12|   0|   12|          0|
    |p_Val2_89_2_0_1_reg_2973            |  11|   0|   11|          0|
    |p_Val2_89_2_1_1_reg_3038            |  12|   0|   12|          0|
    |r_V_8_0_1_2_reg_2983                |  12|   0|   12|          0|
    |r_V_8_1_1_2_reg_3013                |  12|   0|   12|          0|
    |r_V_8_2_1_2_reg_3043                |  12|   0|   12|          0|
    |right_border_buf_0_15_fu_320        |   8|   0|    8|          0|
    |right_border_buf_0_16_fu_328        |   8|   0|    8|          0|
    |right_border_buf_0_17_fu_332        |   8|   0|    8|          0|
    |right_border_buf_0_18_fu_340        |   8|   0|    8|          0|
    |right_border_buf_0_19_fu_344        |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_316         |   8|   0|    8|          0|
    |right_border_buf_1_15_fu_356        |   8|   0|    8|          0|
    |right_border_buf_1_16_fu_364        |   8|   0|    8|          0|
    |right_border_buf_1_17_fu_368        |   8|   0|    8|          0|
    |right_border_buf_1_18_fu_376        |   8|   0|    8|          0|
    |right_border_buf_1_19_fu_380        |   8|   0|    8|          0|
    |right_border_buf_1_s_fu_352         |   8|   0|    8|          0|
    |right_border_buf_2_12_fu_336        |   8|   0|    8|          0|
    |right_border_buf_2_13_fu_348        |   8|   0|    8|          0|
    |right_border_buf_2_14_fu_360        |   8|   0|    8|          0|
    |right_border_buf_2_15_fu_372        |   8|   0|    8|          0|
    |right_border_buf_2_16_fu_384        |   8|   0|    8|          0|
    |right_border_buf_2_s_fu_324         |   8|   0|    8|          0|
    |row_assign_10_0_0_t_reg_2794        |   2|   0|    2|          0|
    |row_assign_10_0_1_t_reg_2801        |   2|   0|    2|          0|
    |row_assign_10_0_2_t_reg_2808        |   2|   0|    2|          0|
    |src_kernel_win_0_va_18_fu_248       |   8|   0|    8|          0|
    |src_kernel_win_0_va_19_fu_252       |   8|   0|    8|          0|
    |src_kernel_win_0_va_20_fu_256       |   8|   0|    8|          0|
    |src_kernel_win_0_va_21_fu_260       |   8|   0|    8|          0|
    |src_kernel_win_0_va_22_fu_264       |   8|   0|    8|          0|
    |src_kernel_win_0_va_23_reg_2909     |   8|   0|    8|          0|
    |src_kernel_win_0_va_24_reg_2916     |   8|   0|    8|          0|
    |src_kernel_win_0_va_25_reg_2922     |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_244          |   8|   0|    8|          0|
    |src_kernel_win_1_va_18_fu_272       |   8|   0|    8|          0|
    |src_kernel_win_1_va_19_fu_276       |   8|   0|    8|          0|
    |src_kernel_win_1_va_20_fu_280       |   8|   0|    8|          0|
    |src_kernel_win_1_va_21_fu_284       |   8|   0|    8|          0|
    |src_kernel_win_1_va_22_fu_288       |   8|   0|    8|          0|
    |src_kernel_win_1_va_23_reg_2932     |   8|   0|    8|          0|
    |src_kernel_win_1_va_24_reg_2939     |   8|   0|    8|          0|
    |src_kernel_win_1_va_25_reg_2945     |   8|   0|    8|          0|
    |src_kernel_win_1_va_fu_268          |   8|   0|    8|          0|
    |src_kernel_win_2_va_18_fu_296       |   8|   0|    8|          0|
    |src_kernel_win_2_va_19_fu_300       |   8|   0|    8|          0|
    |src_kernel_win_2_va_20_fu_304       |   8|   0|    8|          0|
    |src_kernel_win_2_va_21_fu_308       |   8|   0|    8|          0|
    |src_kernel_win_2_va_22_fu_312       |   8|   0|    8|          0|
    |src_kernel_win_2_va_26_reg_2955     |   8|   0|    8|          0|
    |src_kernel_win_2_va_27_reg_2962     |   8|   0|    8|          0|
    |src_kernel_win_2_va_28_reg_2968     |   8|   0|    8|          0|
    |src_kernel_win_2_va_fu_292          |   8|   0|    8|          0|
    |t_V_3_reg_644                       |  11|   0|   11|          0|
    |t_V_reg_633                         |  11|   0|   11|          0|
    |tmp32_reg_2993                      |  11|   0|   11|          0|
    |tmp34_reg_2998                      |   8|   0|    8|          0|
    |tmp36_reg_3003                      |   8|   0|    8|          0|
    |tmp40_reg_3023                      |  11|   0|   11|          0|
    |tmp42_reg_3028                      |   8|   0|    8|          0|
    |tmp44_reg_3033                      |   8|   0|    8|          0|
    |tmp48_reg_3053                      |  11|   0|   11|          0|
    |tmp50_reg_3058                      |   8|   0|    8|          0|
    |tmp52_reg_3063                      |   8|   0|    8|          0|
    |tmp_146_reg_2833                    |   2|   0|    2|          0|
    |tmp_146_reg_2833_pp0_iter1_reg      |   2|   0|    2|          0|
    |tmp_152_reg_2988                    |   8|   0|    8|          0|
    |tmp_161_reg_3018                    |   8|   0|    8|          0|
    |tmp_170_reg_3048                    |   8|   0|    8|          0|
    |tmp_384_0_0_not_reg_2763            |   1|   0|    1|          0|
    |tmp_38_reg_2759                     |   1|   0|    1|          0|
    |tmp_40_reg_2773                     |   1|   0|    1|          0|
    |tmp_41_reg_2781                     |   1|   0|    1|          0|
    |tmp_428_0_1_reg_2777                |   1|   0|    1|          0|
    |tmp_s_reg_622                       |   2|   0|    2|          0|
    |x_reg_2828                          |  14|   0|   14|          0|
    |exitcond389_i_reg_2815              |  64|  32|    1|          0|
    |or_cond_i_reg_2851                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 951|  64|  841|         16|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_done                        | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  |  p_src_data_stream_0_V  |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_stream_0_V  |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  |  p_src_data_stream_0_V  |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  |  p_src_data_stream_1_V  |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_stream_1_V  |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  |  p_src_data_stream_1_V  |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  |  p_src_data_stream_2_V  |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |  p_src_data_stream_2_V  |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  |  p_src_data_stream_2_V  |    pointer   |
|p_dst_data_stream_0_V_din      | out |    8|   ap_fifo  |  p_dst_data_stream_0_V  |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  |  p_dst_data_stream_0_V  |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1|   ap_fifo  |  p_dst_data_stream_0_V  |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8|   ap_fifo  |  p_dst_data_stream_1_V  |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  |  p_dst_data_stream_1_V  |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1|   ap_fifo  |  p_dst_data_stream_1_V  |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8|   ap_fifo  |  p_dst_data_stream_2_V  |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  |  p_dst_data_stream_2_V  |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1|   ap_fifo  |  p_dst_data_stream_2_V  |    pointer   |
|p_kernel_val_0_V_1_read        |  in |    2|   ap_none  | p_kernel_val_0_V_1_read |    scalar    |
|p_kernel_val_0_V_2_read        |  in |    2|   ap_none  | p_kernel_val_0_V_2_read |    scalar    |
|p_kernel_val_1_V_0_read        |  in |    3|   ap_none  | p_kernel_val_1_V_0_read |    scalar    |
|p_kernel_val_1_V_2_read        |  in |    4|   ap_none  | p_kernel_val_1_V_2_read |    scalar    |
|p_kernel_val_2_V_0_read        |  in |    2|   ap_none  | p_kernel_val_2_V_0_read |    scalar    |
|p_kernel_val_2_V_1_read        |  in |    3|   ap_none  | p_kernel_val_2_V_1_read |    scalar    |
+-------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_33)
	3  / (tmp_33)
3 --> 
	4  / (!exitcond390_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	10  / (exitcond389_i)
	7  / (!exitcond389_i)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	4  / true
10 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str563, i32 0, i32 0, [1 x i8]* @p_str564, [1 x i8]* @p_str565, [1 x i8]* @p_str566, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str567, [1 x i8]* @p_str568)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str570, i32 0, i32 0, [1 x i8]* @p_str571, [1 x i8]* @p_str572, [1 x i8]* @p_str573, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str574, [1 x i8]* @p_str575)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str577, i32 0, i32 0, [1 x i8]* @p_str578, [1 x i8]* @p_str579, [1 x i8]* @p_str580, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str581, [1 x i8]* @p_str582)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str605, i32 0, i32 0, [1 x i8]* @p_str606, [1 x i8]* @p_str607, [1 x i8]* @p_str608, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str609, [1 x i8]* @p_str610)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str612, i32 0, i32 0, [1 x i8]* @p_str613, [1 x i8]* @p_str614, [1 x i8]* @p_str615, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str616, [1 x i8]* @p_str617)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str619, i32 0, i32 0, [1 x i8]* @p_str620, [1 x i8]* @p_str621, [1 x i8]* @p_str622, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str623, [1 x i8]* @p_str624)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_2_V_1_read)"   --->   Operation 17 'read' 'p_kernel_val_2_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_2_V_0_read)"   --->   Operation 18 'read' 'p_kernel_val_2_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_2_read)"   --->   Operation 19 'read' 'p_kernel_val_1_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)"   --->   Operation 20 'read' 'p_kernel_val_1_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_2_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_2_read)"   --->   Operation 21 'read' 'p_kernel_val_0_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_1_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_1_read)"   --->   Operation 22 'read' 'p_kernel_val_0_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 23 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 24 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 25 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%k_buf_1_val_3 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 26 'alloca' 'k_buf_1_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%k_buf_1_val_4 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 27 'alloca' 'k_buf_1_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%k_buf_1_val_5 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 28 'alloca' 'k_buf_1_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%k_buf_2_val_3 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 29 'alloca' 'k_buf_2_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%k_buf_2_val_4 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 30 'alloca' 'k_buf_2_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%k_buf_2_val_5 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 31 'alloca' 'k_buf_2_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 32 [1/1] (1.66ns)   --->   "br label %arrayctor.loop1.i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = phi i2 [ %tmp_32, %arrayctor.loop1.i ], [ 0, %arrayctor.loop1.i.preheader ]" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 33 'phi' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%tmp_32 = add i2 %tmp_s, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 34 'add' 'tmp_32' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind"   --->   Operation 35 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%rend_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind"   --->   Operation 36 'specregionend' 'rend_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.93ns)   --->   "%tmp_33 = icmp eq i2 %tmp_s, -2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 37 'icmp' 'tmp_33' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 38 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp_33, label %._crit_edge403.i, label %arrayctor.loop1.i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:398->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 40 'alloca' 'src_kernel_win_0_va' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_18 = alloca i8"   --->   Operation 41 'alloca' 'src_kernel_win_0_va_18' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_19 = alloca i8"   --->   Operation 42 'alloca' 'src_kernel_win_0_va_19' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_20 = alloca i8"   --->   Operation 43 'alloca' 'src_kernel_win_0_va_20' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_21 = alloca i8"   --->   Operation 44 'alloca' 'src_kernel_win_0_va_21' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_22 = alloca i8"   --->   Operation 45 'alloca' 'src_kernel_win_0_va_22' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va = alloca i8"   --->   Operation 46 'alloca' 'src_kernel_win_1_va' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_18 = alloca i8"   --->   Operation 47 'alloca' 'src_kernel_win_1_va_18' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_19 = alloca i8"   --->   Operation 48 'alloca' 'src_kernel_win_1_va_19' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_20 = alloca i8"   --->   Operation 49 'alloca' 'src_kernel_win_1_va_20' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_21 = alloca i8"   --->   Operation 50 'alloca' 'src_kernel_win_1_va_21' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_22 = alloca i8"   --->   Operation 51 'alloca' 'src_kernel_win_1_va_22' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va = alloca i8"   --->   Operation 52 'alloca' 'src_kernel_win_2_va' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_18 = alloca i8"   --->   Operation 53 'alloca' 'src_kernel_win_2_va_18' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_19 = alloca i8"   --->   Operation 54 'alloca' 'src_kernel_win_2_va_19' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_20 = alloca i8"   --->   Operation 55 'alloca' 'src_kernel_win_2_va_20' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_21 = alloca i8"   --->   Operation 56 'alloca' 'src_kernel_win_2_va_21' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_22 = alloca i8"   --->   Operation 57 'alloca' 'src_kernel_win_2_va_22' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 58 'alloca' 'right_border_buf_0_s' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%right_border_buf_0_15 = alloca i8"   --->   Operation 59 'alloca' 'right_border_buf_0_15' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%right_border_buf_2_s = alloca i8"   --->   Operation 60 'alloca' 'right_border_buf_2_s' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%right_border_buf_0_16 = alloca i8"   --->   Operation 61 'alloca' 'right_border_buf_0_16' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%right_border_buf_0_17 = alloca i8"   --->   Operation 62 'alloca' 'right_border_buf_0_17' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%right_border_buf_2_12 = alloca i8"   --->   Operation 63 'alloca' 'right_border_buf_2_12' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%right_border_buf_0_18 = alloca i8"   --->   Operation 64 'alloca' 'right_border_buf_0_18' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%right_border_buf_0_19 = alloca i8"   --->   Operation 65 'alloca' 'right_border_buf_0_19' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%right_border_buf_2_13 = alloca i8"   --->   Operation 66 'alloca' 'right_border_buf_2_13' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%right_border_buf_1_s = alloca i8"   --->   Operation 67 'alloca' 'right_border_buf_1_s' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%right_border_buf_1_15 = alloca i8"   --->   Operation 68 'alloca' 'right_border_buf_1_15' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%right_border_buf_2_14 = alloca i8"   --->   Operation 69 'alloca' 'right_border_buf_2_14' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%right_border_buf_1_16 = alloca i8"   --->   Operation 70 'alloca' 'right_border_buf_1_16' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%right_border_buf_1_17 = alloca i8"   --->   Operation 71 'alloca' 'right_border_buf_1_17' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%right_border_buf_2_15 = alloca i8"   --->   Operation 72 'alloca' 'right_border_buf_2_15' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%right_border_buf_1_18 = alloca i8"   --->   Operation 73 'alloca' 'right_border_buf_1_18' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%right_border_buf_1_19 = alloca i8"   --->   Operation 74 'alloca' 'right_border_buf_1_19' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%right_border_buf_2_16 = alloca i8"   --->   Operation 75 'alloca' 'right_border_buf_2_16' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%OP2_V_0_0_1_cast = sext i2 %p_kernel_val_0_V_1_s to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 76 'sext' 'OP2_V_0_0_1_cast' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%OP2_V_0_0_2_cast = sext i2 %p_kernel_val_0_V_2_s to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 77 'sext' 'OP2_V_0_0_2_cast' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%OP2_V_0_1_cast = sext i3 %p_kernel_val_1_V_0_s to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 78 'sext' 'OP2_V_0_1_cast' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%OP2_V_0_1_2_cast = zext i4 %p_kernel_val_1_V_2_s to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 79 'zext' 'OP2_V_0_1_2_cast' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%OP2_V_0_2_cast = sext i2 %p_kernel_val_2_V_0_s to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 80 'sext' 'OP2_V_0_2_cast' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%OP2_V_0_2_1_cast = zext i3 %p_kernel_val_2_V_1_s to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 81 'zext' 'OP2_V_0_2_1_cast' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.66ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 82 'br' <Predicate = (tmp_33)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %._crit_edge403.i ], [ %i_V, %9 ]"   --->   Operation 83 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%t_V_cast = zext i11 %t_V to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 84 'zext' 't_V_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.81ns)   --->   "%exitcond390_i = icmp eq i11 %t_V, -966" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 85 'icmp' 'exitcond390_i' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (2.12ns)   --->   "%i_V = add i11 %t_V, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 86 'add' 'i_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1082, i64 1082, i64 1082)"   --->   Operation 87 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %exitcond390_i, label %"filter<4096, 4096, ap_int<8>, int, 1080, 1920, 3, 3>.exit", label %1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 89 'specloopname' <Predicate = (!exitcond390_i)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 90 'specregionbegin' 'tmp_13' <Predicate = (!exitcond390_i)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.81ns)   --->   "%tmp_38 = icmp ult i11 %t_V, -968" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:490->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 91 'icmp' 'tmp_38' <Predicate = (!exitcond390_i)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.97ns)   --->   "%tmp_384_0_0_not = xor i1 %tmp_38, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 92 'xor' 'tmp_384_0_0_not' <Predicate = (!exitcond390_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V, i32 1, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 93 'partselect' 'tmp' <Predicate = (!exitcond390_i)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.70ns)   --->   "%icmp = icmp ne i10 %tmp, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 94 'icmp' 'icmp' <Predicate = (!exitcond390_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.81ns)   --->   "%tmp_40 = icmp eq i11 %t_V, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 95 'icmp' 'tmp_40' <Predicate = (!exitcond390_i)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.81ns)   --->   "%tmp_428_0_1 = icmp eq i11 %t_V, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 96 'icmp' 'tmp_428_0_1' <Predicate = (!exitcond390_i)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (1.81ns)   --->   "%tmp_41 = icmp ugt i11 %t_V, -968" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 97 'icmp' 'tmp_41' <Predicate = (!exitcond390_i)> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_127 = trunc i11 %t_V to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 98 'trunc' 'tmp_127' <Predicate = (!exitcond390_i)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (2.12ns)   --->   "%tmp_42 = add i12 -1, %t_V_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 99 'add' 'tmp_42' <Predicate = (!exitcond390_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_0_t)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_42, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 100 'bitselect' 'tmp_128' <Predicate = (!exitcond390_i)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_0_t)   --->   "%rev = xor i1 %tmp_128, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 101 'xor' 'rev' <Predicate = (!exitcond390_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.92ns)   --->   "%tmp_44 = icmp slt i12 %tmp_42, 1080" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 102 'icmp' 'tmp_44' <Predicate = (!exitcond390_i)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_0_t)   --->   "%or_cond_i425_i = and i1 %tmp_44, %rev" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 103 'and' 'or_cond_i425_i' <Predicate = (!exitcond390_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_42, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 104 'bitselect' 'tmp_129' <Predicate = (!exitcond390_i)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.12ns)   --->   "%p_assign_7 = sub i12 1, %t_V_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 105 'sub' 'p_assign_7' <Predicate = (!exitcond390_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.68ns)   --->   "%p_p2_i426_i = select i1 %tmp_129, i12 %p_assign_7, i12 %tmp_42" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 106 'select' 'p_p2_i426_i' <Predicate = (!exitcond390_i)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.92ns)   --->   "%tmp_46 = icmp slt i12 %p_p2_i426_i, 1080" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 107 'icmp' 'tmp_46' <Predicate = (!exitcond390_i)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_130 = trunc i12 %p_p2_i426_i to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 108 'trunc' 'tmp_130' <Predicate = (!exitcond390_i)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.12ns)   --->   "%p_assign_6_0_1 = add i12 -2, %t_V_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 109 'add' 'p_assign_6_0_1' <Predicate = (!exitcond390_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_1_t)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_1, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 110 'bitselect' 'tmp_131' <Predicate = (!exitcond390_i)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_1_t)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_1, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 111 'bitselect' 'tmp_132' <Predicate = (!exitcond390_i)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_133 = trunc i11 %t_V to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 112 'trunc' 'tmp_133' <Predicate = (!exitcond390_i)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.58ns)   --->   "%tmp_134 = sub i2 -2, %tmp_133" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 113 'sub' 'tmp_134' <Predicate = (!exitcond390_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_1_t)   --->   "%tmp_135 = trunc i12 %p_assign_6_0_1 to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 114 'trunc' 'tmp_135' <Predicate = (!exitcond390_i)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_1_t)   --->   "%tmp_136 = select i1 %tmp_132, i2 %tmp_134, i2 %tmp_135" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 115 'select' 'tmp_136' <Predicate = (!exitcond390_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (2.12ns)   --->   "%p_assign_6_0_2 = add i12 -3, %t_V_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 116 'add' 'p_assign_6_0_2' <Predicate = (!exitcond390_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_2_t)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_2, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 117 'bitselect' 'tmp_137' <Predicate = (!exitcond390_i)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_2_t)   --->   "%tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_6_0_2, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 118 'bitselect' 'tmp_138' <Predicate = (!exitcond390_i)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_2_t)   --->   "%tmp_139 = trunc i11 %t_V to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 119 'trunc' 'tmp_139' <Predicate = (!exitcond390_i)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_2_t)   --->   "%tmp_140 = xor i2 %tmp_139, -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 120 'xor' 'tmp_140' <Predicate = (!exitcond390_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_2_t)   --->   "%tmp_141 = trunc i12 %p_assign_6_0_2 to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 121 'trunc' 'tmp_141' <Predicate = (!exitcond390_i)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_2_t)   --->   "%tmp_142 = select i1 %tmp_138, i2 %tmp_140, i2 %tmp_141" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 122 'select' 'tmp_142' <Predicate = (!exitcond390_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (1.58ns)   --->   "%tmp_66 = sub i2 -2, %tmp_130" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 123 'sub' 'tmp_66' <Predicate = (!exitcond390_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_0_t)   --->   "%tmp_67 = select i1 %tmp_46, i2 %tmp_130, i2 %tmp_66" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 124 'select' 'tmp_67' <Predicate = (!exitcond390_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (1.58ns)   --->   "%tmp_68 = add i2 -1, %tmp_127" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 125 'add' 'tmp_68' <Predicate = (!exitcond390_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_0_t)   --->   "%tmp_69 = select i1 %or_cond_i425_i, i2 %tmp_68, i2 %tmp_67" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 126 'select' 'tmp_69' <Predicate = (!exitcond390_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_10_0_0_t = xor i2 %tmp_69, -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 127 'xor' 'row_assign_10_0_0_t' <Predicate = (!exitcond390_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_1_t)   --->   "%tmp_74 = xor i2 %tmp_127, -2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 128 'xor' 'tmp_74' <Predicate = (!exitcond390_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_1_t)   --->   "%tmp_75 = select i1 %tmp_131, i2 %tmp_136, i2 %tmp_74" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 129 'select' 'tmp_75' <Predicate = (!exitcond390_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_10_0_1_t = xor i2 %tmp_75, -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 130 'xor' 'row_assign_10_0_1_t' <Predicate = (!exitcond390_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (1.58ns)   --->   "%tmp_80 = add i2 1, %tmp_127" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 131 'add' 'tmp_80' <Predicate = (!exitcond390_i)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_2_t)   --->   "%tmp_81 = select i1 %tmp_137, i2 %tmp_142, i2 %tmp_80" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:504->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 132 'select' 'tmp_81' <Predicate = (!exitcond390_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_10_0_2_t = xor i2 %tmp_81, -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 133 'xor' 'row_assign_10_0_2_t' <Predicate = (!exitcond390_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (1.66ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 134 'br' <Predicate = (!exitcond390_i)> <Delay = 1.66>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1278]   --->   Operation 135 'ret' <Predicate = (exitcond390_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.73>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%t_V_3 = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge414.i.2 ]"   --->   Operation 136 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%t_V_3_cast = zext i11 %t_V_3 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 137 'zext' 't_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (1.81ns)   --->   "%exitcond389_i = icmp eq i11 %t_V_3, -126" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 138 'icmp' 'exitcond389_i' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (2.12ns)   --->   "%j_V = add i11 %t_V_3, 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 139 'add' 'j_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_143 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_3, i32 1, i32 10)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 140 'partselect' 'tmp_143' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (1.70ns)   --->   "%icmp2 = icmp ne i10 %tmp_143, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 141 'icmp' 'icmp2' <Predicate = (!exitcond389_i)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (2.12ns)   --->   "%ImagLoc_x = add i12 -1, %t_V_3_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:449->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 142 'add' 'ImagLoc_x' <Predicate = (!exitcond389_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%ImagLoc_x_cast = sext i12 %ImagLoc_x to i14" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:449->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 143 'sext' 'ImagLoc_x_cast' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 144 'bitselect' 'tmp_144' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev2 = xor i1 %tmp_144, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 145 'xor' 'rev2' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (1.92ns)   --->   "%tmp_51 = icmp slt i12 %ImagLoc_x, 1920" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 146 'icmp' 'tmp_51' <Predicate = (!exitcond389_i)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_51, %rev2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 147 'and' 'or_cond_i_i' <Predicate = (!exitcond389_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 148 'bitselect' 'tmp_145' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (2.12ns)   --->   "%p_assign_1 = sub i12 1, %t_V_3_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 149 'sub' 'p_assign_1' <Predicate = (!exitcond389_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.68ns)   --->   "%p_p2_i_i = select i1 %tmp_145, i12 %p_assign_1, i12 %ImagLoc_x" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 150 'select' 'p_p2_i_i' <Predicate = (!exitcond389_i)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%p_p2_i_i_cast = sext i12 %p_p2_i_i to i14" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 151 'sext' 'p_p2_i_i_cast' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (1.92ns)   --->   "%tmp_53 = icmp slt i12 %p_p2_i_i, 1920" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 152 'icmp' 'tmp_53' <Predicate = (!exitcond389_i)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (2.13ns)   --->   "%p_assign_2 = sub i14 3838, %p_p2_i_i_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 153 'sub' 'p_assign_2' <Predicate = (!exitcond389_i)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_p2_i_i_p_assign_2 = select i1 %tmp_53, i14 %p_p2_i_i_cast, i14 %p_assign_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 154 'select' 'p_p2_i_i_p_assign_2' <Predicate = (!exitcond389_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.69ns) (out node of the LUT)   --->   "%x = select i1 %or_cond_i_i, i14 %ImagLoc_x_cast, i14 %p_p2_i_i_p_assign_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 155 'select' 'x' <Predicate = (!exitcond389_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_146 = trunc i14 %x to i2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 156 'trunc' 'tmp_146' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.97ns)   --->   "%brmerge = or i1 %tmp_51, %tmp_384_0_0_not" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:455->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 157 'or' 'brmerge' <Predicate = (!exitcond389_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %4, label %._crit_edge407.i.0_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 158 'br' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp, label %3, label %borderInterpolate.exit424.i.0.0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 159 'br' <Predicate = (!exitcond389_i & or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %tmp_40, label %"operator().exit467.i.0.0", label %._crit_edge409.i.0.0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 160 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %tmp_428_0_1, label %"operator().exit467.i.0.1", label %._crit_edge409.i.0.1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 161 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %tmp_40, label %"operator().exit467.i.0.2", label %._crit_edge409.i.0.2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 162 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "br label %._crit_edge407.i.0_ifconv"   --->   Operation 163 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %tmp_38, label %.preheader392.i.preheader.0, label %._crit_edge407.i.0_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 164 'br' <Predicate = (!exitcond389_i & or_cond_i_i & icmp)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.97ns)   --->   "%or_cond_i = and i1 %icmp, %icmp2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 165 'and' 'or_cond_i' <Predicate = (!exitcond389_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.0", label %._crit_edge414.i.0_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 166 'br' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %6, label %._crit_edge407.i.1_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 167 'br' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp, label %5, label %borderInterpolate.exit424.i.1.0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 168 'br' <Predicate = (!exitcond389_i & or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %tmp_40, label %"operator().exit467.i.1.0", label %._crit_edge409.i.1.0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 169 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %tmp_428_0_1, label %"operator().exit467.i.1.1", label %._crit_edge409.i.1.1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 170 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %tmp_40, label %"operator().exit467.i.1.2", label %._crit_edge409.i.1.2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 171 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "br label %._crit_edge407.i.1_ifconv"   --->   Operation 172 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %tmp_38, label %.preheader392.i.preheader.1, label %._crit_edge407.i.1_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 173 'br' <Predicate = (!exitcond389_i & or_cond_i_i & icmp)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.1", label %._crit_edge414.i.1_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 174 'br' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %8, label %._crit_edge407.i.2_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:463->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 175 'br' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp, label %7, label %borderInterpolate.exit424.i.2.0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:464->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 176 'br' <Predicate = (!exitcond389_i & or_cond_i_i)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %tmp_40, label %"operator().exit467.i.2.0", label %._crit_edge409.i.2.0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 177 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %tmp_428_0_1, label %"operator().exit467.i.2.1", label %._crit_edge409.i.2.1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 178 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %tmp_40, label %"operator().exit467.i.2.2", label %._crit_edge409.i.2.2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:469->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 179 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "br label %._crit_edge407.i.2_ifconv"   --->   Operation 180 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "br i1 %tmp_38, label %.preheader392.i.preheader.2, label %._crit_edge407.i.2_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 181 'br' <Predicate = (!exitcond389_i & or_cond_i_i & icmp)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %"apply<unsigned char, unsigned char, ap_int<8>, 3, 3>.exit.i.2", label %._crit_edge414.i.2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:510->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 182 'br' <Predicate = (!exitcond389_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %exitcond389_i, label %9, label %_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%x_cast = sext i14 %x to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 184 'sext' 'x_cast' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_61 = zext i32 %x_cast to i64" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 185 'zext' 'tmp_61' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_61" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 186 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_5 : Operation 187 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 187 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond389_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_61" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 188 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_5 : Operation 189 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 189 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond389_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_61" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 190 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_5 : Operation 191 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 191 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond389_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%k_buf_1_val_3_addr = getelementptr [1920 x i8]* %k_buf_1_val_3, i64 0, i64 %tmp_61" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 192 'getelementptr' 'k_buf_1_val_3_addr' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_5 : Operation 193 [2/2] (3.25ns)   --->   "%k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 193 'load' 'k_buf_1_val_3_load' <Predicate = (!exitcond389_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%k_buf_1_val_4_addr = getelementptr [1920 x i8]* %k_buf_1_val_4, i64 0, i64 %tmp_61" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 194 'getelementptr' 'k_buf_1_val_4_addr' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_5 : Operation 195 [2/2] (3.25ns)   --->   "%k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 195 'load' 'k_buf_1_val_4_load' <Predicate = (!exitcond389_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%k_buf_1_val_5_addr = getelementptr [1920 x i8]* %k_buf_1_val_5, i64 0, i64 %tmp_61" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 196 'getelementptr' 'k_buf_1_val_5_addr' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_5 : Operation 197 [2/2] (3.25ns)   --->   "%k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 197 'load' 'k_buf_1_val_5_load' <Predicate = (!exitcond389_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%k_buf_2_val_3_addr = getelementptr [1920 x i8]* %k_buf_2_val_3, i64 0, i64 %tmp_61" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 198 'getelementptr' 'k_buf_2_val_3_addr' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_5 : Operation 199 [2/2] (3.25ns)   --->   "%k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 199 'load' 'k_buf_2_val_3_load' <Predicate = (!exitcond389_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%k_buf_2_val_4_addr = getelementptr [1920 x i8]* %k_buf_2_val_4, i64 0, i64 %tmp_61" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 200 'getelementptr' 'k_buf_2_val_4_addr' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_5 : Operation 201 [2/2] (3.25ns)   --->   "%k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 201 'load' 'k_buf_2_val_4_load' <Predicate = (!exitcond389_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%k_buf_2_val_5_addr = getelementptr [1920 x i8]* %k_buf_2_val_5, i64 0, i64 %tmp_61" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 202 'getelementptr' 'k_buf_2_val_5_addr' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_5 : Operation 203 [2/2] (3.25ns)   --->   "%k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 203 'load' 'k_buf_2_val_5_load' <Predicate = (!exitcond389_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%right_border_buf_2_17 = load i8* %right_border_buf_2_12"   --->   Operation 204 'load' 'right_border_buf_2_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%right_border_buf_2_18 = load i8* %right_border_buf_2_14"   --->   Operation 205 'load' 'right_border_buf_2_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%right_border_buf_2_19 = load i8* %right_border_buf_2_16"   --->   Operation 206 'load' 'right_border_buf_2_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1922, i64 1922, i64 1922)"   --->   Operation 207 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%right_border_buf_0_20 = load i8* %right_border_buf_0_s"   --->   Operation 208 'load' 'right_border_buf_0_20' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%right_border_buf_0_21 = load i8* %right_border_buf_0_15"   --->   Operation 209 'load' 'right_border_buf_0_21' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%right_border_buf_0_22 = load i8* %right_border_buf_0_16"   --->   Operation 210 'load' 'right_border_buf_0_22' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%right_border_buf_0_23 = load i8* %right_border_buf_0_17"   --->   Operation 211 'load' 'right_border_buf_0_23' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%right_border_buf_0_24 = load i8* %right_border_buf_0_18"   --->   Operation 212 'load' 'right_border_buf_0_24' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%right_border_buf_0_25 = load i8* %right_border_buf_0_19"   --->   Operation 213 'load' 'right_border_buf_0_25' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 214 'specloopname' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 215 'specregionbegin' 'tmp_14' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:446->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 216 'specpipeline' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_6 : Operation 217 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 217 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond389_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 218 [1/1] (0.97ns)   --->   "%col_assign_3_0_t = xor i2 %tmp_146, -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 218 'xor' 'col_assign_3_0_t' <Predicate = (!exitcond389_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (1.78ns)   --->   "%tmp_62 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_20, i8 %right_border_buf_0_21, i8 undef, i2 %col_assign_3_0_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 219 'mux' 'tmp_62' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (1.04ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_62" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 220 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 221 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 221 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond389_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 222 [1/1] (1.78ns)   --->   "%tmp_63 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_22, i8 %right_border_buf_0_23, i8 undef, i2 %col_assign_3_0_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 222 'mux' 'tmp_63' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (1.04ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_63" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 223 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 224 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 224 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond389_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 225 [1/1] (1.78ns)   --->   "%tmp_64 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_24, i8 %right_border_buf_0_25, i8 undef, i2 %col_assign_3_0_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 225 'mux' 'tmp_64' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (1.04ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_64" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 226 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (3.90ns)   --->   "%tmp_147 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 227 'read' 'tmp_147' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_6 : Operation 228 [1/1] (3.25ns)   --->   "store i8 %tmp_147, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 228 'store' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "br label %._crit_edge409.i.0.0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 229 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_40)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (3.25ns)   --->   "store i8 %tmp_147, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 230 'store' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_428_0_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "br label %._crit_edge409.i.0.1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 231 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_428_0_1)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (3.25ns)   --->   "store i8 %tmp_147, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 232 'store' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "br label %._crit_edge409.i.0.2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 233 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_40)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%right_border_buf_0_26 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 234 'load' 'right_border_buf_0_26' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%right_border_buf_0_27 = load i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 235 'load' 'right_border_buf_0_27' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%right_border_buf_0_28 = load i8* %right_border_buf_0_18" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 236 'load' 'right_border_buf_0_28' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 237 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 238 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 238 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 239 [1/1] (3.90ns)   --->   "%tmp_148 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_0_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 239 'read' 'tmp_148' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_6 : Operation 240 [1/1] (3.25ns)   --->   "store i8 %tmp_148, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 240 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_28, i8* %right_border_buf_0_19" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 241 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_18" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 242 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_27, i8* %right_border_buf_0_17" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 243 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 244 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_26, i8* %right_border_buf_0_15" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 245 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 246 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "br label %._crit_edge407.i.0_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 247 'br' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (1.78ns)   --->   "%tmp_70 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_0_0_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 248 'mux' 'tmp_70' <Predicate = (!exitcond389_i & tmp_41)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_23 = select i1 %tmp_41, i8 %tmp_70, i8 %col_buf_0_val_0_0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 249 'select' 'src_kernel_win_0_va_23' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (1.78ns)   --->   "%tmp_76 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_0_1_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 250 'mux' 'tmp_76' <Predicate = (!exitcond389_i & tmp_41)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_24 = select i1 %tmp_41, i8 %tmp_76, i8 %col_buf_0_val_1_0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 251 'select' 'src_kernel_win_0_va_24' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (1.78ns)   --->   "%tmp_82 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_0_2_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 252 'mux' 'tmp_82' <Predicate = (!exitcond389_i & tmp_41)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (1.04ns)   --->   "%src_kernel_win_0_va_25 = select i1 %tmp_41, i8 %tmp_82, i8 %col_buf_0_val_2_0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 253 'select' 'src_kernel_win_0_va_25' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_29 = load i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 254 'load' 'src_kernel_win_0_va_29' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_30 = load i8* %src_kernel_win_0_va_22" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 255 'load' 'src_kernel_win_0_va_30' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%OP1_V_0_0_cast = zext i8 %src_kernel_win_0_va_30 to i9" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 256 'zext' 'OP1_V_0_0_cast' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (2.11ns)   --->   "%r_V_8 = sub i9 0, %OP1_V_0_0_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 257 'sub' 'r_V_8' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_472_0_0_cast = sext i9 %r_V_8 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 258 'sext' 'tmp_472_0_0_cast' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%OP1_V_0_0_1_cast = zext i8 %src_kernel_win_0_va_29 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 259 'zext' 'OP1_V_0_0_1_cast' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (3.36ns)   --->   "%r_V_8_0_0_1 = mul i10 %OP2_V_0_0_1_cast, %OP1_V_0_0_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 260 'mul' 'r_V_8_0_0_1' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_472_0_0_1_cast = sext i10 %r_V_8_0_0_1 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 261 'sext' 'tmp_472_0_0_1_cast' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (3.82ns)   --->   "%p_Val2_89_0_0_1 = add i11 %tmp_472_0_0_cast, %tmp_472_0_0_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 262 'add' 'p_Val2_89_0_0_1' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%right_border_buf_1_20 = load i8* %right_border_buf_1_s"   --->   Operation 263 'load' 'right_border_buf_1_20' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%right_border_buf_1_21 = load i8* %right_border_buf_1_15"   --->   Operation 264 'load' 'right_border_buf_1_21' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%right_border_buf_1_22 = load i8* %right_border_buf_1_16"   --->   Operation 265 'load' 'right_border_buf_1_22' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%right_border_buf_1_23 = load i8* %right_border_buf_1_17"   --->   Operation 266 'load' 'right_border_buf_1_23' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%right_border_buf_1_24 = load i8* %right_border_buf_1_18"   --->   Operation 267 'load' 'right_border_buf_1_24' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%right_border_buf_1_25 = load i8* %right_border_buf_1_19"   --->   Operation 268 'load' 'right_border_buf_1_25' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 0.00>
ST_6 : Operation 269 [1/2] (3.25ns)   --->   "%k_buf_1_val_3_load = load i8* %k_buf_1_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 269 'load' 'k_buf_1_val_3_load' <Predicate = (!exitcond389_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 270 [1/1] (1.78ns)   --->   "%tmp_85 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_20, i8 %right_border_buf_1_21, i8 undef, i2 %col_assign_3_0_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 270 'mux' 'tmp_85' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/1] (1.04ns)   --->   "%col_buf_1_val_0_0 = select i1 %brmerge, i8 %k_buf_1_val_3_load, i8 %tmp_85" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 271 'select' 'col_buf_1_val_0_0' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 272 [1/2] (3.25ns)   --->   "%k_buf_1_val_4_load = load i8* %k_buf_1_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 272 'load' 'k_buf_1_val_4_load' <Predicate = (!exitcond389_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 273 [1/1] (1.78ns)   --->   "%tmp_86 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_22, i8 %right_border_buf_1_23, i8 undef, i2 %col_assign_3_0_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 273 'mux' 'tmp_86' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [1/1] (1.04ns)   --->   "%col_buf_1_val_1_0 = select i1 %brmerge, i8 %k_buf_1_val_4_load, i8 %tmp_86" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 274 'select' 'col_buf_1_val_1_0' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 275 [1/2] (3.25ns)   --->   "%k_buf_1_val_5_load = load i8* %k_buf_1_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 275 'load' 'k_buf_1_val_5_load' <Predicate = (!exitcond389_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 276 [1/1] (1.78ns)   --->   "%tmp_87 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_1_24, i8 %right_border_buf_1_25, i8 undef, i2 %col_assign_3_0_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 276 'mux' 'tmp_87' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [1/1] (1.04ns)   --->   "%col_buf_1_val_2_0 = select i1 %brmerge, i8 %k_buf_1_val_5_load, i8 %tmp_87" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 277 'select' 'col_buf_1_val_2_0' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 278 [1/1] (3.90ns)   --->   "%tmp_156 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 278 'read' 'tmp_156' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_6 : Operation 279 [1/1] (3.25ns)   --->   "store i8 %tmp_156, i8* %k_buf_1_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 279 'store' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "br label %._crit_edge409.i.1.0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 280 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_40)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (3.25ns)   --->   "store i8 %tmp_156, i8* %k_buf_1_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 281 'store' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_428_0_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "br label %._crit_edge409.i.1.1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 282 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_428_0_1)> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (3.25ns)   --->   "store i8 %tmp_156, i8* %k_buf_1_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 283 'store' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "br label %._crit_edge409.i.1.2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 284 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_40)> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%right_border_buf_1_26 = load i8* %right_border_buf_1_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 285 'load' 'right_border_buf_1_26' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%right_border_buf_1_27 = load i8* %right_border_buf_1_16" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 286 'load' 'right_border_buf_1_27' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%right_border_buf_1_28 = load i8* %right_border_buf_1_18" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 287 'load' 'right_border_buf_1_28' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (3.25ns)   --->   "store i8 %k_buf_1_val_4_load, i8* %k_buf_1_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 288 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 289 [1/1] (3.25ns)   --->   "store i8 %k_buf_1_val_3_load, i8* %k_buf_1_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 289 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 290 [1/1] (3.90ns)   --->   "%tmp_157 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_1_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 290 'read' 'tmp_157' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_6 : Operation 291 [1/1] (3.25ns)   --->   "store i8 %tmp_157, i8* %k_buf_1_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 291 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_1_28, i8* %right_border_buf_1_19" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 292 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "store i8 %col_buf_1_val_2_0, i8* %right_border_buf_1_18" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 293 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_1_27, i8* %right_border_buf_1_17" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 294 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "store i8 %col_buf_1_val_1_0, i8* %right_border_buf_1_16" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 295 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_1_26, i8* %right_border_buf_1_15" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 296 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "store i8 %col_buf_1_val_0_0, i8* %right_border_buf_1_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 297 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "br label %._crit_edge407.i.1_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 298 'br' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (1.78ns)   --->   "%tmp_88 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_10_0_0_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 299 'mux' 'tmp_88' <Predicate = (!exitcond389_i & tmp_41)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 300 [1/1] (1.04ns)   --->   "%src_kernel_win_1_va_23 = select i1 %tmp_41, i8 %tmp_88, i8 %col_buf_1_val_0_0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 300 'select' 'src_kernel_win_1_va_23' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 301 [1/1] (1.78ns)   --->   "%tmp_89 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_10_0_1_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 301 'mux' 'tmp_89' <Predicate = (!exitcond389_i & tmp_41)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 302 [1/1] (1.04ns)   --->   "%src_kernel_win_1_va_24 = select i1 %tmp_41, i8 %tmp_89, i8 %col_buf_1_val_1_0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 302 'select' 'src_kernel_win_1_va_24' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 303 [1/1] (1.78ns)   --->   "%tmp_90 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_1_val_0_0, i8 %col_buf_1_val_1_0, i8 %col_buf_1_val_2_0, i2 %row_assign_10_0_2_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 303 'mux' 'tmp_90' <Predicate = (!exitcond389_i & tmp_41)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 304 [1/1] (1.04ns)   --->   "%src_kernel_win_1_va_25 = select i1 %tmp_41, i8 %tmp_90, i8 %col_buf_1_val_2_0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 304 'select' 'src_kernel_win_1_va_25' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_29 = load i8* %src_kernel_win_1_va_21" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 305 'load' 'src_kernel_win_1_va_29' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_30 = load i8* %src_kernel_win_1_va_22" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 306 'load' 'src_kernel_win_1_va_30' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%OP1_V_1_0_cast = zext i8 %src_kernel_win_1_va_30 to i9" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 307 'zext' 'OP1_V_1_0_cast' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (2.11ns)   --->   "%r_V_8_1 = sub i9 0, %OP1_V_1_0_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 308 'sub' 'r_V_8_1' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_472_1_0_cast = sext i9 %r_V_8_1 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 309 'sext' 'tmp_472_1_0_cast' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%OP1_V_1_0_1_cast = zext i8 %src_kernel_win_1_va_29 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 310 'zext' 'OP1_V_1_0_1_cast' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (3.36ns)   --->   "%r_V_8_1_0_1 = mul i10 %OP2_V_0_0_1_cast, %OP1_V_1_0_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 311 'mul' 'r_V_8_1_0_1' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_472_1_0_1_cast = sext i10 %r_V_8_1_0_1 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 312 'sext' 'tmp_472_1_0_1_cast' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (3.82ns)   --->   "%p_Val2_89_1_0_1 = add i11 %tmp_472_1_0_cast, %tmp_472_1_0_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 313 'add' 'p_Val2_89_1_0_1' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%right_border_buf_2_20 = load i8* %right_border_buf_2_s"   --->   Operation 314 'load' 'right_border_buf_2_20' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%right_border_buf_2_21 = load i8* %right_border_buf_2_13"   --->   Operation 315 'load' 'right_border_buf_2_21' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%right_border_buf_2_22 = load i8* %right_border_buf_2_15"   --->   Operation 316 'load' 'right_border_buf_2_22' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 0.00>
ST_6 : Operation 317 [1/2] (3.25ns)   --->   "%k_buf_2_val_3_load = load i8* %k_buf_2_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 317 'load' 'k_buf_2_val_3_load' <Predicate = (!exitcond389_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 318 [1/1] (1.78ns)   --->   "%tmp_93 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_19, i8 %right_border_buf_2_22, i8 undef, i2 %col_assign_3_0_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 318 'mux' 'tmp_93' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 319 [1/1] (1.04ns)   --->   "%col_buf_2_val_0_0 = select i1 %brmerge, i8 %k_buf_2_val_3_load, i8 %tmp_93" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 319 'select' 'col_buf_2_val_0_0' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 320 [1/2] (3.25ns)   --->   "%k_buf_2_val_4_load = load i8* %k_buf_2_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 320 'load' 'k_buf_2_val_4_load' <Predicate = (!exitcond389_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 321 [1/1] (1.78ns)   --->   "%tmp_94 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_18, i8 %right_border_buf_2_21, i8 undef, i2 %col_assign_3_0_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 321 'mux' 'tmp_94' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [1/1] (1.04ns)   --->   "%col_buf_2_val_1_0 = select i1 %brmerge, i8 %k_buf_2_val_4_load, i8 %tmp_94" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 322 'select' 'col_buf_2_val_1_0' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 323 [1/2] (3.25ns)   --->   "%k_buf_2_val_5_load = load i8* %k_buf_2_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 323 'load' 'k_buf_2_val_5_load' <Predicate = (!exitcond389_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 324 [1/1] (1.78ns)   --->   "%tmp_95 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_2_17, i8 %right_border_buf_2_20, i8 undef, i2 %col_assign_3_0_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 324 'mux' 'tmp_95' <Predicate = (!exitcond389_i & !brmerge)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [1/1] (1.04ns)   --->   "%col_buf_2_val_2_0 = select i1 %brmerge, i8 %k_buf_2_val_5_load, i8 %tmp_95" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 325 'select' 'col_buf_2_val_2_0' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 326 [1/1] (3.90ns)   --->   "%tmp_165 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 326 'read' 'tmp_165' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_6 : Operation 327 [1/1] (3.25ns)   --->   "store i8 %tmp_165, i8* %k_buf_2_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 327 'store' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "br label %._crit_edge409.i.2.0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 328 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_40)> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (3.25ns)   --->   "store i8 %tmp_165, i8* %k_buf_2_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 329 'store' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_428_0_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "br label %._crit_edge409.i.2.1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 330 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_428_0_1)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (3.25ns)   --->   "store i8 %tmp_165, i8* %k_buf_2_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:470->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 331 'store' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "br label %._crit_edge409.i.2.2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 332 'br' <Predicate = (!exitcond389_i & or_cond_i_i & !icmp & tmp_40)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (3.25ns)   --->   "store i8 %k_buf_2_val_4_load, i8* %k_buf_2_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 333 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 334 [1/1] (3.25ns)   --->   "store i8 %k_buf_2_val_3_load, i8* %k_buf_2_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:487->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 334 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 335 [1/1] (3.90ns)   --->   "%tmp_166 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_2_V)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 335 'read' 'tmp_166' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_6 : Operation 336 [1/1] (3.25ns)   --->   "store i8 %tmp_166, i8* %k_buf_2_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:491->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 336 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "store i8 %col_buf_2_val_0_0, i8* %right_border_buf_2_16" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 337 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_2_19, i8* %right_border_buf_2_15" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 338 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "store i8 %col_buf_2_val_1_0, i8* %right_border_buf_2_14" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 339 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_2_18, i8* %right_border_buf_2_13" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 340 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "store i8 %col_buf_2_val_2_0, i8* %right_border_buf_2_12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:482->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 341 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_2_17, i8* %right_border_buf_2_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:479->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 342 'store' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "br label %._crit_edge407.i.2_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 343 'br' <Predicate = (!exitcond389_i & or_cond_i_i & icmp & tmp_38)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (1.78ns)   --->   "%tmp_96 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_10_0_0_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 344 'mux' 'tmp_96' <Predicate = (!exitcond389_i & tmp_41)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [1/1] (1.04ns)   --->   "%src_kernel_win_2_va_26 = select i1 %tmp_41, i8 %tmp_96, i8 %col_buf_2_val_0_0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 345 'select' 'src_kernel_win_2_va_26' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (1.78ns)   --->   "%tmp_97 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_10_0_1_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 346 'mux' 'tmp_97' <Predicate = (!exitcond389_i & tmp_41)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [1/1] (1.04ns)   --->   "%src_kernel_win_2_va_27 = select i1 %tmp_41, i8 %tmp_97, i8 %col_buf_2_val_1_0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 347 'select' 'src_kernel_win_2_va_27' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (1.78ns)   --->   "%tmp_98 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_2_val_0_0, i8 %col_buf_2_val_1_0, i8 %col_buf_2_val_2_0, i2 %row_assign_10_0_2_t)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:456->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 348 'mux' 'tmp_98' <Predicate = (!exitcond389_i & tmp_41)> <Delay = 1.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (1.04ns)   --->   "%src_kernel_win_2_va_28 = select i1 %tmp_41, i8 %tmp_98, i8 %col_buf_2_val_2_0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 349 'select' 'src_kernel_win_2_va_28' <Predicate = (!exitcond389_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_32 = load i8* %src_kernel_win_2_va_21" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 350 'load' 'src_kernel_win_2_va_32' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_33 = load i8* %src_kernel_win_2_va_22" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 351 'load' 'src_kernel_win_2_va_33' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%OP1_V_2_0_cast = zext i8 %src_kernel_win_2_va_33 to i9" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 352 'zext' 'OP1_V_2_0_cast' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (2.11ns)   --->   "%r_V_8_2 = sub i9 0, %OP1_V_2_0_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 353 'sub' 'r_V_8_2' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_472_2_0_cast = sext i9 %r_V_8_2 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 354 'sext' 'tmp_472_2_0_cast' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%OP1_V_2_0_1_cast = zext i8 %src_kernel_win_2_va_32 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 355 'zext' 'OP1_V_2_0_1_cast' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (3.36ns)   --->   "%r_V_8_2_0_1 = mul i10 %OP2_V_0_0_1_cast, %OP1_V_2_0_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 356 'mul' 'r_V_8_2_0_1' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_472_2_0_1_cast = sext i10 %r_V_8_2_0_1 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 357 'sext' 'tmp_472_2_0_1_cast' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (3.82ns)   --->   "%p_Val2_89_2_0_1 = add i11 %tmp_472_2_0_cast, %tmp_472_2_0_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 358 'add' 'p_Val2_89_2_0_1' <Predicate = (!exitcond389_i & or_cond_i)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_33 = load i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 359 'load' 'src_kernel_win_0_va_33' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_33 = load i8* %src_kernel_win_1_va_21" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 360 'load' 'src_kernel_win_1_va_33' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_25 = load i8* %src_kernel_win_2_va_21" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 361 'load' 'src_kernel_win_2_va_25' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_25, i8* %src_kernel_win_2_va_22" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 362 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_28, i8* %src_kernel_win_2_va_21" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 363 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_33, i8* %src_kernel_win_1_va_22" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 364 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_25, i8* %src_kernel_win_1_va_21" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 365 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_33, i8* %src_kernel_win_0_va_22" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 366 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_25, i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 367 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 10.8>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_26 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 368 'load' 'src_kernel_win_0_va_26' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_27 = load i8* %src_kernel_win_0_va_18" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 369 'load' 'src_kernel_win_0_va_27' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 370 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_28 = load i8* %src_kernel_win_0_va_20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 370 'load' 'src_kernel_win_0_va_28' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%OP1_V_0_0_2_cast = zext i8 %src_kernel_win_0_va_25 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 371 'zext' 'OP1_V_0_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (3.36ns)   --->   "%r_V_8_0_0_2 = mul i10 %OP2_V_0_0_2_cast, %OP1_V_0_0_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 372 'mul' 'r_V_8_0_0_2' <Predicate = (or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_472_0_0_2_cast_c = sext i10 %r_V_8_0_0_2 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 373 'sext' 'tmp_472_0_0_2_cast_c' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (3.82ns)   --->   "%p_Val2_89_0_0_2 = add i11 %tmp_472_0_0_2_cast_c, %p_Val2_89_0_0_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 374 'add' 'p_Val2_89_0_0_2' <Predicate = (or_cond_i)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%p_Val2_89_0_0_2_ca = sext i11 %p_Val2_89_0_0_2 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 375 'sext' 'p_Val2_89_0_0_2_ca' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "%OP1_V_0_1_cast = zext i8 %src_kernel_win_0_va_28 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 376 'zext' 'OP1_V_0_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (4.37ns)   --->   "%r_V_8_0_1 = mul i11 %OP2_V_0_1_cast, %OP1_V_0_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 377 'mul' 'r_V_8_0_1' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_472_0_1_cast_cas = sext i11 %r_V_8_0_1 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 378 'sext' 'tmp_472_0_1_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_149 = trunc i11 %r_V_8_0_1 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 379 'trunc' 'tmp_149' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_150 = trunc i11 %p_Val2_89_0_0_2 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 380 'trunc' 'tmp_150' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 381 [1/1] (2.12ns)   --->   "%p_Val2_89_0_1_1 = add i12 %tmp_472_0_1_cast_cas, %p_Val2_89_0_0_2_ca" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 381 'add' 'p_Val2_89_0_1_1' <Predicate = (or_cond_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 382 [1/1] (0.00ns)   --->   "%OP1_V_0_1_2_cast = zext i8 %src_kernel_win_0_va_24 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 382 'zext' 'OP1_V_0_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 383 [1/1] (4.37ns)   --->   "%r_V_8_0_1_2 = mul i12 %OP2_V_0_1_2_cast, %OP1_V_0_1_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 383 'mul' 'r_V_8_0_1_2' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_151 = trunc i12 %r_V_8_0_1_2 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 384 'trunc' 'tmp_151' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_83 = add i8 %tmp_150, %tmp_149" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 385 'add' 'tmp_83' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%OP1_V_0_2_cast = zext i8 %src_kernel_win_0_va_27 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 386 'zext' 'OP1_V_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 387 [1/1] (4.37ns)   --->   "%r_V_8_0_2 = mul i10 %OP2_V_0_2_cast, %OP1_V_0_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 387 'mul' 'r_V_8_0_2' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_152 = trunc i10 %r_V_8_0_2 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 388 'trunc' 'tmp_152' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.00ns)   --->   "%OP1_V_0_2_1_cast = zext i8 %src_kernel_win_0_va_26 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 389 'zext' 'OP1_V_0_2_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (4.37ns)   --->   "%r_V_8_0_2_1 = mul i11 %OP2_V_0_2_1_cast, %OP1_V_0_2_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 390 'mul' 'r_V_8_0_2_1' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_153 = trunc i11 %r_V_8_0_2_1 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 391 'trunc' 'tmp_153' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_472_0_2_2_cast_c = zext i8 %src_kernel_win_0_va_23 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 392 'zext' 'tmp_472_0_2_2_cast_c' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 393 [1/1] (2.12ns)   --->   "%tmp33 = add i10 %tmp_472_0_2_2_cast_c, %r_V_8_0_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 393 'add' 'tmp33' <Predicate = (or_cond_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%tmp33_cast = sext i10 %tmp33 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 394 'sext' 'tmp33_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (2.12ns)   --->   "%tmp32 = add i11 %r_V_8_0_2_1, %tmp33_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 395 'add' 'tmp32' <Predicate = (or_cond_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 396 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%tmp34 = add i8 %tmp_83, %tmp_151" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 396 'add' 'tmp34' <Predicate = (or_cond_i)> <Delay = 3.67> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 397 [1/1] (2.11ns)   --->   "%tmp36 = add i8 %src_kernel_win_0_va_23, %tmp_153" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 397 'add' 'tmp36' <Predicate = (or_cond_i)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 398 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_26 = load i8* %src_kernel_win_1_va" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 398 'load' 'src_kernel_win_1_va_26' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 399 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_27 = load i8* %src_kernel_win_1_va_18" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 399 'load' 'src_kernel_win_1_va_27' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_28 = load i8* %src_kernel_win_1_va_20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 400 'load' 'src_kernel_win_1_va_28' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%OP1_V_1_0_2_cast = zext i8 %src_kernel_win_1_va_25 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 401 'zext' 'OP1_V_1_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (3.36ns)   --->   "%r_V_8_1_0_2 = mul i10 %OP2_V_0_0_2_cast, %OP1_V_1_0_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 402 'mul' 'r_V_8_1_0_2' <Predicate = (or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_472_1_0_2_cast_c = sext i10 %r_V_8_1_0_2 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 403 'sext' 'tmp_472_1_0_2_cast_c' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (3.82ns)   --->   "%p_Val2_89_1_0_2 = add i11 %tmp_472_1_0_2_cast_c, %p_Val2_89_1_0_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 404 'add' 'p_Val2_89_1_0_2' <Predicate = (or_cond_i)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%p_Val2_89_1_0_2_ca = sext i11 %p_Val2_89_1_0_2 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 405 'sext' 'p_Val2_89_1_0_2_ca' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%OP1_V_1_1_cast = zext i8 %src_kernel_win_1_va_28 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 406 'zext' 'OP1_V_1_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 407 [1/1] (4.37ns)   --->   "%r_V_8_1_1 = mul i11 %OP2_V_0_1_cast, %OP1_V_1_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 407 'mul' 'r_V_8_1_1' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_472_1_1_cast_cas = sext i11 %r_V_8_1_1 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 408 'sext' 'tmp_472_1_1_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_158 = trunc i11 %r_V_8_1_1 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 409 'trunc' 'tmp_158' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_159 = trunc i11 %p_Val2_89_1_0_2 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 410 'trunc' 'tmp_159' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 411 [1/1] (2.12ns)   --->   "%p_Val2_89_1_1_1 = add i12 %tmp_472_1_1_cast_cas, %p_Val2_89_1_0_2_ca" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 411 'add' 'p_Val2_89_1_1_1' <Predicate = (or_cond_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 412 [1/1] (0.00ns)   --->   "%OP1_V_1_1_2_cast = zext i8 %src_kernel_win_1_va_24 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 412 'zext' 'OP1_V_1_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 413 [1/1] (4.37ns)   --->   "%r_V_8_1_1_2 = mul i12 %OP2_V_0_1_2_cast, %OP1_V_1_1_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 413 'mul' 'r_V_8_1_1_2' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_160 = trunc i12 %r_V_8_1_1_2 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 414 'trunc' 'tmp_160' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_91 = add i8 %tmp_159, %tmp_158" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 415 'add' 'tmp_91' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 416 [1/1] (0.00ns)   --->   "%OP1_V_1_2_cast = zext i8 %src_kernel_win_1_va_27 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 416 'zext' 'OP1_V_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 417 [1/1] (4.37ns)   --->   "%r_V_8_1_2 = mul i10 %OP2_V_0_2_cast, %OP1_V_1_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 417 'mul' 'r_V_8_1_2' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_161 = trunc i10 %r_V_8_1_2 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 418 'trunc' 'tmp_161' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%OP1_V_1_2_1_cast = zext i8 %src_kernel_win_1_va_26 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 419 'zext' 'OP1_V_1_2_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 420 [1/1] (4.37ns)   --->   "%r_V_8_1_2_1 = mul i11 %OP2_V_0_2_1_cast, %OP1_V_1_2_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 420 'mul' 'r_V_8_1_2_1' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_162 = trunc i11 %r_V_8_1_2_1 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 421 'trunc' 'tmp_162' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_472_1_2_2_cast_c = zext i8 %src_kernel_win_1_va_23 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 422 'zext' 'tmp_472_1_2_2_cast_c' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 423 [1/1] (2.12ns)   --->   "%tmp41 = add i10 %tmp_472_1_2_2_cast_c, %r_V_8_1_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 423 'add' 'tmp41' <Predicate = (or_cond_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "%tmp41_cast = sext i10 %tmp41 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 424 'sext' 'tmp41_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (2.12ns)   --->   "%tmp40 = add i11 %r_V_8_1_2_1, %tmp41_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 425 'add' 'tmp40' <Predicate = (or_cond_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 426 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%tmp42 = add i8 %tmp_91, %tmp_160" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 426 'add' 'tmp42' <Predicate = (or_cond_i)> <Delay = 3.67> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 427 [1/1] (2.11ns)   --->   "%tmp44 = add i8 %src_kernel_win_1_va_23, %tmp_162" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 427 'add' 'tmp44' <Predicate = (or_cond_i)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 428 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_29 = load i8* %src_kernel_win_2_va" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 428 'load' 'src_kernel_win_2_va_29' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 429 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_30 = load i8* %src_kernel_win_2_va_18" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 429 'load' 'src_kernel_win_2_va_30' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 430 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_31 = load i8* %src_kernel_win_2_va_20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 430 'load' 'src_kernel_win_2_va_31' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 431 [1/1] (0.00ns)   --->   "%OP1_V_2_0_2_cast = zext i8 %src_kernel_win_2_va_28 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 431 'zext' 'OP1_V_2_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 432 [1/1] (3.36ns)   --->   "%r_V_8_2_0_2 = mul i10 %OP2_V_0_0_2_cast, %OP1_V_2_0_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 432 'mul' 'r_V_8_2_0_2' <Predicate = (or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_472_2_0_2_cast_c = sext i10 %r_V_8_2_0_2 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 433 'sext' 'tmp_472_2_0_2_cast_c' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 434 [1/1] (3.82ns)   --->   "%p_Val2_89_2_0_2 = add i11 %tmp_472_2_0_2_cast_c, %p_Val2_89_2_0_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 434 'add' 'p_Val2_89_2_0_2' <Predicate = (or_cond_i)> <Delay = 3.82> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 435 [1/1] (0.00ns)   --->   "%p_Val2_89_2_0_2_ca = sext i11 %p_Val2_89_2_0_2 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 435 'sext' 'p_Val2_89_2_0_2_ca' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 436 [1/1] (0.00ns)   --->   "%OP1_V_2_1_cast = zext i8 %src_kernel_win_2_va_31 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 436 'zext' 'OP1_V_2_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 437 [1/1] (4.37ns)   --->   "%r_V_8_2_1 = mul i11 %OP2_V_0_1_cast, %OP1_V_2_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 437 'mul' 'r_V_8_2_1' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_472_2_1_cast_cas = sext i11 %r_V_8_2_1 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 438 'sext' 'tmp_472_2_1_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_167 = trunc i11 %r_V_8_2_1 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 439 'trunc' 'tmp_167' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_168 = trunc i11 %p_Val2_89_2_0_2 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 440 'trunc' 'tmp_168' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 441 [1/1] (2.12ns)   --->   "%p_Val2_89_2_1_1 = add i12 %tmp_472_2_1_cast_cas, %p_Val2_89_2_0_2_ca" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 441 'add' 'p_Val2_89_2_1_1' <Predicate = (or_cond_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 442 [1/1] (0.00ns)   --->   "%OP1_V_2_1_2_cast = zext i8 %src_kernel_win_2_va_27 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 442 'zext' 'OP1_V_2_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 443 [1/1] (4.37ns)   --->   "%r_V_8_2_1_2 = mul i12 %OP2_V_0_1_2_cast, %OP1_V_2_1_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 443 'mul' 'r_V_8_2_1_2' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_169 = trunc i12 %r_V_8_2_1_2 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 444 'trunc' 'tmp_169' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_99 = add i8 %tmp_168, %tmp_167" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 445 'add' 'tmp_99' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 446 [1/1] (0.00ns)   --->   "%OP1_V_2_2_cast = zext i8 %src_kernel_win_2_va_30 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 446 'zext' 'OP1_V_2_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 447 [1/1] (4.37ns)   --->   "%r_V_8_2_2 = mul i10 %OP2_V_0_2_cast, %OP1_V_2_2_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 447 'mul' 'r_V_8_2_2' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_170 = trunc i10 %r_V_8_2_2 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 448 'trunc' 'tmp_170' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 449 [1/1] (0.00ns)   --->   "%OP1_V_2_2_1_cast = zext i8 %src_kernel_win_2_va_29 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 449 'zext' 'OP1_V_2_2_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 450 [1/1] (4.37ns)   --->   "%r_V_8_2_2_1 = mul i11 %OP2_V_0_2_1_cast, %OP1_V_2_2_1_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 450 'mul' 'r_V_8_2_2_1' <Predicate = (or_cond_i)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_171 = trunc i11 %r_V_8_2_2_1 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 451 'trunc' 'tmp_171' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_472_2_2_2_cast_c = zext i8 %src_kernel_win_2_va_26 to i10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 452 'zext' 'tmp_472_2_2_2_cast_c' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 453 [1/1] (2.12ns)   --->   "%tmp49 = add i10 %tmp_472_2_2_2_cast_c, %r_V_8_2_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 453 'add' 'tmp49' <Predicate = (or_cond_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 454 [1/1] (0.00ns)   --->   "%tmp49_cast = sext i10 %tmp49 to i11" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 454 'sext' 'tmp49_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 455 [1/1] (2.12ns)   --->   "%tmp48 = add i11 %r_V_8_2_2_1, %tmp49_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 455 'add' 'tmp48' <Predicate = (or_cond_i)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 456 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%tmp50 = add i8 %tmp_99, %tmp_169" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 456 'add' 'tmp50' <Predicate = (or_cond_i)> <Delay = 3.67> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 457 [1/1] (2.11ns)   --->   "%tmp52 = add i8 %src_kernel_win_2_va_26, %tmp_171" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 457 'add' 'tmp52' <Predicate = (or_cond_i)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 458 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_31 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 458 'load' 'src_kernel_win_0_va_31' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 459 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_32 = load i8* %src_kernel_win_0_va_19" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 459 'load' 'src_kernel_win_0_va_32' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 460 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_31 = load i8* %src_kernel_win_1_va" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 460 'load' 'src_kernel_win_1_va_31' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 461 [1/1] (0.00ns)   --->   "%src_kernel_win_1_va_32 = load i8* %src_kernel_win_1_va_19" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 461 'load' 'src_kernel_win_1_va_32' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 462 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_23 = load i8* %src_kernel_win_2_va" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 462 'load' 'src_kernel_win_2_va_23' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 463 [1/1] (0.00ns)   --->   "%src_kernel_win_2_va_24 = load i8* %src_kernel_win_2_va_19" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 463 'load' 'src_kernel_win_2_va_24' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 464 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_14)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 464 'specregionend' 'empty' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 465 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_24, i8* %src_kernel_win_2_va_20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 465 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 466 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_27, i8* %src_kernel_win_2_va_19" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 466 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 467 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_23, i8* %src_kernel_win_2_va_18" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 467 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 468 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_2_va_26, i8* %src_kernel_win_2_va" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 468 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 469 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_32, i8* %src_kernel_win_1_va_20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 469 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 470 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_24, i8* %src_kernel_win_1_va_19" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 470 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_31, i8* %src_kernel_win_1_va_18" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 471 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 472 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_1_va_23, i8* %src_kernel_win_1_va" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 472 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 473 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_32, i8* %src_kernel_win_0_va_20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 473 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 474 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_24, i8* %src_kernel_win_0_va_19" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 474 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 475 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_31, i8* %src_kernel_win_0_va_18" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:497->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 475 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 476 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_23, i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:505->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 476 'store' <Predicate = (!exitcond389_i)> <Delay = 0.00>
ST_7 : Operation 477 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:442->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 477 'br' <Predicate = (!exitcond389_i)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.33>
ST_8 : Operation 478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp31 = add i12 %r_V_8_0_1_2, %p_Val2_89_0_1_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 478 'add' 'tmp31' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 479 [1/1] (0.00ns)   --->   "%tmp32_cast = sext i11 %tmp32 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 479 'sext' 'tmp32_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 480 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%p_Val2_27 = add i12 %tmp31, %tmp32_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 480 'add' 'p_Val2_27' <Predicate = (or_cond_i)> <Delay = 3.85> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 481 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_27, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 481 'bitselect' 'isneg' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp35 = add i8 %tmp_152, %tmp36" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 482 'add' 'tmp35' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 483 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%p_Val2_7 = add i8 %tmp34, %tmp35" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 483 'add' 'p_Val2_7' <Predicate = (or_cond_i)> <Delay = 3.67> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_84 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_27, i32 8, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 484 'partselect' 'tmp_84' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 485 [1/1] (0.97ns)   --->   "%tmp_i_i = xor i1 %isneg, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 485 'xor' 'tmp_i_i' <Predicate = (or_cond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 486 [1/1] (1.44ns)   --->   "%not_i_i_i = icmp ne i4 %tmp_84, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 486 'icmp' 'not_i_i_i' <Predicate = (or_cond_i)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%overflow = and i1 %not_i_i_i, %tmp_i_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 487 'and' 'overflow' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 488 'select' 'p_mux_i_i_cast' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%tmp_i_i_78 = or i1 %isneg, %overflow" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 489 'or' 'tmp_i_i_78' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 490 [1/1] (1.04ns) (out node of the LUT)   --->   "%p_Val2_33 = select i1 %tmp_i_i_78, i8 %p_mux_i_i_cast, i8 %p_Val2_7" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 490 'select' 'p_Val2_33' <Predicate = (or_cond_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp39 = add i12 %r_V_8_1_1_2, %p_Val2_89_1_1_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 491 'add' 'tmp39' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 492 [1/1] (0.00ns)   --->   "%tmp40_cast = sext i11 %tmp40 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 492 'sext' 'tmp40_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 493 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%p_Val2_29 = add i12 %tmp39, %tmp40_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 493 'add' 'p_Val2_29' <Predicate = (or_cond_i)> <Delay = 3.85> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 494 [1/1] (0.00ns)   --->   "%isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_29, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 494 'bitselect' 'isneg_1' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp43 = add i8 %tmp_161, %tmp44" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 495 'add' 'tmp43' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 496 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%p_Val2_8 = add i8 %tmp42, %tmp43" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 496 'add' 'p_Val2_8' <Predicate = (or_cond_i)> <Delay = 3.67> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_92 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_29, i32 8, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 497 'partselect' 'tmp_92' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 498 [1/1] (0.97ns)   --->   "%tmp_i_i4 = xor i1 %isneg_1, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 498 'xor' 'tmp_i_i4' <Predicate = (or_cond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 499 [1/1] (1.44ns)   --->   "%not_i_i_i5 = icmp ne i4 %tmp_92, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 499 'icmp' 'not_i_i_i5' <Predicate = (or_cond_i)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%overflow_1 = and i1 %not_i_i_i5, %tmp_i_i4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 500 'and' 'overflow_1' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%p_mux_i_i7_cast = select i1 %tmp_i_i4, i8 -1, i8 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 501 'select' 'p_mux_i_i7_cast' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%tmp_i_i8 = or i1 %isneg_1, %overflow_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 502 'or' 'tmp_i_i8' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 503 [1/1] (1.04ns) (out node of the LUT)   --->   "%p_Val2_34 = select i1 %tmp_i_i8, i8 %p_mux_i_i7_cast, i8 %p_Val2_8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 503 'select' 'p_Val2_34' <Predicate = (or_cond_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp47 = add i12 %r_V_8_2_1_2, %p_Val2_89_2_1_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 504 'add' 'tmp47' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 505 [1/1] (0.00ns)   --->   "%tmp48_cast = sext i11 %tmp48 to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 505 'sext' 'tmp48_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 506 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i12 %tmp47, %tmp48_cast" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:301->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 506 'add' 'p_Val2_s' <Predicate = (or_cond_i)> <Delay = 3.85> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 507 [1/1] (0.00ns)   --->   "%isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 507 'bitselect' 'isneg_2' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp51 = add i8 %tmp_170, %tmp52" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 508 'add' 'tmp51' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 509 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%p_Val2_31 = add i8 %tmp50, %tmp51" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 509 'add' 'p_Val2_31' <Predicate = (or_cond_i)> <Delay = 3.67> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_100 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_s, i32 8, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 510 'partselect' 'tmp_100' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 511 [1/1] (0.97ns)   --->   "%tmp_i_i1 = xor i1 %isneg_2, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 511 'xor' 'tmp_i_i1' <Predicate = (or_cond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 512 [1/1] (1.44ns)   --->   "%not_i_i_i1 = icmp ne i4 %tmp_100, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 512 'icmp' 'not_i_i_i1' <Predicate = (or_cond_i)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%overflow_2 = and i1 %not_i_i_i1, %tmp_i_i1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 513 'and' 'overflow_2' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%p_mux_i_i16_cast = select i1 %tmp_i_i1, i8 -1, i8 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 514 'select' 'p_mux_i_i16_cast' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_35)   --->   "%tmp_i_i1_79 = or i1 %isneg_2, %overflow_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 515 'or' 'tmp_i_i1_79' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 516 [1/1] (1.04ns) (out node of the LUT)   --->   "%p_Val2_35 = select i1 %tmp_i_i1_79, i8 %p_mux_i_i16_cast, i8 %p_Val2_31" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:302->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 516 'select' 'p_Val2_35' <Predicate = (or_cond_i)> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.90>
ST_9 : Operation 517 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_0_V, i8 %p_Val2_33)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 517 'write' <Predicate = (or_cond_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_9 : Operation 518 [1/1] (0.00ns)   --->   "br label %._crit_edge414.i.0_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 518 'br' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_9 : Operation 519 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_1_V, i8 %p_Val2_34)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 519 'write' <Predicate = (or_cond_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_9 : Operation 520 [1/1] (0.00ns)   --->   "br label %._crit_edge414.i.1_ifconv" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 520 'br' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_9 : Operation 521 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_2_V, i8 %p_Val2_35)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:513->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 521 'write' <Predicate = (or_cond_i)> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_9 : Operation 522 [1/1] (0.00ns)   --->   "br label %._crit_edge414.i.2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 522 'br' <Predicate = (or_cond_i)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 523 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_13)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:517->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 523 'specregionend' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 524 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:441->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:1277]   --->   Operation 524 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11            (specinterface    ) [ 00000000000]
StgValue_12            (specinterface    ) [ 00000000000]
StgValue_13            (specinterface    ) [ 00000000000]
StgValue_14            (specinterface    ) [ 00000000000]
StgValue_15            (specinterface    ) [ 00000000000]
StgValue_16            (specinterface    ) [ 00000000000]
p_kernel_val_2_V_1_s   (read             ) [ 00100000000]
p_kernel_val_2_V_0_s   (read             ) [ 00100000000]
p_kernel_val_1_V_2_s   (read             ) [ 00100000000]
p_kernel_val_1_V_0_s   (read             ) [ 00100000000]
p_kernel_val_0_V_2_s   (read             ) [ 00100000000]
p_kernel_val_0_V_1_s   (read             ) [ 00100000000]
k_buf_0_val_3          (alloca           ) [ 00111111111]
k_buf_0_val_4          (alloca           ) [ 00111111111]
k_buf_0_val_5          (alloca           ) [ 00111111111]
k_buf_1_val_3          (alloca           ) [ 00111111111]
k_buf_1_val_4          (alloca           ) [ 00111111111]
k_buf_1_val_5          (alloca           ) [ 00111111111]
k_buf_2_val_3          (alloca           ) [ 00111111111]
k_buf_2_val_4          (alloca           ) [ 00111111111]
k_buf_2_val_5          (alloca           ) [ 00111111111]
StgValue_32            (br               ) [ 01100000000]
tmp_s                  (phi              ) [ 00100000000]
tmp_32                 (add              ) [ 01100000000]
rbegin_i_i             (specregionbegin  ) [ 00000000000]
rend_i_i               (specregionend    ) [ 00000000000]
tmp_33                 (icmp             ) [ 00100000000]
StgValue_38            (speclooptripcount) [ 00000000000]
StgValue_39            (br               ) [ 01100000000]
src_kernel_win_0_va    (alloca           ) [ 00011111111]
src_kernel_win_0_va_18 (alloca           ) [ 00011111111]
src_kernel_win_0_va_19 (alloca           ) [ 00011111111]
src_kernel_win_0_va_20 (alloca           ) [ 00011111111]
src_kernel_win_0_va_21 (alloca           ) [ 00011111111]
src_kernel_win_0_va_22 (alloca           ) [ 00011111111]
src_kernel_win_1_va    (alloca           ) [ 00011111111]
src_kernel_win_1_va_18 (alloca           ) [ 00011111111]
src_kernel_win_1_va_19 (alloca           ) [ 00011111111]
src_kernel_win_1_va_20 (alloca           ) [ 00011111111]
src_kernel_win_1_va_21 (alloca           ) [ 00011111111]
src_kernel_win_1_va_22 (alloca           ) [ 00011111111]
src_kernel_win_2_va    (alloca           ) [ 00011111111]
src_kernel_win_2_va_18 (alloca           ) [ 00011111111]
src_kernel_win_2_va_19 (alloca           ) [ 00011111111]
src_kernel_win_2_va_20 (alloca           ) [ 00011111111]
src_kernel_win_2_va_21 (alloca           ) [ 00011111111]
src_kernel_win_2_va_22 (alloca           ) [ 00011111111]
right_border_buf_0_s   (alloca           ) [ 00011111111]
right_border_buf_0_15  (alloca           ) [ 00011111111]
right_border_buf_2_s   (alloca           ) [ 00011111111]
right_border_buf_0_16  (alloca           ) [ 00011111111]
right_border_buf_0_17  (alloca           ) [ 00011111111]
right_border_buf_2_12  (alloca           ) [ 00011111111]
right_border_buf_0_18  (alloca           ) [ 00011111111]
right_border_buf_0_19  (alloca           ) [ 00011111111]
right_border_buf_2_13  (alloca           ) [ 00011111111]
right_border_buf_1_s   (alloca           ) [ 00011111111]
right_border_buf_1_15  (alloca           ) [ 00011111111]
right_border_buf_2_14  (alloca           ) [ 00011111111]
right_border_buf_1_16  (alloca           ) [ 00011111111]
right_border_buf_1_17  (alloca           ) [ 00011111111]
right_border_buf_2_15  (alloca           ) [ 00011111111]
right_border_buf_1_18  (alloca           ) [ 00011111111]
right_border_buf_1_19  (alloca           ) [ 00011111111]
right_border_buf_2_16  (alloca           ) [ 00011111111]
OP2_V_0_0_1_cast       (sext             ) [ 00011111111]
OP2_V_0_0_2_cast       (sext             ) [ 00011111111]
OP2_V_0_1_cast         (sext             ) [ 00011111111]
OP2_V_0_1_2_cast       (zext             ) [ 00011111111]
OP2_V_0_2_cast         (sext             ) [ 00011111111]
OP2_V_0_2_1_cast       (zext             ) [ 00011111111]
StgValue_82            (br               ) [ 00111111111]
t_V                    (phi              ) [ 00010000000]
t_V_cast               (zext             ) [ 00000000000]
exitcond390_i          (icmp             ) [ 00011111111]
i_V                    (add              ) [ 00111111111]
StgValue_87            (speclooptripcount) [ 00000000000]
StgValue_88            (br               ) [ 00000000000]
StgValue_89            (specloopname     ) [ 00000000000]
tmp_13                 (specregionbegin  ) [ 00001111111]
tmp_38                 (icmp             ) [ 00001111110]
tmp_384_0_0_not        (xor              ) [ 00001111110]
tmp                    (partselect       ) [ 00000000000]
icmp                   (icmp             ) [ 00001111110]
tmp_40                 (icmp             ) [ 00001111110]
tmp_428_0_1            (icmp             ) [ 00001111110]
tmp_41                 (icmp             ) [ 00001111110]
tmp_127                (trunc            ) [ 00000000000]
tmp_42                 (add              ) [ 00000000000]
tmp_128                (bitselect        ) [ 00000000000]
rev                    (xor              ) [ 00000000000]
tmp_44                 (icmp             ) [ 00000000000]
or_cond_i425_i         (and              ) [ 00000000000]
tmp_129                (bitselect        ) [ 00000000000]
p_assign_7             (sub              ) [ 00000000000]
p_p2_i426_i            (select           ) [ 00000000000]
tmp_46                 (icmp             ) [ 00000000000]
tmp_130                (trunc            ) [ 00000000000]
p_assign_6_0_1         (add              ) [ 00000000000]
tmp_131                (bitselect        ) [ 00000000000]
tmp_132                (bitselect        ) [ 00000000000]
tmp_133                (trunc            ) [ 00000000000]
tmp_134                (sub              ) [ 00000000000]
tmp_135                (trunc            ) [ 00000000000]
tmp_136                (select           ) [ 00000000000]
p_assign_6_0_2         (add              ) [ 00000000000]
tmp_137                (bitselect        ) [ 00000000000]
tmp_138                (bitselect        ) [ 00000000000]
tmp_139                (trunc            ) [ 00000000000]
tmp_140                (xor              ) [ 00000000000]
tmp_141                (trunc            ) [ 00000000000]
tmp_142                (select           ) [ 00000000000]
tmp_66                 (sub              ) [ 00000000000]
tmp_67                 (select           ) [ 00000000000]
tmp_68                 (add              ) [ 00000000000]
tmp_69                 (select           ) [ 00000000000]
row_assign_10_0_0_t    (xor              ) [ 00001111110]
tmp_74                 (xor              ) [ 00000000000]
tmp_75                 (select           ) [ 00000000000]
row_assign_10_0_1_t    (xor              ) [ 00001111110]
tmp_80                 (add              ) [ 00000000000]
tmp_81                 (select           ) [ 00000000000]
row_assign_10_0_2_t    (xor              ) [ 00001111110]
StgValue_134           (br               ) [ 00011111111]
StgValue_135           (ret              ) [ 00000000000]
t_V_3                  (phi              ) [ 00001000110]
t_V_3_cast             (zext             ) [ 00000000000]
exitcond389_i          (icmp             ) [ 00011111111]
j_V                    (add              ) [ 00011111111]
tmp_143                (partselect       ) [ 00000000000]
icmp2                  (icmp             ) [ 00000000000]
ImagLoc_x              (add              ) [ 00000000000]
ImagLoc_x_cast         (sext             ) [ 00000000000]
tmp_144                (bitselect        ) [ 00000000000]
rev2                   (xor              ) [ 00000000000]
tmp_51                 (icmp             ) [ 00000000000]
or_cond_i_i            (and              ) [ 00011111111]
tmp_145                (bitselect        ) [ 00000000000]
p_assign_1             (sub              ) [ 00000000000]
p_p2_i_i               (select           ) [ 00000000000]
p_p2_i_i_cast          (sext             ) [ 00000000000]
tmp_53                 (icmp             ) [ 00000000000]
p_assign_2             (sub              ) [ 00000000000]
p_p2_i_i_p_assign_2    (select           ) [ 00000000000]
x                      (select           ) [ 00001100000]
tmp_146                (trunc            ) [ 00001110000]
brmerge                (or               ) [ 00001110000]
StgValue_158           (br               ) [ 00000000000]
StgValue_159           (br               ) [ 00000000000]
StgValue_160           (br               ) [ 00000000000]
StgValue_161           (br               ) [ 00000000000]
StgValue_162           (br               ) [ 00000000000]
StgValue_163           (br               ) [ 00000000000]
StgValue_164           (br               ) [ 00000000000]
or_cond_i              (and              ) [ 00001111110]
StgValue_166           (br               ) [ 00000000000]
StgValue_167           (br               ) [ 00000000000]
StgValue_168           (br               ) [ 00000000000]
StgValue_169           (br               ) [ 00000000000]
StgValue_170           (br               ) [ 00000000000]
StgValue_171           (br               ) [ 00000000000]
StgValue_172           (br               ) [ 00000000000]
StgValue_173           (br               ) [ 00000000000]
StgValue_174           (br               ) [ 00000000000]
StgValue_175           (br               ) [ 00000000000]
StgValue_176           (br               ) [ 00000000000]
StgValue_177           (br               ) [ 00000000000]
StgValue_178           (br               ) [ 00000000000]
StgValue_179           (br               ) [ 00000000000]
StgValue_180           (br               ) [ 00000000000]
StgValue_181           (br               ) [ 00000000000]
StgValue_182           (br               ) [ 00000000000]
StgValue_183           (br               ) [ 00000000000]
x_cast                 (sext             ) [ 00000000000]
tmp_61                 (zext             ) [ 00000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 00001010000]
k_buf_0_val_4_addr     (getelementptr    ) [ 00001010000]
k_buf_0_val_5_addr     (getelementptr    ) [ 00001010000]
k_buf_1_val_3_addr     (getelementptr    ) [ 00001010000]
k_buf_1_val_4_addr     (getelementptr    ) [ 00001010000]
k_buf_1_val_5_addr     (getelementptr    ) [ 00001010000]
k_buf_2_val_3_addr     (getelementptr    ) [ 00001010000]
k_buf_2_val_4_addr     (getelementptr    ) [ 00001010000]
k_buf_2_val_5_addr     (getelementptr    ) [ 00001010000]
right_border_buf_2_17  (load             ) [ 00000000000]
right_border_buf_2_18  (load             ) [ 00000000000]
right_border_buf_2_19  (load             ) [ 00000000000]
StgValue_207           (speclooptripcount) [ 00000000000]
right_border_buf_0_20  (load             ) [ 00000000000]
right_border_buf_0_21  (load             ) [ 00000000000]
right_border_buf_0_22  (load             ) [ 00000000000]
right_border_buf_0_23  (load             ) [ 00000000000]
right_border_buf_0_24  (load             ) [ 00000000000]
right_border_buf_0_25  (load             ) [ 00000000000]
StgValue_214           (specloopname     ) [ 00000000000]
tmp_14                 (specregionbegin  ) [ 00001001000]
StgValue_216           (specpipeline     ) [ 00000000000]
k_buf_0_val_3_load     (load             ) [ 00000000000]
col_assign_3_0_t       (xor              ) [ 00000000000]
tmp_62                 (mux              ) [ 00000000000]
col_buf_0_val_0_0      (select           ) [ 00000000000]
k_buf_0_val_4_load     (load             ) [ 00000000000]
tmp_63                 (mux              ) [ 00000000000]
col_buf_0_val_1_0      (select           ) [ 00000000000]
k_buf_0_val_5_load     (load             ) [ 00000000000]
tmp_64                 (mux              ) [ 00000000000]
col_buf_0_val_2_0      (select           ) [ 00000000000]
tmp_147                (read             ) [ 00000000000]
StgValue_228           (store            ) [ 00000000000]
StgValue_229           (br               ) [ 00000000000]
StgValue_230           (store            ) [ 00000000000]
StgValue_231           (br               ) [ 00000000000]
StgValue_232           (store            ) [ 00000000000]
StgValue_233           (br               ) [ 00000000000]
right_border_buf_0_26  (load             ) [ 00000000000]
right_border_buf_0_27  (load             ) [ 00000000000]
right_border_buf_0_28  (load             ) [ 00000000000]
StgValue_237           (store            ) [ 00000000000]
StgValue_238           (store            ) [ 00000000000]
tmp_148                (read             ) [ 00000000000]
StgValue_240           (store            ) [ 00000000000]
StgValue_241           (store            ) [ 00000000000]
StgValue_242           (store            ) [ 00000000000]
StgValue_243           (store            ) [ 00000000000]
StgValue_244           (store            ) [ 00000000000]
StgValue_245           (store            ) [ 00000000000]
StgValue_246           (store            ) [ 00000000000]
StgValue_247           (br               ) [ 00000000000]
tmp_70                 (mux              ) [ 00000000000]
src_kernel_win_0_va_23 (select           ) [ 00001001000]
tmp_76                 (mux              ) [ 00000000000]
src_kernel_win_0_va_24 (select           ) [ 00001001000]
tmp_82                 (mux              ) [ 00000000000]
src_kernel_win_0_va_25 (select           ) [ 00001001000]
src_kernel_win_0_va_29 (load             ) [ 00000000000]
src_kernel_win_0_va_30 (load             ) [ 00000000000]
OP1_V_0_0_cast         (zext             ) [ 00000000000]
r_V_8                  (sub              ) [ 00000000000]
tmp_472_0_0_cast       (sext             ) [ 00000000000]
OP1_V_0_0_1_cast       (zext             ) [ 00000000000]
r_V_8_0_0_1            (mul              ) [ 00000000000]
tmp_472_0_0_1_cast     (sext             ) [ 00000000000]
p_Val2_89_0_0_1        (add              ) [ 00001001000]
right_border_buf_1_20  (load             ) [ 00000000000]
right_border_buf_1_21  (load             ) [ 00000000000]
right_border_buf_1_22  (load             ) [ 00000000000]
right_border_buf_1_23  (load             ) [ 00000000000]
right_border_buf_1_24  (load             ) [ 00000000000]
right_border_buf_1_25  (load             ) [ 00000000000]
k_buf_1_val_3_load     (load             ) [ 00000000000]
tmp_85                 (mux              ) [ 00000000000]
col_buf_1_val_0_0      (select           ) [ 00000000000]
k_buf_1_val_4_load     (load             ) [ 00000000000]
tmp_86                 (mux              ) [ 00000000000]
col_buf_1_val_1_0      (select           ) [ 00000000000]
k_buf_1_val_5_load     (load             ) [ 00000000000]
tmp_87                 (mux              ) [ 00000000000]
col_buf_1_val_2_0      (select           ) [ 00000000000]
tmp_156                (read             ) [ 00000000000]
StgValue_279           (store            ) [ 00000000000]
StgValue_280           (br               ) [ 00000000000]
StgValue_281           (store            ) [ 00000000000]
StgValue_282           (br               ) [ 00000000000]
StgValue_283           (store            ) [ 00000000000]
StgValue_284           (br               ) [ 00000000000]
right_border_buf_1_26  (load             ) [ 00000000000]
right_border_buf_1_27  (load             ) [ 00000000000]
right_border_buf_1_28  (load             ) [ 00000000000]
StgValue_288           (store            ) [ 00000000000]
StgValue_289           (store            ) [ 00000000000]
tmp_157                (read             ) [ 00000000000]
StgValue_291           (store            ) [ 00000000000]
StgValue_292           (store            ) [ 00000000000]
StgValue_293           (store            ) [ 00000000000]
StgValue_294           (store            ) [ 00000000000]
StgValue_295           (store            ) [ 00000000000]
StgValue_296           (store            ) [ 00000000000]
StgValue_297           (store            ) [ 00000000000]
StgValue_298           (br               ) [ 00000000000]
tmp_88                 (mux              ) [ 00000000000]
src_kernel_win_1_va_23 (select           ) [ 00001001000]
tmp_89                 (mux              ) [ 00000000000]
src_kernel_win_1_va_24 (select           ) [ 00001001000]
tmp_90                 (mux              ) [ 00000000000]
src_kernel_win_1_va_25 (select           ) [ 00001001000]
src_kernel_win_1_va_29 (load             ) [ 00000000000]
src_kernel_win_1_va_30 (load             ) [ 00000000000]
OP1_V_1_0_cast         (zext             ) [ 00000000000]
r_V_8_1                (sub              ) [ 00000000000]
tmp_472_1_0_cast       (sext             ) [ 00000000000]
OP1_V_1_0_1_cast       (zext             ) [ 00000000000]
r_V_8_1_0_1            (mul              ) [ 00000000000]
tmp_472_1_0_1_cast     (sext             ) [ 00000000000]
p_Val2_89_1_0_1        (add              ) [ 00001001000]
right_border_buf_2_20  (load             ) [ 00000000000]
right_border_buf_2_21  (load             ) [ 00000000000]
right_border_buf_2_22  (load             ) [ 00000000000]
k_buf_2_val_3_load     (load             ) [ 00000000000]
tmp_93                 (mux              ) [ 00000000000]
col_buf_2_val_0_0      (select           ) [ 00000000000]
k_buf_2_val_4_load     (load             ) [ 00000000000]
tmp_94                 (mux              ) [ 00000000000]
col_buf_2_val_1_0      (select           ) [ 00000000000]
k_buf_2_val_5_load     (load             ) [ 00000000000]
tmp_95                 (mux              ) [ 00000000000]
col_buf_2_val_2_0      (select           ) [ 00000000000]
tmp_165                (read             ) [ 00000000000]
StgValue_327           (store            ) [ 00000000000]
StgValue_328           (br               ) [ 00000000000]
StgValue_329           (store            ) [ 00000000000]
StgValue_330           (br               ) [ 00000000000]
StgValue_331           (store            ) [ 00000000000]
StgValue_332           (br               ) [ 00000000000]
StgValue_333           (store            ) [ 00000000000]
StgValue_334           (store            ) [ 00000000000]
tmp_166                (read             ) [ 00000000000]
StgValue_336           (store            ) [ 00000000000]
StgValue_337           (store            ) [ 00000000000]
StgValue_338           (store            ) [ 00000000000]
StgValue_339           (store            ) [ 00000000000]
StgValue_340           (store            ) [ 00000000000]
StgValue_341           (store            ) [ 00000000000]
StgValue_342           (store            ) [ 00000000000]
StgValue_343           (br               ) [ 00000000000]
tmp_96                 (mux              ) [ 00000000000]
src_kernel_win_2_va_26 (select           ) [ 00001001000]
tmp_97                 (mux              ) [ 00000000000]
src_kernel_win_2_va_27 (select           ) [ 00001001000]
tmp_98                 (mux              ) [ 00000000000]
src_kernel_win_2_va_28 (select           ) [ 00001001000]
src_kernel_win_2_va_32 (load             ) [ 00000000000]
src_kernel_win_2_va_33 (load             ) [ 00000000000]
OP1_V_2_0_cast         (zext             ) [ 00000000000]
r_V_8_2                (sub              ) [ 00000000000]
tmp_472_2_0_cast       (sext             ) [ 00000000000]
OP1_V_2_0_1_cast       (zext             ) [ 00000000000]
r_V_8_2_0_1            (mul              ) [ 00000000000]
tmp_472_2_0_1_cast     (sext             ) [ 00000000000]
p_Val2_89_2_0_1        (add              ) [ 00001001000]
src_kernel_win_0_va_33 (load             ) [ 00000000000]
src_kernel_win_1_va_33 (load             ) [ 00000000000]
src_kernel_win_2_va_25 (load             ) [ 00000000000]
StgValue_362           (store            ) [ 00000000000]
StgValue_363           (store            ) [ 00000000000]
StgValue_364           (store            ) [ 00000000000]
StgValue_365           (store            ) [ 00000000000]
StgValue_366           (store            ) [ 00000000000]
StgValue_367           (store            ) [ 00000000000]
src_kernel_win_0_va_26 (load             ) [ 00000000000]
src_kernel_win_0_va_27 (load             ) [ 00000000000]
src_kernel_win_0_va_28 (load             ) [ 00000000000]
OP1_V_0_0_2_cast       (zext             ) [ 00000000000]
r_V_8_0_0_2            (mul              ) [ 00000000000]
tmp_472_0_0_2_cast_c   (sext             ) [ 00000000000]
p_Val2_89_0_0_2        (add              ) [ 00000000000]
p_Val2_89_0_0_2_ca     (sext             ) [ 00000000000]
OP1_V_0_1_cast         (zext             ) [ 00000000000]
r_V_8_0_1              (mul              ) [ 00000000000]
tmp_472_0_1_cast_cas   (sext             ) [ 00000000000]
tmp_149                (trunc            ) [ 00000000000]
tmp_150                (trunc            ) [ 00000000000]
p_Val2_89_0_1_1        (add              ) [ 00001000100]
OP1_V_0_1_2_cast       (zext             ) [ 00000000000]
r_V_8_0_1_2            (mul              ) [ 00001000100]
tmp_151                (trunc            ) [ 00000000000]
tmp_83                 (add              ) [ 00000000000]
OP1_V_0_2_cast         (zext             ) [ 00000000000]
r_V_8_0_2              (mul              ) [ 00000000000]
tmp_152                (trunc            ) [ 00001000100]
OP1_V_0_2_1_cast       (zext             ) [ 00000000000]
r_V_8_0_2_1            (mul              ) [ 00000000000]
tmp_153                (trunc            ) [ 00000000000]
tmp_472_0_2_2_cast_c   (zext             ) [ 00000000000]
tmp33                  (add              ) [ 00000000000]
tmp33_cast             (sext             ) [ 00000000000]
tmp32                  (add              ) [ 00001000100]
tmp34                  (add              ) [ 00001000100]
tmp36                  (add              ) [ 00001000100]
src_kernel_win_1_va_26 (load             ) [ 00000000000]
src_kernel_win_1_va_27 (load             ) [ 00000000000]
src_kernel_win_1_va_28 (load             ) [ 00000000000]
OP1_V_1_0_2_cast       (zext             ) [ 00000000000]
r_V_8_1_0_2            (mul              ) [ 00000000000]
tmp_472_1_0_2_cast_c   (sext             ) [ 00000000000]
p_Val2_89_1_0_2        (add              ) [ 00000000000]
p_Val2_89_1_0_2_ca     (sext             ) [ 00000000000]
OP1_V_1_1_cast         (zext             ) [ 00000000000]
r_V_8_1_1              (mul              ) [ 00000000000]
tmp_472_1_1_cast_cas   (sext             ) [ 00000000000]
tmp_158                (trunc            ) [ 00000000000]
tmp_159                (trunc            ) [ 00000000000]
p_Val2_89_1_1_1        (add              ) [ 00001000100]
OP1_V_1_1_2_cast       (zext             ) [ 00000000000]
r_V_8_1_1_2            (mul              ) [ 00001000100]
tmp_160                (trunc            ) [ 00000000000]
tmp_91                 (add              ) [ 00000000000]
OP1_V_1_2_cast         (zext             ) [ 00000000000]
r_V_8_1_2              (mul              ) [ 00000000000]
tmp_161                (trunc            ) [ 00001000100]
OP1_V_1_2_1_cast       (zext             ) [ 00000000000]
r_V_8_1_2_1            (mul              ) [ 00000000000]
tmp_162                (trunc            ) [ 00000000000]
tmp_472_1_2_2_cast_c   (zext             ) [ 00000000000]
tmp41                  (add              ) [ 00000000000]
tmp41_cast             (sext             ) [ 00000000000]
tmp40                  (add              ) [ 00001000100]
tmp42                  (add              ) [ 00001000100]
tmp44                  (add              ) [ 00001000100]
src_kernel_win_2_va_29 (load             ) [ 00000000000]
src_kernel_win_2_va_30 (load             ) [ 00000000000]
src_kernel_win_2_va_31 (load             ) [ 00000000000]
OP1_V_2_0_2_cast       (zext             ) [ 00000000000]
r_V_8_2_0_2            (mul              ) [ 00000000000]
tmp_472_2_0_2_cast_c   (sext             ) [ 00000000000]
p_Val2_89_2_0_2        (add              ) [ 00000000000]
p_Val2_89_2_0_2_ca     (sext             ) [ 00000000000]
OP1_V_2_1_cast         (zext             ) [ 00000000000]
r_V_8_2_1              (mul              ) [ 00000000000]
tmp_472_2_1_cast_cas   (sext             ) [ 00000000000]
tmp_167                (trunc            ) [ 00000000000]
tmp_168                (trunc            ) [ 00000000000]
p_Val2_89_2_1_1        (add              ) [ 00001000100]
OP1_V_2_1_2_cast       (zext             ) [ 00000000000]
r_V_8_2_1_2            (mul              ) [ 00001000100]
tmp_169                (trunc            ) [ 00000000000]
tmp_99                 (add              ) [ 00000000000]
OP1_V_2_2_cast         (zext             ) [ 00000000000]
r_V_8_2_2              (mul              ) [ 00000000000]
tmp_170                (trunc            ) [ 00001000100]
OP1_V_2_2_1_cast       (zext             ) [ 00000000000]
r_V_8_2_2_1            (mul              ) [ 00000000000]
tmp_171                (trunc            ) [ 00000000000]
tmp_472_2_2_2_cast_c   (zext             ) [ 00000000000]
tmp49                  (add              ) [ 00000000000]
tmp49_cast             (sext             ) [ 00000000000]
tmp48                  (add              ) [ 00001000100]
tmp50                  (add              ) [ 00001000100]
tmp52                  (add              ) [ 00001000100]
src_kernel_win_0_va_31 (load             ) [ 00000000000]
src_kernel_win_0_va_32 (load             ) [ 00000000000]
src_kernel_win_1_va_31 (load             ) [ 00000000000]
src_kernel_win_1_va_32 (load             ) [ 00000000000]
src_kernel_win_2_va_23 (load             ) [ 00000000000]
src_kernel_win_2_va_24 (load             ) [ 00000000000]
empty                  (specregionend    ) [ 00000000000]
StgValue_465           (store            ) [ 00000000000]
StgValue_466           (store            ) [ 00000000000]
StgValue_467           (store            ) [ 00000000000]
StgValue_468           (store            ) [ 00000000000]
StgValue_469           (store            ) [ 00000000000]
StgValue_470           (store            ) [ 00000000000]
StgValue_471           (store            ) [ 00000000000]
StgValue_472           (store            ) [ 00000000000]
StgValue_473           (store            ) [ 00000000000]
StgValue_474           (store            ) [ 00000000000]
StgValue_475           (store            ) [ 00000000000]
StgValue_476           (store            ) [ 00000000000]
StgValue_477           (br               ) [ 00011111111]
tmp31                  (add              ) [ 00000000000]
tmp32_cast             (sext             ) [ 00000000000]
p_Val2_27              (add              ) [ 00000000000]
isneg                  (bitselect        ) [ 00000000000]
tmp35                  (add              ) [ 00000000000]
p_Val2_7               (add              ) [ 00000000000]
tmp_84                 (partselect       ) [ 00000000000]
tmp_i_i                (xor              ) [ 00000000000]
not_i_i_i              (icmp             ) [ 00000000000]
overflow               (and              ) [ 00000000000]
p_mux_i_i_cast         (select           ) [ 00000000000]
tmp_i_i_78             (or               ) [ 00000000000]
p_Val2_33              (select           ) [ 00001000010]
tmp39                  (add              ) [ 00000000000]
tmp40_cast             (sext             ) [ 00000000000]
p_Val2_29              (add              ) [ 00000000000]
isneg_1                (bitselect        ) [ 00000000000]
tmp43                  (add              ) [ 00000000000]
p_Val2_8               (add              ) [ 00000000000]
tmp_92                 (partselect       ) [ 00000000000]
tmp_i_i4               (xor              ) [ 00000000000]
not_i_i_i5             (icmp             ) [ 00000000000]
overflow_1             (and              ) [ 00000000000]
p_mux_i_i7_cast        (select           ) [ 00000000000]
tmp_i_i8               (or               ) [ 00000000000]
p_Val2_34              (select           ) [ 00001000010]
tmp47                  (add              ) [ 00000000000]
tmp48_cast             (sext             ) [ 00000000000]
p_Val2_s               (add              ) [ 00000000000]
isneg_2                (bitselect        ) [ 00000000000]
tmp51                  (add              ) [ 00000000000]
p_Val2_31              (add              ) [ 00000000000]
tmp_100                (partselect       ) [ 00000000000]
tmp_i_i1               (xor              ) [ 00000000000]
not_i_i_i1             (icmp             ) [ 00000000000]
overflow_2             (and              ) [ 00000000000]
p_mux_i_i16_cast       (select           ) [ 00000000000]
tmp_i_i1_79            (or               ) [ 00000000000]
p_Val2_35              (select           ) [ 00001000010]
StgValue_517           (write            ) [ 00000000000]
StgValue_518           (br               ) [ 00000000000]
StgValue_519           (write            ) [ 00000000000]
StgValue_520           (br               ) [ 00000000000]
StgValue_521           (write            ) [ 00000000000]
StgValue_522           (br               ) [ 00000000000]
empty_80               (specregionend    ) [ 00000000000]
StgValue_524           (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_dst_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str563"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str564"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str565"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str566"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str567"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str568"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str570"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str571"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str572"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str573"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str574"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str575"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str577"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str578"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str579"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str580"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str581"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str582"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str605"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str606"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str607"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str608"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str609"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str610"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str612"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str613"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str614"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str615"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str616"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str617"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str619"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str620"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str621"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str622"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str623"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str624"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="208" class="1004" name="k_buf_0_val_3_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="k_buf_0_val_4_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="k_buf_0_val_5_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="k_buf_1_val_3_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_3/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="k_buf_1_val_4_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_4/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="k_buf_1_val_5_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_1_val_5/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="k_buf_2_val_3_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_3/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="k_buf_2_val_4_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_4/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="k_buf_2_val_5_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_2_val_5/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="src_kernel_win_0_va_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="src_kernel_win_0_va_18_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_18/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="src_kernel_win_0_va_19_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_19/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="src_kernel_win_0_va_20_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_20/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="src_kernel_win_0_va_21_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_21/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="src_kernel_win_0_va_22_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_22/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="src_kernel_win_1_va_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="src_kernel_win_1_va_18_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_18/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="src_kernel_win_1_va_19_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_19/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="src_kernel_win_1_va_20_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_20/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="src_kernel_win_1_va_21_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_21/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="src_kernel_win_1_va_22_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_1_va_22/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="src_kernel_win_2_va_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="src_kernel_win_2_va_18_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_18/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="src_kernel_win_2_va_19_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_19/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="src_kernel_win_2_va_20_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_20/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="src_kernel_win_2_va_21_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_21/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="src_kernel_win_2_va_22_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_2_va_22/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="right_border_buf_0_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="right_border_buf_0_15_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_15/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="right_border_buf_2_s_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_s/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="right_border_buf_0_16_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_16/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="right_border_buf_0_17_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_17/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="right_border_buf_2_12_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_12/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="right_border_buf_0_18_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_18/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="right_border_buf_0_19_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_19/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="right_border_buf_2_13_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_13/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="right_border_buf_1_s_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_s/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="right_border_buf_1_15_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_15/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="right_border_buf_2_14_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_14/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="right_border_buf_1_16_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_16/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="right_border_buf_1_17_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_17/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="right_border_buf_2_15_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_15/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="right_border_buf_1_18_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_18/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="right_border_buf_1_19_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_1_19/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="right_border_buf_2_16_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_2_16/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_kernel_val_2_V_1_s_read_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="0" index="1" bw="3" slack="0"/>
<pin id="391" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_s/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_kernel_val_2_V_0_s_read_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="2" slack="0"/>
<pin id="396" dir="0" index="1" bw="2" slack="0"/>
<pin id="397" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_s/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_kernel_val_1_V_2_s_read_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="4" slack="0"/>
<pin id="402" dir="0" index="1" bw="4" slack="0"/>
<pin id="403" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_s/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="p_kernel_val_1_V_0_s_read_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="0" index="1" bw="3" slack="0"/>
<pin id="409" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_s/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_kernel_val_0_V_2_s_read_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="2" slack="0"/>
<pin id="415" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_s/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_kernel_val_0_V_1_s_read_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="0" index="1" bw="2" slack="0"/>
<pin id="421" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_s/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_read_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_147/6 tmp_148/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_read_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="0"/>
<pin id="433" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_156/6 tmp_157/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_read_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_165/6 tmp_166/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="StgValue_517_write_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="0" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="0" index="2" bw="8" slack="1"/>
<pin id="446" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_517/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="StgValue_519_write_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="0" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="0"/>
<pin id="452" dir="0" index="2" bw="8" slack="1"/>
<pin id="453" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_519/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="StgValue_521_write_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="0" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="0"/>
<pin id="459" dir="0" index="2" bw="8" slack="1"/>
<pin id="460" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_521/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="k_buf_0_val_3_addr_gep_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="32" slack="0"/>
<pin id="467" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_access_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="11" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="0" slack="1"/>
<pin id="581" dir="0" index="4" bw="11" slack="0"/>
<pin id="582" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="583" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="3" bw="8" slack="0"/>
<pin id="584" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/5 StgValue_232/6 StgValue_240/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="k_buf_0_val_4_addr_gep_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="32" slack="0"/>
<pin id="479" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_access_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="0" slack="1"/>
<pin id="576" dir="0" index="4" bw="11" slack="0"/>
<pin id="577" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="578" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="3" bw="8" slack="0"/>
<pin id="579" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/5 StgValue_230/6 StgValue_238/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="k_buf_0_val_5_addr_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="32" slack="0"/>
<pin id="491" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_access_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="496" dir="0" index="2" bw="0" slack="1"/>
<pin id="571" dir="0" index="4" bw="11" slack="0"/>
<pin id="572" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="573" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="3" bw="8" slack="0"/>
<pin id="574" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/5 StgValue_228/6 StgValue_237/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="k_buf_1_val_3_addr_gep_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="32" slack="0"/>
<pin id="503" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_3_addr/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_access_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="508" dir="0" index="2" bw="0" slack="1"/>
<pin id="598" dir="0" index="4" bw="11" slack="0"/>
<pin id="599" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="600" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="3" bw="8" slack="0"/>
<pin id="601" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_1_val_3_load/5 StgValue_283/6 StgValue_291/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="k_buf_1_val_4_addr_gep_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="32" slack="0"/>
<pin id="515" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_4_addr/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_access_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="0"/>
<pin id="519" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="0" slack="1"/>
<pin id="593" dir="0" index="4" bw="11" slack="0"/>
<pin id="594" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="595" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="3" bw="8" slack="0"/>
<pin id="596" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_1_val_4_load/5 StgValue_281/6 StgValue_289/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="k_buf_1_val_5_addr_gep_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="32" slack="0"/>
<pin id="527" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_1_val_5_addr/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_access_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="11" slack="0"/>
<pin id="531" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="0" slack="1"/>
<pin id="588" dir="0" index="4" bw="11" slack="0"/>
<pin id="589" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="590" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="3" bw="8" slack="0"/>
<pin id="591" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_1_val_5_load/5 StgValue_279/6 StgValue_288/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="k_buf_2_val_3_addr_gep_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="32" slack="0"/>
<pin id="539" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_3_addr/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="grp_access_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="11" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="544" dir="0" index="2" bw="0" slack="1"/>
<pin id="615" dir="0" index="4" bw="11" slack="0"/>
<pin id="616" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="617" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="545" dir="1" index="3" bw="8" slack="0"/>
<pin id="618" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_2_val_3_load/5 StgValue_331/6 StgValue_336/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="k_buf_2_val_4_addr_gep_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="0" index="2" bw="32" slack="0"/>
<pin id="551" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_4_addr/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="grp_access_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="11" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="556" dir="0" index="2" bw="0" slack="1"/>
<pin id="610" dir="0" index="4" bw="11" slack="0"/>
<pin id="611" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="612" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="557" dir="1" index="3" bw="8" slack="0"/>
<pin id="613" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_2_val_4_load/5 StgValue_329/6 StgValue_334/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="k_buf_2_val_5_addr_gep_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="32" slack="0"/>
<pin id="563" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_2_val_5_addr/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="grp_access_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="11" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="568" dir="0" index="2" bw="0" slack="1"/>
<pin id="605" dir="0" index="4" bw="11" slack="0"/>
<pin id="606" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="607" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="569" dir="1" index="3" bw="8" slack="0"/>
<pin id="608" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_2_val_5_load/5 StgValue_327/6 StgValue_333/6 "/>
</bind>
</comp>

<comp id="622" class="1005" name="tmp_s_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="2" slack="1"/>
<pin id="624" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s (phireg) "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_s_phi_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="0"/>
<pin id="628" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="629" dir="0" index="2" bw="1" slack="1"/>
<pin id="630" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="631" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="633" class="1005" name="t_V_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="11" slack="1"/>
<pin id="635" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="637" class="1004" name="t_V_phi_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="640" dir="0" index="2" bw="11" slack="0"/>
<pin id="641" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="642" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="644" class="1005" name="t_V_3_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="11" slack="1"/>
<pin id="646" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="648" class="1004" name="t_V_3_phi_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="651" dir="0" index="2" bw="11" slack="0"/>
<pin id="652" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="653" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_32_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="2" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_33_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="2" slack="0"/>
<pin id="663" dir="0" index="1" bw="2" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="OP2_V_0_0_1_cast_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="1"/>
<pin id="669" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_0_1_cast/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="OP2_V_0_0_2_cast_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="2" slack="1"/>
<pin id="672" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_0_2_cast/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="OP2_V_0_1_cast_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="1"/>
<pin id="675" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_1_cast/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="OP2_V_0_1_2_cast_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="1"/>
<pin id="678" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_0_1_2_cast/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="OP2_V_0_2_cast_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="1"/>
<pin id="681" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_0_2_cast/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="OP2_V_0_2_1_cast_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="1"/>
<pin id="684" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_0_2_1_cast/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="t_V_cast_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="11" slack="0"/>
<pin id="687" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="exitcond390_i_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="11" slack="0"/>
<pin id="691" dir="0" index="1" bw="11" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond390_i/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="i_V_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="11" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_38_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="11" slack="0"/>
<pin id="703" dir="0" index="1" bw="11" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_384_0_0_not_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_384_0_0_not/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="10" slack="0"/>
<pin id="715" dir="0" index="1" bw="11" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="0" index="3" bw="5" slack="0"/>
<pin id="718" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="icmp_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="10" slack="0"/>
<pin id="725" dir="0" index="1" bw="10" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_40_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="11" slack="0"/>
<pin id="731" dir="0" index="1" bw="11" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_428_0_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="11" slack="0"/>
<pin id="737" dir="0" index="1" bw="11" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_428_0_1/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_41_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="11" slack="0"/>
<pin id="743" dir="0" index="1" bw="11" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_127_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="11" slack="0"/>
<pin id="749" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_127/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_42_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="11" slack="0"/>
<pin id="754" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_128_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="12" slack="0"/>
<pin id="760" dir="0" index="2" bw="5" slack="0"/>
<pin id="761" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_128/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="rev_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_44_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="12" slack="0"/>
<pin id="773" dir="0" index="1" bw="12" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="or_cond_i425_i_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i425_i/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_129_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="12" slack="0"/>
<pin id="786" dir="0" index="2" bw="5" slack="0"/>
<pin id="787" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_129/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="p_assign_7_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="11" slack="0"/>
<pin id="794" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7/3 "/>
</bind>
</comp>

<comp id="797" class="1004" name="p_p2_i426_i_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="12" slack="0"/>
<pin id="800" dir="0" index="2" bw="12" slack="0"/>
<pin id="801" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i426_i/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_46_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="12" slack="0"/>
<pin id="807" dir="0" index="1" bw="12" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_46/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_130_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="12" slack="0"/>
<pin id="813" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_130/3 "/>
</bind>
</comp>

<comp id="815" class="1004" name="p_assign_6_0_1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="2" slack="0"/>
<pin id="817" dir="0" index="1" bw="11" slack="0"/>
<pin id="818" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_0_1/3 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_131_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="12" slack="0"/>
<pin id="824" dir="0" index="2" bw="5" slack="0"/>
<pin id="825" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_131/3 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_132_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="12" slack="0"/>
<pin id="832" dir="0" index="2" bw="5" slack="0"/>
<pin id="833" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_132/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_133_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="11" slack="0"/>
<pin id="839" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_133/3 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp_134_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="2" slack="0"/>
<pin id="843" dir="0" index="1" bw="2" slack="0"/>
<pin id="844" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_134/3 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_135_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="12" slack="0"/>
<pin id="849" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_135/3 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_136_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="2" slack="0"/>
<pin id="854" dir="0" index="2" bw="2" slack="0"/>
<pin id="855" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_136/3 "/>
</bind>
</comp>

<comp id="859" class="1004" name="p_assign_6_0_2_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="3" slack="0"/>
<pin id="861" dir="0" index="1" bw="11" slack="0"/>
<pin id="862" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_0_2/3 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_137_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="12" slack="0"/>
<pin id="868" dir="0" index="2" bw="5" slack="0"/>
<pin id="869" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_137/3 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_138_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="12" slack="0"/>
<pin id="876" dir="0" index="2" bw="5" slack="0"/>
<pin id="877" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_138/3 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_139_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="11" slack="0"/>
<pin id="883" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_139/3 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_140_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2" slack="0"/>
<pin id="887" dir="0" index="1" bw="2" slack="0"/>
<pin id="888" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_140/3 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_141_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="12" slack="0"/>
<pin id="893" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_141/3 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_142_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="2" slack="0"/>
<pin id="898" dir="0" index="2" bw="2" slack="0"/>
<pin id="899" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_142/3 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_66_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="2" slack="0"/>
<pin id="905" dir="0" index="1" bw="2" slack="0"/>
<pin id="906" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_66/3 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_67_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="2" slack="0"/>
<pin id="912" dir="0" index="2" bw="2" slack="0"/>
<pin id="913" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_67/3 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_68_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="2" slack="0"/>
<pin id="920" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_68/3 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_69_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="2" slack="0"/>
<pin id="926" dir="0" index="2" bw="2" slack="0"/>
<pin id="927" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_69/3 "/>
</bind>
</comp>

<comp id="931" class="1004" name="row_assign_10_0_0_t_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="2" slack="0"/>
<pin id="933" dir="0" index="1" bw="2" slack="0"/>
<pin id="934" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_0_0_t/3 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_74_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="2" slack="0"/>
<pin id="939" dir="0" index="1" bw="2" slack="0"/>
<pin id="940" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_74/3 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_75_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="2" slack="0"/>
<pin id="946" dir="0" index="2" bw="2" slack="0"/>
<pin id="947" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_75/3 "/>
</bind>
</comp>

<comp id="951" class="1004" name="row_assign_10_0_1_t_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="2" slack="0"/>
<pin id="953" dir="0" index="1" bw="2" slack="0"/>
<pin id="954" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_0_1_t/3 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_80_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="2" slack="0"/>
<pin id="960" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_80/3 "/>
</bind>
</comp>

<comp id="963" class="1004" name="tmp_81_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="0"/>
<pin id="965" dir="0" index="1" bw="2" slack="0"/>
<pin id="966" dir="0" index="2" bw="2" slack="0"/>
<pin id="967" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_81/3 "/>
</bind>
</comp>

<comp id="971" class="1004" name="row_assign_10_0_2_t_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="2" slack="0"/>
<pin id="973" dir="0" index="1" bw="2" slack="0"/>
<pin id="974" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_0_2_t/3 "/>
</bind>
</comp>

<comp id="977" class="1004" name="t_V_3_cast_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="11" slack="0"/>
<pin id="979" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_3_cast/4 "/>
</bind>
</comp>

<comp id="981" class="1004" name="exitcond389_i_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="11" slack="0"/>
<pin id="983" dir="0" index="1" bw="11" slack="0"/>
<pin id="984" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond389_i/4 "/>
</bind>
</comp>

<comp id="987" class="1004" name="j_V_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="11" slack="0"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/4 "/>
</bind>
</comp>

<comp id="993" class="1004" name="tmp_143_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="10" slack="0"/>
<pin id="995" dir="0" index="1" bw="11" slack="0"/>
<pin id="996" dir="0" index="2" bw="1" slack="0"/>
<pin id="997" dir="0" index="3" bw="5" slack="0"/>
<pin id="998" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_143/4 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="icmp2_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="10" slack="0"/>
<pin id="1005" dir="0" index="1" bw="10" slack="0"/>
<pin id="1006" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/4 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="ImagLoc_x_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="11" slack="0"/>
<pin id="1012" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/4 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="ImagLoc_x_cast_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="12" slack="0"/>
<pin id="1017" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ImagLoc_x_cast/4 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_144_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="12" slack="0"/>
<pin id="1022" dir="0" index="2" bw="5" slack="0"/>
<pin id="1023" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_144/4 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="rev2_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/4 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_51_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="12" slack="0"/>
<pin id="1035" dir="0" index="1" bw="12" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="or_cond_i_i_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/4 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_145_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="0"/>
<pin id="1047" dir="0" index="1" bw="12" slack="0"/>
<pin id="1048" dir="0" index="2" bw="5" slack="0"/>
<pin id="1049" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_145/4 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="p_assign_1_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="0"/>
<pin id="1055" dir="0" index="1" bw="11" slack="0"/>
<pin id="1056" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/4 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="p_p2_i_i_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="0"/>
<pin id="1061" dir="0" index="1" bw="12" slack="0"/>
<pin id="1062" dir="0" index="2" bw="12" slack="0"/>
<pin id="1063" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/4 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="p_p2_i_i_cast_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="12" slack="0"/>
<pin id="1069" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast/4 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_53_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="12" slack="0"/>
<pin id="1073" dir="0" index="1" bw="12" slack="0"/>
<pin id="1074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="p_assign_2_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="13" slack="0"/>
<pin id="1079" dir="0" index="1" bw="12" slack="0"/>
<pin id="1080" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/4 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="p_p2_i_i_p_assign_2_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="14" slack="0"/>
<pin id="1086" dir="0" index="2" bw="14" slack="0"/>
<pin id="1087" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i_p_assign_2/4 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="x_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="14" slack="0"/>
<pin id="1094" dir="0" index="2" bw="14" slack="0"/>
<pin id="1095" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_146_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="14" slack="0"/>
<pin id="1101" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_146/4 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="brmerge_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="1"/>
<pin id="1106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/4 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="or_cond_i_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="1"/>
<pin id="1110" dir="0" index="1" bw="1" slack="0"/>
<pin id="1111" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/4 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="x_cast_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="14" slack="1"/>
<pin id="1115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_cast/5 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp_61_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="14" slack="0"/>
<pin id="1118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61/5 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="right_border_buf_2_17_load_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="8" slack="4"/>
<pin id="1131" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_17/6 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="right_border_buf_2_18_load_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="4"/>
<pin id="1134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_18/6 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="right_border_buf_2_19_load_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="8" slack="4"/>
<pin id="1137" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_19/6 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="right_border_buf_0_20_load_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="8" slack="4"/>
<pin id="1140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_20/6 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="right_border_buf_0_21_load_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="4"/>
<pin id="1143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_21/6 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="right_border_buf_0_22_load_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="8" slack="4"/>
<pin id="1146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_22/6 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="right_border_buf_0_23_load_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="8" slack="4"/>
<pin id="1149" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_23/6 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="right_border_buf_0_24_load_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="4"/>
<pin id="1152" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_24/6 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="right_border_buf_0_25_load_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="8" slack="4"/>
<pin id="1155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_25/6 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="col_assign_3_0_t_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="2" slack="2"/>
<pin id="1158" dir="0" index="1" bw="2" slack="0"/>
<pin id="1159" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_3_0_t/6 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp_62_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="8" slack="0"/>
<pin id="1163" dir="0" index="1" bw="8" slack="0"/>
<pin id="1164" dir="0" index="2" bw="8" slack="0"/>
<pin id="1165" dir="0" index="3" bw="1" slack="0"/>
<pin id="1166" dir="0" index="4" bw="2" slack="0"/>
<pin id="1167" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_62/6 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="col_buf_0_val_0_0_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="2"/>
<pin id="1175" dir="0" index="1" bw="8" slack="0"/>
<pin id="1176" dir="0" index="2" bw="8" slack="0"/>
<pin id="1177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/6 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="tmp_63_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="8" slack="0"/>
<pin id="1182" dir="0" index="1" bw="8" slack="0"/>
<pin id="1183" dir="0" index="2" bw="8" slack="0"/>
<pin id="1184" dir="0" index="3" bw="1" slack="0"/>
<pin id="1185" dir="0" index="4" bw="2" slack="0"/>
<pin id="1186" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_63/6 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="col_buf_0_val_1_0_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="2"/>
<pin id="1194" dir="0" index="1" bw="8" slack="0"/>
<pin id="1195" dir="0" index="2" bw="8" slack="0"/>
<pin id="1196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/6 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="tmp_64_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="0"/>
<pin id="1201" dir="0" index="1" bw="8" slack="0"/>
<pin id="1202" dir="0" index="2" bw="8" slack="0"/>
<pin id="1203" dir="0" index="3" bw="1" slack="0"/>
<pin id="1204" dir="0" index="4" bw="2" slack="0"/>
<pin id="1205" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_64/6 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="col_buf_0_val_2_0_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="2"/>
<pin id="1213" dir="0" index="1" bw="8" slack="0"/>
<pin id="1214" dir="0" index="2" bw="8" slack="0"/>
<pin id="1215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/6 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="right_border_buf_0_26_load_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="8" slack="4"/>
<pin id="1220" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_26/6 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="right_border_buf_0_27_load_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="4"/>
<pin id="1223" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_27/6 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="right_border_buf_0_28_load_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="4"/>
<pin id="1226" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_28/6 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="StgValue_241_store_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="0"/>
<pin id="1229" dir="0" index="1" bw="8" slack="4"/>
<pin id="1230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_241/6 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="StgValue_242_store_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="8" slack="0"/>
<pin id="1234" dir="0" index="1" bw="8" slack="4"/>
<pin id="1235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_242/6 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="StgValue_243_store_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="8" slack="0"/>
<pin id="1239" dir="0" index="1" bw="8" slack="4"/>
<pin id="1240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_243/6 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="StgValue_244_store_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="8" slack="0"/>
<pin id="1244" dir="0" index="1" bw="8" slack="4"/>
<pin id="1245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_244/6 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="StgValue_245_store_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="0"/>
<pin id="1249" dir="0" index="1" bw="8" slack="4"/>
<pin id="1250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_245/6 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="StgValue_246_store_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="8" slack="0"/>
<pin id="1254" dir="0" index="1" bw="8" slack="4"/>
<pin id="1255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_246/6 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="tmp_70_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="8" slack="0"/>
<pin id="1259" dir="0" index="1" bw="8" slack="0"/>
<pin id="1260" dir="0" index="2" bw="8" slack="0"/>
<pin id="1261" dir="0" index="3" bw="8" slack="0"/>
<pin id="1262" dir="0" index="4" bw="2" slack="3"/>
<pin id="1263" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_70/6 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="src_kernel_win_0_va_23_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="3"/>
<pin id="1270" dir="0" index="1" bw="8" slack="0"/>
<pin id="1271" dir="0" index="2" bw="8" slack="0"/>
<pin id="1272" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_23/6 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="tmp_76_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="0"/>
<pin id="1277" dir="0" index="1" bw="8" slack="0"/>
<pin id="1278" dir="0" index="2" bw="8" slack="0"/>
<pin id="1279" dir="0" index="3" bw="8" slack="0"/>
<pin id="1280" dir="0" index="4" bw="2" slack="3"/>
<pin id="1281" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="src_kernel_win_0_va_24_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="1" slack="3"/>
<pin id="1288" dir="0" index="1" bw="8" slack="0"/>
<pin id="1289" dir="0" index="2" bw="8" slack="0"/>
<pin id="1290" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_24/6 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="tmp_82_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="8" slack="0"/>
<pin id="1295" dir="0" index="1" bw="8" slack="0"/>
<pin id="1296" dir="0" index="2" bw="8" slack="0"/>
<pin id="1297" dir="0" index="3" bw="8" slack="0"/>
<pin id="1298" dir="0" index="4" bw="2" slack="3"/>
<pin id="1299" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_82/6 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="src_kernel_win_0_va_25_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="3"/>
<pin id="1306" dir="0" index="1" bw="8" slack="0"/>
<pin id="1307" dir="0" index="2" bw="8" slack="0"/>
<pin id="1308" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_25/6 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="src_kernel_win_0_va_29_load_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="8" slack="4"/>
<pin id="1313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_29/6 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="src_kernel_win_0_va_30_load_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="8" slack="4"/>
<pin id="1316" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_30/6 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="OP1_V_0_0_cast_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="8" slack="0"/>
<pin id="1319" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_0_cast/6 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="r_V_8_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="0"/>
<pin id="1323" dir="0" index="1" bw="8" slack="0"/>
<pin id="1324" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_8/6 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="tmp_472_0_0_cast_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="9" slack="0"/>
<pin id="1329" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_472_0_0_cast/6 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="OP1_V_0_0_1_cast_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="8" slack="0"/>
<pin id="1333" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_0_1_cast/6 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="right_border_buf_1_20_load_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="8" slack="4"/>
<pin id="1337" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_20/6 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="right_border_buf_1_21_load_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="8" slack="4"/>
<pin id="1340" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_21/6 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="right_border_buf_1_22_load_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="8" slack="4"/>
<pin id="1343" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_22/6 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="right_border_buf_1_23_load_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="8" slack="4"/>
<pin id="1346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_23/6 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="right_border_buf_1_24_load_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="8" slack="4"/>
<pin id="1349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_24/6 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="right_border_buf_1_25_load_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="8" slack="4"/>
<pin id="1352" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_25/6 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="tmp_85_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="8" slack="0"/>
<pin id="1355" dir="0" index="1" bw="8" slack="0"/>
<pin id="1356" dir="0" index="2" bw="8" slack="0"/>
<pin id="1357" dir="0" index="3" bw="1" slack="0"/>
<pin id="1358" dir="0" index="4" bw="2" slack="0"/>
<pin id="1359" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_85/6 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="col_buf_1_val_0_0_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="1" slack="2"/>
<pin id="1367" dir="0" index="1" bw="8" slack="0"/>
<pin id="1368" dir="0" index="2" bw="8" slack="0"/>
<pin id="1369" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_1_val_0_0/6 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="tmp_86_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="8" slack="0"/>
<pin id="1374" dir="0" index="1" bw="8" slack="0"/>
<pin id="1375" dir="0" index="2" bw="8" slack="0"/>
<pin id="1376" dir="0" index="3" bw="1" slack="0"/>
<pin id="1377" dir="0" index="4" bw="2" slack="0"/>
<pin id="1378" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_86/6 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="col_buf_1_val_1_0_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="2"/>
<pin id="1386" dir="0" index="1" bw="8" slack="0"/>
<pin id="1387" dir="0" index="2" bw="8" slack="0"/>
<pin id="1388" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_1_val_1_0/6 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="tmp_87_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="8" slack="0"/>
<pin id="1393" dir="0" index="1" bw="8" slack="0"/>
<pin id="1394" dir="0" index="2" bw="8" slack="0"/>
<pin id="1395" dir="0" index="3" bw="1" slack="0"/>
<pin id="1396" dir="0" index="4" bw="2" slack="0"/>
<pin id="1397" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_87/6 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="col_buf_1_val_2_0_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="1" slack="2"/>
<pin id="1405" dir="0" index="1" bw="8" slack="0"/>
<pin id="1406" dir="0" index="2" bw="8" slack="0"/>
<pin id="1407" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_1_val_2_0/6 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="right_border_buf_1_26_load_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="8" slack="4"/>
<pin id="1412" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_26/6 "/>
</bind>
</comp>

<comp id="1413" class="1004" name="right_border_buf_1_27_load_fu_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="8" slack="4"/>
<pin id="1415" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_27/6 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="right_border_buf_1_28_load_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="8" slack="4"/>
<pin id="1418" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_1_28/6 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="StgValue_292_store_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="8" slack="0"/>
<pin id="1421" dir="0" index="1" bw="8" slack="4"/>
<pin id="1422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_292/6 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="StgValue_293_store_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="8" slack="0"/>
<pin id="1426" dir="0" index="1" bw="8" slack="4"/>
<pin id="1427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_293/6 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="StgValue_294_store_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="8" slack="0"/>
<pin id="1431" dir="0" index="1" bw="8" slack="4"/>
<pin id="1432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_294/6 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="StgValue_295_store_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="8" slack="0"/>
<pin id="1436" dir="0" index="1" bw="8" slack="4"/>
<pin id="1437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_295/6 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="StgValue_296_store_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="8" slack="0"/>
<pin id="1441" dir="0" index="1" bw="8" slack="4"/>
<pin id="1442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_296/6 "/>
</bind>
</comp>

<comp id="1444" class="1004" name="StgValue_297_store_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="8" slack="0"/>
<pin id="1446" dir="0" index="1" bw="8" slack="4"/>
<pin id="1447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_297/6 "/>
</bind>
</comp>

<comp id="1449" class="1004" name="tmp_88_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="8" slack="0"/>
<pin id="1451" dir="0" index="1" bw="8" slack="0"/>
<pin id="1452" dir="0" index="2" bw="8" slack="0"/>
<pin id="1453" dir="0" index="3" bw="8" slack="0"/>
<pin id="1454" dir="0" index="4" bw="2" slack="3"/>
<pin id="1455" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_88/6 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="src_kernel_win_1_va_23_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="1" slack="3"/>
<pin id="1462" dir="0" index="1" bw="8" slack="0"/>
<pin id="1463" dir="0" index="2" bw="8" slack="0"/>
<pin id="1464" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_va_23/6 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="tmp_89_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="8" slack="0"/>
<pin id="1469" dir="0" index="1" bw="8" slack="0"/>
<pin id="1470" dir="0" index="2" bw="8" slack="0"/>
<pin id="1471" dir="0" index="3" bw="8" slack="0"/>
<pin id="1472" dir="0" index="4" bw="2" slack="3"/>
<pin id="1473" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_89/6 "/>
</bind>
</comp>

<comp id="1478" class="1004" name="src_kernel_win_1_va_24_fu_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="1" slack="3"/>
<pin id="1480" dir="0" index="1" bw="8" slack="0"/>
<pin id="1481" dir="0" index="2" bw="8" slack="0"/>
<pin id="1482" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_va_24/6 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="tmp_90_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="8" slack="0"/>
<pin id="1487" dir="0" index="1" bw="8" slack="0"/>
<pin id="1488" dir="0" index="2" bw="8" slack="0"/>
<pin id="1489" dir="0" index="3" bw="8" slack="0"/>
<pin id="1490" dir="0" index="4" bw="2" slack="3"/>
<pin id="1491" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_90/6 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="src_kernel_win_1_va_25_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="3"/>
<pin id="1498" dir="0" index="1" bw="8" slack="0"/>
<pin id="1499" dir="0" index="2" bw="8" slack="0"/>
<pin id="1500" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_1_va_25/6 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="src_kernel_win_1_va_29_load_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="8" slack="4"/>
<pin id="1505" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_29/6 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="src_kernel_win_1_va_30_load_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="8" slack="4"/>
<pin id="1508" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_30/6 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="OP1_V_1_0_cast_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="8" slack="0"/>
<pin id="1511" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_0_cast/6 "/>
</bind>
</comp>

<comp id="1513" class="1004" name="r_V_8_1_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="1" slack="0"/>
<pin id="1515" dir="0" index="1" bw="8" slack="0"/>
<pin id="1516" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_8_1/6 "/>
</bind>
</comp>

<comp id="1519" class="1004" name="tmp_472_1_0_cast_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="9" slack="0"/>
<pin id="1521" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_472_1_0_cast/6 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="OP1_V_1_0_1_cast_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="8" slack="0"/>
<pin id="1525" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_0_1_cast/6 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="right_border_buf_2_20_load_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="8" slack="4"/>
<pin id="1529" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_20/6 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="right_border_buf_2_21_load_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="8" slack="4"/>
<pin id="1532" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_21/6 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="right_border_buf_2_22_load_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="8" slack="4"/>
<pin id="1535" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_2_22/6 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="tmp_93_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="8" slack="0"/>
<pin id="1538" dir="0" index="1" bw="8" slack="0"/>
<pin id="1539" dir="0" index="2" bw="8" slack="0"/>
<pin id="1540" dir="0" index="3" bw="1" slack="0"/>
<pin id="1541" dir="0" index="4" bw="2" slack="0"/>
<pin id="1542" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_93/6 "/>
</bind>
</comp>

<comp id="1548" class="1004" name="col_buf_2_val_0_0_fu_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="1" slack="2"/>
<pin id="1550" dir="0" index="1" bw="8" slack="0"/>
<pin id="1551" dir="0" index="2" bw="8" slack="0"/>
<pin id="1552" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_2_val_0_0/6 "/>
</bind>
</comp>

<comp id="1555" class="1004" name="tmp_94_fu_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="8" slack="0"/>
<pin id="1557" dir="0" index="1" bw="8" slack="0"/>
<pin id="1558" dir="0" index="2" bw="8" slack="0"/>
<pin id="1559" dir="0" index="3" bw="1" slack="0"/>
<pin id="1560" dir="0" index="4" bw="2" slack="0"/>
<pin id="1561" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_94/6 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="col_buf_2_val_1_0_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="1" slack="2"/>
<pin id="1569" dir="0" index="1" bw="8" slack="0"/>
<pin id="1570" dir="0" index="2" bw="8" slack="0"/>
<pin id="1571" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_2_val_1_0/6 "/>
</bind>
</comp>

<comp id="1574" class="1004" name="tmp_95_fu_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="8" slack="0"/>
<pin id="1576" dir="0" index="1" bw="8" slack="0"/>
<pin id="1577" dir="0" index="2" bw="8" slack="0"/>
<pin id="1578" dir="0" index="3" bw="1" slack="0"/>
<pin id="1579" dir="0" index="4" bw="2" slack="0"/>
<pin id="1580" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_95/6 "/>
</bind>
</comp>

<comp id="1586" class="1004" name="col_buf_2_val_2_0_fu_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="1" slack="2"/>
<pin id="1588" dir="0" index="1" bw="8" slack="0"/>
<pin id="1589" dir="0" index="2" bw="8" slack="0"/>
<pin id="1590" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_2_val_2_0/6 "/>
</bind>
</comp>

<comp id="1593" class="1004" name="StgValue_337_store_fu_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="8" slack="0"/>
<pin id="1595" dir="0" index="1" bw="8" slack="4"/>
<pin id="1596" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_337/6 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="StgValue_338_store_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="8" slack="0"/>
<pin id="1600" dir="0" index="1" bw="8" slack="4"/>
<pin id="1601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_338/6 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="StgValue_339_store_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="8" slack="0"/>
<pin id="1605" dir="0" index="1" bw="8" slack="4"/>
<pin id="1606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_339/6 "/>
</bind>
</comp>

<comp id="1608" class="1004" name="StgValue_340_store_fu_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="8" slack="0"/>
<pin id="1610" dir="0" index="1" bw="8" slack="4"/>
<pin id="1611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_340/6 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="StgValue_341_store_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="8" slack="0"/>
<pin id="1615" dir="0" index="1" bw="8" slack="4"/>
<pin id="1616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_341/6 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="StgValue_342_store_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="8" slack="0"/>
<pin id="1620" dir="0" index="1" bw="8" slack="4"/>
<pin id="1621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_342/6 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="tmp_96_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="8" slack="0"/>
<pin id="1625" dir="0" index="1" bw="8" slack="0"/>
<pin id="1626" dir="0" index="2" bw="8" slack="0"/>
<pin id="1627" dir="0" index="3" bw="8" slack="0"/>
<pin id="1628" dir="0" index="4" bw="2" slack="3"/>
<pin id="1629" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_96/6 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="src_kernel_win_2_va_26_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="1" slack="3"/>
<pin id="1636" dir="0" index="1" bw="8" slack="0"/>
<pin id="1637" dir="0" index="2" bw="8" slack="0"/>
<pin id="1638" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_va_26/6 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="tmp_97_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="8" slack="0"/>
<pin id="1643" dir="0" index="1" bw="8" slack="0"/>
<pin id="1644" dir="0" index="2" bw="8" slack="0"/>
<pin id="1645" dir="0" index="3" bw="8" slack="0"/>
<pin id="1646" dir="0" index="4" bw="2" slack="3"/>
<pin id="1647" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_97/6 "/>
</bind>
</comp>

<comp id="1652" class="1004" name="src_kernel_win_2_va_27_fu_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="1" slack="3"/>
<pin id="1654" dir="0" index="1" bw="8" slack="0"/>
<pin id="1655" dir="0" index="2" bw="8" slack="0"/>
<pin id="1656" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_va_27/6 "/>
</bind>
</comp>

<comp id="1659" class="1004" name="tmp_98_fu_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="8" slack="0"/>
<pin id="1661" dir="0" index="1" bw="8" slack="0"/>
<pin id="1662" dir="0" index="2" bw="8" slack="0"/>
<pin id="1663" dir="0" index="3" bw="8" slack="0"/>
<pin id="1664" dir="0" index="4" bw="2" slack="3"/>
<pin id="1665" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_98/6 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="src_kernel_win_2_va_28_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="1" slack="3"/>
<pin id="1672" dir="0" index="1" bw="8" slack="0"/>
<pin id="1673" dir="0" index="2" bw="8" slack="0"/>
<pin id="1674" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_2_va_28/6 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="src_kernel_win_2_va_32_load_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="8" slack="4"/>
<pin id="1679" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_32/6 "/>
</bind>
</comp>

<comp id="1680" class="1004" name="src_kernel_win_2_va_33_load_fu_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="8" slack="4"/>
<pin id="1682" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_33/6 "/>
</bind>
</comp>

<comp id="1683" class="1004" name="OP1_V_2_0_cast_fu_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="8" slack="0"/>
<pin id="1685" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_0_cast/6 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="r_V_8_2_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="1" slack="0"/>
<pin id="1689" dir="0" index="1" bw="8" slack="0"/>
<pin id="1690" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_8_2/6 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="tmp_472_2_0_cast_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="9" slack="0"/>
<pin id="1695" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_472_2_0_cast/6 "/>
</bind>
</comp>

<comp id="1697" class="1004" name="OP1_V_2_0_1_cast_fu_1697">
<pin_list>
<pin id="1698" dir="0" index="0" bw="8" slack="0"/>
<pin id="1699" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_0_1_cast/6 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="src_kernel_win_0_va_33_load_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="8" slack="4"/>
<pin id="1703" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_33/6 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="src_kernel_win_1_va_33_load_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="8" slack="4"/>
<pin id="1706" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_33/6 "/>
</bind>
</comp>

<comp id="1707" class="1004" name="src_kernel_win_2_va_25_load_fu_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="8" slack="4"/>
<pin id="1709" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_25/6 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="StgValue_362_store_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="8" slack="0"/>
<pin id="1712" dir="0" index="1" bw="8" slack="4"/>
<pin id="1713" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_362/6 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="StgValue_363_store_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="8" slack="0"/>
<pin id="1717" dir="0" index="1" bw="8" slack="4"/>
<pin id="1718" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_363/6 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="StgValue_364_store_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="8" slack="0"/>
<pin id="1722" dir="0" index="1" bw="8" slack="4"/>
<pin id="1723" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_364/6 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="StgValue_365_store_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="8" slack="0"/>
<pin id="1727" dir="0" index="1" bw="8" slack="4"/>
<pin id="1728" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_365/6 "/>
</bind>
</comp>

<comp id="1730" class="1004" name="StgValue_366_store_fu_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="8" slack="0"/>
<pin id="1732" dir="0" index="1" bw="8" slack="4"/>
<pin id="1733" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_366/6 "/>
</bind>
</comp>

<comp id="1735" class="1004" name="StgValue_367_store_fu_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="8" slack="0"/>
<pin id="1737" dir="0" index="1" bw="8" slack="4"/>
<pin id="1738" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_367/6 "/>
</bind>
</comp>

<comp id="1740" class="1004" name="src_kernel_win_0_va_26_load_fu_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="8" slack="5"/>
<pin id="1742" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_26/7 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="src_kernel_win_0_va_27_load_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="8" slack="5"/>
<pin id="1745" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_27/7 "/>
</bind>
</comp>

<comp id="1746" class="1004" name="src_kernel_win_0_va_28_load_fu_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="8" slack="5"/>
<pin id="1748" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_28/7 "/>
</bind>
</comp>

<comp id="1749" class="1004" name="OP1_V_0_0_2_cast_fu_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="8" slack="1"/>
<pin id="1751" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_0_2_cast/7 "/>
</bind>
</comp>

<comp id="1752" class="1004" name="p_Val2_89_0_0_2_ca_fu_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="11" slack="0"/>
<pin id="1754" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_89_0_0_2_ca/7 "/>
</bind>
</comp>

<comp id="1755" class="1004" name="OP1_V_0_1_cast_fu_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="8" slack="0"/>
<pin id="1757" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_1_cast/7 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="r_V_8_0_1_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="3" slack="5"/>
<pin id="1761" dir="0" index="1" bw="8" slack="0"/>
<pin id="1762" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_0_1/7 "/>
</bind>
</comp>

<comp id="1764" class="1004" name="tmp_472_0_1_cast_cas_fu_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="11" slack="0"/>
<pin id="1766" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_472_0_1_cast_cas/7 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="tmp_149_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="11" slack="0"/>
<pin id="1770" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_149/7 "/>
</bind>
</comp>

<comp id="1772" class="1004" name="tmp_150_fu_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="11" slack="0"/>
<pin id="1774" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_150/7 "/>
</bind>
</comp>

<comp id="1775" class="1004" name="p_Val2_89_0_1_1_fu_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="11" slack="0"/>
<pin id="1777" dir="0" index="1" bw="11" slack="0"/>
<pin id="1778" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_89_0_1_1/7 "/>
</bind>
</comp>

<comp id="1781" class="1004" name="OP1_V_0_1_2_cast_fu_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="8" slack="1"/>
<pin id="1783" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_1_2_cast/7 "/>
</bind>
</comp>

<comp id="1784" class="1004" name="r_V_8_0_1_2_fu_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="4" slack="5"/>
<pin id="1786" dir="0" index="1" bw="8" slack="0"/>
<pin id="1787" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_0_1_2/7 "/>
</bind>
</comp>

<comp id="1789" class="1004" name="tmp_151_fu_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="12" slack="0"/>
<pin id="1791" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_151/7 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="tmp_83_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="8" slack="0"/>
<pin id="1795" dir="0" index="1" bw="8" slack="0"/>
<pin id="1796" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_83/7 "/>
</bind>
</comp>

<comp id="1799" class="1004" name="OP1_V_0_2_cast_fu_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="8" slack="0"/>
<pin id="1801" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_2_cast/7 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="r_V_8_0_2_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="2" slack="5"/>
<pin id="1805" dir="0" index="1" bw="8" slack="0"/>
<pin id="1806" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_0_2/7 "/>
</bind>
</comp>

<comp id="1808" class="1004" name="tmp_152_fu_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="10" slack="0"/>
<pin id="1810" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_152/7 "/>
</bind>
</comp>

<comp id="1812" class="1004" name="OP1_V_0_2_1_cast_fu_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="8" slack="0"/>
<pin id="1814" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_0_2_1_cast/7 "/>
</bind>
</comp>

<comp id="1816" class="1004" name="r_V_8_0_2_1_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="3" slack="5"/>
<pin id="1818" dir="0" index="1" bw="8" slack="0"/>
<pin id="1819" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_0_2_1/7 "/>
</bind>
</comp>

<comp id="1821" class="1004" name="tmp_153_fu_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="11" slack="0"/>
<pin id="1823" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_153/7 "/>
</bind>
</comp>

<comp id="1825" class="1004" name="tmp_472_0_2_2_cast_c_fu_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="8" slack="1"/>
<pin id="1827" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_472_0_2_2_cast_c/7 "/>
</bind>
</comp>

<comp id="1828" class="1004" name="tmp33_fu_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="8" slack="0"/>
<pin id="1830" dir="0" index="1" bw="10" slack="0"/>
<pin id="1831" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp33/7 "/>
</bind>
</comp>

<comp id="1834" class="1004" name="tmp33_cast_fu_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="10" slack="0"/>
<pin id="1836" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp33_cast/7 "/>
</bind>
</comp>

<comp id="1838" class="1004" name="tmp32_fu_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="11" slack="0"/>
<pin id="1840" dir="0" index="1" bw="10" slack="0"/>
<pin id="1841" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp32/7 "/>
</bind>
</comp>

<comp id="1844" class="1004" name="tmp34_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="8" slack="0"/>
<pin id="1846" dir="0" index="1" bw="8" slack="0"/>
<pin id="1847" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp34/7 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="tmp36_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="8" slack="1"/>
<pin id="1852" dir="0" index="1" bw="8" slack="0"/>
<pin id="1853" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp36/7 "/>
</bind>
</comp>

<comp id="1855" class="1004" name="src_kernel_win_1_va_26_load_fu_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="8" slack="5"/>
<pin id="1857" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_26/7 "/>
</bind>
</comp>

<comp id="1858" class="1004" name="src_kernel_win_1_va_27_load_fu_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="8" slack="5"/>
<pin id="1860" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_27/7 "/>
</bind>
</comp>

<comp id="1861" class="1004" name="src_kernel_win_1_va_28_load_fu_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="8" slack="5"/>
<pin id="1863" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_28/7 "/>
</bind>
</comp>

<comp id="1864" class="1004" name="OP1_V_1_0_2_cast_fu_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="8" slack="1"/>
<pin id="1866" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_0_2_cast/7 "/>
</bind>
</comp>

<comp id="1867" class="1004" name="p_Val2_89_1_0_2_ca_fu_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="11" slack="0"/>
<pin id="1869" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_89_1_0_2_ca/7 "/>
</bind>
</comp>

<comp id="1870" class="1004" name="OP1_V_1_1_cast_fu_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="8" slack="0"/>
<pin id="1872" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_1_cast/7 "/>
</bind>
</comp>

<comp id="1874" class="1004" name="r_V_8_1_1_fu_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="3" slack="5"/>
<pin id="1876" dir="0" index="1" bw="8" slack="0"/>
<pin id="1877" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_1_1/7 "/>
</bind>
</comp>

<comp id="1879" class="1004" name="tmp_472_1_1_cast_cas_fu_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="11" slack="0"/>
<pin id="1881" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_472_1_1_cast_cas/7 "/>
</bind>
</comp>

<comp id="1883" class="1004" name="tmp_158_fu_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="11" slack="0"/>
<pin id="1885" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_158/7 "/>
</bind>
</comp>

<comp id="1887" class="1004" name="tmp_159_fu_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="11" slack="0"/>
<pin id="1889" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_159/7 "/>
</bind>
</comp>

<comp id="1890" class="1004" name="p_Val2_89_1_1_1_fu_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="11" slack="0"/>
<pin id="1892" dir="0" index="1" bw="11" slack="0"/>
<pin id="1893" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_89_1_1_1/7 "/>
</bind>
</comp>

<comp id="1896" class="1004" name="OP1_V_1_1_2_cast_fu_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="8" slack="1"/>
<pin id="1898" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_1_2_cast/7 "/>
</bind>
</comp>

<comp id="1899" class="1004" name="r_V_8_1_1_2_fu_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="4" slack="5"/>
<pin id="1901" dir="0" index="1" bw="8" slack="0"/>
<pin id="1902" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_1_1_2/7 "/>
</bind>
</comp>

<comp id="1904" class="1004" name="tmp_160_fu_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="12" slack="0"/>
<pin id="1906" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_160/7 "/>
</bind>
</comp>

<comp id="1908" class="1004" name="tmp_91_fu_1908">
<pin_list>
<pin id="1909" dir="0" index="0" bw="8" slack="0"/>
<pin id="1910" dir="0" index="1" bw="8" slack="0"/>
<pin id="1911" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_91/7 "/>
</bind>
</comp>

<comp id="1914" class="1004" name="OP1_V_1_2_cast_fu_1914">
<pin_list>
<pin id="1915" dir="0" index="0" bw="8" slack="0"/>
<pin id="1916" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_2_cast/7 "/>
</bind>
</comp>

<comp id="1918" class="1004" name="r_V_8_1_2_fu_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="2" slack="5"/>
<pin id="1920" dir="0" index="1" bw="8" slack="0"/>
<pin id="1921" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_1_2/7 "/>
</bind>
</comp>

<comp id="1923" class="1004" name="tmp_161_fu_1923">
<pin_list>
<pin id="1924" dir="0" index="0" bw="10" slack="0"/>
<pin id="1925" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_161/7 "/>
</bind>
</comp>

<comp id="1927" class="1004" name="OP1_V_1_2_1_cast_fu_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="8" slack="0"/>
<pin id="1929" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1_2_1_cast/7 "/>
</bind>
</comp>

<comp id="1931" class="1004" name="r_V_8_1_2_1_fu_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="3" slack="5"/>
<pin id="1933" dir="0" index="1" bw="8" slack="0"/>
<pin id="1934" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_1_2_1/7 "/>
</bind>
</comp>

<comp id="1936" class="1004" name="tmp_162_fu_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="11" slack="0"/>
<pin id="1938" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_162/7 "/>
</bind>
</comp>

<comp id="1940" class="1004" name="tmp_472_1_2_2_cast_c_fu_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="8" slack="1"/>
<pin id="1942" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_472_1_2_2_cast_c/7 "/>
</bind>
</comp>

<comp id="1943" class="1004" name="tmp41_fu_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="8" slack="0"/>
<pin id="1945" dir="0" index="1" bw="10" slack="0"/>
<pin id="1946" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp41/7 "/>
</bind>
</comp>

<comp id="1949" class="1004" name="tmp41_cast_fu_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="10" slack="0"/>
<pin id="1951" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp41_cast/7 "/>
</bind>
</comp>

<comp id="1953" class="1004" name="tmp40_fu_1953">
<pin_list>
<pin id="1954" dir="0" index="0" bw="11" slack="0"/>
<pin id="1955" dir="0" index="1" bw="10" slack="0"/>
<pin id="1956" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp40/7 "/>
</bind>
</comp>

<comp id="1959" class="1004" name="tmp42_fu_1959">
<pin_list>
<pin id="1960" dir="0" index="0" bw="8" slack="0"/>
<pin id="1961" dir="0" index="1" bw="8" slack="0"/>
<pin id="1962" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp42/7 "/>
</bind>
</comp>

<comp id="1965" class="1004" name="tmp44_fu_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="8" slack="1"/>
<pin id="1967" dir="0" index="1" bw="8" slack="0"/>
<pin id="1968" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp44/7 "/>
</bind>
</comp>

<comp id="1970" class="1004" name="src_kernel_win_2_va_29_load_fu_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="8" slack="5"/>
<pin id="1972" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_29/7 "/>
</bind>
</comp>

<comp id="1973" class="1004" name="src_kernel_win_2_va_30_load_fu_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="8" slack="5"/>
<pin id="1975" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_30/7 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="src_kernel_win_2_va_31_load_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="8" slack="5"/>
<pin id="1978" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_31/7 "/>
</bind>
</comp>

<comp id="1979" class="1004" name="OP1_V_2_0_2_cast_fu_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="8" slack="1"/>
<pin id="1981" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_0_2_cast/7 "/>
</bind>
</comp>

<comp id="1982" class="1004" name="p_Val2_89_2_0_2_ca_fu_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="11" slack="0"/>
<pin id="1984" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_89_2_0_2_ca/7 "/>
</bind>
</comp>

<comp id="1985" class="1004" name="OP1_V_2_1_cast_fu_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="8" slack="0"/>
<pin id="1987" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_1_cast/7 "/>
</bind>
</comp>

<comp id="1989" class="1004" name="r_V_8_2_1_fu_1989">
<pin_list>
<pin id="1990" dir="0" index="0" bw="3" slack="5"/>
<pin id="1991" dir="0" index="1" bw="8" slack="0"/>
<pin id="1992" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_2_1/7 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="tmp_472_2_1_cast_cas_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="11" slack="0"/>
<pin id="1996" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_472_2_1_cast_cas/7 "/>
</bind>
</comp>

<comp id="1998" class="1004" name="tmp_167_fu_1998">
<pin_list>
<pin id="1999" dir="0" index="0" bw="11" slack="0"/>
<pin id="2000" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_167/7 "/>
</bind>
</comp>

<comp id="2002" class="1004" name="tmp_168_fu_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="11" slack="0"/>
<pin id="2004" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_168/7 "/>
</bind>
</comp>

<comp id="2005" class="1004" name="p_Val2_89_2_1_1_fu_2005">
<pin_list>
<pin id="2006" dir="0" index="0" bw="11" slack="0"/>
<pin id="2007" dir="0" index="1" bw="11" slack="0"/>
<pin id="2008" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_89_2_1_1/7 "/>
</bind>
</comp>

<comp id="2011" class="1004" name="OP1_V_2_1_2_cast_fu_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="8" slack="1"/>
<pin id="2013" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_1_2_cast/7 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="r_V_8_2_1_2_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="4" slack="5"/>
<pin id="2016" dir="0" index="1" bw="8" slack="0"/>
<pin id="2017" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_2_1_2/7 "/>
</bind>
</comp>

<comp id="2019" class="1004" name="tmp_169_fu_2019">
<pin_list>
<pin id="2020" dir="0" index="0" bw="12" slack="0"/>
<pin id="2021" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_169/7 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="tmp_99_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="8" slack="0"/>
<pin id="2025" dir="0" index="1" bw="8" slack="0"/>
<pin id="2026" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_99/7 "/>
</bind>
</comp>

<comp id="2029" class="1004" name="OP1_V_2_2_cast_fu_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="8" slack="0"/>
<pin id="2031" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_2_cast/7 "/>
</bind>
</comp>

<comp id="2033" class="1004" name="r_V_8_2_2_fu_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="2" slack="5"/>
<pin id="2035" dir="0" index="1" bw="8" slack="0"/>
<pin id="2036" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_2_2/7 "/>
</bind>
</comp>

<comp id="2038" class="1004" name="tmp_170_fu_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="10" slack="0"/>
<pin id="2040" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_170/7 "/>
</bind>
</comp>

<comp id="2042" class="1004" name="OP1_V_2_2_1_cast_fu_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="8" slack="0"/>
<pin id="2044" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_2_2_1_cast/7 "/>
</bind>
</comp>

<comp id="2046" class="1004" name="r_V_8_2_2_1_fu_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="3" slack="5"/>
<pin id="2048" dir="0" index="1" bw="8" slack="0"/>
<pin id="2049" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8_2_2_1/7 "/>
</bind>
</comp>

<comp id="2051" class="1004" name="tmp_171_fu_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="11" slack="0"/>
<pin id="2053" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_171/7 "/>
</bind>
</comp>

<comp id="2055" class="1004" name="tmp_472_2_2_2_cast_c_fu_2055">
<pin_list>
<pin id="2056" dir="0" index="0" bw="8" slack="1"/>
<pin id="2057" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_472_2_2_2_cast_c/7 "/>
</bind>
</comp>

<comp id="2058" class="1004" name="tmp49_fu_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="8" slack="0"/>
<pin id="2060" dir="0" index="1" bw="10" slack="0"/>
<pin id="2061" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp49/7 "/>
</bind>
</comp>

<comp id="2064" class="1004" name="tmp49_cast_fu_2064">
<pin_list>
<pin id="2065" dir="0" index="0" bw="10" slack="0"/>
<pin id="2066" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp49_cast/7 "/>
</bind>
</comp>

<comp id="2068" class="1004" name="tmp48_fu_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="11" slack="0"/>
<pin id="2070" dir="0" index="1" bw="10" slack="0"/>
<pin id="2071" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp48/7 "/>
</bind>
</comp>

<comp id="2074" class="1004" name="tmp50_fu_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="8" slack="0"/>
<pin id="2076" dir="0" index="1" bw="8" slack="0"/>
<pin id="2077" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp50/7 "/>
</bind>
</comp>

<comp id="2080" class="1004" name="tmp52_fu_2080">
<pin_list>
<pin id="2081" dir="0" index="0" bw="8" slack="1"/>
<pin id="2082" dir="0" index="1" bw="8" slack="0"/>
<pin id="2083" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp52/7 "/>
</bind>
</comp>

<comp id="2085" class="1004" name="src_kernel_win_0_va_31_load_fu_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="8" slack="5"/>
<pin id="2087" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_31/7 "/>
</bind>
</comp>

<comp id="2088" class="1004" name="src_kernel_win_0_va_32_load_fu_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="8" slack="5"/>
<pin id="2090" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_32/7 "/>
</bind>
</comp>

<comp id="2091" class="1004" name="src_kernel_win_1_va_31_load_fu_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="8" slack="5"/>
<pin id="2093" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_31/7 "/>
</bind>
</comp>

<comp id="2094" class="1004" name="src_kernel_win_1_va_32_load_fu_2094">
<pin_list>
<pin id="2095" dir="0" index="0" bw="8" slack="5"/>
<pin id="2096" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_1_va_32/7 "/>
</bind>
</comp>

<comp id="2097" class="1004" name="src_kernel_win_2_va_23_load_fu_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="8" slack="5"/>
<pin id="2099" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_23/7 "/>
</bind>
</comp>

<comp id="2100" class="1004" name="src_kernel_win_2_va_24_load_fu_2100">
<pin_list>
<pin id="2101" dir="0" index="0" bw="8" slack="5"/>
<pin id="2102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_2_va_24/7 "/>
</bind>
</comp>

<comp id="2103" class="1004" name="StgValue_465_store_fu_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="8" slack="0"/>
<pin id="2105" dir="0" index="1" bw="8" slack="5"/>
<pin id="2106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_465/7 "/>
</bind>
</comp>

<comp id="2108" class="1004" name="StgValue_466_store_fu_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="8" slack="1"/>
<pin id="2110" dir="0" index="1" bw="8" slack="5"/>
<pin id="2111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_466/7 "/>
</bind>
</comp>

<comp id="2112" class="1004" name="StgValue_467_store_fu_2112">
<pin_list>
<pin id="2113" dir="0" index="0" bw="8" slack="0"/>
<pin id="2114" dir="0" index="1" bw="8" slack="5"/>
<pin id="2115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_467/7 "/>
</bind>
</comp>

<comp id="2117" class="1004" name="StgValue_468_store_fu_2117">
<pin_list>
<pin id="2118" dir="0" index="0" bw="8" slack="1"/>
<pin id="2119" dir="0" index="1" bw="8" slack="5"/>
<pin id="2120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_468/7 "/>
</bind>
</comp>

<comp id="2121" class="1004" name="StgValue_469_store_fu_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="8" slack="0"/>
<pin id="2123" dir="0" index="1" bw="8" slack="5"/>
<pin id="2124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_469/7 "/>
</bind>
</comp>

<comp id="2126" class="1004" name="StgValue_470_store_fu_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="8" slack="1"/>
<pin id="2128" dir="0" index="1" bw="8" slack="5"/>
<pin id="2129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_470/7 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="StgValue_471_store_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="8" slack="0"/>
<pin id="2132" dir="0" index="1" bw="8" slack="5"/>
<pin id="2133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_471/7 "/>
</bind>
</comp>

<comp id="2135" class="1004" name="StgValue_472_store_fu_2135">
<pin_list>
<pin id="2136" dir="0" index="0" bw="8" slack="1"/>
<pin id="2137" dir="0" index="1" bw="8" slack="5"/>
<pin id="2138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_472/7 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="StgValue_473_store_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="8" slack="0"/>
<pin id="2141" dir="0" index="1" bw="8" slack="5"/>
<pin id="2142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_473/7 "/>
</bind>
</comp>

<comp id="2144" class="1004" name="StgValue_474_store_fu_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="8" slack="1"/>
<pin id="2146" dir="0" index="1" bw="8" slack="5"/>
<pin id="2147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_474/7 "/>
</bind>
</comp>

<comp id="2148" class="1004" name="StgValue_475_store_fu_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="8" slack="0"/>
<pin id="2150" dir="0" index="1" bw="8" slack="5"/>
<pin id="2151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_475/7 "/>
</bind>
</comp>

<comp id="2153" class="1004" name="StgValue_476_store_fu_2153">
<pin_list>
<pin id="2154" dir="0" index="0" bw="8" slack="1"/>
<pin id="2155" dir="0" index="1" bw="8" slack="5"/>
<pin id="2156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_476/7 "/>
</bind>
</comp>

<comp id="2157" class="1004" name="tmp31_fu_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="12" slack="1"/>
<pin id="2159" dir="0" index="1" bw="12" slack="1"/>
<pin id="2160" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp31/8 "/>
</bind>
</comp>

<comp id="2161" class="1004" name="tmp32_cast_fu_2161">
<pin_list>
<pin id="2162" dir="0" index="0" bw="11" slack="1"/>
<pin id="2163" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp32_cast/8 "/>
</bind>
</comp>

<comp id="2164" class="1004" name="p_Val2_27_fu_2164">
<pin_list>
<pin id="2165" dir="0" index="0" bw="12" slack="0"/>
<pin id="2166" dir="0" index="1" bw="11" slack="0"/>
<pin id="2167" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_27/8 "/>
</bind>
</comp>

<comp id="2170" class="1004" name="isneg_fu_2170">
<pin_list>
<pin id="2171" dir="0" index="0" bw="1" slack="0"/>
<pin id="2172" dir="0" index="1" bw="12" slack="0"/>
<pin id="2173" dir="0" index="2" bw="5" slack="0"/>
<pin id="2174" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/8 "/>
</bind>
</comp>

<comp id="2178" class="1004" name="tmp35_fu_2178">
<pin_list>
<pin id="2179" dir="0" index="0" bw="8" slack="1"/>
<pin id="2180" dir="0" index="1" bw="8" slack="1"/>
<pin id="2181" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp35/8 "/>
</bind>
</comp>

<comp id="2182" class="1004" name="p_Val2_7_fu_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="8" slack="1"/>
<pin id="2184" dir="0" index="1" bw="8" slack="0"/>
<pin id="2185" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/8 "/>
</bind>
</comp>

<comp id="2187" class="1004" name="tmp_84_fu_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="4" slack="0"/>
<pin id="2189" dir="0" index="1" bw="12" slack="0"/>
<pin id="2190" dir="0" index="2" bw="5" slack="0"/>
<pin id="2191" dir="0" index="3" bw="5" slack="0"/>
<pin id="2192" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_84/8 "/>
</bind>
</comp>

<comp id="2197" class="1004" name="tmp_i_i_fu_2197">
<pin_list>
<pin id="2198" dir="0" index="0" bw="1" slack="0"/>
<pin id="2199" dir="0" index="1" bw="1" slack="0"/>
<pin id="2200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i/8 "/>
</bind>
</comp>

<comp id="2203" class="1004" name="not_i_i_i_fu_2203">
<pin_list>
<pin id="2204" dir="0" index="0" bw="4" slack="0"/>
<pin id="2205" dir="0" index="1" bw="4" slack="0"/>
<pin id="2206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i_i/8 "/>
</bind>
</comp>

<comp id="2209" class="1004" name="overflow_fu_2209">
<pin_list>
<pin id="2210" dir="0" index="0" bw="1" slack="0"/>
<pin id="2211" dir="0" index="1" bw="1" slack="0"/>
<pin id="2212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/8 "/>
</bind>
</comp>

<comp id="2215" class="1004" name="p_mux_i_i_cast_fu_2215">
<pin_list>
<pin id="2216" dir="0" index="0" bw="1" slack="0"/>
<pin id="2217" dir="0" index="1" bw="8" slack="0"/>
<pin id="2218" dir="0" index="2" bw="8" slack="0"/>
<pin id="2219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i_cast/8 "/>
</bind>
</comp>

<comp id="2223" class="1004" name="tmp_i_i_78_fu_2223">
<pin_list>
<pin id="2224" dir="0" index="0" bw="1" slack="0"/>
<pin id="2225" dir="0" index="1" bw="1" slack="0"/>
<pin id="2226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_i_78/8 "/>
</bind>
</comp>

<comp id="2229" class="1004" name="p_Val2_33_fu_2229">
<pin_list>
<pin id="2230" dir="0" index="0" bw="1" slack="0"/>
<pin id="2231" dir="0" index="1" bw="8" slack="0"/>
<pin id="2232" dir="0" index="2" bw="8" slack="0"/>
<pin id="2233" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_33/8 "/>
</bind>
</comp>

<comp id="2237" class="1004" name="tmp39_fu_2237">
<pin_list>
<pin id="2238" dir="0" index="0" bw="12" slack="1"/>
<pin id="2239" dir="0" index="1" bw="12" slack="1"/>
<pin id="2240" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp39/8 "/>
</bind>
</comp>

<comp id="2241" class="1004" name="tmp40_cast_fu_2241">
<pin_list>
<pin id="2242" dir="0" index="0" bw="11" slack="1"/>
<pin id="2243" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp40_cast/8 "/>
</bind>
</comp>

<comp id="2244" class="1004" name="p_Val2_29_fu_2244">
<pin_list>
<pin id="2245" dir="0" index="0" bw="12" slack="0"/>
<pin id="2246" dir="0" index="1" bw="11" slack="0"/>
<pin id="2247" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_29/8 "/>
</bind>
</comp>

<comp id="2250" class="1004" name="isneg_1_fu_2250">
<pin_list>
<pin id="2251" dir="0" index="0" bw="1" slack="0"/>
<pin id="2252" dir="0" index="1" bw="12" slack="0"/>
<pin id="2253" dir="0" index="2" bw="5" slack="0"/>
<pin id="2254" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_1/8 "/>
</bind>
</comp>

<comp id="2258" class="1004" name="tmp43_fu_2258">
<pin_list>
<pin id="2259" dir="0" index="0" bw="8" slack="1"/>
<pin id="2260" dir="0" index="1" bw="8" slack="1"/>
<pin id="2261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp43/8 "/>
</bind>
</comp>

<comp id="2262" class="1004" name="p_Val2_8_fu_2262">
<pin_list>
<pin id="2263" dir="0" index="0" bw="8" slack="1"/>
<pin id="2264" dir="0" index="1" bw="8" slack="0"/>
<pin id="2265" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/8 "/>
</bind>
</comp>

<comp id="2267" class="1004" name="tmp_92_fu_2267">
<pin_list>
<pin id="2268" dir="0" index="0" bw="4" slack="0"/>
<pin id="2269" dir="0" index="1" bw="12" slack="0"/>
<pin id="2270" dir="0" index="2" bw="5" slack="0"/>
<pin id="2271" dir="0" index="3" bw="5" slack="0"/>
<pin id="2272" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_92/8 "/>
</bind>
</comp>

<comp id="2277" class="1004" name="tmp_i_i4_fu_2277">
<pin_list>
<pin id="2278" dir="0" index="0" bw="1" slack="0"/>
<pin id="2279" dir="0" index="1" bw="1" slack="0"/>
<pin id="2280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i4/8 "/>
</bind>
</comp>

<comp id="2283" class="1004" name="not_i_i_i5_fu_2283">
<pin_list>
<pin id="2284" dir="0" index="0" bw="4" slack="0"/>
<pin id="2285" dir="0" index="1" bw="4" slack="0"/>
<pin id="2286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i_i5/8 "/>
</bind>
</comp>

<comp id="2289" class="1004" name="overflow_1_fu_2289">
<pin_list>
<pin id="2290" dir="0" index="0" bw="1" slack="0"/>
<pin id="2291" dir="0" index="1" bw="1" slack="0"/>
<pin id="2292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/8 "/>
</bind>
</comp>

<comp id="2295" class="1004" name="p_mux_i_i7_cast_fu_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="1" slack="0"/>
<pin id="2297" dir="0" index="1" bw="8" slack="0"/>
<pin id="2298" dir="0" index="2" bw="8" slack="0"/>
<pin id="2299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i7_cast/8 "/>
</bind>
</comp>

<comp id="2303" class="1004" name="tmp_i_i8_fu_2303">
<pin_list>
<pin id="2304" dir="0" index="0" bw="1" slack="0"/>
<pin id="2305" dir="0" index="1" bw="1" slack="0"/>
<pin id="2306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_i8/8 "/>
</bind>
</comp>

<comp id="2309" class="1004" name="p_Val2_34_fu_2309">
<pin_list>
<pin id="2310" dir="0" index="0" bw="1" slack="0"/>
<pin id="2311" dir="0" index="1" bw="8" slack="0"/>
<pin id="2312" dir="0" index="2" bw="8" slack="0"/>
<pin id="2313" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_34/8 "/>
</bind>
</comp>

<comp id="2317" class="1004" name="tmp47_fu_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="12" slack="1"/>
<pin id="2319" dir="0" index="1" bw="12" slack="1"/>
<pin id="2320" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp47/8 "/>
</bind>
</comp>

<comp id="2321" class="1004" name="tmp48_cast_fu_2321">
<pin_list>
<pin id="2322" dir="0" index="0" bw="11" slack="1"/>
<pin id="2323" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp48_cast/8 "/>
</bind>
</comp>

<comp id="2324" class="1004" name="p_Val2_s_fu_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="12" slack="0"/>
<pin id="2326" dir="0" index="1" bw="11" slack="0"/>
<pin id="2327" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/8 "/>
</bind>
</comp>

<comp id="2330" class="1004" name="isneg_2_fu_2330">
<pin_list>
<pin id="2331" dir="0" index="0" bw="1" slack="0"/>
<pin id="2332" dir="0" index="1" bw="12" slack="0"/>
<pin id="2333" dir="0" index="2" bw="5" slack="0"/>
<pin id="2334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_2/8 "/>
</bind>
</comp>

<comp id="2338" class="1004" name="tmp51_fu_2338">
<pin_list>
<pin id="2339" dir="0" index="0" bw="8" slack="1"/>
<pin id="2340" dir="0" index="1" bw="8" slack="1"/>
<pin id="2341" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp51/8 "/>
</bind>
</comp>

<comp id="2342" class="1004" name="p_Val2_31_fu_2342">
<pin_list>
<pin id="2343" dir="0" index="0" bw="8" slack="1"/>
<pin id="2344" dir="0" index="1" bw="8" slack="0"/>
<pin id="2345" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_31/8 "/>
</bind>
</comp>

<comp id="2347" class="1004" name="tmp_100_fu_2347">
<pin_list>
<pin id="2348" dir="0" index="0" bw="4" slack="0"/>
<pin id="2349" dir="0" index="1" bw="12" slack="0"/>
<pin id="2350" dir="0" index="2" bw="5" slack="0"/>
<pin id="2351" dir="0" index="3" bw="5" slack="0"/>
<pin id="2352" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_100/8 "/>
</bind>
</comp>

<comp id="2357" class="1004" name="tmp_i_i1_fu_2357">
<pin_list>
<pin id="2358" dir="0" index="0" bw="1" slack="0"/>
<pin id="2359" dir="0" index="1" bw="1" slack="0"/>
<pin id="2360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i1/8 "/>
</bind>
</comp>

<comp id="2363" class="1004" name="not_i_i_i1_fu_2363">
<pin_list>
<pin id="2364" dir="0" index="0" bw="4" slack="0"/>
<pin id="2365" dir="0" index="1" bw="4" slack="0"/>
<pin id="2366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i_i1/8 "/>
</bind>
</comp>

<comp id="2369" class="1004" name="overflow_2_fu_2369">
<pin_list>
<pin id="2370" dir="0" index="0" bw="1" slack="0"/>
<pin id="2371" dir="0" index="1" bw="1" slack="0"/>
<pin id="2372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/8 "/>
</bind>
</comp>

<comp id="2375" class="1004" name="p_mux_i_i16_cast_fu_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="1" slack="0"/>
<pin id="2377" dir="0" index="1" bw="8" slack="0"/>
<pin id="2378" dir="0" index="2" bw="8" slack="0"/>
<pin id="2379" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i16_cast/8 "/>
</bind>
</comp>

<comp id="2383" class="1004" name="tmp_i_i1_79_fu_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="1" slack="0"/>
<pin id="2385" dir="0" index="1" bw="1" slack="0"/>
<pin id="2386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_i_i1_79/8 "/>
</bind>
</comp>

<comp id="2389" class="1004" name="p_Val2_35_fu_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="1" slack="0"/>
<pin id="2391" dir="0" index="1" bw="8" slack="0"/>
<pin id="2392" dir="0" index="2" bw="8" slack="0"/>
<pin id="2393" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_35/8 "/>
</bind>
</comp>

<comp id="2397" class="1007" name="grp_fu_2397">
<pin_list>
<pin id="2398" dir="0" index="0" bw="2" slack="4"/>
<pin id="2399" dir="0" index="1" bw="8" slack="0"/>
<pin id="2400" dir="0" index="2" bw="9" slack="0"/>
<pin id="2401" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_0_0_1/6 tmp_472_0_0_1_cast/6 p_Val2_89_0_0_1/6 "/>
</bind>
</comp>

<comp id="2404" class="1007" name="grp_fu_2404">
<pin_list>
<pin id="2405" dir="0" index="0" bw="2" slack="4"/>
<pin id="2406" dir="0" index="1" bw="8" slack="0"/>
<pin id="2407" dir="0" index="2" bw="9" slack="0"/>
<pin id="2408" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_1_0_1/6 tmp_472_1_0_1_cast/6 p_Val2_89_1_0_1/6 "/>
</bind>
</comp>

<comp id="2411" class="1007" name="grp_fu_2411">
<pin_list>
<pin id="2412" dir="0" index="0" bw="2" slack="4"/>
<pin id="2413" dir="0" index="1" bw="8" slack="0"/>
<pin id="2414" dir="0" index="2" bw="9" slack="0"/>
<pin id="2415" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_2_0_1/6 tmp_472_2_0_1_cast/6 p_Val2_89_2_0_1/6 "/>
</bind>
</comp>

<comp id="2418" class="1007" name="grp_fu_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="2" slack="5"/>
<pin id="2420" dir="0" index="1" bw="8" slack="0"/>
<pin id="2421" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="2422" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_0_0_2/7 tmp_472_0_0_2_cast_c/7 p_Val2_89_0_0_2/7 "/>
</bind>
</comp>

<comp id="2426" class="1007" name="grp_fu_2426">
<pin_list>
<pin id="2427" dir="0" index="0" bw="2" slack="5"/>
<pin id="2428" dir="0" index="1" bw="8" slack="0"/>
<pin id="2429" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="2430" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_1_0_2/7 tmp_472_1_0_2_cast_c/7 p_Val2_89_1_0_2/7 "/>
</bind>
</comp>

<comp id="2434" class="1007" name="grp_fu_2434">
<pin_list>
<pin id="2435" dir="0" index="0" bw="2" slack="5"/>
<pin id="2436" dir="0" index="1" bw="8" slack="0"/>
<pin id="2437" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="2438" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_8_2_0_2/7 tmp_472_2_0_2_cast_c/7 p_Val2_89_2_0_2/7 "/>
</bind>
</comp>

<comp id="2442" class="1005" name="p_kernel_val_2_V_1_s_reg_2442">
<pin_list>
<pin id="2443" dir="0" index="0" bw="3" slack="1"/>
<pin id="2444" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_2_V_1_s "/>
</bind>
</comp>

<comp id="2447" class="1005" name="p_kernel_val_2_V_0_s_reg_2447">
<pin_list>
<pin id="2448" dir="0" index="0" bw="2" slack="1"/>
<pin id="2449" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_2_V_0_s "/>
</bind>
</comp>

<comp id="2452" class="1005" name="p_kernel_val_1_V_2_s_reg_2452">
<pin_list>
<pin id="2453" dir="0" index="0" bw="4" slack="1"/>
<pin id="2454" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_1_V_2_s "/>
</bind>
</comp>

<comp id="2457" class="1005" name="p_kernel_val_1_V_0_s_reg_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="3" slack="1"/>
<pin id="2459" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_1_V_0_s "/>
</bind>
</comp>

<comp id="2462" class="1005" name="p_kernel_val_0_V_2_s_reg_2462">
<pin_list>
<pin id="2463" dir="0" index="0" bw="2" slack="1"/>
<pin id="2464" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_0_V_2_s "/>
</bind>
</comp>

<comp id="2467" class="1005" name="p_kernel_val_0_V_1_s_reg_2467">
<pin_list>
<pin id="2468" dir="0" index="0" bw="2" slack="1"/>
<pin id="2469" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_kernel_val_0_V_1_s "/>
</bind>
</comp>

<comp id="2472" class="1005" name="tmp_32_reg_2472">
<pin_list>
<pin id="2473" dir="0" index="0" bw="2" slack="0"/>
<pin id="2474" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="2480" class="1005" name="src_kernel_win_0_va_reg_2480">
<pin_list>
<pin id="2481" dir="0" index="0" bw="8" slack="5"/>
<pin id="2482" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="2487" class="1005" name="src_kernel_win_0_va_18_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="8" slack="5"/>
<pin id="2489" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_18 "/>
</bind>
</comp>

<comp id="2493" class="1005" name="src_kernel_win_0_va_19_reg_2493">
<pin_list>
<pin id="2494" dir="0" index="0" bw="8" slack="5"/>
<pin id="2495" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_19 "/>
</bind>
</comp>

<comp id="2499" class="1005" name="src_kernel_win_0_va_20_reg_2499">
<pin_list>
<pin id="2500" dir="0" index="0" bw="8" slack="5"/>
<pin id="2501" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_20 "/>
</bind>
</comp>

<comp id="2505" class="1005" name="src_kernel_win_0_va_21_reg_2505">
<pin_list>
<pin id="2506" dir="0" index="0" bw="8" slack="4"/>
<pin id="2507" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_21 "/>
</bind>
</comp>

<comp id="2512" class="1005" name="src_kernel_win_0_va_22_reg_2512">
<pin_list>
<pin id="2513" dir="0" index="0" bw="8" slack="4"/>
<pin id="2514" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_22 "/>
</bind>
</comp>

<comp id="2518" class="1005" name="src_kernel_win_1_va_reg_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="8" slack="5"/>
<pin id="2520" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va "/>
</bind>
</comp>

<comp id="2525" class="1005" name="src_kernel_win_1_va_18_reg_2525">
<pin_list>
<pin id="2526" dir="0" index="0" bw="8" slack="5"/>
<pin id="2527" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_18 "/>
</bind>
</comp>

<comp id="2531" class="1005" name="src_kernel_win_1_va_19_reg_2531">
<pin_list>
<pin id="2532" dir="0" index="0" bw="8" slack="5"/>
<pin id="2533" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_19 "/>
</bind>
</comp>

<comp id="2537" class="1005" name="src_kernel_win_1_va_20_reg_2537">
<pin_list>
<pin id="2538" dir="0" index="0" bw="8" slack="5"/>
<pin id="2539" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_20 "/>
</bind>
</comp>

<comp id="2543" class="1005" name="src_kernel_win_1_va_21_reg_2543">
<pin_list>
<pin id="2544" dir="0" index="0" bw="8" slack="4"/>
<pin id="2545" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_21 "/>
</bind>
</comp>

<comp id="2550" class="1005" name="src_kernel_win_1_va_22_reg_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="8" slack="4"/>
<pin id="2552" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_22 "/>
</bind>
</comp>

<comp id="2556" class="1005" name="src_kernel_win_2_va_reg_2556">
<pin_list>
<pin id="2557" dir="0" index="0" bw="8" slack="5"/>
<pin id="2558" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va "/>
</bind>
</comp>

<comp id="2563" class="1005" name="src_kernel_win_2_va_18_reg_2563">
<pin_list>
<pin id="2564" dir="0" index="0" bw="8" slack="5"/>
<pin id="2565" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_18 "/>
</bind>
</comp>

<comp id="2569" class="1005" name="src_kernel_win_2_va_19_reg_2569">
<pin_list>
<pin id="2570" dir="0" index="0" bw="8" slack="5"/>
<pin id="2571" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_19 "/>
</bind>
</comp>

<comp id="2575" class="1005" name="src_kernel_win_2_va_20_reg_2575">
<pin_list>
<pin id="2576" dir="0" index="0" bw="8" slack="5"/>
<pin id="2577" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_20 "/>
</bind>
</comp>

<comp id="2581" class="1005" name="src_kernel_win_2_va_21_reg_2581">
<pin_list>
<pin id="2582" dir="0" index="0" bw="8" slack="4"/>
<pin id="2583" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_21 "/>
</bind>
</comp>

<comp id="2588" class="1005" name="src_kernel_win_2_va_22_reg_2588">
<pin_list>
<pin id="2589" dir="0" index="0" bw="8" slack="4"/>
<pin id="2590" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_22 "/>
</bind>
</comp>

<comp id="2594" class="1005" name="right_border_buf_0_s_reg_2594">
<pin_list>
<pin id="2595" dir="0" index="0" bw="8" slack="4"/>
<pin id="2596" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="2601" class="1005" name="right_border_buf_0_15_reg_2601">
<pin_list>
<pin id="2602" dir="0" index="0" bw="8" slack="4"/>
<pin id="2603" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_15 "/>
</bind>
</comp>

<comp id="2607" class="1005" name="right_border_buf_2_s_reg_2607">
<pin_list>
<pin id="2608" dir="0" index="0" bw="8" slack="4"/>
<pin id="2609" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_2_s "/>
</bind>
</comp>

<comp id="2613" class="1005" name="right_border_buf_0_16_reg_2613">
<pin_list>
<pin id="2614" dir="0" index="0" bw="8" slack="4"/>
<pin id="2615" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_16 "/>
</bind>
</comp>

<comp id="2620" class="1005" name="right_border_buf_0_17_reg_2620">
<pin_list>
<pin id="2621" dir="0" index="0" bw="8" slack="4"/>
<pin id="2622" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_17 "/>
</bind>
</comp>

<comp id="2626" class="1005" name="right_border_buf_2_12_reg_2626">
<pin_list>
<pin id="2627" dir="0" index="0" bw="8" slack="4"/>
<pin id="2628" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_2_12 "/>
</bind>
</comp>

<comp id="2632" class="1005" name="right_border_buf_0_18_reg_2632">
<pin_list>
<pin id="2633" dir="0" index="0" bw="8" slack="4"/>
<pin id="2634" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_18 "/>
</bind>
</comp>

<comp id="2639" class="1005" name="right_border_buf_0_19_reg_2639">
<pin_list>
<pin id="2640" dir="0" index="0" bw="8" slack="4"/>
<pin id="2641" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_19 "/>
</bind>
</comp>

<comp id="2645" class="1005" name="right_border_buf_2_13_reg_2645">
<pin_list>
<pin id="2646" dir="0" index="0" bw="8" slack="4"/>
<pin id="2647" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_2_13 "/>
</bind>
</comp>

<comp id="2651" class="1005" name="right_border_buf_1_s_reg_2651">
<pin_list>
<pin id="2652" dir="0" index="0" bw="8" slack="4"/>
<pin id="2653" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_1_s "/>
</bind>
</comp>

<comp id="2658" class="1005" name="right_border_buf_1_15_reg_2658">
<pin_list>
<pin id="2659" dir="0" index="0" bw="8" slack="4"/>
<pin id="2660" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_1_15 "/>
</bind>
</comp>

<comp id="2664" class="1005" name="right_border_buf_2_14_reg_2664">
<pin_list>
<pin id="2665" dir="0" index="0" bw="8" slack="4"/>
<pin id="2666" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_2_14 "/>
</bind>
</comp>

<comp id="2670" class="1005" name="right_border_buf_1_16_reg_2670">
<pin_list>
<pin id="2671" dir="0" index="0" bw="8" slack="4"/>
<pin id="2672" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_1_16 "/>
</bind>
</comp>

<comp id="2677" class="1005" name="right_border_buf_1_17_reg_2677">
<pin_list>
<pin id="2678" dir="0" index="0" bw="8" slack="4"/>
<pin id="2679" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_1_17 "/>
</bind>
</comp>

<comp id="2683" class="1005" name="right_border_buf_2_15_reg_2683">
<pin_list>
<pin id="2684" dir="0" index="0" bw="8" slack="4"/>
<pin id="2685" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_2_15 "/>
</bind>
</comp>

<comp id="2689" class="1005" name="right_border_buf_1_18_reg_2689">
<pin_list>
<pin id="2690" dir="0" index="0" bw="8" slack="4"/>
<pin id="2691" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_1_18 "/>
</bind>
</comp>

<comp id="2696" class="1005" name="right_border_buf_1_19_reg_2696">
<pin_list>
<pin id="2697" dir="0" index="0" bw="8" slack="4"/>
<pin id="2698" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_1_19 "/>
</bind>
</comp>

<comp id="2702" class="1005" name="right_border_buf_2_16_reg_2702">
<pin_list>
<pin id="2703" dir="0" index="0" bw="8" slack="4"/>
<pin id="2704" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_2_16 "/>
</bind>
</comp>

<comp id="2708" class="1005" name="OP2_V_0_0_1_cast_reg_2708">
<pin_list>
<pin id="2709" dir="0" index="0" bw="10" slack="4"/>
<pin id="2710" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="OP2_V_0_0_1_cast "/>
</bind>
</comp>

<comp id="2715" class="1005" name="OP2_V_0_0_2_cast_reg_2715">
<pin_list>
<pin id="2716" dir="0" index="0" bw="10" slack="5"/>
<pin id="2717" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_0_0_2_cast "/>
</bind>
</comp>

<comp id="2722" class="1005" name="OP2_V_0_1_cast_reg_2722">
<pin_list>
<pin id="2723" dir="0" index="0" bw="11" slack="5"/>
<pin id="2724" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_0_1_cast "/>
</bind>
</comp>

<comp id="2729" class="1005" name="OP2_V_0_1_2_cast_reg_2729">
<pin_list>
<pin id="2730" dir="0" index="0" bw="12" slack="5"/>
<pin id="2731" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_0_1_2_cast "/>
</bind>
</comp>

<comp id="2736" class="1005" name="OP2_V_0_2_cast_reg_2736">
<pin_list>
<pin id="2737" dir="0" index="0" bw="10" slack="5"/>
<pin id="2738" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_0_2_cast "/>
</bind>
</comp>

<comp id="2743" class="1005" name="OP2_V_0_2_1_cast_reg_2743">
<pin_list>
<pin id="2744" dir="0" index="0" bw="11" slack="5"/>
<pin id="2745" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="OP2_V_0_2_1_cast "/>
</bind>
</comp>

<comp id="2750" class="1005" name="exitcond390_i_reg_2750">
<pin_list>
<pin id="2751" dir="0" index="0" bw="1" slack="1"/>
<pin id="2752" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond390_i "/>
</bind>
</comp>

<comp id="2754" class="1005" name="i_V_reg_2754">
<pin_list>
<pin id="2755" dir="0" index="0" bw="11" slack="0"/>
<pin id="2756" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="2759" class="1005" name="tmp_38_reg_2759">
<pin_list>
<pin id="2760" dir="0" index="0" bw="1" slack="1"/>
<pin id="2761" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="2763" class="1005" name="tmp_384_0_0_not_reg_2763">
<pin_list>
<pin id="2764" dir="0" index="0" bw="1" slack="1"/>
<pin id="2765" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_384_0_0_not "/>
</bind>
</comp>

<comp id="2768" class="1005" name="icmp_reg_2768">
<pin_list>
<pin id="2769" dir="0" index="0" bw="1" slack="1"/>
<pin id="2770" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="2773" class="1005" name="tmp_40_reg_2773">
<pin_list>
<pin id="2774" dir="0" index="0" bw="1" slack="1"/>
<pin id="2775" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="2777" class="1005" name="tmp_428_0_1_reg_2777">
<pin_list>
<pin id="2778" dir="0" index="0" bw="1" slack="1"/>
<pin id="2779" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_428_0_1 "/>
</bind>
</comp>

<comp id="2781" class="1005" name="tmp_41_reg_2781">
<pin_list>
<pin id="2782" dir="0" index="0" bw="1" slack="3"/>
<pin id="2783" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="2794" class="1005" name="row_assign_10_0_0_t_reg_2794">
<pin_list>
<pin id="2795" dir="0" index="0" bw="2" slack="3"/>
<pin id="2796" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_10_0_0_t "/>
</bind>
</comp>

<comp id="2801" class="1005" name="row_assign_10_0_1_t_reg_2801">
<pin_list>
<pin id="2802" dir="0" index="0" bw="2" slack="3"/>
<pin id="2803" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_10_0_1_t "/>
</bind>
</comp>

<comp id="2808" class="1005" name="row_assign_10_0_2_t_reg_2808">
<pin_list>
<pin id="2809" dir="0" index="0" bw="2" slack="3"/>
<pin id="2810" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_10_0_2_t "/>
</bind>
</comp>

<comp id="2815" class="1005" name="exitcond389_i_reg_2815">
<pin_list>
<pin id="2816" dir="0" index="0" bw="1" slack="1"/>
<pin id="2817" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond389_i "/>
</bind>
</comp>

<comp id="2819" class="1005" name="j_V_reg_2819">
<pin_list>
<pin id="2820" dir="0" index="0" bw="11" slack="0"/>
<pin id="2821" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="2824" class="1005" name="or_cond_i_i_reg_2824">
<pin_list>
<pin id="2825" dir="0" index="0" bw="1" slack="2"/>
<pin id="2826" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="2828" class="1005" name="x_reg_2828">
<pin_list>
<pin id="2829" dir="0" index="0" bw="14" slack="1"/>
<pin id="2830" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="2833" class="1005" name="tmp_146_reg_2833">
<pin_list>
<pin id="2834" dir="0" index="0" bw="2" slack="2"/>
<pin id="2835" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_146 "/>
</bind>
</comp>

<comp id="2838" class="1005" name="brmerge_reg_2838">
<pin_list>
<pin id="2839" dir="0" index="0" bw="1" slack="1"/>
<pin id="2840" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="2851" class="1005" name="or_cond_i_reg_2851">
<pin_list>
<pin id="2852" dir="0" index="0" bw="1" slack="2"/>
<pin id="2853" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="2855" class="1005" name="k_buf_0_val_3_addr_reg_2855">
<pin_list>
<pin id="2856" dir="0" index="0" bw="11" slack="1"/>
<pin id="2857" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="2861" class="1005" name="k_buf_0_val_4_addr_reg_2861">
<pin_list>
<pin id="2862" dir="0" index="0" bw="11" slack="1"/>
<pin id="2863" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="2867" class="1005" name="k_buf_0_val_5_addr_reg_2867">
<pin_list>
<pin id="2868" dir="0" index="0" bw="11" slack="1"/>
<pin id="2869" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="2873" class="1005" name="k_buf_1_val_3_addr_reg_2873">
<pin_list>
<pin id="2874" dir="0" index="0" bw="11" slack="1"/>
<pin id="2875" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_3_addr "/>
</bind>
</comp>

<comp id="2879" class="1005" name="k_buf_1_val_4_addr_reg_2879">
<pin_list>
<pin id="2880" dir="0" index="0" bw="11" slack="1"/>
<pin id="2881" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_4_addr "/>
</bind>
</comp>

<comp id="2885" class="1005" name="k_buf_1_val_5_addr_reg_2885">
<pin_list>
<pin id="2886" dir="0" index="0" bw="11" slack="1"/>
<pin id="2887" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_1_val_5_addr "/>
</bind>
</comp>

<comp id="2891" class="1005" name="k_buf_2_val_3_addr_reg_2891">
<pin_list>
<pin id="2892" dir="0" index="0" bw="11" slack="1"/>
<pin id="2893" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_3_addr "/>
</bind>
</comp>

<comp id="2897" class="1005" name="k_buf_2_val_4_addr_reg_2897">
<pin_list>
<pin id="2898" dir="0" index="0" bw="11" slack="1"/>
<pin id="2899" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_4_addr "/>
</bind>
</comp>

<comp id="2903" class="1005" name="k_buf_2_val_5_addr_reg_2903">
<pin_list>
<pin id="2904" dir="0" index="0" bw="11" slack="1"/>
<pin id="2905" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_2_val_5_addr "/>
</bind>
</comp>

<comp id="2909" class="1005" name="src_kernel_win_0_va_23_reg_2909">
<pin_list>
<pin id="2910" dir="0" index="0" bw="8" slack="1"/>
<pin id="2911" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_23 "/>
</bind>
</comp>

<comp id="2916" class="1005" name="src_kernel_win_0_va_24_reg_2916">
<pin_list>
<pin id="2917" dir="0" index="0" bw="8" slack="1"/>
<pin id="2918" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_24 "/>
</bind>
</comp>

<comp id="2922" class="1005" name="src_kernel_win_0_va_25_reg_2922">
<pin_list>
<pin id="2923" dir="0" index="0" bw="8" slack="1"/>
<pin id="2924" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_25 "/>
</bind>
</comp>

<comp id="2927" class="1005" name="p_Val2_89_0_0_1_reg_2927">
<pin_list>
<pin id="2928" dir="0" index="0" bw="11" slack="1"/>
<pin id="2929" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_89_0_0_1 "/>
</bind>
</comp>

<comp id="2932" class="1005" name="src_kernel_win_1_va_23_reg_2932">
<pin_list>
<pin id="2933" dir="0" index="0" bw="8" slack="1"/>
<pin id="2934" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_23 "/>
</bind>
</comp>

<comp id="2939" class="1005" name="src_kernel_win_1_va_24_reg_2939">
<pin_list>
<pin id="2940" dir="0" index="0" bw="8" slack="1"/>
<pin id="2941" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_24 "/>
</bind>
</comp>

<comp id="2945" class="1005" name="src_kernel_win_1_va_25_reg_2945">
<pin_list>
<pin id="2946" dir="0" index="0" bw="8" slack="1"/>
<pin id="2947" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_1_va_25 "/>
</bind>
</comp>

<comp id="2950" class="1005" name="p_Val2_89_1_0_1_reg_2950">
<pin_list>
<pin id="2951" dir="0" index="0" bw="11" slack="1"/>
<pin id="2952" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_89_1_0_1 "/>
</bind>
</comp>

<comp id="2955" class="1005" name="src_kernel_win_2_va_26_reg_2955">
<pin_list>
<pin id="2956" dir="0" index="0" bw="8" slack="1"/>
<pin id="2957" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_26 "/>
</bind>
</comp>

<comp id="2962" class="1005" name="src_kernel_win_2_va_27_reg_2962">
<pin_list>
<pin id="2963" dir="0" index="0" bw="8" slack="1"/>
<pin id="2964" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_27 "/>
</bind>
</comp>

<comp id="2968" class="1005" name="src_kernel_win_2_va_28_reg_2968">
<pin_list>
<pin id="2969" dir="0" index="0" bw="8" slack="1"/>
<pin id="2970" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_2_va_28 "/>
</bind>
</comp>

<comp id="2973" class="1005" name="p_Val2_89_2_0_1_reg_2973">
<pin_list>
<pin id="2974" dir="0" index="0" bw="11" slack="1"/>
<pin id="2975" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_89_2_0_1 "/>
</bind>
</comp>

<comp id="2978" class="1005" name="p_Val2_89_0_1_1_reg_2978">
<pin_list>
<pin id="2979" dir="0" index="0" bw="12" slack="1"/>
<pin id="2980" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_89_0_1_1 "/>
</bind>
</comp>

<comp id="2983" class="1005" name="r_V_8_0_1_2_reg_2983">
<pin_list>
<pin id="2984" dir="0" index="0" bw="12" slack="1"/>
<pin id="2985" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8_0_1_2 "/>
</bind>
</comp>

<comp id="2988" class="1005" name="tmp_152_reg_2988">
<pin_list>
<pin id="2989" dir="0" index="0" bw="8" slack="1"/>
<pin id="2990" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_152 "/>
</bind>
</comp>

<comp id="2993" class="1005" name="tmp32_reg_2993">
<pin_list>
<pin id="2994" dir="0" index="0" bw="11" slack="1"/>
<pin id="2995" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp32 "/>
</bind>
</comp>

<comp id="2998" class="1005" name="tmp34_reg_2998">
<pin_list>
<pin id="2999" dir="0" index="0" bw="8" slack="1"/>
<pin id="3000" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp34 "/>
</bind>
</comp>

<comp id="3003" class="1005" name="tmp36_reg_3003">
<pin_list>
<pin id="3004" dir="0" index="0" bw="8" slack="1"/>
<pin id="3005" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp36 "/>
</bind>
</comp>

<comp id="3008" class="1005" name="p_Val2_89_1_1_1_reg_3008">
<pin_list>
<pin id="3009" dir="0" index="0" bw="12" slack="1"/>
<pin id="3010" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_89_1_1_1 "/>
</bind>
</comp>

<comp id="3013" class="1005" name="r_V_8_1_1_2_reg_3013">
<pin_list>
<pin id="3014" dir="0" index="0" bw="12" slack="1"/>
<pin id="3015" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8_1_1_2 "/>
</bind>
</comp>

<comp id="3018" class="1005" name="tmp_161_reg_3018">
<pin_list>
<pin id="3019" dir="0" index="0" bw="8" slack="1"/>
<pin id="3020" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_161 "/>
</bind>
</comp>

<comp id="3023" class="1005" name="tmp40_reg_3023">
<pin_list>
<pin id="3024" dir="0" index="0" bw="11" slack="1"/>
<pin id="3025" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp40 "/>
</bind>
</comp>

<comp id="3028" class="1005" name="tmp42_reg_3028">
<pin_list>
<pin id="3029" dir="0" index="0" bw="8" slack="1"/>
<pin id="3030" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp42 "/>
</bind>
</comp>

<comp id="3033" class="1005" name="tmp44_reg_3033">
<pin_list>
<pin id="3034" dir="0" index="0" bw="8" slack="1"/>
<pin id="3035" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp44 "/>
</bind>
</comp>

<comp id="3038" class="1005" name="p_Val2_89_2_1_1_reg_3038">
<pin_list>
<pin id="3039" dir="0" index="0" bw="12" slack="1"/>
<pin id="3040" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_89_2_1_1 "/>
</bind>
</comp>

<comp id="3043" class="1005" name="r_V_8_2_1_2_reg_3043">
<pin_list>
<pin id="3044" dir="0" index="0" bw="12" slack="1"/>
<pin id="3045" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8_2_1_2 "/>
</bind>
</comp>

<comp id="3048" class="1005" name="tmp_170_reg_3048">
<pin_list>
<pin id="3049" dir="0" index="0" bw="8" slack="1"/>
<pin id="3050" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_170 "/>
</bind>
</comp>

<comp id="3053" class="1005" name="tmp48_reg_3053">
<pin_list>
<pin id="3054" dir="0" index="0" bw="11" slack="1"/>
<pin id="3055" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp48 "/>
</bind>
</comp>

<comp id="3058" class="1005" name="tmp50_reg_3058">
<pin_list>
<pin id="3059" dir="0" index="0" bw="8" slack="1"/>
<pin id="3060" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp50 "/>
</bind>
</comp>

<comp id="3063" class="1005" name="tmp52_reg_3063">
<pin_list>
<pin id="3064" dir="0" index="0" bw="8" slack="1"/>
<pin id="3065" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp52 "/>
</bind>
</comp>

<comp id="3068" class="1005" name="p_Val2_33_reg_3068">
<pin_list>
<pin id="3069" dir="0" index="0" bw="8" slack="1"/>
<pin id="3070" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_33 "/>
</bind>
</comp>

<comp id="3073" class="1005" name="p_Val2_34_reg_3073">
<pin_list>
<pin id="3074" dir="0" index="0" bw="8" slack="1"/>
<pin id="3075" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_34 "/>
</bind>
</comp>

<comp id="3078" class="1005" name="p_Val2_35_reg_3078">
<pin_list>
<pin id="3079" dir="0" index="0" bw="8" slack="1"/>
<pin id="3080" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="211"><net_src comp="112" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="112" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="112" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="112" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="112" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="112" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="112" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="112" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="112" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="130" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="130" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="130" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="130" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="130" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="130" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="130" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="130" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="130" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="130" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="130" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="130" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="130" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="130" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="130" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="130" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="130" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="130" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="130" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="130" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="130" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="130" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="130" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="130" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="130" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="130" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="130" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="130" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="130" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="130" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="130" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="130" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="130" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="130" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="130" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="130" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="106" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="22" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="108" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="20" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="110" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="18" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="106" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="16" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="108" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="14" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="108" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="12" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="192" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="0" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="192" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="2" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="192" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="4" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="206" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="6" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="454"><net_src comp="206" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="8" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="206" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="10" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="176" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="463" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="480"><net_src comp="176" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="475" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="492"><net_src comp="176" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="487" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="504"><net_src comp="176" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="510"><net_src comp="499" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="516"><net_src comp="176" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="511" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="528"><net_src comp="176" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="523" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="540"><net_src comp="176" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="535" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="552"><net_src comp="176" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="547" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="564"><net_src comp="176" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="559" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="424" pin="2"/><net_sink comp="493" pin=4"/></net>

<net id="580"><net_src comp="424" pin="2"/><net_sink comp="481" pin=4"/></net>

<net id="585"><net_src comp="424" pin="2"/><net_sink comp="469" pin=4"/></net>

<net id="586"><net_src comp="481" pin="3"/><net_sink comp="493" pin=4"/></net>

<net id="587"><net_src comp="469" pin="3"/><net_sink comp="481" pin=4"/></net>

<net id="592"><net_src comp="430" pin="2"/><net_sink comp="529" pin=4"/></net>

<net id="597"><net_src comp="430" pin="2"/><net_sink comp="517" pin=4"/></net>

<net id="602"><net_src comp="430" pin="2"/><net_sink comp="505" pin=4"/></net>

<net id="603"><net_src comp="517" pin="3"/><net_sink comp="529" pin=4"/></net>

<net id="604"><net_src comp="505" pin="3"/><net_sink comp="517" pin=4"/></net>

<net id="609"><net_src comp="436" pin="2"/><net_sink comp="565" pin=4"/></net>

<net id="614"><net_src comp="436" pin="2"/><net_sink comp="553" pin=4"/></net>

<net id="619"><net_src comp="436" pin="2"/><net_sink comp="541" pin=4"/></net>

<net id="620"><net_src comp="553" pin="3"/><net_sink comp="565" pin=4"/></net>

<net id="621"><net_src comp="541" pin="3"/><net_sink comp="553" pin=4"/></net>

<net id="625"><net_src comp="114" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="632"><net_src comp="622" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="636"><net_src comp="132" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="647"><net_src comp="132" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="654"><net_src comp="644" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="659"><net_src comp="626" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="116" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="626" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="124" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="688"><net_src comp="637" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="637" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="134" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="637" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="136" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="637" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="144" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="146" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="719"><net_src comp="148" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="637" pin="4"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="130" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="722"><net_src comp="150" pin="0"/><net_sink comp="713" pin=3"/></net>

<net id="727"><net_src comp="713" pin="4"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="152" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="637" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="136" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="637" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="132" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="637" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="144" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="637" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="154" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="685" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="156" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="158" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="769"><net_src comp="757" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="146" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="751" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="160" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="771" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="765" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="156" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="751" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="158" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="795"><net_src comp="162" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="685" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="802"><net_src comp="783" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="791" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="751" pin="2"/><net_sink comp="797" pin=2"/></net>

<net id="809"><net_src comp="797" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="160" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="797" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="164" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="685" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="826"><net_src comp="156" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="815" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="158" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="834"><net_src comp="156" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="815" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="158" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="840"><net_src comp="637" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="124" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="837" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="850"><net_src comp="815" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="856"><net_src comp="829" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="841" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="847" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="863"><net_src comp="166" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="685" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="870"><net_src comp="156" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="859" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="158" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="878"><net_src comp="156" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="859" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="158" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="884"><net_src comp="637" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="889"><net_src comp="881" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="168" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="859" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="900"><net_src comp="873" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="885" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="902"><net_src comp="891" pin="1"/><net_sink comp="895" pin=2"/></net>

<net id="907"><net_src comp="124" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="811" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="914"><net_src comp="805" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="811" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="903" pin="2"/><net_sink comp="909" pin=2"/></net>

<net id="921"><net_src comp="168" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="747" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="928"><net_src comp="777" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="917" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="909" pin="3"/><net_sink comp="923" pin=2"/></net>

<net id="935"><net_src comp="923" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="168" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="747" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="124" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="948"><net_src comp="821" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="851" pin="3"/><net_sink comp="943" pin=1"/></net>

<net id="950"><net_src comp="937" pin="2"/><net_sink comp="943" pin=2"/></net>

<net id="955"><net_src comp="943" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="168" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="116" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="747" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="968"><net_src comp="865" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="895" pin="3"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="957" pin="2"/><net_sink comp="963" pin=2"/></net>

<net id="975"><net_src comp="963" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="168" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="648" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="648" pin="4"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="170" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="648" pin="4"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="136" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="999"><net_src comp="148" pin="0"/><net_sink comp="993" pin=0"/></net>

<net id="1000"><net_src comp="648" pin="4"/><net_sink comp="993" pin=1"/></net>

<net id="1001"><net_src comp="130" pin="0"/><net_sink comp="993" pin=2"/></net>

<net id="1002"><net_src comp="150" pin="0"/><net_sink comp="993" pin=3"/></net>

<net id="1007"><net_src comp="993" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="152" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="154" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="977" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1018"><net_src comp="1009" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1024"><net_src comp="156" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1025"><net_src comp="1009" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1026"><net_src comp="158" pin="0"/><net_sink comp="1019" pin=2"/></net>

<net id="1031"><net_src comp="1019" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="146" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="1009" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="172" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1043"><net_src comp="1033" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="1027" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1050"><net_src comp="156" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1051"><net_src comp="1009" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1052"><net_src comp="158" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1057"><net_src comp="162" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="977" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1064"><net_src comp="1045" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1066"><net_src comp="1009" pin="2"/><net_sink comp="1059" pin=2"/></net>

<net id="1070"><net_src comp="1059" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1075"><net_src comp="1059" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="172" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="174" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1067" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1088"><net_src comp="1071" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1089"><net_src comp="1067" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1090"><net_src comp="1077" pin="2"/><net_sink comp="1083" pin=2"/></net>

<net id="1096"><net_src comp="1039" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1097"><net_src comp="1015" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1098"><net_src comp="1083" pin="3"/><net_sink comp="1091" pin=2"/></net>

<net id="1102"><net_src comp="1091" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1107"><net_src comp="1033" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1112"><net_src comp="1003" pin="2"/><net_sink comp="1108" pin=1"/></net>

<net id="1119"><net_src comp="1113" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1122"><net_src comp="1116" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1123"><net_src comp="1116" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="1124"><net_src comp="1116" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="1125"><net_src comp="1116" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="1126"><net_src comp="1116" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="1127"><net_src comp="1116" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="1128"><net_src comp="1116" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="1160"><net_src comp="168" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1168"><net_src comp="188" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1169"><net_src comp="1138" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1170"><net_src comp="1141" pin="1"/><net_sink comp="1161" pin=2"/></net>

<net id="1171"><net_src comp="190" pin="0"/><net_sink comp="1161" pin=3"/></net>

<net id="1172"><net_src comp="1156" pin="2"/><net_sink comp="1161" pin=4"/></net>

<net id="1178"><net_src comp="469" pin="3"/><net_sink comp="1173" pin=1"/></net>

<net id="1179"><net_src comp="1161" pin="5"/><net_sink comp="1173" pin=2"/></net>

<net id="1187"><net_src comp="188" pin="0"/><net_sink comp="1180" pin=0"/></net>

<net id="1188"><net_src comp="1144" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1189"><net_src comp="1147" pin="1"/><net_sink comp="1180" pin=2"/></net>

<net id="1190"><net_src comp="190" pin="0"/><net_sink comp="1180" pin=3"/></net>

<net id="1191"><net_src comp="1156" pin="2"/><net_sink comp="1180" pin=4"/></net>

<net id="1197"><net_src comp="481" pin="3"/><net_sink comp="1192" pin=1"/></net>

<net id="1198"><net_src comp="1180" pin="5"/><net_sink comp="1192" pin=2"/></net>

<net id="1206"><net_src comp="188" pin="0"/><net_sink comp="1199" pin=0"/></net>

<net id="1207"><net_src comp="1150" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1208"><net_src comp="1153" pin="1"/><net_sink comp="1199" pin=2"/></net>

<net id="1209"><net_src comp="190" pin="0"/><net_sink comp="1199" pin=3"/></net>

<net id="1210"><net_src comp="1156" pin="2"/><net_sink comp="1199" pin=4"/></net>

<net id="1216"><net_src comp="493" pin="3"/><net_sink comp="1211" pin=1"/></net>

<net id="1217"><net_src comp="1199" pin="5"/><net_sink comp="1211" pin=2"/></net>

<net id="1231"><net_src comp="1224" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1236"><net_src comp="1211" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1241"><net_src comp="1221" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1246"><net_src comp="1192" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1251"><net_src comp="1218" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1256"><net_src comp="1173" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1264"><net_src comp="188" pin="0"/><net_sink comp="1257" pin=0"/></net>

<net id="1265"><net_src comp="1173" pin="3"/><net_sink comp="1257" pin=1"/></net>

<net id="1266"><net_src comp="1192" pin="3"/><net_sink comp="1257" pin=2"/></net>

<net id="1267"><net_src comp="1211" pin="3"/><net_sink comp="1257" pin=3"/></net>

<net id="1273"><net_src comp="1257" pin="5"/><net_sink comp="1268" pin=1"/></net>

<net id="1274"><net_src comp="1173" pin="3"/><net_sink comp="1268" pin=2"/></net>

<net id="1282"><net_src comp="188" pin="0"/><net_sink comp="1275" pin=0"/></net>

<net id="1283"><net_src comp="1173" pin="3"/><net_sink comp="1275" pin=1"/></net>

<net id="1284"><net_src comp="1192" pin="3"/><net_sink comp="1275" pin=2"/></net>

<net id="1285"><net_src comp="1211" pin="3"/><net_sink comp="1275" pin=3"/></net>

<net id="1291"><net_src comp="1275" pin="5"/><net_sink comp="1286" pin=1"/></net>

<net id="1292"><net_src comp="1192" pin="3"/><net_sink comp="1286" pin=2"/></net>

<net id="1300"><net_src comp="188" pin="0"/><net_sink comp="1293" pin=0"/></net>

<net id="1301"><net_src comp="1173" pin="3"/><net_sink comp="1293" pin=1"/></net>

<net id="1302"><net_src comp="1192" pin="3"/><net_sink comp="1293" pin=2"/></net>

<net id="1303"><net_src comp="1211" pin="3"/><net_sink comp="1293" pin=3"/></net>

<net id="1309"><net_src comp="1293" pin="5"/><net_sink comp="1304" pin=1"/></net>

<net id="1310"><net_src comp="1211" pin="3"/><net_sink comp="1304" pin=2"/></net>

<net id="1320"><net_src comp="1314" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1325"><net_src comp="194" pin="0"/><net_sink comp="1321" pin=0"/></net>

<net id="1326"><net_src comp="1317" pin="1"/><net_sink comp="1321" pin=1"/></net>

<net id="1330"><net_src comp="1321" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1334"><net_src comp="1311" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1360"><net_src comp="188" pin="0"/><net_sink comp="1353" pin=0"/></net>

<net id="1361"><net_src comp="1335" pin="1"/><net_sink comp="1353" pin=1"/></net>

<net id="1362"><net_src comp="1338" pin="1"/><net_sink comp="1353" pin=2"/></net>

<net id="1363"><net_src comp="190" pin="0"/><net_sink comp="1353" pin=3"/></net>

<net id="1364"><net_src comp="1156" pin="2"/><net_sink comp="1353" pin=4"/></net>

<net id="1370"><net_src comp="505" pin="3"/><net_sink comp="1365" pin=1"/></net>

<net id="1371"><net_src comp="1353" pin="5"/><net_sink comp="1365" pin=2"/></net>

<net id="1379"><net_src comp="188" pin="0"/><net_sink comp="1372" pin=0"/></net>

<net id="1380"><net_src comp="1341" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1381"><net_src comp="1344" pin="1"/><net_sink comp="1372" pin=2"/></net>

<net id="1382"><net_src comp="190" pin="0"/><net_sink comp="1372" pin=3"/></net>

<net id="1383"><net_src comp="1156" pin="2"/><net_sink comp="1372" pin=4"/></net>

<net id="1389"><net_src comp="517" pin="3"/><net_sink comp="1384" pin=1"/></net>

<net id="1390"><net_src comp="1372" pin="5"/><net_sink comp="1384" pin=2"/></net>

<net id="1398"><net_src comp="188" pin="0"/><net_sink comp="1391" pin=0"/></net>

<net id="1399"><net_src comp="1347" pin="1"/><net_sink comp="1391" pin=1"/></net>

<net id="1400"><net_src comp="1350" pin="1"/><net_sink comp="1391" pin=2"/></net>

<net id="1401"><net_src comp="190" pin="0"/><net_sink comp="1391" pin=3"/></net>

<net id="1402"><net_src comp="1156" pin="2"/><net_sink comp="1391" pin=4"/></net>

<net id="1408"><net_src comp="529" pin="3"/><net_sink comp="1403" pin=1"/></net>

<net id="1409"><net_src comp="1391" pin="5"/><net_sink comp="1403" pin=2"/></net>

<net id="1423"><net_src comp="1416" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1428"><net_src comp="1403" pin="3"/><net_sink comp="1424" pin=0"/></net>

<net id="1433"><net_src comp="1413" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1438"><net_src comp="1384" pin="3"/><net_sink comp="1434" pin=0"/></net>

<net id="1443"><net_src comp="1410" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1448"><net_src comp="1365" pin="3"/><net_sink comp="1444" pin=0"/></net>

<net id="1456"><net_src comp="188" pin="0"/><net_sink comp="1449" pin=0"/></net>

<net id="1457"><net_src comp="1365" pin="3"/><net_sink comp="1449" pin=1"/></net>

<net id="1458"><net_src comp="1384" pin="3"/><net_sink comp="1449" pin=2"/></net>

<net id="1459"><net_src comp="1403" pin="3"/><net_sink comp="1449" pin=3"/></net>

<net id="1465"><net_src comp="1449" pin="5"/><net_sink comp="1460" pin=1"/></net>

<net id="1466"><net_src comp="1365" pin="3"/><net_sink comp="1460" pin=2"/></net>

<net id="1474"><net_src comp="188" pin="0"/><net_sink comp="1467" pin=0"/></net>

<net id="1475"><net_src comp="1365" pin="3"/><net_sink comp="1467" pin=1"/></net>

<net id="1476"><net_src comp="1384" pin="3"/><net_sink comp="1467" pin=2"/></net>

<net id="1477"><net_src comp="1403" pin="3"/><net_sink comp="1467" pin=3"/></net>

<net id="1483"><net_src comp="1467" pin="5"/><net_sink comp="1478" pin=1"/></net>

<net id="1484"><net_src comp="1384" pin="3"/><net_sink comp="1478" pin=2"/></net>

<net id="1492"><net_src comp="188" pin="0"/><net_sink comp="1485" pin=0"/></net>

<net id="1493"><net_src comp="1365" pin="3"/><net_sink comp="1485" pin=1"/></net>

<net id="1494"><net_src comp="1384" pin="3"/><net_sink comp="1485" pin=2"/></net>

<net id="1495"><net_src comp="1403" pin="3"/><net_sink comp="1485" pin=3"/></net>

<net id="1501"><net_src comp="1485" pin="5"/><net_sink comp="1496" pin=1"/></net>

<net id="1502"><net_src comp="1403" pin="3"/><net_sink comp="1496" pin=2"/></net>

<net id="1512"><net_src comp="1506" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1517"><net_src comp="194" pin="0"/><net_sink comp="1513" pin=0"/></net>

<net id="1518"><net_src comp="1509" pin="1"/><net_sink comp="1513" pin=1"/></net>

<net id="1522"><net_src comp="1513" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1526"><net_src comp="1503" pin="1"/><net_sink comp="1523" pin=0"/></net>

<net id="1543"><net_src comp="188" pin="0"/><net_sink comp="1536" pin=0"/></net>

<net id="1544"><net_src comp="1135" pin="1"/><net_sink comp="1536" pin=1"/></net>

<net id="1545"><net_src comp="1533" pin="1"/><net_sink comp="1536" pin=2"/></net>

<net id="1546"><net_src comp="190" pin="0"/><net_sink comp="1536" pin=3"/></net>

<net id="1547"><net_src comp="1156" pin="2"/><net_sink comp="1536" pin=4"/></net>

<net id="1553"><net_src comp="541" pin="3"/><net_sink comp="1548" pin=1"/></net>

<net id="1554"><net_src comp="1536" pin="5"/><net_sink comp="1548" pin=2"/></net>

<net id="1562"><net_src comp="188" pin="0"/><net_sink comp="1555" pin=0"/></net>

<net id="1563"><net_src comp="1132" pin="1"/><net_sink comp="1555" pin=1"/></net>

<net id="1564"><net_src comp="1530" pin="1"/><net_sink comp="1555" pin=2"/></net>

<net id="1565"><net_src comp="190" pin="0"/><net_sink comp="1555" pin=3"/></net>

<net id="1566"><net_src comp="1156" pin="2"/><net_sink comp="1555" pin=4"/></net>

<net id="1572"><net_src comp="553" pin="3"/><net_sink comp="1567" pin=1"/></net>

<net id="1573"><net_src comp="1555" pin="5"/><net_sink comp="1567" pin=2"/></net>

<net id="1581"><net_src comp="188" pin="0"/><net_sink comp="1574" pin=0"/></net>

<net id="1582"><net_src comp="1129" pin="1"/><net_sink comp="1574" pin=1"/></net>

<net id="1583"><net_src comp="1527" pin="1"/><net_sink comp="1574" pin=2"/></net>

<net id="1584"><net_src comp="190" pin="0"/><net_sink comp="1574" pin=3"/></net>

<net id="1585"><net_src comp="1156" pin="2"/><net_sink comp="1574" pin=4"/></net>

<net id="1591"><net_src comp="565" pin="3"/><net_sink comp="1586" pin=1"/></net>

<net id="1592"><net_src comp="1574" pin="5"/><net_sink comp="1586" pin=2"/></net>

<net id="1597"><net_src comp="1548" pin="3"/><net_sink comp="1593" pin=0"/></net>

<net id="1602"><net_src comp="1135" pin="1"/><net_sink comp="1598" pin=0"/></net>

<net id="1607"><net_src comp="1567" pin="3"/><net_sink comp="1603" pin=0"/></net>

<net id="1612"><net_src comp="1132" pin="1"/><net_sink comp="1608" pin=0"/></net>

<net id="1617"><net_src comp="1586" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1622"><net_src comp="1129" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="1630"><net_src comp="188" pin="0"/><net_sink comp="1623" pin=0"/></net>

<net id="1631"><net_src comp="1548" pin="3"/><net_sink comp="1623" pin=1"/></net>

<net id="1632"><net_src comp="1567" pin="3"/><net_sink comp="1623" pin=2"/></net>

<net id="1633"><net_src comp="1586" pin="3"/><net_sink comp="1623" pin=3"/></net>

<net id="1639"><net_src comp="1623" pin="5"/><net_sink comp="1634" pin=1"/></net>

<net id="1640"><net_src comp="1548" pin="3"/><net_sink comp="1634" pin=2"/></net>

<net id="1648"><net_src comp="188" pin="0"/><net_sink comp="1641" pin=0"/></net>

<net id="1649"><net_src comp="1548" pin="3"/><net_sink comp="1641" pin=1"/></net>

<net id="1650"><net_src comp="1567" pin="3"/><net_sink comp="1641" pin=2"/></net>

<net id="1651"><net_src comp="1586" pin="3"/><net_sink comp="1641" pin=3"/></net>

<net id="1657"><net_src comp="1641" pin="5"/><net_sink comp="1652" pin=1"/></net>

<net id="1658"><net_src comp="1567" pin="3"/><net_sink comp="1652" pin=2"/></net>

<net id="1666"><net_src comp="188" pin="0"/><net_sink comp="1659" pin=0"/></net>

<net id="1667"><net_src comp="1548" pin="3"/><net_sink comp="1659" pin=1"/></net>

<net id="1668"><net_src comp="1567" pin="3"/><net_sink comp="1659" pin=2"/></net>

<net id="1669"><net_src comp="1586" pin="3"/><net_sink comp="1659" pin=3"/></net>

<net id="1675"><net_src comp="1659" pin="5"/><net_sink comp="1670" pin=1"/></net>

<net id="1676"><net_src comp="1586" pin="3"/><net_sink comp="1670" pin=2"/></net>

<net id="1686"><net_src comp="1680" pin="1"/><net_sink comp="1683" pin=0"/></net>

<net id="1691"><net_src comp="194" pin="0"/><net_sink comp="1687" pin=0"/></net>

<net id="1692"><net_src comp="1683" pin="1"/><net_sink comp="1687" pin=1"/></net>

<net id="1696"><net_src comp="1687" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1700"><net_src comp="1677" pin="1"/><net_sink comp="1697" pin=0"/></net>

<net id="1714"><net_src comp="1707" pin="1"/><net_sink comp="1710" pin=0"/></net>

<net id="1719"><net_src comp="1670" pin="3"/><net_sink comp="1715" pin=0"/></net>

<net id="1724"><net_src comp="1704" pin="1"/><net_sink comp="1720" pin=0"/></net>

<net id="1729"><net_src comp="1496" pin="3"/><net_sink comp="1725" pin=0"/></net>

<net id="1734"><net_src comp="1701" pin="1"/><net_sink comp="1730" pin=0"/></net>

<net id="1739"><net_src comp="1304" pin="3"/><net_sink comp="1735" pin=0"/></net>

<net id="1758"><net_src comp="1746" pin="1"/><net_sink comp="1755" pin=0"/></net>

<net id="1763"><net_src comp="1755" pin="1"/><net_sink comp="1759" pin=1"/></net>

<net id="1767"><net_src comp="1759" pin="2"/><net_sink comp="1764" pin=0"/></net>

<net id="1771"><net_src comp="1759" pin="2"/><net_sink comp="1768" pin=0"/></net>

<net id="1779"><net_src comp="1764" pin="1"/><net_sink comp="1775" pin=0"/></net>

<net id="1780"><net_src comp="1752" pin="1"/><net_sink comp="1775" pin=1"/></net>

<net id="1788"><net_src comp="1781" pin="1"/><net_sink comp="1784" pin=1"/></net>

<net id="1792"><net_src comp="1784" pin="2"/><net_sink comp="1789" pin=0"/></net>

<net id="1797"><net_src comp="1772" pin="1"/><net_sink comp="1793" pin=0"/></net>

<net id="1798"><net_src comp="1768" pin="1"/><net_sink comp="1793" pin=1"/></net>

<net id="1802"><net_src comp="1743" pin="1"/><net_sink comp="1799" pin=0"/></net>

<net id="1807"><net_src comp="1799" pin="1"/><net_sink comp="1803" pin=1"/></net>

<net id="1811"><net_src comp="1803" pin="2"/><net_sink comp="1808" pin=0"/></net>

<net id="1815"><net_src comp="1740" pin="1"/><net_sink comp="1812" pin=0"/></net>

<net id="1820"><net_src comp="1812" pin="1"/><net_sink comp="1816" pin=1"/></net>

<net id="1824"><net_src comp="1816" pin="2"/><net_sink comp="1821" pin=0"/></net>

<net id="1832"><net_src comp="1825" pin="1"/><net_sink comp="1828" pin=0"/></net>

<net id="1833"><net_src comp="1803" pin="2"/><net_sink comp="1828" pin=1"/></net>

<net id="1837"><net_src comp="1828" pin="2"/><net_sink comp="1834" pin=0"/></net>

<net id="1842"><net_src comp="1816" pin="2"/><net_sink comp="1838" pin=0"/></net>

<net id="1843"><net_src comp="1834" pin="1"/><net_sink comp="1838" pin=1"/></net>

<net id="1848"><net_src comp="1793" pin="2"/><net_sink comp="1844" pin=0"/></net>

<net id="1849"><net_src comp="1789" pin="1"/><net_sink comp="1844" pin=1"/></net>

<net id="1854"><net_src comp="1821" pin="1"/><net_sink comp="1850" pin=1"/></net>

<net id="1873"><net_src comp="1861" pin="1"/><net_sink comp="1870" pin=0"/></net>

<net id="1878"><net_src comp="1870" pin="1"/><net_sink comp="1874" pin=1"/></net>

<net id="1882"><net_src comp="1874" pin="2"/><net_sink comp="1879" pin=0"/></net>

<net id="1886"><net_src comp="1874" pin="2"/><net_sink comp="1883" pin=0"/></net>

<net id="1894"><net_src comp="1879" pin="1"/><net_sink comp="1890" pin=0"/></net>

<net id="1895"><net_src comp="1867" pin="1"/><net_sink comp="1890" pin=1"/></net>

<net id="1903"><net_src comp="1896" pin="1"/><net_sink comp="1899" pin=1"/></net>

<net id="1907"><net_src comp="1899" pin="2"/><net_sink comp="1904" pin=0"/></net>

<net id="1912"><net_src comp="1887" pin="1"/><net_sink comp="1908" pin=0"/></net>

<net id="1913"><net_src comp="1883" pin="1"/><net_sink comp="1908" pin=1"/></net>

<net id="1917"><net_src comp="1858" pin="1"/><net_sink comp="1914" pin=0"/></net>

<net id="1922"><net_src comp="1914" pin="1"/><net_sink comp="1918" pin=1"/></net>

<net id="1926"><net_src comp="1918" pin="2"/><net_sink comp="1923" pin=0"/></net>

<net id="1930"><net_src comp="1855" pin="1"/><net_sink comp="1927" pin=0"/></net>

<net id="1935"><net_src comp="1927" pin="1"/><net_sink comp="1931" pin=1"/></net>

<net id="1939"><net_src comp="1931" pin="2"/><net_sink comp="1936" pin=0"/></net>

<net id="1947"><net_src comp="1940" pin="1"/><net_sink comp="1943" pin=0"/></net>

<net id="1948"><net_src comp="1918" pin="2"/><net_sink comp="1943" pin=1"/></net>

<net id="1952"><net_src comp="1943" pin="2"/><net_sink comp="1949" pin=0"/></net>

<net id="1957"><net_src comp="1931" pin="2"/><net_sink comp="1953" pin=0"/></net>

<net id="1958"><net_src comp="1949" pin="1"/><net_sink comp="1953" pin=1"/></net>

<net id="1963"><net_src comp="1908" pin="2"/><net_sink comp="1959" pin=0"/></net>

<net id="1964"><net_src comp="1904" pin="1"/><net_sink comp="1959" pin=1"/></net>

<net id="1969"><net_src comp="1936" pin="1"/><net_sink comp="1965" pin=1"/></net>

<net id="1988"><net_src comp="1976" pin="1"/><net_sink comp="1985" pin=0"/></net>

<net id="1993"><net_src comp="1985" pin="1"/><net_sink comp="1989" pin=1"/></net>

<net id="1997"><net_src comp="1989" pin="2"/><net_sink comp="1994" pin=0"/></net>

<net id="2001"><net_src comp="1989" pin="2"/><net_sink comp="1998" pin=0"/></net>

<net id="2009"><net_src comp="1994" pin="1"/><net_sink comp="2005" pin=0"/></net>

<net id="2010"><net_src comp="1982" pin="1"/><net_sink comp="2005" pin=1"/></net>

<net id="2018"><net_src comp="2011" pin="1"/><net_sink comp="2014" pin=1"/></net>

<net id="2022"><net_src comp="2014" pin="2"/><net_sink comp="2019" pin=0"/></net>

<net id="2027"><net_src comp="2002" pin="1"/><net_sink comp="2023" pin=0"/></net>

<net id="2028"><net_src comp="1998" pin="1"/><net_sink comp="2023" pin=1"/></net>

<net id="2032"><net_src comp="1973" pin="1"/><net_sink comp="2029" pin=0"/></net>

<net id="2037"><net_src comp="2029" pin="1"/><net_sink comp="2033" pin=1"/></net>

<net id="2041"><net_src comp="2033" pin="2"/><net_sink comp="2038" pin=0"/></net>

<net id="2045"><net_src comp="1970" pin="1"/><net_sink comp="2042" pin=0"/></net>

<net id="2050"><net_src comp="2042" pin="1"/><net_sink comp="2046" pin=1"/></net>

<net id="2054"><net_src comp="2046" pin="2"/><net_sink comp="2051" pin=0"/></net>

<net id="2062"><net_src comp="2055" pin="1"/><net_sink comp="2058" pin=0"/></net>

<net id="2063"><net_src comp="2033" pin="2"/><net_sink comp="2058" pin=1"/></net>

<net id="2067"><net_src comp="2058" pin="2"/><net_sink comp="2064" pin=0"/></net>

<net id="2072"><net_src comp="2046" pin="2"/><net_sink comp="2068" pin=0"/></net>

<net id="2073"><net_src comp="2064" pin="1"/><net_sink comp="2068" pin=1"/></net>

<net id="2078"><net_src comp="2023" pin="2"/><net_sink comp="2074" pin=0"/></net>

<net id="2079"><net_src comp="2019" pin="1"/><net_sink comp="2074" pin=1"/></net>

<net id="2084"><net_src comp="2051" pin="1"/><net_sink comp="2080" pin=1"/></net>

<net id="2107"><net_src comp="2100" pin="1"/><net_sink comp="2103" pin=0"/></net>

<net id="2116"><net_src comp="2097" pin="1"/><net_sink comp="2112" pin=0"/></net>

<net id="2125"><net_src comp="2094" pin="1"/><net_sink comp="2121" pin=0"/></net>

<net id="2134"><net_src comp="2091" pin="1"/><net_sink comp="2130" pin=0"/></net>

<net id="2143"><net_src comp="2088" pin="1"/><net_sink comp="2139" pin=0"/></net>

<net id="2152"><net_src comp="2085" pin="1"/><net_sink comp="2148" pin=0"/></net>

<net id="2168"><net_src comp="2157" pin="2"/><net_sink comp="2164" pin=0"/></net>

<net id="2169"><net_src comp="2161" pin="1"/><net_sink comp="2164" pin=1"/></net>

<net id="2175"><net_src comp="156" pin="0"/><net_sink comp="2170" pin=0"/></net>

<net id="2176"><net_src comp="2164" pin="2"/><net_sink comp="2170" pin=1"/></net>

<net id="2177"><net_src comp="158" pin="0"/><net_sink comp="2170" pin=2"/></net>

<net id="2186"><net_src comp="2178" pin="2"/><net_sink comp="2182" pin=1"/></net>

<net id="2193"><net_src comp="196" pin="0"/><net_sink comp="2187" pin=0"/></net>

<net id="2194"><net_src comp="2164" pin="2"/><net_sink comp="2187" pin=1"/></net>

<net id="2195"><net_src comp="198" pin="0"/><net_sink comp="2187" pin=2"/></net>

<net id="2196"><net_src comp="158" pin="0"/><net_sink comp="2187" pin=3"/></net>

<net id="2201"><net_src comp="2170" pin="3"/><net_sink comp="2197" pin=0"/></net>

<net id="2202"><net_src comp="146" pin="0"/><net_sink comp="2197" pin=1"/></net>

<net id="2207"><net_src comp="2187" pin="4"/><net_sink comp="2203" pin=0"/></net>

<net id="2208"><net_src comp="200" pin="0"/><net_sink comp="2203" pin=1"/></net>

<net id="2213"><net_src comp="2203" pin="2"/><net_sink comp="2209" pin=0"/></net>

<net id="2214"><net_src comp="2197" pin="2"/><net_sink comp="2209" pin=1"/></net>

<net id="2220"><net_src comp="2197" pin="2"/><net_sink comp="2215" pin=0"/></net>

<net id="2221"><net_src comp="202" pin="0"/><net_sink comp="2215" pin=1"/></net>

<net id="2222"><net_src comp="204" pin="0"/><net_sink comp="2215" pin=2"/></net>

<net id="2227"><net_src comp="2170" pin="3"/><net_sink comp="2223" pin=0"/></net>

<net id="2228"><net_src comp="2209" pin="2"/><net_sink comp="2223" pin=1"/></net>

<net id="2234"><net_src comp="2223" pin="2"/><net_sink comp="2229" pin=0"/></net>

<net id="2235"><net_src comp="2215" pin="3"/><net_sink comp="2229" pin=1"/></net>

<net id="2236"><net_src comp="2182" pin="2"/><net_sink comp="2229" pin=2"/></net>

<net id="2248"><net_src comp="2237" pin="2"/><net_sink comp="2244" pin=0"/></net>

<net id="2249"><net_src comp="2241" pin="1"/><net_sink comp="2244" pin=1"/></net>

<net id="2255"><net_src comp="156" pin="0"/><net_sink comp="2250" pin=0"/></net>

<net id="2256"><net_src comp="2244" pin="2"/><net_sink comp="2250" pin=1"/></net>

<net id="2257"><net_src comp="158" pin="0"/><net_sink comp="2250" pin=2"/></net>

<net id="2266"><net_src comp="2258" pin="2"/><net_sink comp="2262" pin=1"/></net>

<net id="2273"><net_src comp="196" pin="0"/><net_sink comp="2267" pin=0"/></net>

<net id="2274"><net_src comp="2244" pin="2"/><net_sink comp="2267" pin=1"/></net>

<net id="2275"><net_src comp="198" pin="0"/><net_sink comp="2267" pin=2"/></net>

<net id="2276"><net_src comp="158" pin="0"/><net_sink comp="2267" pin=3"/></net>

<net id="2281"><net_src comp="2250" pin="3"/><net_sink comp="2277" pin=0"/></net>

<net id="2282"><net_src comp="146" pin="0"/><net_sink comp="2277" pin=1"/></net>

<net id="2287"><net_src comp="2267" pin="4"/><net_sink comp="2283" pin=0"/></net>

<net id="2288"><net_src comp="200" pin="0"/><net_sink comp="2283" pin=1"/></net>

<net id="2293"><net_src comp="2283" pin="2"/><net_sink comp="2289" pin=0"/></net>

<net id="2294"><net_src comp="2277" pin="2"/><net_sink comp="2289" pin=1"/></net>

<net id="2300"><net_src comp="2277" pin="2"/><net_sink comp="2295" pin=0"/></net>

<net id="2301"><net_src comp="202" pin="0"/><net_sink comp="2295" pin=1"/></net>

<net id="2302"><net_src comp="204" pin="0"/><net_sink comp="2295" pin=2"/></net>

<net id="2307"><net_src comp="2250" pin="3"/><net_sink comp="2303" pin=0"/></net>

<net id="2308"><net_src comp="2289" pin="2"/><net_sink comp="2303" pin=1"/></net>

<net id="2314"><net_src comp="2303" pin="2"/><net_sink comp="2309" pin=0"/></net>

<net id="2315"><net_src comp="2295" pin="3"/><net_sink comp="2309" pin=1"/></net>

<net id="2316"><net_src comp="2262" pin="2"/><net_sink comp="2309" pin=2"/></net>

<net id="2328"><net_src comp="2317" pin="2"/><net_sink comp="2324" pin=0"/></net>

<net id="2329"><net_src comp="2321" pin="1"/><net_sink comp="2324" pin=1"/></net>

<net id="2335"><net_src comp="156" pin="0"/><net_sink comp="2330" pin=0"/></net>

<net id="2336"><net_src comp="2324" pin="2"/><net_sink comp="2330" pin=1"/></net>

<net id="2337"><net_src comp="158" pin="0"/><net_sink comp="2330" pin=2"/></net>

<net id="2346"><net_src comp="2338" pin="2"/><net_sink comp="2342" pin=1"/></net>

<net id="2353"><net_src comp="196" pin="0"/><net_sink comp="2347" pin=0"/></net>

<net id="2354"><net_src comp="2324" pin="2"/><net_sink comp="2347" pin=1"/></net>

<net id="2355"><net_src comp="198" pin="0"/><net_sink comp="2347" pin=2"/></net>

<net id="2356"><net_src comp="158" pin="0"/><net_sink comp="2347" pin=3"/></net>

<net id="2361"><net_src comp="2330" pin="3"/><net_sink comp="2357" pin=0"/></net>

<net id="2362"><net_src comp="146" pin="0"/><net_sink comp="2357" pin=1"/></net>

<net id="2367"><net_src comp="2347" pin="4"/><net_sink comp="2363" pin=0"/></net>

<net id="2368"><net_src comp="200" pin="0"/><net_sink comp="2363" pin=1"/></net>

<net id="2373"><net_src comp="2363" pin="2"/><net_sink comp="2369" pin=0"/></net>

<net id="2374"><net_src comp="2357" pin="2"/><net_sink comp="2369" pin=1"/></net>

<net id="2380"><net_src comp="2357" pin="2"/><net_sink comp="2375" pin=0"/></net>

<net id="2381"><net_src comp="202" pin="0"/><net_sink comp="2375" pin=1"/></net>

<net id="2382"><net_src comp="204" pin="0"/><net_sink comp="2375" pin=2"/></net>

<net id="2387"><net_src comp="2330" pin="3"/><net_sink comp="2383" pin=0"/></net>

<net id="2388"><net_src comp="2369" pin="2"/><net_sink comp="2383" pin=1"/></net>

<net id="2394"><net_src comp="2383" pin="2"/><net_sink comp="2389" pin=0"/></net>

<net id="2395"><net_src comp="2375" pin="3"/><net_sink comp="2389" pin=1"/></net>

<net id="2396"><net_src comp="2342" pin="2"/><net_sink comp="2389" pin=2"/></net>

<net id="2402"><net_src comp="1331" pin="1"/><net_sink comp="2397" pin=1"/></net>

<net id="2403"><net_src comp="1327" pin="1"/><net_sink comp="2397" pin=2"/></net>

<net id="2409"><net_src comp="1523" pin="1"/><net_sink comp="2404" pin=1"/></net>

<net id="2410"><net_src comp="1519" pin="1"/><net_sink comp="2404" pin=2"/></net>

<net id="2416"><net_src comp="1697" pin="1"/><net_sink comp="2411" pin=1"/></net>

<net id="2417"><net_src comp="1693" pin="1"/><net_sink comp="2411" pin=2"/></net>

<net id="2423"><net_src comp="1749" pin="1"/><net_sink comp="2418" pin=1"/></net>

<net id="2424"><net_src comp="2418" pin="3"/><net_sink comp="1752" pin=0"/></net>

<net id="2425"><net_src comp="2418" pin="3"/><net_sink comp="1772" pin=0"/></net>

<net id="2431"><net_src comp="1864" pin="1"/><net_sink comp="2426" pin=1"/></net>

<net id="2432"><net_src comp="2426" pin="3"/><net_sink comp="1867" pin=0"/></net>

<net id="2433"><net_src comp="2426" pin="3"/><net_sink comp="1887" pin=0"/></net>

<net id="2439"><net_src comp="1979" pin="1"/><net_sink comp="2434" pin=1"/></net>

<net id="2440"><net_src comp="2434" pin="3"/><net_sink comp="1982" pin=0"/></net>

<net id="2441"><net_src comp="2434" pin="3"/><net_sink comp="2002" pin=0"/></net>

<net id="2445"><net_src comp="388" pin="2"/><net_sink comp="2442" pin=0"/></net>

<net id="2446"><net_src comp="2442" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="2450"><net_src comp="394" pin="2"/><net_sink comp="2447" pin=0"/></net>

<net id="2451"><net_src comp="2447" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="2455"><net_src comp="400" pin="2"/><net_sink comp="2452" pin=0"/></net>

<net id="2456"><net_src comp="2452" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="2460"><net_src comp="406" pin="2"/><net_sink comp="2457" pin=0"/></net>

<net id="2461"><net_src comp="2457" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="2465"><net_src comp="412" pin="2"/><net_sink comp="2462" pin=0"/></net>

<net id="2466"><net_src comp="2462" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="2470"><net_src comp="418" pin="2"/><net_sink comp="2467" pin=0"/></net>

<net id="2471"><net_src comp="2467" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="2475"><net_src comp="655" pin="2"/><net_sink comp="2472" pin=0"/></net>

<net id="2476"><net_src comp="2472" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="2483"><net_src comp="244" pin="1"/><net_sink comp="2480" pin=0"/></net>

<net id="2484"><net_src comp="2480" pin="1"/><net_sink comp="1740" pin=0"/></net>

<net id="2485"><net_src comp="2480" pin="1"/><net_sink comp="2085" pin=0"/></net>

<net id="2486"><net_src comp="2480" pin="1"/><net_sink comp="2153" pin=1"/></net>

<net id="2490"><net_src comp="248" pin="1"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="1743" pin=0"/></net>

<net id="2492"><net_src comp="2487" pin="1"/><net_sink comp="2148" pin=1"/></net>

<net id="2496"><net_src comp="252" pin="1"/><net_sink comp="2493" pin=0"/></net>

<net id="2497"><net_src comp="2493" pin="1"/><net_sink comp="2088" pin=0"/></net>

<net id="2498"><net_src comp="2493" pin="1"/><net_sink comp="2144" pin=1"/></net>

<net id="2502"><net_src comp="256" pin="1"/><net_sink comp="2499" pin=0"/></net>

<net id="2503"><net_src comp="2499" pin="1"/><net_sink comp="1746" pin=0"/></net>

<net id="2504"><net_src comp="2499" pin="1"/><net_sink comp="2139" pin=1"/></net>

<net id="2508"><net_src comp="260" pin="1"/><net_sink comp="2505" pin=0"/></net>

<net id="2509"><net_src comp="2505" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="2510"><net_src comp="2505" pin="1"/><net_sink comp="1701" pin=0"/></net>

<net id="2511"><net_src comp="2505" pin="1"/><net_sink comp="1735" pin=1"/></net>

<net id="2515"><net_src comp="264" pin="1"/><net_sink comp="2512" pin=0"/></net>

<net id="2516"><net_src comp="2512" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="2517"><net_src comp="2512" pin="1"/><net_sink comp="1730" pin=1"/></net>

<net id="2521"><net_src comp="268" pin="1"/><net_sink comp="2518" pin=0"/></net>

<net id="2522"><net_src comp="2518" pin="1"/><net_sink comp="1855" pin=0"/></net>

<net id="2523"><net_src comp="2518" pin="1"/><net_sink comp="2091" pin=0"/></net>

<net id="2524"><net_src comp="2518" pin="1"/><net_sink comp="2135" pin=1"/></net>

<net id="2528"><net_src comp="272" pin="1"/><net_sink comp="2525" pin=0"/></net>

<net id="2529"><net_src comp="2525" pin="1"/><net_sink comp="1858" pin=0"/></net>

<net id="2530"><net_src comp="2525" pin="1"/><net_sink comp="2130" pin=1"/></net>

<net id="2534"><net_src comp="276" pin="1"/><net_sink comp="2531" pin=0"/></net>

<net id="2535"><net_src comp="2531" pin="1"/><net_sink comp="2094" pin=0"/></net>

<net id="2536"><net_src comp="2531" pin="1"/><net_sink comp="2126" pin=1"/></net>

<net id="2540"><net_src comp="280" pin="1"/><net_sink comp="2537" pin=0"/></net>

<net id="2541"><net_src comp="2537" pin="1"/><net_sink comp="1861" pin=0"/></net>

<net id="2542"><net_src comp="2537" pin="1"/><net_sink comp="2121" pin=1"/></net>

<net id="2546"><net_src comp="284" pin="1"/><net_sink comp="2543" pin=0"/></net>

<net id="2547"><net_src comp="2543" pin="1"/><net_sink comp="1503" pin=0"/></net>

<net id="2548"><net_src comp="2543" pin="1"/><net_sink comp="1704" pin=0"/></net>

<net id="2549"><net_src comp="2543" pin="1"/><net_sink comp="1725" pin=1"/></net>

<net id="2553"><net_src comp="288" pin="1"/><net_sink comp="2550" pin=0"/></net>

<net id="2554"><net_src comp="2550" pin="1"/><net_sink comp="1506" pin=0"/></net>

<net id="2555"><net_src comp="2550" pin="1"/><net_sink comp="1720" pin=1"/></net>

<net id="2559"><net_src comp="292" pin="1"/><net_sink comp="2556" pin=0"/></net>

<net id="2560"><net_src comp="2556" pin="1"/><net_sink comp="1970" pin=0"/></net>

<net id="2561"><net_src comp="2556" pin="1"/><net_sink comp="2097" pin=0"/></net>

<net id="2562"><net_src comp="2556" pin="1"/><net_sink comp="2117" pin=1"/></net>

<net id="2566"><net_src comp="296" pin="1"/><net_sink comp="2563" pin=0"/></net>

<net id="2567"><net_src comp="2563" pin="1"/><net_sink comp="1973" pin=0"/></net>

<net id="2568"><net_src comp="2563" pin="1"/><net_sink comp="2112" pin=1"/></net>

<net id="2572"><net_src comp="300" pin="1"/><net_sink comp="2569" pin=0"/></net>

<net id="2573"><net_src comp="2569" pin="1"/><net_sink comp="2100" pin=0"/></net>

<net id="2574"><net_src comp="2569" pin="1"/><net_sink comp="2108" pin=1"/></net>

<net id="2578"><net_src comp="304" pin="1"/><net_sink comp="2575" pin=0"/></net>

<net id="2579"><net_src comp="2575" pin="1"/><net_sink comp="1976" pin=0"/></net>

<net id="2580"><net_src comp="2575" pin="1"/><net_sink comp="2103" pin=1"/></net>

<net id="2584"><net_src comp="308" pin="1"/><net_sink comp="2581" pin=0"/></net>

<net id="2585"><net_src comp="2581" pin="1"/><net_sink comp="1677" pin=0"/></net>

<net id="2586"><net_src comp="2581" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="2587"><net_src comp="2581" pin="1"/><net_sink comp="1715" pin=1"/></net>

<net id="2591"><net_src comp="312" pin="1"/><net_sink comp="2588" pin=0"/></net>

<net id="2592"><net_src comp="2588" pin="1"/><net_sink comp="1680" pin=0"/></net>

<net id="2593"><net_src comp="2588" pin="1"/><net_sink comp="1710" pin=1"/></net>

<net id="2597"><net_src comp="316" pin="1"/><net_sink comp="2594" pin=0"/></net>

<net id="2598"><net_src comp="2594" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="2599"><net_src comp="2594" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="2600"><net_src comp="2594" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="2604"><net_src comp="320" pin="1"/><net_sink comp="2601" pin=0"/></net>

<net id="2605"><net_src comp="2601" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="2606"><net_src comp="2601" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="2610"><net_src comp="324" pin="1"/><net_sink comp="2607" pin=0"/></net>

<net id="2611"><net_src comp="2607" pin="1"/><net_sink comp="1527" pin=0"/></net>

<net id="2612"><net_src comp="2607" pin="1"/><net_sink comp="1618" pin=1"/></net>

<net id="2616"><net_src comp="328" pin="1"/><net_sink comp="2613" pin=0"/></net>

<net id="2617"><net_src comp="2613" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="2618"><net_src comp="2613" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="2619"><net_src comp="2613" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="2623"><net_src comp="332" pin="1"/><net_sink comp="2620" pin=0"/></net>

<net id="2624"><net_src comp="2620" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="2625"><net_src comp="2620" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="2629"><net_src comp="336" pin="1"/><net_sink comp="2626" pin=0"/></net>

<net id="2630"><net_src comp="2626" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="2631"><net_src comp="2626" pin="1"/><net_sink comp="1613" pin=1"/></net>

<net id="2635"><net_src comp="340" pin="1"/><net_sink comp="2632" pin=0"/></net>

<net id="2636"><net_src comp="2632" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="2637"><net_src comp="2632" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="2638"><net_src comp="2632" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="2642"><net_src comp="344" pin="1"/><net_sink comp="2639" pin=0"/></net>

<net id="2643"><net_src comp="2639" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="2644"><net_src comp="2639" pin="1"/><net_sink comp="1227" pin=1"/></net>

<net id="2648"><net_src comp="348" pin="1"/><net_sink comp="2645" pin=0"/></net>

<net id="2649"><net_src comp="2645" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="2650"><net_src comp="2645" pin="1"/><net_sink comp="1608" pin=1"/></net>

<net id="2654"><net_src comp="352" pin="1"/><net_sink comp="2651" pin=0"/></net>

<net id="2655"><net_src comp="2651" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="2656"><net_src comp="2651" pin="1"/><net_sink comp="1410" pin=0"/></net>

<net id="2657"><net_src comp="2651" pin="1"/><net_sink comp="1444" pin=1"/></net>

<net id="2661"><net_src comp="356" pin="1"/><net_sink comp="2658" pin=0"/></net>

<net id="2662"><net_src comp="2658" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="2663"><net_src comp="2658" pin="1"/><net_sink comp="1439" pin=1"/></net>

<net id="2667"><net_src comp="360" pin="1"/><net_sink comp="2664" pin=0"/></net>

<net id="2668"><net_src comp="2664" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="2669"><net_src comp="2664" pin="1"/><net_sink comp="1603" pin=1"/></net>

<net id="2673"><net_src comp="364" pin="1"/><net_sink comp="2670" pin=0"/></net>

<net id="2674"><net_src comp="2670" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="2675"><net_src comp="2670" pin="1"/><net_sink comp="1413" pin=0"/></net>

<net id="2676"><net_src comp="2670" pin="1"/><net_sink comp="1434" pin=1"/></net>

<net id="2680"><net_src comp="368" pin="1"/><net_sink comp="2677" pin=0"/></net>

<net id="2681"><net_src comp="2677" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="2682"><net_src comp="2677" pin="1"/><net_sink comp="1429" pin=1"/></net>

<net id="2686"><net_src comp="372" pin="1"/><net_sink comp="2683" pin=0"/></net>

<net id="2687"><net_src comp="2683" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="2688"><net_src comp="2683" pin="1"/><net_sink comp="1598" pin=1"/></net>

<net id="2692"><net_src comp="376" pin="1"/><net_sink comp="2689" pin=0"/></net>

<net id="2693"><net_src comp="2689" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="2694"><net_src comp="2689" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="2695"><net_src comp="2689" pin="1"/><net_sink comp="1424" pin=1"/></net>

<net id="2699"><net_src comp="380" pin="1"/><net_sink comp="2696" pin=0"/></net>

<net id="2700"><net_src comp="2696" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="2701"><net_src comp="2696" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="2705"><net_src comp="384" pin="1"/><net_sink comp="2702" pin=0"/></net>

<net id="2706"><net_src comp="2702" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="2707"><net_src comp="2702" pin="1"/><net_sink comp="1593" pin=1"/></net>

<net id="2711"><net_src comp="667" pin="1"/><net_sink comp="2708" pin=0"/></net>

<net id="2712"><net_src comp="2708" pin="1"/><net_sink comp="2397" pin=0"/></net>

<net id="2713"><net_src comp="2708" pin="1"/><net_sink comp="2404" pin=0"/></net>

<net id="2714"><net_src comp="2708" pin="1"/><net_sink comp="2411" pin=0"/></net>

<net id="2718"><net_src comp="670" pin="1"/><net_sink comp="2715" pin=0"/></net>

<net id="2719"><net_src comp="2715" pin="1"/><net_sink comp="2418" pin=0"/></net>

<net id="2720"><net_src comp="2715" pin="1"/><net_sink comp="2426" pin=0"/></net>

<net id="2721"><net_src comp="2715" pin="1"/><net_sink comp="2434" pin=0"/></net>

<net id="2725"><net_src comp="673" pin="1"/><net_sink comp="2722" pin=0"/></net>

<net id="2726"><net_src comp="2722" pin="1"/><net_sink comp="1759" pin=0"/></net>

<net id="2727"><net_src comp="2722" pin="1"/><net_sink comp="1874" pin=0"/></net>

<net id="2728"><net_src comp="2722" pin="1"/><net_sink comp="1989" pin=0"/></net>

<net id="2732"><net_src comp="676" pin="1"/><net_sink comp="2729" pin=0"/></net>

<net id="2733"><net_src comp="2729" pin="1"/><net_sink comp="1784" pin=0"/></net>

<net id="2734"><net_src comp="2729" pin="1"/><net_sink comp="1899" pin=0"/></net>

<net id="2735"><net_src comp="2729" pin="1"/><net_sink comp="2014" pin=0"/></net>

<net id="2739"><net_src comp="679" pin="1"/><net_sink comp="2736" pin=0"/></net>

<net id="2740"><net_src comp="2736" pin="1"/><net_sink comp="1803" pin=0"/></net>

<net id="2741"><net_src comp="2736" pin="1"/><net_sink comp="1918" pin=0"/></net>

<net id="2742"><net_src comp="2736" pin="1"/><net_sink comp="2033" pin=0"/></net>

<net id="2746"><net_src comp="682" pin="1"/><net_sink comp="2743" pin=0"/></net>

<net id="2747"><net_src comp="2743" pin="1"/><net_sink comp="1816" pin=0"/></net>

<net id="2748"><net_src comp="2743" pin="1"/><net_sink comp="1931" pin=0"/></net>

<net id="2749"><net_src comp="2743" pin="1"/><net_sink comp="2046" pin=0"/></net>

<net id="2753"><net_src comp="689" pin="2"/><net_sink comp="2750" pin=0"/></net>

<net id="2757"><net_src comp="695" pin="2"/><net_sink comp="2754" pin=0"/></net>

<net id="2758"><net_src comp="2754" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="2762"><net_src comp="701" pin="2"/><net_sink comp="2759" pin=0"/></net>

<net id="2766"><net_src comp="707" pin="2"/><net_sink comp="2763" pin=0"/></net>

<net id="2767"><net_src comp="2763" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="2771"><net_src comp="723" pin="2"/><net_sink comp="2768" pin=0"/></net>

<net id="2772"><net_src comp="2768" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="2776"><net_src comp="729" pin="2"/><net_sink comp="2773" pin=0"/></net>

<net id="2780"><net_src comp="735" pin="2"/><net_sink comp="2777" pin=0"/></net>

<net id="2784"><net_src comp="741" pin="2"/><net_sink comp="2781" pin=0"/></net>

<net id="2785"><net_src comp="2781" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="2786"><net_src comp="2781" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="2787"><net_src comp="2781" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="2788"><net_src comp="2781" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="2789"><net_src comp="2781" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="2790"><net_src comp="2781" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="2791"><net_src comp="2781" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="2792"><net_src comp="2781" pin="1"/><net_sink comp="1652" pin=0"/></net>

<net id="2793"><net_src comp="2781" pin="1"/><net_sink comp="1670" pin=0"/></net>

<net id="2797"><net_src comp="931" pin="2"/><net_sink comp="2794" pin=0"/></net>

<net id="2798"><net_src comp="2794" pin="1"/><net_sink comp="1257" pin=4"/></net>

<net id="2799"><net_src comp="2794" pin="1"/><net_sink comp="1449" pin=4"/></net>

<net id="2800"><net_src comp="2794" pin="1"/><net_sink comp="1623" pin=4"/></net>

<net id="2804"><net_src comp="951" pin="2"/><net_sink comp="2801" pin=0"/></net>

<net id="2805"><net_src comp="2801" pin="1"/><net_sink comp="1275" pin=4"/></net>

<net id="2806"><net_src comp="2801" pin="1"/><net_sink comp="1467" pin=4"/></net>

<net id="2807"><net_src comp="2801" pin="1"/><net_sink comp="1641" pin=4"/></net>

<net id="2811"><net_src comp="971" pin="2"/><net_sink comp="2808" pin=0"/></net>

<net id="2812"><net_src comp="2808" pin="1"/><net_sink comp="1293" pin=4"/></net>

<net id="2813"><net_src comp="2808" pin="1"/><net_sink comp="1485" pin=4"/></net>

<net id="2814"><net_src comp="2808" pin="1"/><net_sink comp="1659" pin=4"/></net>

<net id="2818"><net_src comp="981" pin="2"/><net_sink comp="2815" pin=0"/></net>

<net id="2822"><net_src comp="987" pin="2"/><net_sink comp="2819" pin=0"/></net>

<net id="2823"><net_src comp="2819" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="2827"><net_src comp="1039" pin="2"/><net_sink comp="2824" pin=0"/></net>

<net id="2831"><net_src comp="1091" pin="3"/><net_sink comp="2828" pin=0"/></net>

<net id="2832"><net_src comp="2828" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="2836"><net_src comp="1099" pin="1"/><net_sink comp="2833" pin=0"/></net>

<net id="2837"><net_src comp="2833" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="2841"><net_src comp="1103" pin="2"/><net_sink comp="2838" pin=0"/></net>

<net id="2842"><net_src comp="2838" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="2843"><net_src comp="2838" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="2844"><net_src comp="2838" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="2845"><net_src comp="2838" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="2846"><net_src comp="2838" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="2847"><net_src comp="2838" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="2848"><net_src comp="2838" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="2849"><net_src comp="2838" pin="1"/><net_sink comp="1567" pin=0"/></net>

<net id="2850"><net_src comp="2838" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="2854"><net_src comp="1108" pin="2"/><net_sink comp="2851" pin=0"/></net>

<net id="2858"><net_src comp="463" pin="3"/><net_sink comp="2855" pin=0"/></net>

<net id="2859"><net_src comp="2855" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="2860"><net_src comp="2855" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="2864"><net_src comp="475" pin="3"/><net_sink comp="2861" pin=0"/></net>

<net id="2865"><net_src comp="2861" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="2866"><net_src comp="2861" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="2870"><net_src comp="487" pin="3"/><net_sink comp="2867" pin=0"/></net>

<net id="2871"><net_src comp="2867" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="2872"><net_src comp="2867" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="2876"><net_src comp="499" pin="3"/><net_sink comp="2873" pin=0"/></net>

<net id="2877"><net_src comp="2873" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="2878"><net_src comp="2873" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="2882"><net_src comp="511" pin="3"/><net_sink comp="2879" pin=0"/></net>

<net id="2883"><net_src comp="2879" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="2884"><net_src comp="2879" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="2888"><net_src comp="523" pin="3"/><net_sink comp="2885" pin=0"/></net>

<net id="2889"><net_src comp="2885" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="2890"><net_src comp="2885" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="2894"><net_src comp="535" pin="3"/><net_sink comp="2891" pin=0"/></net>

<net id="2895"><net_src comp="2891" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="2896"><net_src comp="2891" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="2900"><net_src comp="547" pin="3"/><net_sink comp="2897" pin=0"/></net>

<net id="2901"><net_src comp="2897" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="2902"><net_src comp="2897" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="2906"><net_src comp="559" pin="3"/><net_sink comp="2903" pin=0"/></net>

<net id="2907"><net_src comp="2903" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="2908"><net_src comp="2903" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="2912"><net_src comp="1268" pin="3"/><net_sink comp="2909" pin=0"/></net>

<net id="2913"><net_src comp="2909" pin="1"/><net_sink comp="1825" pin=0"/></net>

<net id="2914"><net_src comp="2909" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="2915"><net_src comp="2909" pin="1"/><net_sink comp="2153" pin=0"/></net>

<net id="2919"><net_src comp="1286" pin="3"/><net_sink comp="2916" pin=0"/></net>

<net id="2920"><net_src comp="2916" pin="1"/><net_sink comp="1781" pin=0"/></net>

<net id="2921"><net_src comp="2916" pin="1"/><net_sink comp="2144" pin=0"/></net>

<net id="2925"><net_src comp="1304" pin="3"/><net_sink comp="2922" pin=0"/></net>

<net id="2926"><net_src comp="2922" pin="1"/><net_sink comp="1749" pin=0"/></net>

<net id="2930"><net_src comp="2397" pin="3"/><net_sink comp="2927" pin=0"/></net>

<net id="2931"><net_src comp="2927" pin="1"/><net_sink comp="2418" pin=1"/></net>

<net id="2935"><net_src comp="1460" pin="3"/><net_sink comp="2932" pin=0"/></net>

<net id="2936"><net_src comp="2932" pin="1"/><net_sink comp="1940" pin=0"/></net>

<net id="2937"><net_src comp="2932" pin="1"/><net_sink comp="1965" pin=0"/></net>

<net id="2938"><net_src comp="2932" pin="1"/><net_sink comp="2135" pin=0"/></net>

<net id="2942"><net_src comp="1478" pin="3"/><net_sink comp="2939" pin=0"/></net>

<net id="2943"><net_src comp="2939" pin="1"/><net_sink comp="1896" pin=0"/></net>

<net id="2944"><net_src comp="2939" pin="1"/><net_sink comp="2126" pin=0"/></net>

<net id="2948"><net_src comp="1496" pin="3"/><net_sink comp="2945" pin=0"/></net>

<net id="2949"><net_src comp="2945" pin="1"/><net_sink comp="1864" pin=0"/></net>

<net id="2953"><net_src comp="2404" pin="3"/><net_sink comp="2950" pin=0"/></net>

<net id="2954"><net_src comp="2950" pin="1"/><net_sink comp="2426" pin=1"/></net>

<net id="2958"><net_src comp="1634" pin="3"/><net_sink comp="2955" pin=0"/></net>

<net id="2959"><net_src comp="2955" pin="1"/><net_sink comp="2055" pin=0"/></net>

<net id="2960"><net_src comp="2955" pin="1"/><net_sink comp="2080" pin=0"/></net>

<net id="2961"><net_src comp="2955" pin="1"/><net_sink comp="2117" pin=0"/></net>

<net id="2965"><net_src comp="1652" pin="3"/><net_sink comp="2962" pin=0"/></net>

<net id="2966"><net_src comp="2962" pin="1"/><net_sink comp="2011" pin=0"/></net>

<net id="2967"><net_src comp="2962" pin="1"/><net_sink comp="2108" pin=0"/></net>

<net id="2971"><net_src comp="1670" pin="3"/><net_sink comp="2968" pin=0"/></net>

<net id="2972"><net_src comp="2968" pin="1"/><net_sink comp="1979" pin=0"/></net>

<net id="2976"><net_src comp="2411" pin="3"/><net_sink comp="2973" pin=0"/></net>

<net id="2977"><net_src comp="2973" pin="1"/><net_sink comp="2434" pin=1"/></net>

<net id="2981"><net_src comp="1775" pin="2"/><net_sink comp="2978" pin=0"/></net>

<net id="2982"><net_src comp="2978" pin="1"/><net_sink comp="2157" pin=1"/></net>

<net id="2986"><net_src comp="1784" pin="2"/><net_sink comp="2983" pin=0"/></net>

<net id="2987"><net_src comp="2983" pin="1"/><net_sink comp="2157" pin=0"/></net>

<net id="2991"><net_src comp="1808" pin="1"/><net_sink comp="2988" pin=0"/></net>

<net id="2992"><net_src comp="2988" pin="1"/><net_sink comp="2178" pin=0"/></net>

<net id="2996"><net_src comp="1838" pin="2"/><net_sink comp="2993" pin=0"/></net>

<net id="2997"><net_src comp="2993" pin="1"/><net_sink comp="2161" pin=0"/></net>

<net id="3001"><net_src comp="1844" pin="2"/><net_sink comp="2998" pin=0"/></net>

<net id="3002"><net_src comp="2998" pin="1"/><net_sink comp="2182" pin=0"/></net>

<net id="3006"><net_src comp="1850" pin="2"/><net_sink comp="3003" pin=0"/></net>

<net id="3007"><net_src comp="3003" pin="1"/><net_sink comp="2178" pin=1"/></net>

<net id="3011"><net_src comp="1890" pin="2"/><net_sink comp="3008" pin=0"/></net>

<net id="3012"><net_src comp="3008" pin="1"/><net_sink comp="2237" pin=1"/></net>

<net id="3016"><net_src comp="1899" pin="2"/><net_sink comp="3013" pin=0"/></net>

<net id="3017"><net_src comp="3013" pin="1"/><net_sink comp="2237" pin=0"/></net>

<net id="3021"><net_src comp="1923" pin="1"/><net_sink comp="3018" pin=0"/></net>

<net id="3022"><net_src comp="3018" pin="1"/><net_sink comp="2258" pin=0"/></net>

<net id="3026"><net_src comp="1953" pin="2"/><net_sink comp="3023" pin=0"/></net>

<net id="3027"><net_src comp="3023" pin="1"/><net_sink comp="2241" pin=0"/></net>

<net id="3031"><net_src comp="1959" pin="2"/><net_sink comp="3028" pin=0"/></net>

<net id="3032"><net_src comp="3028" pin="1"/><net_sink comp="2262" pin=0"/></net>

<net id="3036"><net_src comp="1965" pin="2"/><net_sink comp="3033" pin=0"/></net>

<net id="3037"><net_src comp="3033" pin="1"/><net_sink comp="2258" pin=1"/></net>

<net id="3041"><net_src comp="2005" pin="2"/><net_sink comp="3038" pin=0"/></net>

<net id="3042"><net_src comp="3038" pin="1"/><net_sink comp="2317" pin=1"/></net>

<net id="3046"><net_src comp="2014" pin="2"/><net_sink comp="3043" pin=0"/></net>

<net id="3047"><net_src comp="3043" pin="1"/><net_sink comp="2317" pin=0"/></net>

<net id="3051"><net_src comp="2038" pin="1"/><net_sink comp="3048" pin=0"/></net>

<net id="3052"><net_src comp="3048" pin="1"/><net_sink comp="2338" pin=0"/></net>

<net id="3056"><net_src comp="2068" pin="2"/><net_sink comp="3053" pin=0"/></net>

<net id="3057"><net_src comp="3053" pin="1"/><net_sink comp="2321" pin=0"/></net>

<net id="3061"><net_src comp="2074" pin="2"/><net_sink comp="3058" pin=0"/></net>

<net id="3062"><net_src comp="3058" pin="1"/><net_sink comp="2342" pin=0"/></net>

<net id="3066"><net_src comp="2080" pin="2"/><net_sink comp="3063" pin=0"/></net>

<net id="3067"><net_src comp="3063" pin="1"/><net_sink comp="2338" pin=1"/></net>

<net id="3071"><net_src comp="2229" pin="3"/><net_sink comp="3068" pin=0"/></net>

<net id="3072"><net_src comp="3068" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="3076"><net_src comp="2309" pin="3"/><net_sink comp="3073" pin=0"/></net>

<net id="3077"><net_src comp="3073" pin="1"/><net_sink comp="449" pin=2"/></net>

<net id="3081"><net_src comp="2389" pin="3"/><net_sink comp="3078" pin=0"/></net>

<net id="3082"><net_src comp="3078" pin="1"/><net_sink comp="456" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_0_V | {}
	Port: p_src_data_stream_1_V | {}
	Port: p_src_data_stream_2_V | {}
	Port: p_dst_data_stream_0_V | {9 }
	Port: p_dst_data_stream_1_V | {9 }
	Port: p_dst_data_stream_2_V | {9 }
 - Input state : 
	Port: Filter2D : p_src_data_stream_0_V | {6 }
	Port: Filter2D : p_src_data_stream_1_V | {6 }
	Port: Filter2D : p_src_data_stream_2_V | {6 }
	Port: Filter2D : p_dst_data_stream_0_V | {}
	Port: Filter2D : p_dst_data_stream_1_V | {}
	Port: Filter2D : p_dst_data_stream_2_V | {}
	Port: Filter2D : p_kernel_val_0_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_0_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_1_read | {1 }
  - Chain level:
	State 1
	State 2
		tmp_32 : 1
		rend_i_i : 1
		tmp_33 : 1
		StgValue_39 : 2
	State 3
		t_V_cast : 1
		exitcond390_i : 1
		i_V : 1
		StgValue_88 : 2
		tmp_38 : 1
		tmp_384_0_0_not : 2
		tmp : 1
		icmp : 2
		tmp_40 : 1
		tmp_428_0_1 : 1
		tmp_41 : 1
		tmp_127 : 1
		tmp_42 : 2
		tmp_128 : 3
		rev : 4
		tmp_44 : 3
		or_cond_i425_i : 4
		tmp_129 : 3
		p_assign_7 : 2
		p_p2_i426_i : 4
		tmp_46 : 5
		tmp_130 : 5
		p_assign_6_0_1 : 2
		tmp_131 : 3
		tmp_132 : 3
		tmp_133 : 1
		tmp_134 : 2
		tmp_135 : 3
		tmp_136 : 4
		p_assign_6_0_2 : 2
		tmp_137 : 3
		tmp_138 : 3
		tmp_139 : 1
		tmp_140 : 2
		tmp_141 : 3
		tmp_142 : 4
		tmp_66 : 6
		tmp_67 : 7
		tmp_68 : 2
		tmp_69 : 8
		row_assign_10_0_0_t : 9
		tmp_74 : 2
		tmp_75 : 5
		row_assign_10_0_1_t : 6
		tmp_80 : 2
		tmp_81 : 5
		row_assign_10_0_2_t : 6
	State 4
		t_V_3_cast : 1
		exitcond389_i : 1
		j_V : 1
		tmp_143 : 1
		icmp2 : 2
		ImagLoc_x : 2
		ImagLoc_x_cast : 3
		tmp_144 : 3
		rev2 : 4
		tmp_51 : 3
		or_cond_i_i : 4
		tmp_145 : 3
		p_assign_1 : 2
		p_p2_i_i : 4
		p_p2_i_i_cast : 5
		tmp_53 : 5
		p_assign_2 : 6
		p_p2_i_i_p_assign_2 : 7
		x : 8
		tmp_146 : 9
		brmerge : 4
		StgValue_158 : 4
		or_cond_i : 3
		StgValue_166 : 3
		StgValue_167 : 4
		StgValue_174 : 3
		StgValue_175 : 4
		StgValue_182 : 3
	State 5
		tmp_61 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
		k_buf_1_val_3_addr : 2
		k_buf_1_val_3_load : 3
		k_buf_1_val_4_addr : 2
		k_buf_1_val_4_load : 3
		k_buf_1_val_5_addr : 2
		k_buf_1_val_5_load : 3
		k_buf_2_val_3_addr : 2
		k_buf_2_val_3_load : 3
		k_buf_2_val_4_addr : 2
		k_buf_2_val_4_load : 3
		k_buf_2_val_5_addr : 2
		k_buf_2_val_5_load : 3
	State 6
		col_buf_0_val_0_0 : 1
		col_buf_0_val_1_0 : 1
		col_buf_0_val_2_0 : 1
		StgValue_237 : 1
		StgValue_238 : 1
		StgValue_241 : 1
		StgValue_242 : 2
		StgValue_243 : 1
		StgValue_244 : 2
		StgValue_245 : 1
		StgValue_246 : 2
		tmp_70 : 2
		src_kernel_win_0_va_23 : 3
		tmp_76 : 2
		src_kernel_win_0_va_24 : 3
		tmp_82 : 2
		src_kernel_win_0_va_25 : 3
		OP1_V_0_0_cast : 1
		r_V_8 : 2
		tmp_472_0_0_cast : 3
		OP1_V_0_0_1_cast : 1
		r_V_8_0_0_1 : 2
		tmp_472_0_0_1_cast : 3
		p_Val2_89_0_0_1 : 4
		tmp_85 : 1
		col_buf_1_val_0_0 : 2
		tmp_86 : 1
		col_buf_1_val_1_0 : 2
		tmp_87 : 1
		col_buf_1_val_2_0 : 2
		StgValue_288 : 1
		StgValue_289 : 1
		StgValue_292 : 1
		StgValue_293 : 3
		StgValue_294 : 1
		StgValue_295 : 3
		StgValue_296 : 1
		StgValue_297 : 3
		tmp_88 : 3
		src_kernel_win_1_va_23 : 4
		tmp_89 : 3
		src_kernel_win_1_va_24 : 4
		tmp_90 : 3
		src_kernel_win_1_va_25 : 4
		OP1_V_1_0_cast : 1
		r_V_8_1 : 2
		tmp_472_1_0_cast : 3
		OP1_V_1_0_1_cast : 1
		r_V_8_1_0_1 : 2
		tmp_472_1_0_1_cast : 3
		p_Val2_89_1_0_1 : 4
		tmp_93 : 1
		col_buf_2_val_0_0 : 2
		tmp_94 : 1
		col_buf_2_val_1_0 : 2
		tmp_95 : 1
		col_buf_2_val_2_0 : 2
		StgValue_333 : 1
		StgValue_334 : 1
		StgValue_337 : 3
		StgValue_338 : 1
		StgValue_339 : 3
		StgValue_340 : 1
		StgValue_341 : 3
		StgValue_342 : 1
		tmp_96 : 3
		src_kernel_win_2_va_26 : 4
		tmp_97 : 3
		src_kernel_win_2_va_27 : 4
		tmp_98 : 3
		src_kernel_win_2_va_28 : 4
		OP1_V_2_0_cast : 1
		r_V_8_2 : 2
		tmp_472_2_0_cast : 3
		OP1_V_2_0_1_cast : 1
		r_V_8_2_0_1 : 2
		tmp_472_2_0_1_cast : 3
		p_Val2_89_2_0_1 : 4
		StgValue_362 : 1
		StgValue_363 : 5
		StgValue_364 : 1
		StgValue_365 : 5
		StgValue_366 : 1
		StgValue_367 : 4
	State 7
		r_V_8_0_0_2 : 1
		tmp_472_0_0_2_cast_c : 2
		p_Val2_89_0_0_2 : 3
		p_Val2_89_0_0_2_ca : 4
		OP1_V_0_1_cast : 1
		r_V_8_0_1 : 2
		tmp_472_0_1_cast_cas : 3
		tmp_149 : 3
		tmp_150 : 4
		p_Val2_89_0_1_1 : 5
		r_V_8_0_1_2 : 1
		tmp_151 : 2
		tmp_83 : 5
		OP1_V_0_2_cast : 1
		r_V_8_0_2 : 2
		tmp_152 : 3
		OP1_V_0_2_1_cast : 1
		r_V_8_0_2_1 : 2
		tmp_153 : 3
		tmp33 : 3
		tmp33_cast : 4
		tmp32 : 5
		tmp34 : 6
		tmp36 : 4
		r_V_8_1_0_2 : 1
		tmp_472_1_0_2_cast_c : 2
		p_Val2_89_1_0_2 : 3
		p_Val2_89_1_0_2_ca : 4
		OP1_V_1_1_cast : 1
		r_V_8_1_1 : 2
		tmp_472_1_1_cast_cas : 3
		tmp_158 : 3
		tmp_159 : 4
		p_Val2_89_1_1_1 : 5
		r_V_8_1_1_2 : 1
		tmp_160 : 2
		tmp_91 : 5
		OP1_V_1_2_cast : 1
		r_V_8_1_2 : 2
		tmp_161 : 3
		OP1_V_1_2_1_cast : 1
		r_V_8_1_2_1 : 2
		tmp_162 : 3
		tmp41 : 3
		tmp41_cast : 4
		tmp40 : 5
		tmp42 : 6
		tmp44 : 4
		r_V_8_2_0_2 : 1
		tmp_472_2_0_2_cast_c : 2
		p_Val2_89_2_0_2 : 3
		p_Val2_89_2_0_2_ca : 4
		OP1_V_2_1_cast : 1
		r_V_8_2_1 : 2
		tmp_472_2_1_cast_cas : 3
		tmp_167 : 3
		tmp_168 : 4
		p_Val2_89_2_1_1 : 5
		r_V_8_2_1_2 : 1
		tmp_169 : 2
		tmp_99 : 5
		OP1_V_2_2_cast : 1
		r_V_8_2_2 : 2
		tmp_170 : 3
		OP1_V_2_2_1_cast : 1
		r_V_8_2_2_1 : 2
		tmp_171 : 3
		tmp49 : 3
		tmp49_cast : 4
		tmp48 : 5
		tmp50 : 6
		tmp52 : 4
		StgValue_465 : 1
		StgValue_467 : 1
		StgValue_469 : 1
		StgValue_471 : 1
		StgValue_473 : 1
		StgValue_475 : 1
	State 8
		p_Val2_27 : 1
		isneg : 2
		p_Val2_7 : 1
		tmp_84 : 2
		tmp_i_i : 3
		not_i_i_i : 3
		overflow : 4
		p_mux_i_i_cast : 3
		tmp_i_i_78 : 4
		p_Val2_33 : 4
		p_Val2_29 : 1
		isneg_1 : 2
		p_Val2_8 : 1
		tmp_92 : 2
		tmp_i_i4 : 3
		not_i_i_i5 : 3
		overflow_1 : 4
		p_mux_i_i7_cast : 3
		tmp_i_i8 : 4
		p_Val2_34 : 4
		p_Val2_s : 1
		isneg_2 : 2
		p_Val2_31 : 1
		tmp_100 : 2
		tmp_i_i1 : 3
		not_i_i_i1 : 3
		overflow_2 : 4
		p_mux_i_i16_cast : 3
		tmp_i_i1_79 : 4
		p_Val2_35 : 4
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |         r_V_8_0_1_fu_1759        |    0    |    0    |    42   |
|          |        r_V_8_0_1_2_fu_1784       |    0    |    0    |    42   |
|          |         r_V_8_0_2_fu_1803        |    0    |    0    |    42   |
|          |        r_V_8_0_2_1_fu_1816       |    0    |    0    |    42   |
|          |         r_V_8_1_1_fu_1874        |    0    |    0    |    42   |
|    mul   |        r_V_8_1_1_2_fu_1899       |    0    |    0    |    42   |
|          |         r_V_8_1_2_fu_1918        |    0    |    0    |    42   |
|          |        r_V_8_1_2_1_fu_1931       |    0    |    0    |    42   |
|          |         r_V_8_2_1_fu_1989        |    0    |    0    |    42   |
|          |        r_V_8_2_1_2_fu_2014       |    0    |    0    |    42   |
|          |         r_V_8_2_2_fu_2033        |    0    |    0    |    42   |
|          |        r_V_8_2_2_1_fu_2046       |    0    |    0    |    42   |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_32_fu_655          |    0    |    0    |    10   |
|          |            i_V_fu_695            |    0    |    0    |    18   |
|          |           tmp_42_fu_751          |    0    |    0    |    18   |
|          |       p_assign_6_0_1_fu_815      |    0    |    0    |    18   |
|          |       p_assign_6_0_2_fu_859      |    0    |    0    |    18   |
|          |           tmp_68_fu_917          |    0    |    0    |    10   |
|          |           tmp_80_fu_957          |    0    |    0    |    10   |
|          |            j_V_fu_987            |    0    |    0    |    18   |
|          |         ImagLoc_x_fu_1009        |    0    |    0    |    18   |
|          |      p_Val2_89_0_1_1_fu_1775     |    0    |    0    |    18   |
|          |          tmp_83_fu_1793          |    0    |    0    |    8    |
|          |           tmp33_fu_1828          |    0    |    0    |    17   |
|          |           tmp32_fu_1838          |    0    |    0    |    18   |
|          |           tmp34_fu_1844          |    0    |    0    |    8    |
|          |           tmp36_fu_1850          |    0    |    0    |    15   |
|          |      p_Val2_89_1_1_1_fu_1890     |    0    |    0    |    18   |
|          |          tmp_91_fu_1908          |    0    |    0    |    8    |
|          |           tmp41_fu_1943          |    0    |    0    |    17   |
|          |           tmp40_fu_1953          |    0    |    0    |    18   |
|    add   |           tmp42_fu_1959          |    0    |    0    |    8    |
|          |           tmp44_fu_1965          |    0    |    0    |    15   |
|          |      p_Val2_89_2_1_1_fu_2005     |    0    |    0    |    18   |
|          |          tmp_99_fu_2023          |    0    |    0    |    8    |
|          |           tmp49_fu_2058          |    0    |    0    |    17   |
|          |           tmp48_fu_2068          |    0    |    0    |    18   |
|          |           tmp50_fu_2074          |    0    |    0    |    8    |
|          |           tmp52_fu_2080          |    0    |    0    |    15   |
|          |           tmp31_fu_2157          |    0    |    0    |    8    |
|          |         p_Val2_27_fu_2164        |    0    |    0    |    8    |
|          |           tmp35_fu_2178          |    0    |    0    |    8    |
|          |         p_Val2_7_fu_2182         |    0    |    0    |    8    |
|          |           tmp39_fu_2237          |    0    |    0    |    8    |
|          |         p_Val2_29_fu_2244        |    0    |    0    |    8    |
|          |           tmp43_fu_2258          |    0    |    0    |    8    |
|          |         p_Val2_8_fu_2262         |    0    |    0    |    8    |
|          |           tmp47_fu_2317          |    0    |    0    |    8    |
|          |         p_Val2_s_fu_2324         |    0    |    0    |    8    |
|          |           tmp51_fu_2338          |    0    |    0    |    8    |
|          |         p_Val2_31_fu_2342        |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_62_fu_1161          |    0    |    0    |    15   |
|          |          tmp_63_fu_1180          |    0    |    0    |    15   |
|          |          tmp_64_fu_1199          |    0    |    0    |    15   |
|          |          tmp_70_fu_1257          |    0    |    0    |    15   |
|          |          tmp_76_fu_1275          |    0    |    0    |    15   |
|          |          tmp_82_fu_1293          |    0    |    0    |    15   |
|          |          tmp_85_fu_1353          |    0    |    0    |    15   |
|          |          tmp_86_fu_1372          |    0    |    0    |    15   |
|    mux   |          tmp_87_fu_1391          |    0    |    0    |    15   |
|          |          tmp_88_fu_1449          |    0    |    0    |    15   |
|          |          tmp_89_fu_1467          |    0    |    0    |    15   |
|          |          tmp_90_fu_1485          |    0    |    0    |    15   |
|          |          tmp_93_fu_1536          |    0    |    0    |    15   |
|          |          tmp_94_fu_1555          |    0    |    0    |    15   |
|          |          tmp_95_fu_1574          |    0    |    0    |    15   |
|          |          tmp_96_fu_1623          |    0    |    0    |    15   |
|          |          tmp_97_fu_1641          |    0    |    0    |    15   |
|          |          tmp_98_fu_1659          |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |        p_p2_i426_i_fu_797        |    0    |    0    |    12   |
|          |          tmp_136_fu_851          |    0    |    0    |    2    |
|          |          tmp_142_fu_895          |    0    |    0    |    2    |
|          |           tmp_67_fu_909          |    0    |    0    |    2    |
|          |           tmp_69_fu_923          |    0    |    0    |    2    |
|          |           tmp_75_fu_943          |    0    |    0    |    2    |
|          |           tmp_81_fu_963          |    0    |    0    |    2    |
|          |         p_p2_i_i_fu_1059         |    0    |    0    |    12   |
|          |    p_p2_i_i_p_assign_2_fu_1083   |    0    |    0    |    14   |
|          |             x_fu_1091            |    0    |    0    |    14   |
|          |     col_buf_0_val_0_0_fu_1173    |    0    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_1192    |    0    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_1211    |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_23_fu_1268  |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_24_fu_1286  |    0    |    0    |    8    |
|          |  src_kernel_win_0_va_25_fu_1304  |    0    |    0    |    8    |
|  select  |     col_buf_1_val_0_0_fu_1365    |    0    |    0    |    8    |
|          |     col_buf_1_val_1_0_fu_1384    |    0    |    0    |    8    |
|          |     col_buf_1_val_2_0_fu_1403    |    0    |    0    |    8    |
|          |  src_kernel_win_1_va_23_fu_1460  |    0    |    0    |    8    |
|          |  src_kernel_win_1_va_24_fu_1478  |    0    |    0    |    8    |
|          |  src_kernel_win_1_va_25_fu_1496  |    0    |    0    |    8    |
|          |     col_buf_2_val_0_0_fu_1548    |    0    |    0    |    8    |
|          |     col_buf_2_val_1_0_fu_1567    |    0    |    0    |    8    |
|          |     col_buf_2_val_2_0_fu_1586    |    0    |    0    |    8    |
|          |  src_kernel_win_2_va_26_fu_1634  |    0    |    0    |    8    |
|          |  src_kernel_win_2_va_27_fu_1652  |    0    |    0    |    8    |
|          |  src_kernel_win_2_va_28_fu_1670  |    0    |    0    |    8    |
|          |      p_mux_i_i_cast_fu_2215      |    0    |    0    |    8    |
|          |         p_Val2_33_fu_2229        |    0    |    0    |    8    |
|          |      p_mux_i_i7_cast_fu_2295     |    0    |    0    |    8    |
|          |         p_Val2_34_fu_2309        |    0    |    0    |    8    |
|          |     p_mux_i_i16_cast_fu_2375     |    0    |    0    |    8    |
|          |         p_Val2_35_fu_2389        |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_33_fu_661          |    0    |    0    |    8    |
|          |       exitcond390_i_fu_689       |    0    |    0    |    13   |
|          |           tmp_38_fu_701          |    0    |    0    |    13   |
|          |            icmp_fu_723           |    0    |    0    |    13   |
|          |           tmp_40_fu_729          |    0    |    0    |    13   |
|          |        tmp_428_0_1_fu_735        |    0    |    0    |    13   |
|          |           tmp_41_fu_741          |    0    |    0    |    13   |
|   icmp   |           tmp_44_fu_771          |    0    |    0    |    13   |
|          |           tmp_46_fu_805          |    0    |    0    |    13   |
|          |       exitcond389_i_fu_981       |    0    |    0    |    13   |
|          |           icmp2_fu_1003          |    0    |    0    |    13   |
|          |          tmp_51_fu_1033          |    0    |    0    |    13   |
|          |          tmp_53_fu_1071          |    0    |    0    |    13   |
|          |         not_i_i_i_fu_2203        |    0    |    0    |    9    |
|          |        not_i_i_i5_fu_2283        |    0    |    0    |    9    |
|          |        not_i_i_i1_fu_2363        |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|          |         p_assign_7_fu_791        |    0    |    0    |    18   |
|          |          tmp_134_fu_841          |    0    |    0    |    10   |
|          |           tmp_66_fu_903          |    0    |    0    |    10   |
|    sub   |        p_assign_1_fu_1053        |    0    |    0    |    18   |
|          |        p_assign_2_fu_1077        |    0    |    0    |    20   |
|          |           r_V_8_fu_1321          |    0    |    0    |    15   |
|          |          r_V_8_1_fu_1513         |    0    |    0    |    15   |
|          |          r_V_8_2_fu_1687         |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |      tmp_384_0_0_not_fu_707      |    0    |    0    |    2    |
|          |            rev_fu_765            |    0    |    0    |    2    |
|          |          tmp_140_fu_885          |    0    |    0    |    2    |
|          |    row_assign_10_0_0_t_fu_931    |    0    |    0    |    2    |
|          |           tmp_74_fu_937          |    0    |    0    |    2    |
|    xor   |    row_assign_10_0_1_t_fu_951    |    0    |    0    |    2    |
|          |    row_assign_10_0_2_t_fu_971    |    0    |    0    |    2    |
|          |           rev2_fu_1027           |    0    |    0    |    2    |
|          |     col_assign_3_0_t_fu_1156     |    0    |    0    |    2    |
|          |          tmp_i_i_fu_2197         |    0    |    0    |    2    |
|          |         tmp_i_i4_fu_2277         |    0    |    0    |    2    |
|          |         tmp_i_i1_fu_2357         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |       or_cond_i425_i_fu_777      |    0    |    0    |    2    |
|          |        or_cond_i_i_fu_1039       |    0    |    0    |    2    |
|    and   |         or_cond_i_fu_1108        |    0    |    0    |    2    |
|          |         overflow_fu_2209         |    0    |    0    |    2    |
|          |        overflow_1_fu_2289        |    0    |    0    |    2    |
|          |        overflow_2_fu_2369        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          brmerge_fu_1103         |    0    |    0    |    2    |
|    or    |        tmp_i_i_78_fu_2223        |    0    |    0    |    2    |
|          |         tmp_i_i8_fu_2303         |    0    |    0    |    2    |
|          |        tmp_i_i1_79_fu_2383       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_2397           |    1    |    0    |    0    |
|          |            grp_fu_2404           |    1    |    0    |    0    |
|  muladd  |            grp_fu_2411           |    1    |    0    |    0    |
|          |            grp_fu_2418           |    1    |    0    |    0    |
|          |            grp_fu_2426           |    1    |    0    |    0    |
|          |            grp_fu_2434           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | p_kernel_val_2_V_1_s_read_fu_388 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_0_s_read_fu_394 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_s_read_fu_400 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_0_s_read_fu_406 |    0    |    0    |    0    |
|   read   | p_kernel_val_0_V_2_s_read_fu_412 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_s_read_fu_418 |    0    |    0    |    0    |
|          |          grp_read_fu_424         |    0    |    0    |    0    |
|          |          grp_read_fu_430         |    0    |    0    |    0    |
|          |          grp_read_fu_436         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |     StgValue_517_write_fu_442    |    0    |    0    |    0    |
|   write  |     StgValue_519_write_fu_449    |    0    |    0    |    0    |
|          |     StgValue_521_write_fu_456    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      OP2_V_0_0_1_cast_fu_667     |    0    |    0    |    0    |
|          |      OP2_V_0_0_2_cast_fu_670     |    0    |    0    |    0    |
|          |       OP2_V_0_1_cast_fu_673      |    0    |    0    |    0    |
|          |       OP2_V_0_2_cast_fu_679      |    0    |    0    |    0    |
|          |      ImagLoc_x_cast_fu_1015      |    0    |    0    |    0    |
|          |       p_p2_i_i_cast_fu_1067      |    0    |    0    |    0    |
|          |          x_cast_fu_1113          |    0    |    0    |    0    |
|          |     tmp_472_0_0_cast_fu_1327     |    0    |    0    |    0    |
|          |     tmp_472_1_0_cast_fu_1519     |    0    |    0    |    0    |
|          |     tmp_472_2_0_cast_fu_1693     |    0    |    0    |    0    |
|   sext   |    p_Val2_89_0_0_2_ca_fu_1752    |    0    |    0    |    0    |
|          |   tmp_472_0_1_cast_cas_fu_1764   |    0    |    0    |    0    |
|          |        tmp33_cast_fu_1834        |    0    |    0    |    0    |
|          |    p_Val2_89_1_0_2_ca_fu_1867    |    0    |    0    |    0    |
|          |   tmp_472_1_1_cast_cas_fu_1879   |    0    |    0    |    0    |
|          |        tmp41_cast_fu_1949        |    0    |    0    |    0    |
|          |    p_Val2_89_2_0_2_ca_fu_1982    |    0    |    0    |    0    |
|          |   tmp_472_2_1_cast_cas_fu_1994   |    0    |    0    |    0    |
|          |        tmp49_cast_fu_2064        |    0    |    0    |    0    |
|          |        tmp32_cast_fu_2161        |    0    |    0    |    0    |
|          |        tmp40_cast_fu_2241        |    0    |    0    |    0    |
|          |        tmp48_cast_fu_2321        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      OP2_V_0_1_2_cast_fu_676     |    0    |    0    |    0    |
|          |      OP2_V_0_2_1_cast_fu_682     |    0    |    0    |    0    |
|          |          t_V_cast_fu_685         |    0    |    0    |    0    |
|          |         t_V_3_cast_fu_977        |    0    |    0    |    0    |
|          |          tmp_61_fu_1116          |    0    |    0    |    0    |
|          |      OP1_V_0_0_cast_fu_1317      |    0    |    0    |    0    |
|          |     OP1_V_0_0_1_cast_fu_1331     |    0    |    0    |    0    |
|          |      OP1_V_1_0_cast_fu_1509      |    0    |    0    |    0    |
|          |     OP1_V_1_0_1_cast_fu_1523     |    0    |    0    |    0    |
|          |      OP1_V_2_0_cast_fu_1683      |    0    |    0    |    0    |
|          |     OP1_V_2_0_1_cast_fu_1697     |    0    |    0    |    0    |
|          |     OP1_V_0_0_2_cast_fu_1749     |    0    |    0    |    0    |
|          |      OP1_V_0_1_cast_fu_1755      |    0    |    0    |    0    |
|          |     OP1_V_0_1_2_cast_fu_1781     |    0    |    0    |    0    |
|   zext   |      OP1_V_0_2_cast_fu_1799      |    0    |    0    |    0    |
|          |     OP1_V_0_2_1_cast_fu_1812     |    0    |    0    |    0    |
|          |   tmp_472_0_2_2_cast_c_fu_1825   |    0    |    0    |    0    |
|          |     OP1_V_1_0_2_cast_fu_1864     |    0    |    0    |    0    |
|          |      OP1_V_1_1_cast_fu_1870      |    0    |    0    |    0    |
|          |     OP1_V_1_1_2_cast_fu_1896     |    0    |    0    |    0    |
|          |      OP1_V_1_2_cast_fu_1914      |    0    |    0    |    0    |
|          |     OP1_V_1_2_1_cast_fu_1927     |    0    |    0    |    0    |
|          |   tmp_472_1_2_2_cast_c_fu_1940   |    0    |    0    |    0    |
|          |     OP1_V_2_0_2_cast_fu_1979     |    0    |    0    |    0    |
|          |      OP1_V_2_1_cast_fu_1985      |    0    |    0    |    0    |
|          |     OP1_V_2_1_2_cast_fu_2011     |    0    |    0    |    0    |
|          |      OP1_V_2_2_cast_fu_2029      |    0    |    0    |    0    |
|          |     OP1_V_2_2_1_cast_fu_2042     |    0    |    0    |    0    |
|          |   tmp_472_2_2_2_cast_c_fu_2055   |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_713            |    0    |    0    |    0    |
|          |          tmp_143_fu_993          |    0    |    0    |    0    |
|partselect|          tmp_84_fu_2187          |    0    |    0    |    0    |
|          |          tmp_92_fu_2267          |    0    |    0    |    0    |
|          |          tmp_100_fu_2347         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_127_fu_747          |    0    |    0    |    0    |
|          |          tmp_130_fu_811          |    0    |    0    |    0    |
|          |          tmp_133_fu_837          |    0    |    0    |    0    |
|          |          tmp_135_fu_847          |    0    |    0    |    0    |
|          |          tmp_139_fu_881          |    0    |    0    |    0    |
|          |          tmp_141_fu_891          |    0    |    0    |    0    |
|          |          tmp_146_fu_1099         |    0    |    0    |    0    |
|          |          tmp_149_fu_1768         |    0    |    0    |    0    |
|          |          tmp_150_fu_1772         |    0    |    0    |    0    |
|          |          tmp_151_fu_1789         |    0    |    0    |    0    |
|   trunc  |          tmp_152_fu_1808         |    0    |    0    |    0    |
|          |          tmp_153_fu_1821         |    0    |    0    |    0    |
|          |          tmp_158_fu_1883         |    0    |    0    |    0    |
|          |          tmp_159_fu_1887         |    0    |    0    |    0    |
|          |          tmp_160_fu_1904         |    0    |    0    |    0    |
|          |          tmp_161_fu_1923         |    0    |    0    |    0    |
|          |          tmp_162_fu_1936         |    0    |    0    |    0    |
|          |          tmp_167_fu_1998         |    0    |    0    |    0    |
|          |          tmp_168_fu_2002         |    0    |    0    |    0    |
|          |          tmp_169_fu_2019         |    0    |    0    |    0    |
|          |          tmp_170_fu_2038         |    0    |    0    |    0    |
|          |          tmp_171_fu_2051         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          tmp_128_fu_757          |    0    |    0    |    0    |
|          |          tmp_129_fu_783          |    0    |    0    |    0    |
|          |          tmp_131_fu_821          |    0    |    0    |    0    |
|          |          tmp_132_fu_829          |    0    |    0    |    0    |
|          |          tmp_137_fu_865          |    0    |    0    |    0    |
| bitselect|          tmp_138_fu_873          |    0    |    0    |    0    |
|          |          tmp_144_fu_1019         |    0    |    0    |    0    |
|          |          tmp_145_fu_1045         |    0    |    0    |    0    |
|          |           isneg_fu_2170          |    0    |    0    |    0    |
|          |          isneg_1_fu_2250         |    0    |    0    |    0    |
|          |          isneg_2_fu_2330         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    6    |    0    |   1872  |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
|k_buf_1_val_3|    1   |    0   |    0   |
|k_buf_1_val_4|    1   |    0   |    0   |
|k_buf_1_val_5|    1   |    0   |    0   |
|k_buf_2_val_3|    1   |    0   |    0   |
|k_buf_2_val_4|    1   |    0   |    0   |
|k_buf_2_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    9   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   OP2_V_0_0_1_cast_reg_2708   |   10   |
|   OP2_V_0_0_2_cast_reg_2715   |   10   |
|   OP2_V_0_1_2_cast_reg_2729   |   12   |
|    OP2_V_0_1_cast_reg_2722    |   11   |
|   OP2_V_0_2_1_cast_reg_2743   |   11   |
|    OP2_V_0_2_cast_reg_2736    |   10   |
|        brmerge_reg_2838       |    1   |
|     exitcond389_i_reg_2815    |    1   |
|     exitcond390_i_reg_2750    |    1   |
|          i_V_reg_2754         |   11   |
|         icmp_reg_2768         |    1   |
|          j_V_reg_2819         |   11   |
|  k_buf_0_val_3_addr_reg_2855  |   11   |
|  k_buf_0_val_4_addr_reg_2861  |   11   |
|  k_buf_0_val_5_addr_reg_2867  |   11   |
|  k_buf_1_val_3_addr_reg_2873  |   11   |
|  k_buf_1_val_4_addr_reg_2879  |   11   |
|  k_buf_1_val_5_addr_reg_2885  |   11   |
|  k_buf_2_val_3_addr_reg_2891  |   11   |
|  k_buf_2_val_4_addr_reg_2897  |   11   |
|  k_buf_2_val_5_addr_reg_2903  |   11   |
|      or_cond_i_i_reg_2824     |    1   |
|       or_cond_i_reg_2851      |    1   |
|       p_Val2_33_reg_3068      |    8   |
|       p_Val2_34_reg_3073      |    8   |
|       p_Val2_35_reg_3078      |    8   |
|    p_Val2_89_0_0_1_reg_2927   |   11   |
|    p_Val2_89_0_1_1_reg_2978   |   12   |
|    p_Val2_89_1_0_1_reg_2950   |   11   |
|    p_Val2_89_1_1_1_reg_3008   |   12   |
|    p_Val2_89_2_0_1_reg_2973   |   11   |
|    p_Val2_89_2_1_1_reg_3038   |   12   |
| p_kernel_val_0_V_1_s_reg_2467 |    2   |
| p_kernel_val_0_V_2_s_reg_2462 |    2   |
| p_kernel_val_1_V_0_s_reg_2457 |    3   |
| p_kernel_val_1_V_2_s_reg_2452 |    4   |
| p_kernel_val_2_V_0_s_reg_2447 |    2   |
| p_kernel_val_2_V_1_s_reg_2442 |    3   |
|      r_V_8_0_1_2_reg_2983     |   12   |
|      r_V_8_1_1_2_reg_3013     |   12   |
|      r_V_8_2_1_2_reg_3043     |   12   |
| right_border_buf_0_15_reg_2601|    8   |
| right_border_buf_0_16_reg_2613|    8   |
| right_border_buf_0_17_reg_2620|    8   |
| right_border_buf_0_18_reg_2632|    8   |
| right_border_buf_0_19_reg_2639|    8   |
| right_border_buf_0_s_reg_2594 |    8   |
| right_border_buf_1_15_reg_2658|    8   |
| right_border_buf_1_16_reg_2670|    8   |
| right_border_buf_1_17_reg_2677|    8   |
| right_border_buf_1_18_reg_2689|    8   |
| right_border_buf_1_19_reg_2696|    8   |
| right_border_buf_1_s_reg_2651 |    8   |
| right_border_buf_2_12_reg_2626|    8   |
| right_border_buf_2_13_reg_2645|    8   |
| right_border_buf_2_14_reg_2664|    8   |
| right_border_buf_2_15_reg_2683|    8   |
| right_border_buf_2_16_reg_2702|    8   |
| right_border_buf_2_s_reg_2607 |    8   |
|  row_assign_10_0_0_t_reg_2794 |    2   |
|  row_assign_10_0_1_t_reg_2801 |    2   |
|  row_assign_10_0_2_t_reg_2808 |    2   |
|src_kernel_win_0_va_18_reg_2487|    8   |
|src_kernel_win_0_va_19_reg_2493|    8   |
|src_kernel_win_0_va_20_reg_2499|    8   |
|src_kernel_win_0_va_21_reg_2505|    8   |
|src_kernel_win_0_va_22_reg_2512|    8   |
|src_kernel_win_0_va_23_reg_2909|    8   |
|src_kernel_win_0_va_24_reg_2916|    8   |
|src_kernel_win_0_va_25_reg_2922|    8   |
|  src_kernel_win_0_va_reg_2480 |    8   |
|src_kernel_win_1_va_18_reg_2525|    8   |
|src_kernel_win_1_va_19_reg_2531|    8   |
|src_kernel_win_1_va_20_reg_2537|    8   |
|src_kernel_win_1_va_21_reg_2543|    8   |
|src_kernel_win_1_va_22_reg_2550|    8   |
|src_kernel_win_1_va_23_reg_2932|    8   |
|src_kernel_win_1_va_24_reg_2939|    8   |
|src_kernel_win_1_va_25_reg_2945|    8   |
|  src_kernel_win_1_va_reg_2518 |    8   |
|src_kernel_win_2_va_18_reg_2563|    8   |
|src_kernel_win_2_va_19_reg_2569|    8   |
|src_kernel_win_2_va_20_reg_2575|    8   |
|src_kernel_win_2_va_21_reg_2581|    8   |
|src_kernel_win_2_va_22_reg_2588|    8   |
|src_kernel_win_2_va_26_reg_2955|    8   |
|src_kernel_win_2_va_27_reg_2962|    8   |
|src_kernel_win_2_va_28_reg_2968|    8   |
|  src_kernel_win_2_va_reg_2556 |    8   |
|         t_V_3_reg_644         |   11   |
|          t_V_reg_633          |   11   |
|         tmp32_reg_2993        |   11   |
|         tmp34_reg_2998        |    8   |
|         tmp36_reg_3003        |    8   |
|         tmp40_reg_3023        |   11   |
|         tmp42_reg_3028        |    8   |
|         tmp44_reg_3033        |    8   |
|         tmp48_reg_3053        |   11   |
|         tmp50_reg_3058        |    8   |
|         tmp52_reg_3063        |    8   |
|        tmp_146_reg_2833       |    2   |
|        tmp_152_reg_2988       |    8   |
|        tmp_161_reg_3018       |    8   |
|        tmp_170_reg_3048       |    8   |
|        tmp_32_reg_2472        |    2   |
|    tmp_384_0_0_not_reg_2763   |    1   |
|        tmp_38_reg_2759        |    1   |
|        tmp_40_reg_2773        |    1   |
|        tmp_41_reg_2781        |    1   |
|      tmp_428_0_1_reg_2777     |    1   |
|         tmp_s_reg_622         |    2   |
|           x_reg_2828          |   14   |
+-------------------------------+--------+
|             Total             |   854  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_469 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_481 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_481 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_493 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_493 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_505 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_517 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_517 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_529 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_529 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_541 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_553 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_553 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_565 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_565 |  p4  |   2  |  11  |   22   ||    9    |
|    grp_fu_2418    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_2426    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_2434    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   378  ||  29.952 ||   162   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |    0   |  1872  |
|   Memory  |    9   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   29   |    -   |   162  |
|  Register |    -   |    -   |    -   |   854  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    9   |    6   |   29   |   854  |  2034  |
+-----------+--------+--------+--------+--------+--------+
