// Seed: 1332253304
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_2  = 32'd17,
    parameter id_33 = 32'd92
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17[-1'b0 : 1],
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31[-1&&-1 :-1'b0-id_33&&1'h0],
    id_32,
    _id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40
);
  input wire id_40;
  input logic [7:0] id_39;
  inout wire id_38;
  inout wire id_37;
  inout wire id_36;
  inout wire id_35;
  output wire id_34;
  output wire _id_33;
  input wire id_32;
  module_0 modCall_1 (
      id_37,
      id_9,
      id_18,
      id_8
  );
  output logic [7:0] id_31;
  inout wire id_30;
  input wire id_29;
  output wire id_28;
  input wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  input logic [7:0] id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output tri0 id_7;
  output wire id_6;
  output wire id_5;
  output wand id_4;
  input wire id_3;
  input wire _id_2;
  output wire id_1;
  assign id_7  = 1;
  assign id_4  = 1;
  assign id_20 = id_39[id_2];
endmodule
