// Seed: 1693279895
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`timescale 1ps / 1ps
`define pp_19 0
`define pp_20 0
`timescale 1 ps / 1 ps
`define pp_21 0
`timescale 1ps / 1ps
`define pp_22 0
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  always @(posedge id_2);
endmodule
`define pp_23 0
`define pp_24 0
`define pp_25 0
module module_1 (
    inout id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input tri1 id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input logic id_9,
    output id_10,
    input id_11,
    input id_12,
    input logic id_13,
    input id_14
);
  logic id_15 = !id_4[1];
  assign id_10 = id_12;
  logic id_16;
  type_24(
      id_12, id_1[1] == id_7
  );
  assign id_0 = 1;
endmodule
`define pp_26 0
`define pp_27 0
`default_nettype wire
module module_2 (
    input logic id_0,
    output id_1
);
  logic id_15;
  logic id_16;
  logic id_17 = 1'd0;
endmodule
