

================================================================
== Vitis HLS Report for 'conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s'
================================================================
* Date:           Sun Mar  3 21:31:05 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.284 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        7|  19.998 ns|  23.331 ns|    6|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%p_read_227 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 5 'read' 'p_read_227' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%p_read_228 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read14" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 6 'read' 'p_read_228' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.21ns)   --->   "%p_read_229 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 7 'read' 'p_read_229' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.21ns)   --->   "%p_read1228 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read12" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 8 'read' 'p_read1228' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "%p_read1127 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 9 'read' 'p_read1127' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.21ns)   --->   "%p_read1026 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read10" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 10 'read' 'p_read1026' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.21ns)   --->   "%p_read925 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read9" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 11 'read' 'p_read925' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.21ns)   --->   "%p_read824 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read8" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 12 'read' 'p_read824' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.21ns)   --->   "%p_read723 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 13 'read' 'p_read723' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.21ns)   --->   "%p_read622 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 14 'read' 'p_read622' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.21ns)   --->   "%p_read521 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 15 'read' 'p_read521' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.21ns)   --->   "%p_read420 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 16 'read' 'p_read420' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.21ns)   --->   "%p_read319 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 17 'read' 'p_read319' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.21ns)   --->   "%p_read218 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 18 'read' 'p_read218' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.21ns)   --->   "%p_read117 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 19 'read' 'p_read117' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.21ns)   --->   "%p_read16 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 20 'read' 'p_read16' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%res_23_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 21 'alloca' 'res_23_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%res_22_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 22 'alloca' 'res_22_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%res_21_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 23 'alloca' 'res_21_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%res_20_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 24 'alloca' 'res_20_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%res_19_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 25 'alloca' 'res_19_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%res_18_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 26 'alloca' 'res_18_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%res_17_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 27 'alloca' 'res_17_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%res_16_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 28 'alloca' 'res_16_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%res_15_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 29 'alloca' 'res_15_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%res_14_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 30 'alloca' 'res_14_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%res_13_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 31 'alloca' 'res_13_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%res_12_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 32 'alloca' 'res_12_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%res_11_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 33 'alloca' 'res_11_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%res_10_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 34 'alloca' 'res_10_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%res_9_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 35 'alloca' 'res_9_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%res_8_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 36 'alloca' 'res_8_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%res_7_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 37 'alloca' 'res_7_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%res_6_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 38 'alloca' 'res_6_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%res_5_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 39 'alloca' 'res_5_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%res_4_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 40 'alloca' 'res_4_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%res_3_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 41 'alloca' 'res_3_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%res_2_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 42 'alloca' 'res_2_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%res_1_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 43 'alloca' 'res_1_copy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%res_0_copy = alloca i64 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 44 'alloca' 'res_0_copy' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 45 [2/2] (1.89ns)   --->   "%call_ln42 = call void @conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>, i10 %p_read16, i10 %p_read117, i10 %p_read218, i10 %p_read319, i10 %p_read420, i10 %p_read521, i10 %p_read622, i10 %p_read723, i10 %p_read824, i10 %p_read925, i10 %p_read1026, i10 %p_read1127, i10 %p_read1228, i10 %p_read_229, i10 %p_read_228, i10 %p_read_227, i16 %res_0_copy, i16 %res_1_copy, i16 %res_2_copy, i16 %res_3_copy, i16 %res_4_copy, i16 %res_5_copy, i16 %res_6_copy, i16 %res_7_copy, i16 %res_8_copy, i16 %res_9_copy, i16 %res_10_copy, i16 %res_11_copy, i16 %res_12_copy, i16 %res_13_copy, i16 %res_14_copy, i16 %res_15_copy, i16 %res_16_copy, i16 %res_17_copy, i16 %res_18_copy, i16 %res_19_copy, i16 %res_20_copy, i16 %res_21_copy, i16 %res_22_copy, i16 %res_23_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 45 'call' 'call_ln42' <Predicate = true> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.77>
ST_3 : Operation 46 [1/2] (0.77ns)   --->   "%call_ln42 = call void @conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>, i10 %p_read16, i10 %p_read117, i10 %p_read218, i10 %p_read319, i10 %p_read420, i10 %p_read521, i10 %p_read622, i10 %p_read723, i10 %p_read824, i10 %p_read925, i10 %p_read1026, i10 %p_read1127, i10 %p_read1228, i10 %p_read_229, i10 %p_read_228, i10 %p_read_227, i16 %res_0_copy, i16 %res_1_copy, i16 %res_2_copy, i16 %res_3_copy, i16 %res_4_copy, i16 %res_5_copy, i16 %res_6_copy, i16 %res_7_copy, i16 %res_8_copy, i16 %res_9_copy, i16 %res_10_copy, i16 %res_11_copy, i16 %res_12_copy, i16 %res_13_copy, i16 %res_14_copy, i16 %res_15_copy, i16 %res_16_copy, i16 %res_17_copy, i16 %res_18_copy, i16 %res_19_copy, i16 %res_20_copy, i16 %res_21_copy, i16 %res_22_copy, i16 %res_23_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42]   --->   Operation 46 'call' 'call_ln42' <Predicate = true> <Delay = 0.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%res_0_copy_load = load i16 %res_0_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 47 'load' 'res_0_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%res_1_copy_load = load i16 %res_1_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 48 'load' 'res_1_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%res_2_copy_load = load i16 %res_2_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 49 'load' 'res_2_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%res_3_copy_load = load i16 %res_3_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 50 'load' 'res_3_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%res_4_copy_load = load i16 %res_4_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 51 'load' 'res_4_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%res_5_copy_load = load i16 %res_5_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 52 'load' 'res_5_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%res_6_copy_load = load i16 %res_6_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 53 'load' 'res_6_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%res_7_copy_load = load i16 %res_7_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 54 'load' 'res_7_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%res_8_copy_load = load i16 %res_8_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 55 'load' 'res_8_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%res_9_copy_load = load i16 %res_9_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 56 'load' 'res_9_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%res_10_copy_load = load i16 %res_10_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 57 'load' 'res_10_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%res_11_copy_load = load i16 %res_11_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 58 'load' 'res_11_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%res_12_copy_load = load i16 %res_12_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 59 'load' 'res_12_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%res_13_copy_load = load i16 %res_13_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 60 'load' 'res_13_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%res_14_copy_load = load i16 %res_14_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 61 'load' 'res_14_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%res_15_copy_load = load i16 %res_15_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 62 'load' 'res_15_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%res_16_copy_load = load i16 %res_16_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 63 'load' 'res_16_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%res_17_copy_load = load i16 %res_17_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 64 'load' 'res_17_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%res_18_copy_load = load i16 %res_18_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 65 'load' 'res_18_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%res_19_copy_load = load i16 %res_19_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 66 'load' 'res_19_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%res_20_copy_load = load i16 %res_20_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 67 'load' 'res_20_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%res_21_copy_load = load i16 %res_21_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 68 'load' 'res_21_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%res_22_copy_load = load i16 %res_22_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 69 'load' 'res_22_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%res_23_copy_load = load i16 %res_23_copy" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 70 'load' 'res_23_copy_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%mrv = insertvalue i384 <undef>, i16 %res_0_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 71 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i384 %mrv, i16 %res_1_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 72 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i384 %mrv_1, i16 %res_2_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 73 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i384 %mrv_2, i16 %res_3_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 74 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i384 %mrv_3, i16 %res_4_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 75 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i384 %mrv_4, i16 %res_5_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 76 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i384 %mrv_5, i16 %res_6_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 77 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i384 %mrv_6, i16 %res_7_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 78 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i384 %mrv_7, i16 %res_8_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 79 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i384 %mrv_8, i16 %res_9_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 80 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i384 %mrv_9, i16 %res_10_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 81 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i384 %mrv_10, i16 %res_11_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 82 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i384 %mrv_11, i16 %res_12_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 83 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i384 %mrv_12, i16 %res_13_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 84 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i384 %mrv_13, i16 %res_14_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 85 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i384 %mrv_14, i16 %res_15_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 86 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i384 %mrv_15, i16 %res_16_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 87 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i384 %mrv_16, i16 %res_17_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 88 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i384 %mrv_17, i16 %res_18_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 89 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i384 %mrv_18, i16 %res_19_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 90 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i384 %mrv_19, i16 %res_20_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 91 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i384 %mrv_20, i16 %res_21_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 92 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i384 %mrv_21, i16 %res_22_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 93 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i384 %mrv_22, i16 %res_23_copy_load" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 94 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln46 = ret i384 %mrv_23" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:46]   --->   Operation 95 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	wire read operation ('p_read_227', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42) on port 'p_read15' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42) [17]  (1.22 ns)

 <State 2>: 1.9ns
The critical path consists of the following:
	'call' operation ('call_ln42', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42) to 'conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>' [57]  (1.9 ns)

 <State 3>: 0.775ns
The critical path consists of the following:
	'call' operation ('call_ln42', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d.h:42) to 'conv_1d_latency_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>' [57]  (0.775 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
