// Seed: 859537551
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  assign id_3 = id_2;
  assign id_3 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  reg  id_4;
  reg  id_5;
  module_0(
      id_3, id_3, id_3
  );
  always
    if (id_4 != id_4)
      @(negedge id_5, posedge id_4)
        do
          @(posedge 1) begin
            id_5 <= 1;
            begin
              id_2 <= 1;
            end
            id_2 = 1;
            id_1 = id_5;
            $display(1'b0);
          end
        while (1);
endmodule
