--------------- Build Started: 09/08/2015 09:13:12 Project: Pipetting, Configuration: DP8051 Keil 9.51 Debug ---------------
Initializing Build...
cydsfit.exe -.appdatapath "C:\Users\Guillaume\AppData\Local\Cypress Semiconductor\PSoC Creator\3.1" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Guillaume\Desktop\S7\Projet\prog_pipettage\Pipetting\Pipetting.cydsn\Pipetting.cyprj -d CY8C3244AXA-153 -s C:\Users\Guillaume\Desktop\S7\Projet\prog_pipettage\Pipetting\Pipetting.cydsn\Generated_Source\PSoC3 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
ADD: pft.M0074: information: A (re)build is required to use the analog device editor. Unable to load the necessary information from the cyfit file. Partial/wrong data will be displayed until this has been resolved.
 * C:\Users\Guillaume\Desktop\S7\Projet\prog_pipettage\Pipetting\Pipetting.cydsn\Pipetting.cydwr ()
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Succeeded: 09/08/2015 09:13:29 ---------------
