;redcode
;assert 1
	SPL 0, <332
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #12, @200
	JMP 30, 9
	JMN @12, #200
	SUB @127, 106
	DJN 612, #82
	MOV 0, @17
	ADD #12, @200
	MOV -7, <-20
	ADD 130, 9
	SUB 412, @31
	SUB 12, @15
	MOV -7, <-20
	SUB 12, @15
	JMN @310, 9
	ADD #12, @200
	DAT #121, #9
	ADD 12, @203
	ADD #12, @200
	SPL 0, #10
	ADD #12, @200
	SPL 0, <-42
	SPL 0, <332
	SPL 0, <332
	CMP 302, @-240
	SPL -0, 100
	SUB @127, 106
	SUB @127, 106
	JMN @12, #200
	JMN @12, #200
	MOV -1, <-20
	SPL -0, 100
	JMN @10, 9
	SUB -0, 909
	SPL -0, 100
	CMP 302, @-240
	JMP 0, #10
	MOV -7, <-20
	MOV -7, <-20
	SUB 12, @12
	MOV -1, <-20
	CMP -207, <-120
	DJN -1, @-20
	CMP -207, <-120
	CMP 0, 85
	CMP -207, <-120
	CMP -207, <-120
	SUB 12, @10
	DJN -1, @-20
	SUB #12, @200
	SUB #121, 100
	SUB 12, @10
	JMN @72, #200
	SUB @3, 0
	SUB 12, @10
	SUB #12, @200
	SUB #12, @200
	SUB #12, @200
	SUB 1, <20
	SUB -1, <10
	CMP #12, @200
	MOV #72, @220
	SUB #2, -1
	ADD 30, 9
	SUB 12, @416
	SUB 0, 402
	SUB 400, 0
	SUB 12, @416
	ADD 12, @416
	SLT 20, @10
	SUB @3, 0
	SUB @3, 0
	SLT 102, 10
	MOV #72, @200
	SUB #12, @200
	SLT 30, 9
	SLT 102, 10
	SUB 12, @416
	ADD 3, 20
	ADD 3, 20
	ADD 3, 20
	ADD 3, 20
	SUB #12, @200
	SUB #12, @200
	SPL 0, <402
	SPL 0, <402
	ADD @3, 0
	ADD @3, 0
	ADD @3, 0
	JMP 397, 106
	SLT 102, 10
	SPL 0, <402
	DJN -1, @-20
