15:50:24 INFO  : Registering command handlers for SDK TCF services
15:50:25 INFO  : Launching XSCT server: xsct.bat -interactive U:\XilinxWorkspace\temp_xsdb_launch_script.tcl
15:50:29 INFO  : XSCT server has started successfully.
15:50:29 INFO  : Successfully done setting XSCT server connection channel  
15:50:31 INFO  : Successfully done setting SDK workspace  
15:52:25 INFO  : Project 'design_1_wrapper_hw_platform_0' created. You can now create BSPs and application projects targeting this hardware platform.
15:54:35 ERROR : Error generating bsp sources: Failed in generating sources
15:54:35 ERROR : Failed to generate sources for BSP project standalone_bsp_0
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
15:57:53 INFO  : Launching XSCT server: xsct.bat -interactive U:\XilinxWorkspace\temp_xsdb_launch_script.tcl
15:57:55 INFO  : XSCT server has started successfully.
15:57:55 INFO  : Successfully done setting XSCT server connection channel  
15:58:00 INFO  : Successfully done setting SDK workspace  
15:58:04 INFO  : Registering command handlers for SDK TCF services
15:58:43 ERROR : Error generating bsp sources: Failed in generating sources
15:58:43 ERROR : Failed to generate sources for BSP project standalone_bsp_0
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
16:01:27 INFO  : Launching XSCT server: xsct.bat -interactive U:\XilinxWorkspace\temp_xsdb_launch_script.tcl
16:01:29 INFO  : XSCT server has started successfully.
16:01:36 INFO  : Successfully done setting XSCT server connection channel  
16:01:36 INFO  : Successfully done setting SDK workspace  
16:01:41 INFO  : Registering command handlers for SDK TCF services
16:08:35 ERROR : Failed to call GENERATE_APP 
Reason: boost::filesystem::permissions: Access is denied: "U:/XilinxWorkspace/Lab4-1194/src"
16:08:35 ERROR : 
java.lang.RuntimeException: Failed to call GENERATE_APP 
Reason: boost::filesystem::permissions: Access is denied: "U:/XilinxWorkspace/Lab4-1194/src"
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.handleResult(XsdbCommandUtils.java:371)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:309)
	at com.xilinx.sdk.appwiz.internal.AppGen.generate(AppGen.java:554)
	at com.xilinx.sdk.appwiz.core.StandaloneProjectHandler.createCoreApp(StandaloneProjectHandler.java:106)
	at com.xilinx.sdk.appwiz.core.AppCreationHandler.createApplication(AppCreationHandler.java:130)
	at com.xilinx.sdk.appwiz.core.AppCreationHandler$1.run(AppCreationHandler.java:66)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2262)
	at com.xilinx.sdk.appwiz.core.AppCreationHandler.execute(AppCreationHandler.java:62)
	at com.xilinx.sdk.appwiz.ApplicationWizard.createNewProject(ApplicationWizard.java:117)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard.doRun(NewCProjectWizard.java:293)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard$1$1$1.run(NewCProjectWizard.java:235)
	at org.eclipse.ui.actions.WorkspaceModifyDelegatingOperation.execute(WorkspaceModifyDelegatingOperation.java:67)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.lambda$0(WorkspaceModifyOperation.java:107)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2240)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2267)
	at org.eclipse.ui.actions.WorkspaceModifyOperation.run(WorkspaceModifyOperation.java:128)
	at org.eclipse.jface.operation.ModalContext.runInCurrentThread(ModalContext.java:437)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:353)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:993)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard$1$1.run(NewCProjectWizard.java:245)
	at org.eclipse.ui.internal.UILockListener.doPendingWork(UILockListener.java:162)
	at org.eclipse.ui.internal.UISynchronizer$3.run(UISynchronizer.java:154)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4203)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3819)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:165)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:369)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:993)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard.invokeRunnable(NewCProjectWizard.java:272)
	at org.eclipse.cdt.ui.wizards.NewCProjectWizard.performFinish(NewCProjectWizard.java:162)
	at com.xilinx.sdk.appwiz.ApplicationWizard.performFinish(ApplicationWizard.java:158)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:790)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:423)
	at org.eclipse.jface.dialogs.Dialog$2.widgetSelected(Dialog.java:618)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:818)
	at org.eclipse.jface.window.Window.open(Window.java:794)
	at org.eclipse.ui.actions.NewProjectAction.run(NewProjectAction.java:115)
	at org.eclipse.jface.action.Action.runWithEvent(Action.java:473)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:565)
	at org.eclipse.jface.action.ActionContributionItem.lambda$4(ActionContributionItem.java:397)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4410)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1079)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4228)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3816)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
16:12:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:56 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
16:12:56 INFO  : 'jtag frequency' command is executed.
16:12:56 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:56 INFO  : Context for 'APU' is selected.
16:12:57 INFO  : System reset is completed.
16:13:00 INFO  : 'after 3000' command is executed.
16:13:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
16:13:04 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:13:04 INFO  : Context for 'APU' is selected.
16:13:04 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
16:13:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:04 INFO  : Context for 'APU' is selected.
16:13:04 INFO  : 'ps7_init' command is executed.
16:13:04 INFO  : 'ps7_post_config' command is executed.
16:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:05 INFO  : The application 'U:/XilinxWorkspace/Lab4-1194/Debug/Lab4-1194.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab4-1194/Debug/Lab4-1194.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:05 INFO  : Memory regions updated for context APU
16:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:05 INFO  : 'con' command is executed.
16:13:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

16:13:05 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4-1194.elf_on_local.tcl'
16:13:26 INFO  : Disconnected from the channel tcfchan#1.
16:55:35 INFO  : Registering command handlers for SDK TCF services
16:55:36 INFO  : Launching XSCT server: xsct.bat -interactive U:\XilinxWorkspace\temp_xsdb_launch_script.tcl
16:55:38 INFO  : XSCT server has started successfully.
16:55:38 INFO  : Successfully done setting XSCT server connection channel  
16:55:39 INFO  : Successfully done setting SDK workspace  
09:16:11 INFO  : Registering command handlers for SDK TCF services
09:16:11 INFO  : Launching XSCT server: xsct.bat -interactive U:\XilinxWorkspace\temp_xsdb_launch_script.tcl
09:16:15 INFO  : XSCT server has started successfully.
09:16:16 INFO  : Successfully done setting XSCT server connection channel  
09:16:18 INFO  : Successfully done setting SDK workspace  
09:17:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:17:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:01:21 INFO  : Registering command handlers for SDK TCF services
21:01:22 INFO  : Launching XSCT server: xsct.bat -interactive U:\XilinxWorkspace\temp_xsdb_launch_script.tcl
21:01:27 INFO  : XSCT server has started successfully.
21:01:30 INFO  : Successfully done setting XSCT server connection channel  
21:01:30 INFO  : Successfully done setting SDK workspace  
21:04:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:29 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
21:04:29 INFO  : 'jtag frequency' command is executed.
21:04:29 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:29 INFO  : Context for 'APU' is selected.
21:04:29 INFO  : System reset is completed.
21:04:32 INFO  : 'after 3000' command is executed.
21:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
21:04:35 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:04:35 INFO  : Context for 'APU' is selected.
21:04:35 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:04:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:35 INFO  : Context for 'APU' is selected.
21:04:35 INFO  : 'ps7_init' command is executed.
21:04:36 INFO  : 'ps7_post_config' command is executed.
21:04:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:04:36 INFO  : Memory regions updated for context APU
21:04:36 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4-1194.elf_on_local.tcl'
21:06:28 INFO  : Disconnected from the channel tcfchan#1.
21:06:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:31 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
21:06:31 INFO  : 'jtag frequency' command is executed.
21:06:31 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:31 INFO  : Context for 'APU' is selected.
21:06:32 INFO  : System reset is completed.
21:06:35 INFO  : 'after 3000' command is executed.
21:06:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
21:06:37 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:06:37 INFO  : Context for 'APU' is selected.
21:06:46 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:06:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:46 INFO  : Context for 'APU' is selected.
21:06:46 INFO  : 'ps7_init' command is executed.
21:06:46 INFO  : 'ps7_post_config' command is executed.
21:06:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:06:47 INFO  : Memory regions updated for context APU
21:06:47 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4-1194.elf_on_local.tcl'
21:07:14 INFO  : Disconnected from the channel tcfchan#2.
21:48:20 INFO  : Registering command handlers for SDK TCF services
21:48:21 INFO  : Launching XSCT server: xsct.bat -interactive U:\XilinxWorkspace\temp_xsdb_launch_script.tcl
21:48:24 INFO  : XSCT server has started successfully.
21:48:25 INFO  : Successfully done setting XSCT server connection channel  
21:48:25 INFO  : Successfully done setting SDK workspace  
21:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:45 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
21:48:45 INFO  : 'jtag frequency' command is executed.
21:48:45 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:45 INFO  : Context for 'APU' is selected.
21:48:45 INFO  : System reset is completed.
21:48:48 INFO  : 'after 3000' command is executed.
21:48:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
21:48:51 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:48:52 INFO  : Context for 'APU' is selected.
21:48:52 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:48:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:52 INFO  : Context for 'APU' is selected.
21:48:52 INFO  : 'ps7_init' command is executed.
21:48:52 INFO  : 'ps7_post_config' command is executed.
21:48:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:48:52 INFO  : Memory regions updated for context APU
21:48:52 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4-1194.elf_on_local.tcl'
21:49:29 INFO  : Disconnected from the channel tcfchan#1.
21:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:40 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
21:49:40 INFO  : 'jtag frequency' command is executed.
21:49:40 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:49:40 INFO  : Context for 'APU' is selected.
21:49:40 INFO  : System reset is completed.
21:49:43 INFO  : 'after 3000' command is executed.
21:49:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
21:49:46 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:49:46 INFO  : Context for 'APU' is selected.
21:49:53 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:49:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:53 INFO  : Context for 'APU' is selected.
21:49:54 INFO  : 'ps7_init' command is executed.
21:49:54 INFO  : 'ps7_post_config' command is executed.
21:49:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:49:54 INFO  : Memory regions updated for context APU
21:49:54 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4-1194.elf_on_local.tcl'
21:50:14 INFO  : Disconnected from the channel tcfchan#2.
21:51:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:56 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
21:51:56 INFO  : 'jtag frequency' command is executed.
21:51:56 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:56 INFO  : Context for 'APU' is selected.
21:51:56 INFO  : System reset is completed.
21:51:59 INFO  : 'after 3000' command is executed.
21:52:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
21:52:02 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:52:02 INFO  : Context for 'APU' is selected.
21:52:10 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:52:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:10 INFO  : Context for 'APU' is selected.
21:52:11 INFO  : 'ps7_init' command is executed.
21:52:11 INFO  : 'ps7_post_config' command is executed.
21:52:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:11 INFO  : The application 'U:/XilinxWorkspace/Lab4-1194/Debug/Lab4-1194.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab4-1194/Debug/Lab4-1194.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:11 INFO  : Memory regions updated for context APU
21:52:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:12 INFO  : 'con' command is executed.
21:52:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

21:52:12 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4-1194.elf_on_local.tcl'
22:09:59 INFO  : Disconnected from the channel tcfchan#3.
22:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:18 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
22:26:18 INFO  : 'jtag frequency' command is executed.
22:26:18 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:26:18 INFO  : Context for 'APU' is selected.
22:26:18 INFO  : System reset is completed.
22:26:21 INFO  : 'after 3000' command is executed.
22:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
22:26:24 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:26:24 INFO  : Context for 'APU' is selected.
22:26:24 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
22:26:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:24 INFO  : Context for 'APU' is selected.
22:26:25 INFO  : 'ps7_init' command is executed.
22:26:25 INFO  : 'ps7_post_config' command is executed.
22:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:25 ERROR : couldn't open "U:/XilinxWorkspace/Lab4-1194/Debug/Lab4-1194.elf": no such file or directory
22:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab4-1194/Debug/Lab4-1194.elf
----------------End of Script----------------

22:27:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:17 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
22:27:17 INFO  : 'jtag frequency' command is executed.
22:27:17 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:17 INFO  : Context for 'APU' is selected.
22:27:17 INFO  : System reset is completed.
22:27:20 INFO  : 'after 3000' command is executed.
22:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
22:27:23 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:27:24 INFO  : Context for 'APU' is selected.
22:27:24 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
22:27:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:24 INFO  : Context for 'APU' is selected.
22:27:24 INFO  : 'ps7_init' command is executed.
22:27:24 INFO  : 'ps7_post_config' command is executed.
22:27:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:25 INFO  : The application 'U:/XilinxWorkspace/Lab4-1194/Debug/Lab4-1194.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab4-1194/Debug/Lab4-1194.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:25 INFO  : Memory regions updated for context APU
22:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:25 INFO  : 'con' command is executed.
22:27:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

22:27:25 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab4-1194.elf_on_local.tcl'
22:27:30 INFO  : Disconnected from the channel tcfchan#4.
18:06:16 INFO  : Registering command handlers for SDK TCF services
18:06:18 INFO  : Launching XSCT server: xsct.bat -interactive U:\XilinxWorkspace\temp_xsdb_launch_script.tcl
18:06:23 INFO  : XSCT server has started successfully.
18:06:23 INFO  : Successfully done setting XSCT server connection channel  
18:06:27 INFO  : Successfully done setting SDK workspace  
18:56:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:59:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:25 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
18:59:25 INFO  : 'jtag frequency' command is executed.
18:59:25 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:25 INFO  : Context for 'APU' is selected.
18:59:25 INFO  : System reset is completed.
18:59:28 INFO  : 'after 3000' command is executed.
18:59:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
18:59:32 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:59:32 INFO  : Context for 'APU' is selected.
18:59:32 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
18:59:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:32 INFO  : Context for 'APU' is selected.
18:59:32 INFO  : 'ps7_init' command is executed.
18:59:32 INFO  : 'ps7_post_config' command is executed.
18:59:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:32 ERROR : couldn't open "U:/XilinxWorkspace/Lab4-1194/Debug/Lab4-1194.elf": no such file or directory
18:59:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab4-1194/Debug/Lab4-1194.elf
----------------End of Script----------------

22:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:01 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
22:16:01 INFO  : 'jtag frequency' command is executed.
22:16:01 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:01 INFO  : Context for 'APU' is selected.
22:16:01 INFO  : System reset is completed.
22:16:04 INFO  : 'after 3000' command is executed.
22:16:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
22:16:08 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:16:08 INFO  : Context for 'APU' is selected.
22:16:08 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
22:16:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:08 INFO  : Context for 'APU' is selected.
22:16:08 INFO  : 'ps7_init' command is executed.
22:16:08 INFO  : 'ps7_post_config' command is executed.
22:16:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:08 ERROR : couldn't open "U:/XilinxWorkspace/Lab4-1194/Debug/Lab4-1194.elf": no such file or directory
22:16:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab4-1194/Debug/Lab4-1194.elf
----------------End of Script----------------

22:18:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:11 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
22:18:11 INFO  : 'jtag frequency' command is executed.
22:18:11 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:11 INFO  : Context for 'APU' is selected.
22:18:11 INFO  : System reset is completed.
22:18:14 INFO  : 'after 3000' command is executed.
22:18:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
22:18:17 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:18:17 INFO  : Context for 'APU' is selected.
22:18:17 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
22:18:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:17 INFO  : Context for 'APU' is selected.
22:18:18 INFO  : 'ps7_init' command is executed.
22:18:18 INFO  : 'ps7_post_config' command is executed.
22:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:18 INFO  : The application 'U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:18 INFO  : Memory regions updated for context APU
22:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:18 INFO  : 'con' command is executed.
22:18:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

22:18:18 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw6.elf_on_local.tcl'
22:39:36 INFO  : Disconnected from the channel tcfchan#1.
22:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:10 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
22:54:10 INFO  : 'jtag frequency' command is executed.
22:54:10 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:10 INFO  : Context for 'APU' is selected.
22:54:10 INFO  : System reset is completed.
22:54:13 INFO  : 'after 3000' command is executed.
22:54:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
22:54:16 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:54:16 INFO  : Context for 'APU' is selected.
22:54:36 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
22:54:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:36 INFO  : Context for 'APU' is selected.
22:54:37 INFO  : 'ps7_init' command is executed.
22:54:37 INFO  : 'ps7_post_config' command is executed.
22:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:37 INFO  : The application 'U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:37 INFO  : Memory regions updated for context APU
22:54:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:37 INFO  : 'con' command is executed.
22:54:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

22:54:37 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw6.elf_on_local.tcl'
22:58:48 INFO  : Disconnected from the channel tcfchan#2.
23:48:01 INFO  : Registering command handlers for SDK TCF services
23:48:02 INFO  : Launching XSCT server: xsct.bat -interactive U:\XilinxWorkspace\temp_xsdb_launch_script.tcl
23:48:05 INFO  : XSCT server has started successfully.
23:48:07 INFO  : Successfully done setting XSCT server connection channel  
23:48:07 INFO  : Successfully done setting SDK workspace  
23:58:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:41 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
23:58:41 INFO  : 'jtag frequency' command is executed.
23:58:41 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:58:41 INFO  : Context for 'APU' is selected.
23:58:41 INFO  : System reset is completed.
23:58:44 INFO  : 'after 3000' command is executed.
23:58:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
23:58:48 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:58:48 INFO  : Context for 'APU' is selected.
23:58:48 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:58:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:58:48 INFO  : Context for 'APU' is selected.
23:58:48 INFO  : 'ps7_init' command is executed.
23:58:48 INFO  : 'ps7_post_config' command is executed.
23:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:48 INFO  : The application 'U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:58:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:58:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf
configparams force-mem-access 0
----------------End of Script----------------

23:58:49 INFO  : Memory regions updated for context APU
23:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:58:49 INFO  : 'con' command is executed.
23:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

23:58:49 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw6.elf_on_local.tcl'
00:17:01 INFO  : Disconnected from the channel tcfchan#1.
00:17:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:15 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
00:17:15 INFO  : 'jtag frequency' command is executed.
00:17:16 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:17:16 INFO  : Context for 'APU' is selected.
00:17:16 INFO  : System reset is completed.
00:17:19 INFO  : 'after 3000' command is executed.
00:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
00:17:24 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:17:24 INFO  : Context for 'APU' is selected.
00:17:46 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:17:46 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:46 INFO  : Context for 'APU' is selected.
00:17:46 INFO  : 'ps7_init' command is executed.
00:17:46 INFO  : 'ps7_post_config' command is executed.
00:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:47 INFO  : The application 'U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:47 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:47 INFO  : Memory regions updated for context APU
00:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:47 INFO  : 'con' command is executed.
00:17:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

00:17:48 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw6.elf_on_local.tcl'
00:18:36 INFO  : Disconnected from the channel tcfchan#2.
07:52:54 INFO  : Registering command handlers for SDK TCF services
07:52:55 INFO  : Launching XSCT server: xsct.bat -interactive U:\XilinxWorkspace\temp_xsdb_launch_script.tcl
07:52:58 INFO  : XSCT server has started successfully.
07:52:58 INFO  : Successfully done setting XSCT server connection channel  
07:52:59 INFO  : Successfully done setting SDK workspace  
07:54:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:54:57 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
07:54:57 INFO  : 'jtag frequency' command is executed.
07:54:57 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
07:54:57 INFO  : Context for 'APU' is selected.
07:54:58 INFO  : System reset is completed.
07:55:01 INFO  : 'after 3000' command is executed.
07:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
07:55:04 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:55:04 INFO  : Context for 'APU' is selected.
07:55:04 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
07:55:04 INFO  : 'configparams force-mem-access 1' command is executed.
07:55:04 INFO  : Context for 'APU' is selected.
07:55:05 INFO  : 'ps7_init' command is executed.
07:55:05 INFO  : 'ps7_post_config' command is executed.
07:55:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:55:05 INFO  : The application 'U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:55:05 INFO  : 'configparams force-mem-access 0' command is executed.
07:55:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf
configparams force-mem-access 0
----------------End of Script----------------

07:55:05 INFO  : Memory regions updated for context APU
07:55:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:55:05 INFO  : 'con' command is executed.
07:55:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

07:55:05 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw6.elf_on_local.tcl'
08:01:48 INFO  : Disconnected from the channel tcfchan#1.
08:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:02:10 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
08:02:10 INFO  : 'jtag frequency' command is executed.
08:02:11 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:02:11 INFO  : Context for 'APU' is selected.
08:02:11 INFO  : System reset is completed.
08:02:14 INFO  : 'after 3000' command is executed.
08:02:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
08:02:17 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:02:17 INFO  : Context for 'APU' is selected.
08:02:34 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
08:02:34 INFO  : 'configparams force-mem-access 1' command is executed.
08:02:34 INFO  : Context for 'APU' is selected.
08:02:34 INFO  : 'ps7_init' command is executed.
08:02:35 INFO  : 'ps7_post_config' command is executed.
08:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:02:35 INFO  : The application 'U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:02:35 INFO  : 'configparams force-mem-access 0' command is executed.
08:02:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf
configparams force-mem-access 0
----------------End of Script----------------

08:02:35 INFO  : Memory regions updated for context APU
08:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:02:35 INFO  : 'con' command is executed.
08:02:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

08:02:35 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw6.elf_on_local.tcl'
08:07:57 INFO  : Disconnected from the channel tcfchan#2.
10:06:19 INFO  : Registering command handlers for SDK TCF services
10:06:19 INFO  : Launching XSCT server: xsct.bat -interactive U:\XilinxWorkspace\temp_xsdb_launch_script.tcl
10:06:22 INFO  : XSCT server has started successfully.
10:06:22 INFO  : Successfully done setting XSCT server connection channel  
10:06:24 INFO  : Successfully done setting SDK workspace  
10:12:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:30 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
10:12:30 INFO  : 'jtag frequency' command is executed.
10:12:31 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:12:31 INFO  : Context for 'APU' is selected.
10:12:31 INFO  : System reset is completed.
10:12:34 INFO  : 'after 3000' command is executed.
10:12:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
10:12:37 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:12:37 INFO  : Context for 'APU' is selected.
10:12:37 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
10:12:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:12:37 INFO  : Context for 'APU' is selected.
10:12:37 INFO  : 'ps7_init' command is executed.
10:12:38 INFO  : 'ps7_post_config' command is executed.
10:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:38 INFO  : The application 'U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:12:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:12:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:12:38 INFO  : Memory regions updated for context APU
10:12:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:38 INFO  : 'con' command is executed.
10:12:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

10:12:38 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw6.elf_on_local.tcl'
11:33:26 INFO  : Disconnected from the channel tcfchan#1.
11:33:50 INFO  : Registering command handlers for SDK TCF services
11:33:50 INFO  : Launching XSCT server: xsct.bat -interactive U:\XilinxWorkspace\temp_xsdb_launch_script.tcl
11:33:52 INFO  : XSCT server has started successfully.
11:33:53 INFO  : Successfully done setting XSCT server connection channel  
11:33:53 INFO  : Successfully done setting SDK workspace  
11:54:49 INFO  : Registering command handlers for SDK TCF services
11:54:49 INFO  : Launching XSCT server: xsct.bat -interactive U:\XilinxWorkspace\temp_xsdb_launch_script.tcl
11:54:51 INFO  : XSCT server has started successfully.
11:54:53 INFO  : Successfully done setting XSCT server connection channel  
11:54:53 INFO  : Successfully done setting SDK workspace  
11:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:01 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
11:56:01 INFO  : 'jtag frequency' command is executed.
11:56:01 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:01 INFO  : Context for 'APU' is selected.
11:56:01 INFO  : System reset is completed.
11:56:04 INFO  : 'after 3000' command is executed.
11:56:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
11:56:08 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:56:08 INFO  : Context for 'APU' is selected.
11:56:08 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:56:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:08 INFO  : Context for 'APU' is selected.
11:56:08 INFO  : 'ps7_init' command is executed.
11:56:08 INFO  : 'ps7_post_config' command is executed.
11:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:09 INFO  : The application 'U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:09 INFO  : Memory regions updated for context APU
11:56:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:09 INFO  : 'con' command is executed.
11:56:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

11:56:09 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw6.elf_on_local.tcl'
11:57:11 INFO  : Disconnected from the channel tcfchan#1.
11:58:58 INFO  : Registering command handlers for SDK TCF services
11:58:58 INFO  : Launching XSCT server: xsct.bat -interactive U:\XilinxWorkspace\temp_xsdb_launch_script.tcl
11:59:00 INFO  : XSCT server has started successfully.
11:59:01 INFO  : Successfully done setting XSCT server connection channel  
11:59:01 INFO  : Successfully done setting SDK workspace  
06:25:36 INFO  : Registering command handlers for SDK TCF services
06:25:38 INFO  : Launching XSCT server: xsct.bat -interactive U:\XilinxWorkspace\temp_xsdb_launch_script.tcl
06:25:42 INFO  : XSCT server has started successfully.
06:25:46 INFO  : Successfully done setting XSCT server connection channel  
06:25:46 INFO  : Successfully done setting SDK workspace  
17:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
17:58:59 INFO  : 'fpga -state' command is executed.
17:58:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:00 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
17:59:00 INFO  : 'jtag frequency' command is executed.
17:59:00 INFO  : Context for 'APU' is selected.
17:59:00 INFO  : System reset is completed.
17:59:03 INFO  : 'after 3000' command is executed.
17:59:03 INFO  : Context for 'APU' is selected.
17:59:03 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
17:59:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:03 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
17:59:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf
----------------End of Script----------------

17:59:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
17:59:34 INFO  : 'fpga -state' command is executed.
17:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:35 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
17:59:35 INFO  : 'jtag frequency' command is executed.
17:59:35 INFO  : Context for 'APU' is selected.
17:59:35 INFO  : System reset is completed.
17:59:38 INFO  : 'after 3000' command is executed.
17:59:38 INFO  : Context for 'APU' is selected.
17:59:38 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
17:59:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:38 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
17:59:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf
----------------End of Script----------------

18:00:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:08 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
18:00:08 INFO  : 'jtag frequency' command is executed.
18:00:09 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:00:09 INFO  : Context for 'APU' is selected.
18:00:09 INFO  : System reset is completed.
18:00:12 INFO  : 'after 3000' command is executed.
18:00:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
18:00:15 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:00:15 INFO  : Context for 'APU' is selected.
18:00:15 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
18:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:16 INFO  : Context for 'APU' is selected.
18:00:16 INFO  : 'ps7_init' command is executed.
18:00:16 INFO  : 'ps7_post_config' command is executed.
18:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:00:16 ERROR : couldn't open "U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf": no such file or directory
18:00:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf
----------------End of Script----------------

18:04:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
18:04:40 INFO  : 'fpga -state' command is executed.
18:04:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:41 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
18:04:41 INFO  : 'jtag frequency' command is executed.
18:04:41 INFO  : Context for 'APU' is selected.
18:04:42 INFO  : System reset is completed.
18:04:45 INFO  : 'after 3000' command is executed.
18:04:45 INFO  : Context for 'APU' is selected.
18:04:45 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
18:04:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:45 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
18:04:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf
----------------End of Script----------------

18:11:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:10 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
18:11:10 INFO  : 'jtag frequency' command is executed.
18:11:10 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:10 INFO  : Context for 'APU' is selected.
18:11:10 INFO  : System reset is completed.
18:11:13 INFO  : 'after 3000' command is executed.
18:11:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
18:11:17 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:11:17 INFO  : Context for 'APU' is selected.
18:11:17 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
18:11:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:17 INFO  : Context for 'APU' is selected.
18:11:17 INFO  : 'ps7_init' command is executed.
18:11:17 INFO  : 'ps7_post_config' command is executed.
18:11:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:18 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:18 INFO  : Memory regions updated for context APU
18:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:18 INFO  : 'con' command is executed.
18:11:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

18:11:18 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7.elf.tcl'
18:32:41 INFO  : Disconnected from the channel tcfchan#1.
18:32:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:00 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
18:33:00 INFO  : 'jtag frequency' command is executed.
18:33:00 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:33:00 INFO  : Context for 'APU' is selected.
18:33:00 INFO  : System reset is completed.
18:33:03 INFO  : 'after 3000' command is executed.
18:33:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
18:33:06 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:33:06 INFO  : Context for 'APU' is selected.
18:33:23 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
18:33:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:24 INFO  : Context for 'APU' is selected.
18:33:24 INFO  : 'ps7_init' command is executed.
18:33:24 INFO  : 'ps7_post_config' command is executed.
18:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:24 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:33:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:24 INFO  : Memory regions updated for context APU
18:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:33:25 INFO  : 'con' command is executed.
18:33:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

18:33:25 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7.elf.tcl'
18:37:17 INFO  : Disconnected from the channel tcfchan#2.
21:42:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:48 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
21:42:48 INFO  : 'jtag frequency' command is executed.
21:42:48 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:48 INFO  : Context for 'APU' is selected.
21:42:48 INFO  : System reset is completed.
21:42:51 INFO  : 'after 3000' command is executed.
21:42:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
21:42:55 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:42:55 INFO  : Context for 'APU' is selected.
21:43:13 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:13 INFO  : Context for 'APU' is selected.
21:43:13 INFO  : 'ps7_init' command is executed.
21:43:13 INFO  : 'ps7_post_config' command is executed.
21:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:13 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:13 INFO  : Memory regions updated for context APU
21:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:13 INFO  : 'con' command is executed.
21:43:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

21:43:13 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7.elf.tcl'
22:13:00 INFO  : Disconnected from the channel tcfchan#3.
22:13:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:02 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
22:13:02 INFO  : 'jtag frequency' command is executed.
22:13:02 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:02 INFO  : Context for 'APU' is selected.
22:13:02 INFO  : System reset is completed.
22:13:05 INFO  : 'after 3000' command is executed.
22:13:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
22:13:08 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:13:08 INFO  : Context for 'APU' is selected.
22:13:25 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
22:13:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:25 INFO  : Context for 'APU' is selected.
22:13:25 INFO  : 'ps7_init' command is executed.
22:13:25 INFO  : 'ps7_post_config' command is executed.
22:13:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:25 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:26 INFO  : Memory regions updated for context APU
22:13:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:26 INFO  : 'con' command is executed.
22:13:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

22:13:26 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7.elf.tcl'
22:19:50 INFO  : Disconnected from the channel tcfchan#4.
22:19:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:51 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
22:19:51 INFO  : 'jtag frequency' command is executed.
22:19:52 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:19:52 INFO  : Context for 'APU' is selected.
22:19:52 INFO  : System reset is completed.
22:19:55 INFO  : 'after 3000' command is executed.
22:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
22:19:58 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:19:58 INFO  : Context for 'APU' is selected.
22:20:15 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
22:20:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:15 INFO  : Context for 'APU' is selected.
22:20:16 INFO  : 'ps7_init' command is executed.
22:20:16 INFO  : 'ps7_post_config' command is executed.
22:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:16 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:16 INFO  : Memory regions updated for context APU
22:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:16 INFO  : 'con' command is executed.
22:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

22:20:16 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7.elf.tcl'
22:20:51 INFO  : Disconnected from the channel tcfchan#5.
22:20:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:55 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
22:20:55 INFO  : 'jtag frequency' command is executed.
22:20:55 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:20:55 INFO  : Context for 'APU' is selected.
22:20:55 INFO  : System reset is completed.
22:20:58 INFO  : 'after 3000' command is executed.
22:20:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
22:21:01 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:21:01 INFO  : Context for 'APU' is selected.
22:21:18 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
22:21:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:18 INFO  : Context for 'APU' is selected.
22:21:19 INFO  : 'ps7_init' command is executed.
22:21:19 INFO  : 'ps7_post_config' command is executed.
22:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:19 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:19 INFO  : Memory regions updated for context APU
22:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:19 INFO  : 'con' command is executed.
22:21:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

22:21:19 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7.elf.tcl'
22:28:36 INFO  : Disconnected from the channel tcfchan#6.
22:32:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:49 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
22:32:49 INFO  : 'jtag frequency' command is executed.
22:32:49 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:49 INFO  : Context for 'APU' is selected.
22:32:49 INFO  : System reset is completed.
22:32:52 INFO  : 'after 3000' command is executed.
22:32:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
22:32:55 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:32:55 INFO  : Context for 'APU' is selected.
22:33:12 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
22:33:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:12 INFO  : Context for 'APU' is selected.
22:33:13 INFO  : 'ps7_init' command is executed.
22:33:13 INFO  : 'ps7_post_config' command is executed.
22:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:13 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:13 INFO  : Memory regions updated for context APU
22:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:13 INFO  : 'con' command is executed.
22:33:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

22:33:13 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7.elf.tcl'
22:39:41 INFO  : Disconnected from the channel tcfchan#7.
22:40:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:29 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
22:40:29 INFO  : 'jtag frequency' command is executed.
22:40:30 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:30 INFO  : Context for 'APU' is selected.
22:40:30 INFO  : System reset is completed.
22:40:33 INFO  : 'after 3000' command is executed.
22:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
22:40:36 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:40:36 INFO  : Context for 'APU' is selected.
22:40:54 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
22:40:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:54 INFO  : Context for 'APU' is selected.
22:40:54 INFO  : 'ps7_init' command is executed.
22:40:54 INFO  : 'ps7_post_config' command is executed.
22:40:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:54 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:54 INFO  : Memory regions updated for context APU
22:40:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:55 INFO  : 'con' command is executed.
22:40:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

22:40:55 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7.elf.tcl'
08:53:16 INFO  : Disconnected from the channel tcfchan#8.
08:53:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:53:59 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
08:53:59 INFO  : 'jtag frequency' command is executed.
08:53:59 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:53:59 INFO  : Context for 'APU' is selected.
08:53:59 INFO  : System reset is completed.
08:54:02 INFO  : 'after 3000' command is executed.
08:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
08:54:05 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:54:05 INFO  : Context for 'APU' is selected.
08:54:23 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
08:54:23 INFO  : 'configparams force-mem-access 1' command is executed.
08:54:23 INFO  : Context for 'APU' is selected.
08:54:23 INFO  : 'ps7_init' command is executed.
08:54:24 INFO  : 'ps7_post_config' command is executed.
08:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:24 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:54:24 INFO  : 'configparams force-mem-access 0' command is executed.
08:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf
configparams force-mem-access 0
----------------End of Script----------------

08:54:24 INFO  : Memory regions updated for context APU
08:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:24 INFO  : 'con' command is executed.
08:54:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

08:54:24 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7.elf.tcl'
12:13:13 INFO  : Disconnected from the channel tcfchan#9.
12:13:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:17 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
12:13:17 INFO  : 'jtag frequency' command is executed.
12:13:17 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:13:17 INFO  : Context for 'APU' is selected.
12:13:17 INFO  : System reset is completed.
12:13:20 INFO  : 'after 3000' command is executed.
12:13:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
12:13:23 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:13:23 INFO  : Context for 'APU' is selected.
12:13:41 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
12:13:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:41 INFO  : Context for 'APU' is selected.
12:13:41 INFO  : 'ps7_init' command is executed.
12:13:41 INFO  : 'ps7_post_config' command is executed.
12:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:41 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:41 INFO  : Memory regions updated for context APU
12:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:42 INFO  : 'con' command is executed.
12:13:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

12:13:42 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7.elf.tcl'
12:15:11 INFO  : Disconnected from the channel tcfchan#10.
13:04:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:01 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
13:04:01 INFO  : 'jtag frequency' command is executed.
13:04:01 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:04:01 INFO  : Context for 'APU' is selected.
13:04:02 INFO  : System reset is completed.
13:04:05 INFO  : 'after 3000' command is executed.
13:04:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
13:04:08 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:04:08 INFO  : Context for 'APU' is selected.
13:04:08 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
13:04:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:08 INFO  : Context for 'APU' is selected.
13:04:08 INFO  : 'ps7_init' command is executed.
13:04:08 INFO  : 'ps7_post_config' command is executed.
13:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:09 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:04:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:09 INFO  : Memory regions updated for context APU
13:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:09 INFO  : 'con' command is executed.
13:04:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

13:04:09 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7.elf.tcl'
13:11:23 INFO  : Disconnected from the channel tcfchan#11.
13:13:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:17 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
13:13:17 INFO  : 'jtag frequency' command is executed.
13:13:17 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:13:17 INFO  : Context for 'APU' is selected.
13:13:17 INFO  : System reset is completed.
13:13:20 INFO  : 'after 3000' command is executed.
13:13:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
13:13:23 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:13:24 INFO  : Context for 'APU' is selected.
13:13:41 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
13:13:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:41 INFO  : Context for 'APU' is selected.
13:13:41 INFO  : 'ps7_init' command is executed.
13:13:41 INFO  : 'ps7_post_config' command is executed.
13:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:41 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7/Debug/Lab-HW7.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:41 INFO  : Memory regions updated for context APU
13:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:41 INFO  : 'con' command is executed.
13:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

13:13:41 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7.elf.tcl'
13:22:11 INFO  : Disconnected from the channel tcfchan#12.
13:22:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:12 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
13:22:12 INFO  : 'jtag frequency' command is executed.
13:22:12 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:12 INFO  : Context for 'APU' is selected.
13:22:13 INFO  : System reset is completed.
13:22:16 INFO  : 'after 3000' command is executed.
13:22:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
13:22:18 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:22:18 INFO  : Context for 'APU' is selected.
13:22:36 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
13:22:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:36 INFO  : Context for 'APU' is selected.
13:22:36 INFO  : 'ps7_init' command is executed.
13:22:36 INFO  : 'ps7_post_config' command is executed.
13:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:36 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:36 INFO  : Memory regions updated for context APU
13:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:36 INFO  : 'con' command is executed.
13:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

13:22:37 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7b.elf.tcl'
13:44:50 INFO  : Disconnected from the channel tcfchan#13.
13:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:11 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
13:47:11 INFO  : 'jtag frequency' command is executed.
13:47:11 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:47:11 INFO  : Context for 'APU' is selected.
13:47:11 INFO  : System reset is completed.
13:47:14 INFO  : 'after 3000' command is executed.
13:47:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
13:47:17 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:47:18 INFO  : Context for 'APU' is selected.
13:47:37 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
13:47:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:37 INFO  : Context for 'APU' is selected.
13:47:37 INFO  : 'ps7_init' command is executed.
13:47:37 INFO  : 'ps7_post_config' command is executed.
13:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:38 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:38 INFO  : Memory regions updated for context APU
13:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:38 INFO  : 'con' command is executed.
13:47:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

13:47:38 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7b.elf.tcl'
13:54:43 INFO  : Disconnected from the channel tcfchan#14.
14:37:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:49 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
14:37:49 INFO  : 'jtag frequency' command is executed.
14:37:50 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:50 INFO  : Context for 'APU' is selected.
14:37:50 INFO  : System reset is completed.
14:37:53 INFO  : 'after 3000' command is executed.
14:37:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
14:37:56 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:37:56 INFO  : Context for 'APU' is selected.
14:38:13 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
14:38:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:13 INFO  : Context for 'APU' is selected.
14:38:14 INFO  : 'ps7_init' command is executed.
14:38:14 INFO  : 'ps7_post_config' command is executed.
14:38:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:14 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:14 INFO  : Memory regions updated for context APU
14:38:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:14 INFO  : 'con' command is executed.
14:38:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

14:38:14 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7b.elf.tcl'
14:56:07 INFO  : Disconnected from the channel tcfchan#15.
14:56:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:12 INFO  : Jtag cable 'Digilent Zed 210248469963' is selected.
14:56:12 INFO  : 'jtag frequency' command is executed.
14:56:12 INFO  : Sourcing of 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:12 INFO  : Context for 'APU' is selected.
14:56:12 INFO  : System reset is completed.
14:56:15 INFO  : 'after 3000' command is executed.
14:56:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1' command is executed.
14:56:18 INFO  : FPGA configured successfully with bitstream "U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:18 INFO  : Context for 'APU' is selected.
14:56:39 INFO  : Hardware design information is loaded from 'U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:39 INFO  : Context for 'APU' is selected.
14:56:39 INFO  : 'ps7_init' command is executed.
14:56:39 INFO  : 'ps7_post_config' command is executed.
14:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:40 INFO  : The application 'U:/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469963" && level==0} -index 1
fpga -file U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
loadhw -hw U:/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
dow U:/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:40 INFO  : Memory regions updated for context APU
14:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:40 INFO  : 'con' command is executed.
14:56:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469963"} -index 0
con
----------------End of Script----------------

14:56:40 INFO  : Launch script is exported to file 'U:\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7b.elf.tcl'
15:17:22 INFO  : Disconnected from the channel tcfchan#16.
03:13:55 INFO  : Registering command handlers for SDK TCF services
03:13:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
03:13:57 INFO  : XSCT server has started successfully.
03:13:57 INFO  : Successfully done setting XSCT server connection channel  
03:13:57 INFO  : Successfully done setting SDK workspace  
03:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:32:27 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:32:27 INFO  : 'jtag frequency' command is executed.
03:32:27 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:32:27 INFO  : Context for 'APU' is selected.
03:32:27 INFO  : System reset is completed.
03:32:30 INFO  : 'after 3000' command is executed.
03:32:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:32:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:32:33 INFO  : Context for 'APU' is selected.
03:32:33 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:32:33 INFO  : 'configparams force-mem-access 1' command is executed.
03:32:33 INFO  : Context for 'APU' is selected.
03:32:33 INFO  : 'ps7_init' command is executed.
03:32:33 INFO  : 'ps7_post_config' command is executed.
03:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:33 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:32:33 INFO  : 'configparams force-mem-access 0' command is executed.
03:32:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
configparams force-mem-access 0
----------------End of Script----------------

03:32:33 INFO  : Memory regions updated for context APU
03:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:32:34 INFO  : 'con' command is executed.
03:32:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:32:34 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7b.elf.tcl'
04:44:39 INFO  : Disconnected from the channel tcfchan#1.
04:44:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:44:40 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
04:44:40 INFO  : 'jtag frequency' command is executed.
04:44:40 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:44:40 INFO  : Context for 'APU' is selected.
04:44:40 INFO  : System reset is completed.
04:44:43 INFO  : 'after 3000' command is executed.
04:44:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
04:44:45 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:44:45 INFO  : Context for 'APU' is selected.
04:44:47 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
04:44:47 INFO  : 'configparams force-mem-access 1' command is executed.
04:44:47 INFO  : Context for 'APU' is selected.
04:44:47 INFO  : 'ps7_init' command is executed.
04:44:47 INFO  : 'ps7_post_config' command is executed.
04:44:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:44:47 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:44:47 INFO  : 'configparams force-mem-access 0' command is executed.
04:44:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
configparams force-mem-access 0
----------------End of Script----------------

04:44:47 INFO  : Memory regions updated for context APU
04:44:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:44:47 INFO  : 'con' command is executed.
04:44:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

04:44:47 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7b.elf.tcl'
04:46:05 INFO  : Disconnected from the channel tcfchan#2.
04:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:46:06 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
04:46:06 INFO  : 'jtag frequency' command is executed.
04:46:06 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:46:06 INFO  : Context for 'APU' is selected.
04:46:06 INFO  : System reset is completed.
04:46:09 INFO  : 'after 3000' command is executed.
04:46:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
04:46:11 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:46:11 INFO  : Context for 'APU' is selected.
04:46:13 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
04:46:13 INFO  : 'configparams force-mem-access 1' command is executed.
04:46:13 INFO  : Context for 'APU' is selected.
04:46:13 INFO  : 'ps7_init' command is executed.
04:46:13 INFO  : 'ps7_post_config' command is executed.
04:46:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:46:13 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:46:13 INFO  : 'configparams force-mem-access 0' command is executed.
04:46:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
configparams force-mem-access 0
----------------End of Script----------------

04:46:13 INFO  : Memory regions updated for context APU
04:46:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:46:13 INFO  : 'con' command is executed.
04:46:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

04:46:13 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7b.elf.tcl'
04:49:07 INFO  : Disconnected from the channel tcfchan#3.
04:49:36 INFO  : Registering command handlers for SDK TCF services
04:49:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
04:49:39 INFO  : XSCT server has started successfully.
04:49:39 INFO  : Successfully done setting XSCT server connection channel  
04:49:40 INFO  : Successfully done setting SDK workspace  
04:49:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:49:55 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
04:49:55 INFO  : 'jtag frequency' command is executed.
04:49:55 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:49:55 INFO  : Context for 'APU' is selected.
04:49:55 INFO  : System reset is completed.
04:49:58 INFO  : 'after 3000' command is executed.
04:49:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
04:50:00 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:50:01 INFO  : Context for 'APU' is selected.
04:50:01 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
04:50:01 INFO  : 'configparams force-mem-access 1' command is executed.
04:50:01 INFO  : Context for 'APU' is selected.
04:50:01 INFO  : 'ps7_init' command is executed.
04:50:01 INFO  : 'ps7_post_config' command is executed.
04:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:50:01 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:50:01 INFO  : 'configparams force-mem-access 0' command is executed.
04:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf
configparams force-mem-access 0
----------------End of Script----------------

04:50:01 INFO  : Memory regions updated for context APU
04:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:50:01 INFO  : 'con' command is executed.
04:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

04:50:01 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw6.elf_on_local.tcl'
04:52:13 INFO  : Disconnected from the channel tcfchan#1.
04:52:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:52:14 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
04:52:14 INFO  : 'jtag frequency' command is executed.
04:52:14 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:52:14 INFO  : Context for 'APU' is selected.
04:52:14 INFO  : System reset is completed.
04:52:18 INFO  : 'after 3000' command is executed.
04:52:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
04:52:20 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:52:20 INFO  : Context for 'APU' is selected.
04:52:22 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
04:52:22 INFO  : 'configparams force-mem-access 1' command is executed.
04:52:22 INFO  : Context for 'APU' is selected.
04:52:22 INFO  : 'ps7_init' command is executed.
04:52:22 INFO  : 'ps7_post_config' command is executed.
04:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:52:22 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:52:22 INFO  : 'configparams force-mem-access 0' command is executed.
04:52:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf
configparams force-mem-access 0
----------------End of Script----------------

04:52:22 INFO  : Memory regions updated for context APU
04:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:52:22 INFO  : 'con' command is executed.
04:52:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

04:52:22 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw6.elf_on_local.tcl'
04:53:56 INFO  : Disconnected from the channel tcfchan#2.
04:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:53:58 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
04:53:58 INFO  : 'jtag frequency' command is executed.
04:53:58 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:53:58 INFO  : Context for 'APU' is selected.
04:53:58 INFO  : System reset is completed.
04:54:01 INFO  : 'after 3000' command is executed.
04:54:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
04:54:03 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:54:03 INFO  : Context for 'APU' is selected.
04:54:05 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
04:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
04:54:05 INFO  : Context for 'APU' is selected.
04:54:05 INFO  : 'ps7_init' command is executed.
04:54:05 INFO  : 'ps7_post_config' command is executed.
04:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:54:05 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:54:05 INFO  : 'configparams force-mem-access 0' command is executed.
04:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf
configparams force-mem-access 0
----------------End of Script----------------

04:54:05 INFO  : Memory regions updated for context APU
04:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:54:05 INFO  : 'con' command is executed.
04:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

04:54:05 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw6.elf_on_local.tcl'
04:55:29 INFO  : Disconnected from the channel tcfchan#3.
18:39:19 INFO  : Registering command handlers for SDK TCF services
18:39:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
18:39:22 INFO  : XSCT server has started successfully.
18:39:22 INFO  : Successfully done setting XSCT server connection channel  
18:39:22 INFO  : Successfully done setting SDK workspace  
10:28:59 INFO  : Registering command handlers for SDK TCF services
10:29:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
10:29:02 INFO  : XSCT server has started successfully.
10:29:02 INFO  : Successfully done setting XSCT server connection channel  
10:29:02 INFO  : Successfully done setting SDK workspace  
10:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:50 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
10:34:50 INFO  : 'jtag frequency' command is executed.
10:34:50 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:50 INFO  : Context for 'APU' is selected.
10:34:50 INFO  : System reset is completed.
10:34:53 INFO  : 'after 3000' command is executed.
10:34:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
10:34:55 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:34:56 INFO  : Context for 'APU' is selected.
10:34:56 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
10:34:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:56 INFO  : Context for 'APU' is selected.
10:34:56 INFO  : 'ps7_init' command is executed.
10:34:56 INFO  : 'ps7_post_config' command is executed.
10:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:56 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:56 INFO  : Memory regions updated for context APU
10:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:56 INFO  : 'con' command is executed.
10:34:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

10:34:56 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
10:35:36 INFO  : Disconnected from the channel tcfchan#1.
10:35:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:37 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
10:35:37 INFO  : 'jtag frequency' command is executed.
10:35:37 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:35:37 INFO  : Context for 'APU' is selected.
10:35:38 INFO  : System reset is completed.
10:35:41 INFO  : 'after 3000' command is executed.
10:35:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
10:35:43 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:35:43 INFO  : Context for 'APU' is selected.
10:35:45 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
10:35:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:45 INFO  : Context for 'APU' is selected.
10:35:45 INFO  : 'ps7_init' command is executed.
10:35:45 INFO  : 'ps7_post_config' command is executed.
10:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:45 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:45 INFO  : Memory regions updated for context APU
10:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:45 INFO  : 'con' command is executed.
10:35:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

10:35:45 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
10:36:57 INFO  : Disconnected from the channel tcfchan#2.
10:36:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:58 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
10:36:58 INFO  : 'jtag frequency' command is executed.
10:36:58 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:36:58 INFO  : Context for 'APU' is selected.
10:36:58 INFO  : System reset is completed.
10:37:01 INFO  : 'after 3000' command is executed.
10:37:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
10:37:04 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:37:04 INFO  : Context for 'APU' is selected.
10:37:05 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
10:37:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:05 INFO  : Context for 'APU' is selected.
10:37:06 INFO  : 'ps7_init' command is executed.
10:37:06 INFO  : 'ps7_post_config' command is executed.
10:37:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:06 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:06 INFO  : Memory regions updated for context APU
10:37:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:06 INFO  : 'con' command is executed.
10:37:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

10:37:06 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
10:40:17 INFO  : Disconnected from the channel tcfchan#3.
10:40:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:18 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
10:40:18 INFO  : 'jtag frequency' command is executed.
10:40:18 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:40:18 INFO  : Context for 'APU' is selected.
10:40:18 INFO  : System reset is completed.
10:40:21 INFO  : 'after 3000' command is executed.
10:40:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
10:40:24 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:40:24 INFO  : Context for 'APU' is selected.
10:40:25 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
10:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:25 INFO  : Context for 'APU' is selected.
10:40:25 INFO  : 'ps7_init' command is executed.
10:40:25 INFO  : 'ps7_post_config' command is executed.
10:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:25 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:26 INFO  : Memory regions updated for context APU
10:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:26 INFO  : 'con' command is executed.
10:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

10:40:26 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
10:41:43 INFO  : Disconnected from the channel tcfchan#4.
10:41:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:44 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
10:41:44 INFO  : 'jtag frequency' command is executed.
10:41:44 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:44 INFO  : Context for 'APU' is selected.
10:41:44 INFO  : System reset is completed.
10:41:47 INFO  : 'after 3000' command is executed.
10:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
10:41:49 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:41:49 INFO  : Context for 'APU' is selected.
10:41:51 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
10:41:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:51 INFO  : Context for 'APU' is selected.
10:41:51 INFO  : 'ps7_init' command is executed.
10:41:51 INFO  : 'ps7_post_config' command is executed.
10:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:51 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:52 INFO  : Memory regions updated for context APU
10:41:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:52 INFO  : 'con' command is executed.
10:41:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

10:41:52 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
10:44:31 INFO  : Disconnected from the channel tcfchan#5.
10:44:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:32 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
10:44:32 INFO  : 'jtag frequency' command is executed.
10:44:32 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:44:32 INFO  : Context for 'APU' is selected.
10:44:32 INFO  : System reset is completed.
10:44:35 INFO  : 'after 3000' command is executed.
10:44:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
10:44:37 ERROR : 'fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
10:44:37 INFO  : Issued abort command to xsdb.
10:44:37 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit' is cancelled.
10:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
----------------End of Script----------------

10:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:44 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
10:44:44 INFO  : 'jtag frequency' command is executed.
10:44:44 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:44:44 INFO  : Context for 'APU' is selected.
10:44:44 INFO  : System reset is completed.
10:44:47 INFO  : 'after 3000' command is executed.
10:44:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
10:44:49 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:44:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:49 INFO  : Context for 'APU' is selected.
10:44:51 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
10:44:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:51 INFO  : Context for 'APU' is selected.
10:44:51 INFO  : 'ps7_init' command is executed.
10:44:51 INFO  : 'ps7_post_config' command is executed.
10:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:51 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:51 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
10:44:51 INFO  : 'jtag frequency' command is executed.
10:44:51 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:44:51 INFO  : Memory regions updated for context APU
10:44:51 INFO  : Context for 'APU' is selected.
10:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:52 INFO  : System reset is completed.
10:44:52 INFO  : 'con' command is executed.
10:44:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

10:44:52 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
10:44:55 INFO  : 'after 3000' command is executed.
10:44:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
10:44:57 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:44:57 INFO  : Context for 'APU' is selected.
10:44:57 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
10:44:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:57 INFO  : Context for 'APU' is selected.
10:44:57 INFO  : 'ps7_init' command is executed.
10:44:57 INFO  : 'ps7_post_config' command is executed.
10:44:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:57 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:57 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:57 INFO  : Memory regions updated for context APU
10:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:58 INFO  : 'con' command is executed.
10:44:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

10:44:58 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
10:56:52 INFO  : Disconnected from the channel tcfchan#6.
10:56:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:53 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
10:56:53 INFO  : 'jtag frequency' command is executed.
10:56:53 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:53 INFO  : Context for 'APU' is selected.
10:56:53 INFO  : System reset is completed.
10:56:56 INFO  : 'after 3000' command is executed.
10:56:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
10:56:59 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:56:59 INFO  : Context for 'APU' is selected.
10:57:00 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
10:57:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:00 INFO  : Context for 'APU' is selected.
10:57:01 INFO  : 'ps7_init' command is executed.
10:57:01 INFO  : 'ps7_post_config' command is executed.
10:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:01 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:01 INFO  : Memory regions updated for context APU
10:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:01 INFO  : 'con' command is executed.
10:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

10:57:01 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:03:48 INFO  : Disconnected from the channel tcfchan#7.
11:03:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:49 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:03:49 INFO  : 'jtag frequency' command is executed.
11:03:49 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:49 INFO  : Context for 'APU' is selected.
11:03:49 INFO  : System reset is completed.
11:03:52 INFO  : 'after 3000' command is executed.
11:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:03:55 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:03:55 INFO  : Context for 'APU' is selected.
11:03:56 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:03:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:56 INFO  : Context for 'APU' is selected.
11:03:57 INFO  : 'ps7_init' command is executed.
11:03:57 INFO  : 'ps7_post_config' command is executed.
11:03:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:57 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:57 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:57 INFO  : Memory regions updated for context APU
11:03:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:57 INFO  : 'con' command is executed.
11:03:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:03:57 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:04:34 INFO  : Disconnected from the channel tcfchan#8.
11:04:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:35 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:04:35 INFO  : 'jtag frequency' command is executed.
11:04:35 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:35 INFO  : Context for 'APU' is selected.
11:04:35 INFO  : System reset is completed.
11:04:38 INFO  : 'after 3000' command is executed.
11:04:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:04:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:04:40 INFO  : Context for 'APU' is selected.
11:04:42 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:04:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:42 INFO  : Context for 'APU' is selected.
11:04:42 INFO  : 'ps7_init' command is executed.
11:04:42 INFO  : 'ps7_post_config' command is executed.
11:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:42 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:42 INFO  : Memory regions updated for context APU
11:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:42 INFO  : 'con' command is executed.
11:04:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:04:42 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:06:31 INFO  : Disconnected from the channel tcfchan#9.
11:06:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:32 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:06:32 INFO  : 'jtag frequency' command is executed.
11:06:32 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:32 INFO  : Context for 'APU' is selected.
11:06:32 INFO  : System reset is completed.
11:06:35 INFO  : 'after 3000' command is executed.
11:06:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:06:37 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:37 INFO  : Context for 'APU' is selected.
11:06:39 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:06:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:39 INFO  : Context for 'APU' is selected.
11:06:39 INFO  : 'ps7_init' command is executed.
11:06:39 INFO  : 'ps7_post_config' command is executed.
11:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:39 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:39 INFO  : Memory regions updated for context APU
11:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:39 INFO  : 'con' command is executed.
11:06:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:06:39 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:11:04 INFO  : Disconnected from the channel tcfchan#10.
11:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:05 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:11:05 INFO  : 'jtag frequency' command is executed.
11:11:05 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:11:05 INFO  : Context for 'APU' is selected.
11:11:05 INFO  : System reset is completed.
11:11:09 INFO  : 'after 3000' command is executed.
11:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:11:11 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:11:11 INFO  : Context for 'APU' is selected.
11:11:12 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:11:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:12 INFO  : Context for 'APU' is selected.
11:11:13 INFO  : 'ps7_init' command is executed.
11:11:13 INFO  : 'ps7_post_config' command is executed.
11:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:13 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:13 INFO  : Memory regions updated for context APU
11:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:13 INFO  : 'con' command is executed.
11:11:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:11:13 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:17:07 INFO  : Disconnected from the channel tcfchan#11.
11:17:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:08 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:17:08 INFO  : 'jtag frequency' command is executed.
11:17:08 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:17:08 INFO  : Context for 'APU' is selected.
11:17:08 INFO  : System reset is completed.
11:17:11 INFO  : 'after 3000' command is executed.
11:17:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:17:14 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:17:14 INFO  : Context for 'APU' is selected.
11:17:15 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:17:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:15 INFO  : Context for 'APU' is selected.
11:17:16 INFO  : 'ps7_init' command is executed.
11:17:16 INFO  : 'ps7_post_config' command is executed.
11:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:16 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:16 INFO  : Memory regions updated for context APU
11:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:16 INFO  : 'con' command is executed.
11:17:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:17:16 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:18:43 INFO  : Disconnected from the channel tcfchan#12.
11:18:55 INFO  : Registering command handlers for SDK TCF services
11:18:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
11:18:57 INFO  : XSCT server has started successfully.
11:18:57 INFO  : Successfully done setting XSCT server connection channel  
11:18:57 INFO  : Successfully done setting SDK workspace  
11:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:10 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:19:10 INFO  : 'jtag frequency' command is executed.
11:19:10 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:19:10 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:19:10 INFO  : Context for 'APU' is selected.
11:19:10 INFO  : 'jtag frequency' command is executed.
11:19:10 INFO  : System reset is completed.
11:19:10 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:19:13 INFO  : 'after 3000' command is executed.
11:19:13 INFO  : Context for 'APU' is selected.
11:19:14 INFO  : System reset is completed.
11:19:17 INFO  : 'after 3000' command is executed.
11:19:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:19:19 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:19:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:19:21 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:19:21 INFO  : Context for 'APU' is selected.
11:19:21 INFO  : Context for 'APU' is selected.
11:19:21 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:19:21 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:19:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:21 INFO  : Context for 'APU' is selected.
11:19:22 INFO  : Context for 'APU' is selected.
11:19:22 INFO  : 'ps7_init' command is executed.
11:19:22 INFO  : 'ps7_init' command is executed.
11:19:22 INFO  : 'ps7_post_config' command is executed.
11:19:22 INFO  : 'ps7_post_config' command is executed.
11:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:22 ERROR : couldn't open "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf": no such file or directory
11:19:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
----------------End of Script----------------

11:19:22 ERROR : couldn't open "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf": no such file or directory
11:19:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
----------------End of Script----------------

11:19:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:29 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:19:29 INFO  : 'jtag frequency' command is executed.
11:19:29 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:19:29 INFO  : Context for 'APU' is selected.
11:19:29 INFO  : System reset is completed.
11:19:32 INFO  : 'after 3000' command is executed.
11:19:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:19:35 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:19:35 INFO  : Context for 'APU' is selected.
11:19:35 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:19:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:35 INFO  : Context for 'APU' is selected.
11:19:35 INFO  : 'ps7_init' command is executed.
11:19:35 INFO  : 'ps7_post_config' command is executed.
11:19:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:35 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:35 INFO  : Memory regions updated for context APU
11:19:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:35 INFO  : 'con' command is executed.
11:19:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:19:35 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:20:51 INFO  : Disconnected from the channel tcfchan#1.
11:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:52 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:20:52 INFO  : 'jtag frequency' command is executed.
11:20:52 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:20:52 INFO  : Context for 'APU' is selected.
11:20:52 INFO  : System reset is completed.
11:20:55 INFO  : 'after 3000' command is executed.
11:20:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:20:57 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:20:57 INFO  : Context for 'APU' is selected.
11:20:59 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:20:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:59 INFO  : Context for 'APU' is selected.
11:20:59 INFO  : 'ps7_init' command is executed.
11:20:59 INFO  : 'ps7_post_config' command is executed.
11:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:59 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:59 INFO  : Memory regions updated for context APU
11:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:00 INFO  : 'con' command is executed.
11:21:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:21:00 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:21:13 INFO  : Disconnected from the channel tcfchan#2.
11:21:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:14 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:21:14 INFO  : 'jtag frequency' command is executed.
11:21:14 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:15 INFO  : Context for 'APU' is selected.
11:21:15 INFO  : System reset is completed.
11:21:18 INFO  : 'after 3000' command is executed.
11:21:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:21:20 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:21:20 INFO  : Context for 'APU' is selected.
11:21:21 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:21:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:21 INFO  : Context for 'APU' is selected.
11:21:22 INFO  : 'ps7_init' command is executed.
11:21:22 INFO  : 'ps7_post_config' command is executed.
11:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:22 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:22 INFO  : Memory regions updated for context APU
11:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:22 INFO  : 'con' command is executed.
11:21:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:21:22 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:22:03 INFO  : Disconnected from the channel tcfchan#3.
11:22:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:04 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:22:04 INFO  : 'jtag frequency' command is executed.
11:22:04 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:22:04 INFO  : Context for 'APU' is selected.
11:22:04 INFO  : System reset is completed.
11:22:07 INFO  : 'after 3000' command is executed.
11:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:22:10 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:22:10 INFO  : Context for 'APU' is selected.
11:22:11 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:22:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:11 INFO  : Context for 'APU' is selected.
11:22:12 INFO  : 'ps7_init' command is executed.
11:22:12 INFO  : 'ps7_post_config' command is executed.
11:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:12 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:12 INFO  : Memory regions updated for context APU
11:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:12 INFO  : 'con' command is executed.
11:22:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:22:12 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:22:44 INFO  : Disconnected from the channel tcfchan#4.
11:22:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:45 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:22:45 INFO  : 'jtag frequency' command is executed.
11:22:45 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:22:45 INFO  : Context for 'APU' is selected.
11:22:45 INFO  : System reset is completed.
11:22:48 INFO  : 'after 3000' command is executed.
11:22:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:22:50 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:22:50 INFO  : Context for 'APU' is selected.
11:22:52 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:22:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:52 INFO  : Context for 'APU' is selected.
11:22:52 INFO  : 'ps7_init' command is executed.
11:22:52 INFO  : 'ps7_post_config' command is executed.
11:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:52 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:52 INFO  : Memory regions updated for context APU
11:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:53 INFO  : 'con' command is executed.
11:22:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:22:53 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:25:36 INFO  : Disconnected from the channel tcfchan#5.
11:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:37 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:25:37 INFO  : 'jtag frequency' command is executed.
11:25:37 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:25:37 INFO  : Context for 'APU' is selected.
11:25:37 INFO  : System reset is completed.
11:25:40 INFO  : 'after 3000' command is executed.
11:25:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:25:43 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:25:43 INFO  : Context for 'APU' is selected.
11:25:44 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:25:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:44 INFO  : Context for 'APU' is selected.
11:25:44 INFO  : 'ps7_init' command is executed.
11:25:44 INFO  : 'ps7_post_config' command is executed.
11:25:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:45 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:45 INFO  : Memory regions updated for context APU
11:25:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:45 INFO  : 'con' command is executed.
11:25:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:25:45 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:26:16 INFO  : Disconnected from the channel tcfchan#6.
11:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:17 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:26:17 INFO  : 'jtag frequency' command is executed.
11:26:17 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:26:17 INFO  : Context for 'APU' is selected.
11:26:17 INFO  : System reset is completed.
11:26:20 INFO  : 'after 3000' command is executed.
11:26:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:26:23 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:26:23 INFO  : Context for 'APU' is selected.
11:26:24 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:26:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:24 INFO  : Context for 'APU' is selected.
11:26:24 INFO  : 'ps7_init' command is executed.
11:26:25 INFO  : 'ps7_post_config' command is executed.
11:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:25 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:25 INFO  : Memory regions updated for context APU
11:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:25 INFO  : 'con' command is executed.
11:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:26:25 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:26:57 INFO  : Disconnected from the channel tcfchan#7.
11:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:58 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:26:58 INFO  : 'jtag frequency' command is executed.
11:26:58 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:26:58 INFO  : Context for 'APU' is selected.
11:26:58 INFO  : System reset is completed.
11:27:01 INFO  : 'after 3000' command is executed.
11:27:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:27:03 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:27:04 INFO  : Context for 'APU' is selected.
11:27:05 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:27:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:05 INFO  : Context for 'APU' is selected.
11:27:05 INFO  : 'ps7_init' command is executed.
11:27:05 INFO  : 'ps7_post_config' command is executed.
11:27:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:05 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:06 INFO  : Memory regions updated for context APU
11:27:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:06 INFO  : 'con' command is executed.
11:27:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:27:06 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:31:31 INFO  : Disconnected from the channel tcfchan#8.
11:31:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:32 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:31:32 INFO  : 'jtag frequency' command is executed.
11:31:32 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:32 INFO  : Context for 'APU' is selected.
11:31:32 INFO  : System reset is completed.
11:31:35 INFO  : 'after 3000' command is executed.
11:31:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:31:38 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:31:38 INFO  : Context for 'APU' is selected.
11:31:39 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:31:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:39 INFO  : Context for 'APU' is selected.
11:31:40 INFO  : 'ps7_init' command is executed.
11:31:40 INFO  : 'ps7_post_config' command is executed.
11:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:40 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:40 INFO  : Memory regions updated for context APU
11:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:40 INFO  : 'con' command is executed.
11:31:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:31:40 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:32:17 INFO  : Disconnected from the channel tcfchan#9.
11:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:18 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:32:18 INFO  : 'jtag frequency' command is executed.
11:32:18 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:32:18 INFO  : Context for 'APU' is selected.
11:32:18 INFO  : System reset is completed.
11:32:21 INFO  : 'after 3000' command is executed.
11:32:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:32:23 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:32:23 INFO  : Context for 'APU' is selected.
11:32:25 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:32:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:25 INFO  : Context for 'APU' is selected.
11:32:25 INFO  : 'ps7_init' command is executed.
11:32:25 INFO  : 'ps7_post_config' command is executed.
11:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:25 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:25 INFO  : Memory regions updated for context APU
11:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:25 INFO  : 'con' command is executed.
11:32:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:32:25 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
11:33:15 INFO  : Disconnected from the channel tcfchan#10.
11:33:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:16 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:33:16 INFO  : 'jtag frequency' command is executed.
11:33:16 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:33:16 INFO  : Context for 'APU' is selected.
11:33:16 INFO  : System reset is completed.
11:33:19 INFO  : 'after 3000' command is executed.
11:33:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:33:21 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:33:21 INFO  : Context for 'APU' is selected.
11:33:23 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:33:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:23 INFO  : Context for 'APU' is selected.
11:33:23 INFO  : 'ps7_init' command is executed.
11:33:23 INFO  : 'ps7_post_config' command is executed.
11:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:23 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:23 INFO  : Memory regions updated for context APU
11:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:23 INFO  : 'con' command is executed.
11:33:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:33:23 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7b.elf.tcl'
11:36:29 INFO  : Disconnected from the channel tcfchan#11.
11:36:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:30 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:36:30 INFO  : 'jtag frequency' command is executed.
11:36:30 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:36:30 INFO  : Context for 'APU' is selected.
11:36:31 INFO  : System reset is completed.
11:36:34 INFO  : 'after 3000' command is executed.
11:36:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:36:36 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:36:36 INFO  : Context for 'APU' is selected.
11:36:37 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:36:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:37 INFO  : Context for 'APU' is selected.
11:36:38 INFO  : 'ps7_init' command is executed.
11:36:38 INFO  : 'ps7_post_config' command is executed.
11:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:38 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:38 INFO  : Memory regions updated for context APU
11:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:38 INFO  : 'con' command is executed.
11:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:36:38 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7b.elf.tcl'
11:41:26 INFO  : Disconnected from the channel tcfchan#12.
11:41:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:28 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:41:28 INFO  : 'jtag frequency' command is executed.
11:41:28 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:28 INFO  : Context for 'APU' is selected.
11:41:28 INFO  : System reset is completed.
11:41:31 INFO  : 'after 3000' command is executed.
11:41:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:41:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:41:33 INFO  : Context for 'APU' is selected.
11:41:35 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:41:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:35 INFO  : Context for 'APU' is selected.
11:41:35 INFO  : 'ps7_init' command is executed.
11:41:35 INFO  : 'ps7_post_config' command is executed.
11:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:35 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:35 INFO  : Memory regions updated for context APU
11:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:35 INFO  : 'con' command is executed.
11:41:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:41:35 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7b.elf.tcl'
11:42:20 INFO  : Disconnected from the channel tcfchan#13.
11:42:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:21 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:42:21 INFO  : 'jtag frequency' command is executed.
11:42:21 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:21 INFO  : Context for 'APU' is selected.
11:42:21 INFO  : System reset is completed.
11:42:24 INFO  : 'after 3000' command is executed.
11:42:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:42:27 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:42:27 INFO  : Context for 'APU' is selected.
11:42:28 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:42:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:28 INFO  : Context for 'APU' is selected.
11:42:29 INFO  : 'ps7_init' command is executed.
11:42:29 INFO  : 'ps7_post_config' command is executed.
11:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:29 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:29 INFO  : Memory regions updated for context APU
11:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:29 INFO  : 'con' command is executed.
11:42:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:42:29 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7b.elf.tcl'
11:43:37 INFO  : Disconnected from the channel tcfchan#14.
11:43:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:38 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:43:38 INFO  : 'jtag frequency' command is executed.
11:43:38 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:43:38 INFO  : Context for 'APU' is selected.
11:43:38 INFO  : System reset is completed.
11:43:41 INFO  : 'after 3000' command is executed.
11:43:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:43:44 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:43:44 INFO  : Context for 'APU' is selected.
11:43:45 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:43:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:45 INFO  : Context for 'APU' is selected.
11:43:45 INFO  : 'ps7_init' command is executed.
11:43:45 INFO  : 'ps7_post_config' command is executed.
11:43:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:46 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:46 INFO  : Memory regions updated for context APU
11:43:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:46 INFO  : 'con' command is executed.
11:43:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:43:46 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7b.elf.tcl'
11:45:46 INFO  : Disconnected from the channel tcfchan#15.
11:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:48 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:45:48 INFO  : 'jtag frequency' command is executed.
11:45:48 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:45:48 INFO  : Context for 'APU' is selected.
11:45:48 INFO  : System reset is completed.
11:45:51 INFO  : 'after 3000' command is executed.
11:45:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:45:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:45:53 INFO  : Context for 'APU' is selected.
11:45:55 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:45:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:55 INFO  : Context for 'APU' is selected.
11:45:55 INFO  : 'ps7_init' command is executed.
11:45:55 INFO  : 'ps7_post_config' command is executed.
11:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:55 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:45:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:55 INFO  : Memory regions updated for context APU
11:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:55 INFO  : 'con' command is executed.
11:45:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:45:55 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw6.elf_on_local.tcl'
11:46:25 INFO  : Disconnected from the channel tcfchan#16.
11:46:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:26 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:46:26 INFO  : 'jtag frequency' command is executed.
11:46:26 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:26 INFO  : Context for 'APU' is selected.
11:46:26 INFO  : System reset is completed.
11:46:29 INFO  : 'after 3000' command is executed.
11:46:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:46:32 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:46:32 INFO  : Context for 'APU' is selected.
11:46:33 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:46:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:33 INFO  : Context for 'APU' is selected.
11:46:34 INFO  : 'ps7_init' command is executed.
11:46:34 INFO  : 'ps7_post_config' command is executed.
11:46:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:34 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:34 INFO  : Memory regions updated for context APU
11:46:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:34 INFO  : 'con' command is executed.
11:46:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:46:34 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw6.elf_on_local.tcl'
11:51:28 INFO  : Disconnected from the channel tcfchan#17.
11:51:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:29 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:51:29 INFO  : 'jtag frequency' command is executed.
11:51:29 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:29 INFO  : Context for 'APU' is selected.
11:51:29 INFO  : System reset is completed.
11:51:32 INFO  : 'after 3000' command is executed.
11:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:51:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:51:34 INFO  : Context for 'APU' is selected.
11:51:36 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:51:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:51:36 INFO  : Context for 'APU' is selected.
11:51:36 INFO  : 'ps7_init' command is executed.
11:51:36 INFO  : 'ps7_post_config' command is executed.
11:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:36 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:51:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW6/Debug/Lab-HW6.elf
configparams force-mem-access 0
----------------End of Script----------------

11:51:36 INFO  : Memory regions updated for context APU
11:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:36 INFO  : 'con' command is executed.
11:51:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:51:36 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw6.elf_on_local.tcl'
11:53:19 INFO  : Disconnected from the channel tcfchan#18.
11:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:20 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:53:20 INFO  : 'jtag frequency' command is executed.
11:53:20 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:53:20 INFO  : Context for 'APU' is selected.
11:53:20 INFO  : System reset is completed.
11:53:23 INFO  : 'after 3000' command is executed.
11:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:53:25 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:53:25 INFO  : Context for 'APU' is selected.
11:53:27 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:53:27 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:27 INFO  : Context for 'APU' is selected.
11:53:27 INFO  : 'ps7_init' command is executed.
11:53:27 INFO  : 'ps7_post_config' command is executed.
11:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:27 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:27 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:27 INFO  : Memory regions updated for context APU
11:53:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:27 INFO  : 'con' command is executed.
11:53:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:53:27 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7b.elf.tcl'
11:57:07 INFO  : Disconnected from the channel tcfchan#19.
11:57:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:09 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:57:09 INFO  : 'jtag frequency' command is executed.
11:57:09 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:57:09 INFO  : Context for 'APU' is selected.
11:57:09 INFO  : System reset is completed.
11:57:12 INFO  : 'after 3000' command is executed.
11:57:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:57:14 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:57:14 INFO  : Context for 'APU' is selected.
11:57:15 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:57:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:15 INFO  : Context for 'APU' is selected.
11:57:16 INFO  : 'ps7_init' command is executed.
11:57:16 INFO  : 'ps7_post_config' command is executed.
11:57:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:16 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:16 INFO  : Memory regions updated for context APU
11:57:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:16 INFO  : 'con' command is executed.
11:57:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:57:16 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw7b.elf.tcl'
11:59:02 INFO  : Disconnected from the channel tcfchan#20.
11:59:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:03 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
11:59:03 INFO  : 'jtag frequency' command is executed.
11:59:03 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:03 INFO  : Context for 'APU' is selected.
11:59:03 INFO  : System reset is completed.
11:59:06 INFO  : 'after 3000' command is executed.
11:59:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
11:59:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:59:09 INFO  : Context for 'APU' is selected.
11:59:10 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
11:59:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:59:10 INFO  : Context for 'APU' is selected.
11:59:10 INFO  : 'ps7_init' command is executed.
11:59:10 INFO  : 'ps7_post_config' command is executed.
11:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:11 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:59:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:59:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

11:59:11 INFO  : Memory regions updated for context APU
11:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:59:11 INFO  : 'con' command is executed.
11:59:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

11:59:11 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
12:02:31 INFO  : Disconnected from the channel tcfchan#21.
12:02:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:32 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
12:02:32 INFO  : 'jtag frequency' command is executed.
12:02:32 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:02:32 INFO  : Context for 'APU' is selected.
12:02:32 INFO  : System reset is completed.
12:02:35 INFO  : 'after 3000' command is executed.
12:02:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
12:02:37 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:02:37 INFO  : Context for 'APU' is selected.
12:02:39 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
12:02:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:39 INFO  : Context for 'APU' is selected.
12:02:39 INFO  : 'ps7_init' command is executed.
12:02:39 INFO  : 'ps7_post_config' command is executed.
12:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:39 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab-HW7b-2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:39 INFO  : Memory regions updated for context APU
12:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:39 INFO  : 'con' command is executed.
12:02:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

12:02:39 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab-HW7b-2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
12:07:46 INFO  : Disconnected from the channel tcfchan#22.
12:10:14 INFO  : Registering command handlers for SDK TCF services
12:10:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
12:10:16 INFO  : XSCT server has started successfully.
12:10:16 INFO  : Successfully done setting XSCT server connection channel  
12:10:16 INFO  : Successfully done setting SDK workspace  
12:10:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:26 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
12:10:26 INFO  : 'jtag frequency' command is executed.
12:10:26 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:10:26 INFO  : Context for 'APU' is selected.
12:10:26 INFO  : System reset is completed.
12:10:29 INFO  : 'after 3000' command is executed.
12:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
12:10:31 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:10:31 INFO  : Context for 'APU' is selected.
12:10:31 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
12:10:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:31 INFO  : Context for 'APU' is selected.
12:10:31 INFO  : 'ps7_init' command is executed.
12:10:32 INFO  : 'ps7_post_config' command is executed.
12:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:32 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:32 INFO  : Memory regions updated for context APU
12:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:32 INFO  : 'con' command is executed.
12:10:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

12:10:32 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
12:13:38 INFO  : Disconnected from the channel tcfchan#1.
12:13:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:39 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
12:13:39 INFO  : 'jtag frequency' command is executed.
12:13:39 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:13:39 INFO  : Context for 'APU' is selected.
12:13:40 INFO  : System reset is completed.
12:13:43 INFO  : 'after 3000' command is executed.
12:13:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
12:13:45 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:13:45 INFO  : Context for 'APU' is selected.
12:13:47 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
12:13:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:47 INFO  : Context for 'APU' is selected.
12:13:47 INFO  : 'ps7_init' command is executed.
12:13:47 INFO  : 'ps7_post_config' command is executed.
12:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:47 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:13:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:13:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

12:13:47 INFO  : Memory regions updated for context APU
12:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:13:47 INFO  : 'con' command is executed.
12:13:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

12:13:47 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
12:22:57 INFO  : Disconnected from the channel tcfchan#2.
12:22:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:58 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
12:22:58 INFO  : 'jtag frequency' command is executed.
12:22:58 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:22:58 INFO  : Context for 'APU' is selected.
12:22:58 INFO  : System reset is completed.
12:23:01 INFO  : 'after 3000' command is executed.
12:23:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
12:23:04 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:23:04 INFO  : Context for 'APU' is selected.
12:23:05 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
12:23:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:05 INFO  : Context for 'APU' is selected.
12:23:05 INFO  : 'ps7_init' command is executed.
12:23:05 INFO  : 'ps7_post_config' command is executed.
12:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:06 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:06 INFO  : Memory regions updated for context APU
12:23:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:06 INFO  : 'con' command is executed.
12:23:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

12:23:06 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
12:35:20 INFO  : Disconnected from the channel tcfchan#3.
04:02:09 INFO  : Registering command handlers for SDK TCF services
04:02:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
04:02:11 INFO  : XSCT server has started successfully.
04:02:13 INFO  : Successfully done setting XSCT server connection channel  
04:02:13 INFO  : Successfully done setting SDK workspace  
04:32:50 INFO  : Registering command handlers for SDK TCF services
04:32:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
04:32:52 INFO  : XSCT server has started successfully.
04:32:52 INFO  : Successfully done setting XSCT server connection channel  
04:32:52 INFO  : Successfully done setting SDK workspace  
05:11:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:11:28 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:11:28 INFO  : 'jtag frequency' command is executed.
05:11:28 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:11:28 INFO  : Context for 'APU' is selected.
05:11:28 INFO  : System reset is completed.
05:11:31 INFO  : 'after 3000' command is executed.
05:11:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:11:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:11:34 INFO  : Context for 'APU' is selected.
05:11:34 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:11:34 INFO  : 'configparams force-mem-access 1' command is executed.
05:11:34 INFO  : Context for 'APU' is selected.
05:11:34 INFO  : 'ps7_init' command is executed.
05:11:34 INFO  : 'ps7_post_config' command is executed.
05:11:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:11:34 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:11:34 INFO  : 'configparams force-mem-access 0' command is executed.
05:11:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:11:34 INFO  : Memory regions updated for context APU
05:11:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:11:34 INFO  : 'con' command is executed.
05:11:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:11:34 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
05:12:49 INFO  : Disconnected from the channel tcfchan#1.
05:12:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:12:50 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:12:50 INFO  : 'jtag frequency' command is executed.
05:12:50 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:12:50 INFO  : Context for 'APU' is selected.
05:12:50 INFO  : System reset is completed.
05:12:53 INFO  : 'after 3000' command is executed.
05:12:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:12:56 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:12:56 INFO  : Context for 'APU' is selected.
05:12:57 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:12:57 INFO  : 'configparams force-mem-access 1' command is executed.
05:12:57 INFO  : Context for 'APU' is selected.
05:12:58 INFO  : 'ps7_init' command is executed.
05:12:58 INFO  : 'ps7_post_config' command is executed.
05:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:12:58 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:12:58 INFO  : 'configparams force-mem-access 0' command is executed.
05:12:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:12:58 INFO  : Memory regions updated for context APU
05:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:12:58 INFO  : 'con' command is executed.
05:12:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:12:58 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
05:13:59 INFO  : Disconnected from the channel tcfchan#2.
05:14:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:14:00 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:14:00 INFO  : 'jtag frequency' command is executed.
05:14:00 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:14:00 INFO  : Context for 'APU' is selected.
05:14:00 INFO  : System reset is completed.
05:14:03 INFO  : 'after 3000' command is executed.
05:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:14:05 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:14:06 INFO  : Context for 'APU' is selected.
05:14:07 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:14:07 INFO  : 'configparams force-mem-access 1' command is executed.
05:14:07 INFO  : Context for 'APU' is selected.
05:14:07 INFO  : 'ps7_init' command is executed.
05:14:07 INFO  : 'ps7_post_config' command is executed.
05:14:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:14:07 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:14:07 INFO  : 'configparams force-mem-access 0' command is executed.
05:14:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:14:07 INFO  : Memory regions updated for context APU
05:14:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:14:08 INFO  : 'con' command is executed.
05:14:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:14:08 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
05:19:45 INFO  : Disconnected from the channel tcfchan#3.
05:19:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:19:46 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:19:46 INFO  : 'jtag frequency' command is executed.
05:19:46 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:19:46 INFO  : Context for 'APU' is selected.
05:19:47 INFO  : System reset is completed.
05:19:50 INFO  : 'after 3000' command is executed.
05:19:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:19:52 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:19:52 INFO  : Context for 'APU' is selected.
05:19:53 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:19:53 INFO  : 'configparams force-mem-access 1' command is executed.
05:19:53 INFO  : Context for 'APU' is selected.
05:19:54 INFO  : 'ps7_init' command is executed.
05:19:54 INFO  : 'ps7_post_config' command is executed.
05:19:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:19:54 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:19:54 INFO  : 'configparams force-mem-access 0' command is executed.
05:19:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:19:54 INFO  : Memory regions updated for context APU
05:19:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:19:54 INFO  : 'con' command is executed.
05:19:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:19:54 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
05:21:08 INFO  : Disconnected from the channel tcfchan#4.
05:21:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:21:09 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:21:09 INFO  : 'jtag frequency' command is executed.
05:21:09 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:21:09 INFO  : Context for 'APU' is selected.
05:21:09 INFO  : System reset is completed.
05:21:12 INFO  : 'after 3000' command is executed.
05:21:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:21:14 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:21:14 INFO  : Context for 'APU' is selected.
05:21:16 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:21:16 INFO  : 'configparams force-mem-access 1' command is executed.
05:21:16 INFO  : Context for 'APU' is selected.
05:21:16 INFO  : 'ps7_init' command is executed.
05:21:16 INFO  : 'ps7_post_config' command is executed.
05:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:21:16 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:21:16 INFO  : 'configparams force-mem-access 0' command is executed.
05:21:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:21:16 INFO  : Memory regions updated for context APU
05:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:21:16 INFO  : 'con' command is executed.
05:21:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:21:16 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
05:23:20 INFO  : Disconnected from the channel tcfchan#5.
05:23:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:23:21 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:23:21 INFO  : 'jtag frequency' command is executed.
05:23:21 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:23:21 INFO  : Context for 'APU' is selected.
05:23:21 INFO  : System reset is completed.
05:23:24 INFO  : 'after 3000' command is executed.
05:23:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:23:26 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:23:26 INFO  : Context for 'APU' is selected.
05:23:28 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:23:28 INFO  : 'configparams force-mem-access 1' command is executed.
05:23:28 INFO  : Context for 'APU' is selected.
05:23:28 INFO  : 'ps7_init' command is executed.
05:23:28 INFO  : 'ps7_post_config' command is executed.
05:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:23:28 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:23:28 INFO  : 'configparams force-mem-access 0' command is executed.
05:23:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:23:28 INFO  : Memory regions updated for context APU
05:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:23:28 INFO  : 'con' command is executed.
05:23:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:23:28 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
05:24:43 INFO  : Disconnected from the channel tcfchan#6.
05:24:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:24:44 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:24:44 INFO  : 'jtag frequency' command is executed.
05:24:44 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:24:44 INFO  : Context for 'APU' is selected.
05:24:44 INFO  : System reset is completed.
05:24:47 INFO  : 'after 3000' command is executed.
05:24:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:24:49 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:24:49 INFO  : Context for 'APU' is selected.
05:24:51 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:24:51 INFO  : 'configparams force-mem-access 1' command is executed.
05:24:51 INFO  : Context for 'APU' is selected.
05:24:51 INFO  : 'ps7_init' command is executed.
05:24:51 INFO  : 'ps7_post_config' command is executed.
05:24:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:24:51 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:24:51 INFO  : 'configparams force-mem-access 0' command is executed.
05:24:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:24:51 INFO  : Memory regions updated for context APU
05:24:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:24:52 INFO  : 'con' command is executed.
05:24:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:24:52 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
05:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:59:59 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:59:59 INFO  : 'jtag frequency' command is executed.
05:59:59 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:59:59 INFO  : Context for 'APU' is selected.
05:59:59 INFO  : System reset is completed.
06:00:02 INFO  : 'after 3000' command is executed.
06:00:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
06:00:05 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:00:05 INFO  : Context for 'APU' is selected.
06:00:05 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
06:00:05 INFO  : 'configparams force-mem-access 1' command is executed.
06:00:05 INFO  : Context for 'APU' is selected.
06:00:05 INFO  : 'ps7_init' command is executed.
06:00:05 INFO  : 'ps7_post_config' command is executed.
06:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:00:05 ERROR : couldn't open "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf": no such file or directory
06:00:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW7b/Debug/Lab-HW7b.elf
----------------End of Script----------------

06:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:00:32 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
06:00:32 INFO  : 'jtag frequency' command is executed.
06:00:32 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:00:32 INFO  : Context for 'APU' is selected.
06:00:33 INFO  : System reset is completed.
06:00:36 INFO  : 'after 3000' command is executed.
06:00:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
06:00:38 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:00:38 INFO  : Context for 'APU' is selected.
06:00:38 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
06:00:38 INFO  : 'configparams force-mem-access 1' command is executed.
06:00:38 INFO  : Context for 'APU' is selected.
06:00:38 INFO  : 'ps7_init' command is executed.
06:00:38 INFO  : 'ps7_post_config' command is executed.
06:00:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:00:38 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:00:38 INFO  : 'configparams force-mem-access 0' command is executed.
06:00:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

06:00:38 INFO  : Memory regions updated for context APU
06:00:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:00:38 INFO  : 'con' command is executed.
06:00:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

06:00:38 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
06:01:07 INFO  : Disconnected from the channel tcfchan#7.
06:01:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:01:09 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
06:01:09 INFO  : 'jtag frequency' command is executed.
06:01:09 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:01:09 INFO  : Context for 'APU' is selected.
06:01:09 INFO  : System reset is completed.
06:01:12 INFO  : 'after 3000' command is executed.
06:01:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
06:01:14 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:01:14 INFO  : Context for 'APU' is selected.
06:01:16 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
06:01:16 INFO  : 'configparams force-mem-access 1' command is executed.
06:01:16 INFO  : Context for 'APU' is selected.
06:01:16 INFO  : 'ps7_init' command is executed.
06:01:16 INFO  : 'ps7_post_config' command is executed.
06:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:01:16 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:01:16 INFO  : 'configparams force-mem-access 0' command is executed.
06:01:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

06:01:16 INFO  : Memory regions updated for context APU
06:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:01:16 INFO  : 'con' command is executed.
06:01:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

06:01:16 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
06:02:16 INFO  : Disconnected from the channel tcfchan#8.
06:02:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:02:17 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
06:02:17 INFO  : 'jtag frequency' command is executed.
06:02:17 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:02:17 INFO  : Context for 'APU' is selected.
06:02:17 INFO  : System reset is completed.
06:02:20 INFO  : 'after 3000' command is executed.
06:02:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
06:02:22 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:02:22 INFO  : Context for 'APU' is selected.
06:02:24 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
06:02:24 INFO  : 'configparams force-mem-access 1' command is executed.
06:02:24 INFO  : Context for 'APU' is selected.
06:02:24 INFO  : 'ps7_init' command is executed.
06:02:24 INFO  : 'ps7_post_config' command is executed.
06:02:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:02:24 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:02:24 INFO  : 'configparams force-mem-access 0' command is executed.
06:02:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

06:02:24 INFO  : Memory regions updated for context APU
06:02:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:02:24 INFO  : 'con' command is executed.
06:02:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

06:02:24 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
06:06:33 INFO  : Disconnected from the channel tcfchan#9.
06:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:06:34 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
06:06:34 INFO  : 'jtag frequency' command is executed.
06:06:34 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:06:34 INFO  : Context for 'APU' is selected.
06:06:34 INFO  : System reset is completed.
06:06:37 INFO  : 'after 3000' command is executed.
06:06:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
06:06:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:06:40 INFO  : Context for 'APU' is selected.
06:06:41 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
06:06:41 INFO  : 'configparams force-mem-access 1' command is executed.
06:06:41 INFO  : Context for 'APU' is selected.
06:06:42 INFO  : 'ps7_init' command is executed.
06:06:42 INFO  : 'ps7_post_config' command is executed.
06:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:06:42 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:06:42 INFO  : 'configparams force-mem-access 0' command is executed.
06:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

06:06:42 INFO  : Memory regions updated for context APU
06:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:06:42 INFO  : 'con' command is executed.
06:06:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

06:06:42 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
06:07:23 INFO  : Disconnected from the channel tcfchan#10.
06:07:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:07:24 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
06:07:24 INFO  : 'jtag frequency' command is executed.
06:07:24 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:07:24 INFO  : Context for 'APU' is selected.
06:07:24 INFO  : System reset is completed.
06:07:27 INFO  : 'after 3000' command is executed.
06:07:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
06:07:29 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:07:30 INFO  : Context for 'APU' is selected.
06:07:31 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
06:07:31 INFO  : 'configparams force-mem-access 1' command is executed.
06:07:31 INFO  : Context for 'APU' is selected.
06:07:31 INFO  : 'ps7_init' command is executed.
06:07:31 INFO  : 'ps7_post_config' command is executed.
06:07:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:07:32 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:07:32 INFO  : 'configparams force-mem-access 0' command is executed.
06:07:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

06:07:32 INFO  : Memory regions updated for context APU
06:07:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:07:32 INFO  : 'con' command is executed.
06:07:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

06:07:32 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
06:10:58 INFO  : Disconnected from the channel tcfchan#11.
06:10:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:10:59 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
06:10:59 INFO  : 'jtag frequency' command is executed.
06:10:59 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:11:00 INFO  : Context for 'APU' is selected.
06:11:00 INFO  : System reset is completed.
06:11:03 INFO  : 'after 3000' command is executed.
06:11:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
06:11:05 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:11:05 INFO  : Context for 'APU' is selected.
06:11:07 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
06:11:07 INFO  : 'configparams force-mem-access 1' command is executed.
06:11:07 INFO  : Context for 'APU' is selected.
06:11:07 INFO  : 'ps7_init' command is executed.
06:11:07 INFO  : 'ps7_post_config' command is executed.
06:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:11:07 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:11:07 INFO  : 'configparams force-mem-access 0' command is executed.
06:11:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

06:11:07 INFO  : Memory regions updated for context APU
06:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:11:07 INFO  : 'con' command is executed.
06:11:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

06:11:07 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
06:13:28 INFO  : Disconnected from the channel tcfchan#12.
06:13:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:13:29 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
06:13:29 INFO  : 'jtag frequency' command is executed.
06:13:29 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:13:29 INFO  : Context for 'APU' is selected.
06:13:29 INFO  : System reset is completed.
06:13:32 INFO  : 'after 3000' command is executed.
06:13:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
06:13:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:13:34 INFO  : Context for 'APU' is selected.
06:13:36 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
06:13:36 INFO  : 'configparams force-mem-access 1' command is executed.
06:13:36 INFO  : Context for 'APU' is selected.
06:13:36 INFO  : 'ps7_init' command is executed.
06:13:36 INFO  : 'ps7_post_config' command is executed.
06:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:13:36 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:13:36 INFO  : 'configparams force-mem-access 0' command is executed.
06:13:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

06:13:36 INFO  : Memory regions updated for context APU
06:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:13:36 INFO  : 'con' command is executed.
06:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

06:13:36 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
06:15:21 INFO  : Disconnected from the channel tcfchan#13.
06:15:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:15:22 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
06:15:22 INFO  : 'jtag frequency' command is executed.
06:15:22 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:15:22 INFO  : Context for 'APU' is selected.
06:15:22 INFO  : System reset is completed.
06:15:25 INFO  : 'after 3000' command is executed.
06:15:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
06:15:27 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:15:27 INFO  : Context for 'APU' is selected.
06:15:29 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
06:15:29 INFO  : 'configparams force-mem-access 1' command is executed.
06:15:29 INFO  : Context for 'APU' is selected.
06:15:29 INFO  : 'ps7_init' command is executed.
06:15:29 INFO  : 'ps7_post_config' command is executed.
06:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:15:29 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:15:29 INFO  : 'configparams force-mem-access 0' command is executed.
06:15:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

06:15:29 INFO  : Memory regions updated for context APU
06:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:15:29 INFO  : 'con' command is executed.
06:15:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

06:15:29 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
06:30:07 WARN  : channel "tcfchan#7" closed
06:30:07 INFO  : Disconnected from the channel tcfchan#14.
23:01:10 INFO  : Registering command handlers for SDK TCF services
23:01:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
23:01:13 INFO  : XSCT server has started successfully.
23:01:13 INFO  : Successfully done setting XSCT server connection channel  
23:01:15 INFO  : Successfully done setting SDK workspace  
23:01:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:40 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:01:40 INFO  : 'jtag frequency' command is executed.
23:01:40 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:01:40 INFO  : Context for 'APU' is selected.
23:01:40 INFO  : System reset is completed.
23:01:43 INFO  : 'after 3000' command is executed.
23:01:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:01:45 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:01:45 INFO  : Context for 'APU' is selected.
23:01:45 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:01:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:45 INFO  : Context for 'APU' is selected.
23:01:46 INFO  : 'ps7_init' command is executed.
23:01:46 INFO  : 'ps7_post_config' command is executed.
23:01:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:46 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:46 INFO  : Memory regions updated for context APU
23:01:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:46 INFO  : 'con' command is executed.
23:01:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:01:46 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:02:21 INFO  : Disconnected from the channel tcfchan#1.
23:02:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:23 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:02:23 INFO  : 'jtag frequency' command is executed.
23:02:23 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:02:23 INFO  : Context for 'APU' is selected.
23:02:23 INFO  : System reset is completed.
23:02:26 INFO  : 'after 3000' command is executed.
23:02:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:02:29 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:02:29 INFO  : Context for 'APU' is selected.
23:02:31 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:02:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:31 INFO  : Context for 'APU' is selected.
23:02:32 INFO  : 'ps7_init' command is executed.
23:02:32 INFO  : 'ps7_post_config' command is executed.
23:02:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:32 ERROR : Cannot halt processor core, timeout
23:02:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
----------------End of Script----------------

23:03:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:06 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:03:06 INFO  : 'jtag frequency' command is executed.
23:03:06 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:03:06 INFO  : Context for 'APU' is selected.
23:03:06 INFO  : System reset is completed.
23:03:09 INFO  : 'after 3000' command is executed.
23:03:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:03:12 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:03:12 INFO  : Context for 'APU' is selected.
23:03:12 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:12 INFO  : Context for 'APU' is selected.
23:03:13 INFO  : 'ps7_init' command is executed.
23:03:13 INFO  : 'ps7_post_config' command is executed.
23:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:14 ERROR : Cannot halt processor core, timeout
23:03:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
----------------End of Script----------------

23:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:44 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:03:44 INFO  : 'jtag frequency' command is executed.
23:03:44 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:03:44 INFO  : Context for 'APU' is selected.
23:03:44 INFO  : System reset is completed.
23:03:47 INFO  : 'after 3000' command is executed.
23:03:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:03:49 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:03:49 INFO  : Context for 'APU' is selected.
23:03:49 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:03:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:49 INFO  : Context for 'APU' is selected.
23:03:50 INFO  : 'ps7_init' command is executed.
23:03:50 INFO  : 'ps7_post_config' command is executed.
23:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:50 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:50 INFO  : Memory regions updated for context APU
23:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:50 INFO  : 'con' command is executed.
23:03:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:03:50 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:49 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:04:49 INFO  : 'jtag frequency' command is executed.
23:04:49 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:04:49 INFO  : Context for 'APU' is selected.
23:04:50 INFO  : System reset is completed.
23:04:53 INFO  : 'after 3000' command is executed.
23:04:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:04:56 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:04:56 INFO  : Context for 'APU' is selected.
23:04:56 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:04:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:56 INFO  : Context for 'APU' is selected.
23:04:57 INFO  : 'ps7_init' command is executed.
23:04:57 INFO  : 'ps7_post_config' command is executed.
23:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:57 ERROR : Cannot halt processor core, timeout
23:04:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
----------------End of Script----------------

23:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:25 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:05:25 INFO  : 'jtag frequency' command is executed.
23:05:25 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:05:25 INFO  : Context for 'APU' is selected.
23:05:25 INFO  : System reset is completed.
23:05:28 INFO  : 'after 3000' command is executed.
23:05:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:05:30 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:05:30 INFO  : Context for 'APU' is selected.
23:05:30 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:05:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:30 INFO  : Context for 'APU' is selected.
23:05:31 INFO  : 'ps7_init' command is executed.
23:05:31 INFO  : 'ps7_post_config' command is executed.
23:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:31 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:31 INFO  : Memory regions updated for context APU
23:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:31 INFO  : 'con' command is executed.
23:05:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:05:31 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:11:12 INFO  : Disconnected from the channel tcfchan#2.
23:11:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:13 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:11:13 INFO  : 'jtag frequency' command is executed.
23:11:13 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:11:13 INFO  : Context for 'APU' is selected.
23:11:13 INFO  : System reset is completed.
23:11:16 INFO  : 'after 3000' command is executed.
23:11:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:11:18 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:11:19 INFO  : Context for 'APU' is selected.
23:11:20 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:11:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:20 INFO  : Context for 'APU' is selected.
23:11:20 INFO  : 'ps7_init' command is executed.
23:11:20 INFO  : 'ps7_post_config' command is executed.
23:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:20 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:20 INFO  : Memory regions updated for context APU
23:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:20 INFO  : 'con' command is executed.
23:11:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:11:20 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:12:01 INFO  : Disconnected from the channel tcfchan#3.
23:12:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:02 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:12:02 INFO  : 'jtag frequency' command is executed.
23:12:02 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:12:02 INFO  : Context for 'APU' is selected.
23:12:02 INFO  : System reset is completed.
23:12:05 INFO  : 'after 3000' command is executed.
23:12:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:12:07 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:12:07 INFO  : Context for 'APU' is selected.
23:12:09 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:09 INFO  : Context for 'APU' is selected.
23:12:09 INFO  : 'ps7_init' command is executed.
23:12:09 INFO  : 'ps7_post_config' command is executed.
23:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:09 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:09 INFO  : Memory regions updated for context APU
23:12:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:09 INFO  : 'con' command is executed.
23:12:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:12:09 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:12:47 INFO  : Disconnected from the channel tcfchan#4.
23:12:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:48 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:12:48 INFO  : 'jtag frequency' command is executed.
23:12:48 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:12:48 INFO  : Context for 'APU' is selected.
23:12:48 INFO  : System reset is completed.
23:12:51 INFO  : 'after 3000' command is executed.
23:12:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:12:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:12:53 INFO  : Context for 'APU' is selected.
23:12:55 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:12:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:55 INFO  : Context for 'APU' is selected.
23:12:55 INFO  : 'ps7_init' command is executed.
23:12:55 INFO  : 'ps7_post_config' command is executed.
23:12:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:55 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:55 INFO  : Memory regions updated for context APU
23:12:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:55 INFO  : 'con' command is executed.
23:12:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:12:55 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:14:28 INFO  : Disconnected from the channel tcfchan#5.
23:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:29 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:14:29 INFO  : 'jtag frequency' command is executed.
23:14:29 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:14:29 INFO  : Context for 'APU' is selected.
23:14:29 INFO  : System reset is completed.
23:14:32 INFO  : 'after 3000' command is executed.
23:14:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:14:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:14:34 INFO  : Context for 'APU' is selected.
23:14:36 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:14:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:36 INFO  : Context for 'APU' is selected.
23:14:36 INFO  : 'ps7_init' command is executed.
23:14:36 INFO  : 'ps7_post_config' command is executed.
23:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:36 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:36 INFO  : Memory regions updated for context APU
23:14:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:36 INFO  : 'con' command is executed.
23:14:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:14:36 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:40:29 INFO  : Disconnected from the channel tcfchan#6.
23:40:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:30 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:40:30 INFO  : 'jtag frequency' command is executed.
23:40:30 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:30 INFO  : Context for 'APU' is selected.
23:40:30 INFO  : System reset is completed.
23:40:33 INFO  : 'after 3000' command is executed.
23:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:40:36 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:40:36 INFO  : Context for 'APU' is selected.
23:40:37 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:40:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:37 INFO  : Context for 'APU' is selected.
23:40:37 INFO  : 'ps7_init' command is executed.
23:40:37 INFO  : 'ps7_post_config' command is executed.
23:40:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:38 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:38 INFO  : Memory regions updated for context APU
23:40:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:38 INFO  : 'con' command is executed.
23:40:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:40:38 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:47:29 INFO  : Disconnected from the channel tcfchan#7.
23:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:30 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:47:30 INFO  : 'jtag frequency' command is executed.
23:47:30 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:30 INFO  : Context for 'APU' is selected.
23:47:30 INFO  : System reset is completed.
23:47:33 INFO  : 'after 3000' command is executed.
23:47:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:47:36 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:47:36 INFO  : Context for 'APU' is selected.
23:47:37 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:47:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:37 INFO  : Context for 'APU' is selected.
23:47:38 INFO  : 'ps7_init' command is executed.
23:47:38 INFO  : 'ps7_post_config' command is executed.
23:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:38 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:38 INFO  : Memory regions updated for context APU
23:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:38 INFO  : 'con' command is executed.
23:47:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:47:38 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:47:59 INFO  : Disconnected from the channel tcfchan#8.
23:48:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:00 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:48:00 INFO  : 'jtag frequency' command is executed.
23:48:00 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:00 INFO  : Context for 'APU' is selected.
23:48:00 INFO  : System reset is completed.
23:48:03 INFO  : 'after 3000' command is executed.
23:48:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:48:05 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:48:05 INFO  : Context for 'APU' is selected.
23:48:07 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:48:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:07 INFO  : Context for 'APU' is selected.
23:48:07 INFO  : 'ps7_init' command is executed.
23:48:07 INFO  : 'ps7_post_config' command is executed.
23:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:07 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:07 INFO  : Memory regions updated for context APU
23:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:07 INFO  : 'con' command is executed.
23:48:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:48:07 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:49:55 INFO  : Disconnected from the channel tcfchan#9.
23:49:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:56 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:49:56 INFO  : 'jtag frequency' command is executed.
23:49:56 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:56 INFO  : Context for 'APU' is selected.
23:49:56 INFO  : System reset is completed.
23:49:59 INFO  : 'after 3000' command is executed.
23:49:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:50:02 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:50:02 INFO  : Context for 'APU' is selected.
23:50:03 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:50:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:03 INFO  : Context for 'APU' is selected.
23:50:03 INFO  : 'ps7_init' command is executed.
23:50:03 INFO  : 'ps7_post_config' command is executed.
23:50:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:04 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:04 INFO  : Memory regions updated for context APU
23:50:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:04 INFO  : 'con' command is executed.
23:50:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:50:04 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:54:39 INFO  : Disconnected from the channel tcfchan#10.
23:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:41 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:54:41 INFO  : 'jtag frequency' command is executed.
23:54:41 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:54:41 INFO  : Context for 'APU' is selected.
23:54:41 INFO  : System reset is completed.
23:54:44 INFO  : 'after 3000' command is executed.
23:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:54:46 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:54:46 INFO  : Context for 'APU' is selected.
23:54:48 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:54:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:48 INFO  : Context for 'APU' is selected.
23:54:48 INFO  : 'ps7_init' command is executed.
23:54:48 INFO  : 'ps7_post_config' command is executed.
23:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:48 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:48 INFO  : Memory regions updated for context APU
23:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:48 INFO  : 'con' command is executed.
23:54:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:54:48 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:55:44 INFO  : Disconnected from the channel tcfchan#11.
23:55:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:46 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:55:46 INFO  : 'jtag frequency' command is executed.
23:55:46 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:46 INFO  : Context for 'APU' is selected.
23:55:46 INFO  : System reset is completed.
23:55:49 INFO  : 'after 3000' command is executed.
23:55:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:55:51 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:55:51 INFO  : Context for 'APU' is selected.
23:55:53 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:55:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:53 INFO  : Context for 'APU' is selected.
23:55:53 INFO  : 'ps7_init' command is executed.
23:55:53 INFO  : 'ps7_post_config' command is executed.
23:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:53 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:53 INFO  : Memory regions updated for context APU
23:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:53 INFO  : 'con' command is executed.
23:55:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:55:53 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:56:27 INFO  : Disconnected from the channel tcfchan#12.
23:56:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:28 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:56:28 INFO  : 'jtag frequency' command is executed.
23:56:28 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:56:28 INFO  : Context for 'APU' is selected.
23:56:28 INFO  : System reset is completed.
23:56:31 INFO  : 'after 3000' command is executed.
23:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:56:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:56:33 INFO  : Context for 'APU' is selected.
23:56:35 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:56:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:35 INFO  : Context for 'APU' is selected.
23:56:35 INFO  : 'ps7_init' command is executed.
23:56:35 INFO  : 'ps7_post_config' command is executed.
23:56:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:35 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:35 INFO  : Memory regions updated for context APU
23:56:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:35 INFO  : 'con' command is executed.
23:56:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:56:35 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:57:00 INFO  : Disconnected from the channel tcfchan#13.
23:57:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:01 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:57:01 INFO  : 'jtag frequency' command is executed.
23:57:01 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:01 INFO  : Context for 'APU' is selected.
23:57:01 INFO  : System reset is completed.
23:57:04 INFO  : 'after 3000' command is executed.
23:57:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:57:06 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:57:06 INFO  : Context for 'APU' is selected.
23:57:08 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:08 INFO  : Context for 'APU' is selected.
23:57:08 INFO  : 'ps7_init' command is executed.
23:57:08 INFO  : 'ps7_post_config' command is executed.
23:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:08 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:08 INFO  : Memory regions updated for context APU
23:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:09 INFO  : 'con' command is executed.
23:57:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:57:09 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:00:31 INFO  : Disconnected from the channel tcfchan#14.
00:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:32 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:00:32 INFO  : 'jtag frequency' command is executed.
00:00:32 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:32 INFO  : Context for 'APU' is selected.
00:00:32 INFO  : System reset is completed.
00:00:35 INFO  : 'after 3000' command is executed.
00:00:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:00:37 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:00:37 INFO  : Context for 'APU' is selected.
00:00:39 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:00:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:39 INFO  : Context for 'APU' is selected.
00:00:39 INFO  : 'ps7_init' command is executed.
00:00:39 INFO  : 'ps7_post_config' command is executed.
00:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:39 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:40 INFO  : Memory regions updated for context APU
00:00:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:40 INFO  : 'con' command is executed.
00:00:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:00:40 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:09:37 INFO  : Disconnected from the channel tcfchan#15.
00:09:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:38 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:09:38 INFO  : 'jtag frequency' command is executed.
00:09:38 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:38 INFO  : Context for 'APU' is selected.
00:09:38 INFO  : System reset is completed.
00:09:41 INFO  : 'after 3000' command is executed.
00:09:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:09:44 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:09:44 INFO  : Context for 'APU' is selected.
00:09:45 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:09:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:45 INFO  : Context for 'APU' is selected.
00:09:45 INFO  : 'ps7_init' command is executed.
00:09:45 INFO  : 'ps7_post_config' command is executed.
00:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:45 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:46 INFO  : Memory regions updated for context APU
00:09:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:46 INFO  : 'con' command is executed.
00:09:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:09:46 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:13:45 INFO  : Disconnected from the channel tcfchan#16.
00:13:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:46 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:13:46 INFO  : 'jtag frequency' command is executed.
00:13:46 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:46 INFO  : Context for 'APU' is selected.
00:13:47 INFO  : System reset is completed.
00:13:50 INFO  : 'after 3000' command is executed.
00:13:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:13:52 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:13:52 INFO  : Context for 'APU' is selected.
00:13:53 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:13:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:53 INFO  : Context for 'APU' is selected.
00:13:54 INFO  : 'ps7_init' command is executed.
00:13:54 INFO  : 'ps7_post_config' command is executed.
00:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:54 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:54 INFO  : Memory regions updated for context APU
00:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:54 INFO  : 'con' command is executed.
00:13:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:13:54 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:15:16 INFO  : Disconnected from the channel tcfchan#17.
00:15:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:17 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:15:17 INFO  : 'jtag frequency' command is executed.
00:15:17 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:17 INFO  : Context for 'APU' is selected.
00:15:17 INFO  : System reset is completed.
00:15:20 INFO  : 'after 3000' command is executed.
00:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:15:22 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:15:22 INFO  : Context for 'APU' is selected.
00:15:24 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:15:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:24 INFO  : Context for 'APU' is selected.
00:15:24 INFO  : 'ps7_init' command is executed.
00:15:24 INFO  : 'ps7_post_config' command is executed.
00:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:24 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:24 INFO  : Memory regions updated for context APU
00:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:24 INFO  : 'con' command is executed.
00:15:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:15:24 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:17:11 INFO  : Disconnected from the channel tcfchan#18.
00:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:12 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:17:12 INFO  : 'jtag frequency' command is executed.
00:17:12 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:17:12 INFO  : Context for 'APU' is selected.
00:17:12 INFO  : System reset is completed.
00:17:15 INFO  : 'after 3000' command is executed.
00:17:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:17:18 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:17:18 INFO  : Context for 'APU' is selected.
00:17:19 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:17:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:19 INFO  : Context for 'APU' is selected.
00:17:20 INFO  : 'ps7_init' command is executed.
00:17:20 INFO  : 'ps7_post_config' command is executed.
00:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:20 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:20 INFO  : Memory regions updated for context APU
00:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:20 INFO  : 'con' command is executed.
00:17:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:17:20 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:18:47 INFO  : Disconnected from the channel tcfchan#19.
00:18:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:48 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:18:48 INFO  : 'jtag frequency' command is executed.
00:18:48 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:18:48 INFO  : Context for 'APU' is selected.
00:18:48 INFO  : System reset is completed.
00:18:51 INFO  : 'after 3000' command is executed.
00:18:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:18:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:18:53 INFO  : Context for 'APU' is selected.
00:18:55 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:18:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:55 INFO  : Context for 'APU' is selected.
00:18:55 INFO  : 'ps7_init' command is executed.
00:18:55 INFO  : 'ps7_post_config' command is executed.
00:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:55 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:55 INFO  : Memory regions updated for context APU
00:18:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:55 INFO  : 'con' command is executed.
00:18:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:18:55 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:21:26 INFO  : Disconnected from the channel tcfchan#20.
00:21:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:27 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:21:27 INFO  : 'jtag frequency' command is executed.
00:21:27 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:21:27 INFO  : Context for 'APU' is selected.
00:21:27 INFO  : System reset is completed.
00:21:30 INFO  : 'after 3000' command is executed.
00:21:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:21:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:21:33 INFO  : Context for 'APU' is selected.
00:21:35 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:21:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:35 INFO  : Context for 'APU' is selected.
00:21:35 INFO  : 'ps7_init' command is executed.
00:21:35 INFO  : 'ps7_post_config' command is executed.
00:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:35 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:35 INFO  : Memory regions updated for context APU
00:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:35 INFO  : 'con' command is executed.
00:21:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:21:35 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:23:27 INFO  : Disconnected from the channel tcfchan#21.
00:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:28 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:23:28 INFO  : 'jtag frequency' command is executed.
00:23:28 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:28 INFO  : Context for 'APU' is selected.
00:23:28 INFO  : System reset is completed.
00:23:31 INFO  : 'after 3000' command is executed.
00:23:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:23:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:23:33 INFO  : Context for 'APU' is selected.
00:23:35 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:35 INFO  : Context for 'APU' is selected.
00:23:35 INFO  : 'ps7_init' command is executed.
00:23:35 INFO  : 'ps7_post_config' command is executed.
00:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:35 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:35 INFO  : Memory regions updated for context APU
00:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:36 INFO  : 'con' command is executed.
00:23:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:23:36 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:25:06 INFO  : Disconnected from the channel tcfchan#22.
00:25:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:07 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:25:07 INFO  : 'jtag frequency' command is executed.
00:25:07 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:25:07 INFO  : Context for 'APU' is selected.
00:25:07 INFO  : System reset is completed.
00:25:10 INFO  : 'after 3000' command is executed.
00:25:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:25:12 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:25:12 INFO  : Context for 'APU' is selected.
00:25:14 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:25:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:14 INFO  : Context for 'APU' is selected.
00:25:14 INFO  : 'ps7_init' command is executed.
00:25:14 INFO  : 'ps7_post_config' command is executed.
00:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:14 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:14 INFO  : Memory regions updated for context APU
00:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:14 INFO  : 'con' command is executed.
00:25:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:25:14 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:27:17 INFO  : Disconnected from the channel tcfchan#23.
00:27:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:18 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:27:18 INFO  : 'jtag frequency' command is executed.
00:27:18 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:18 INFO  : Context for 'APU' is selected.
00:27:18 INFO  : System reset is completed.
00:27:21 INFO  : 'after 3000' command is executed.
00:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:27:23 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:27:23 INFO  : Context for 'APU' is selected.
00:27:25 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:27:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:25 INFO  : Context for 'APU' is selected.
00:27:25 INFO  : 'ps7_init' command is executed.
00:27:25 INFO  : 'ps7_post_config' command is executed.
00:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:25 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:25 INFO  : Memory regions updated for context APU
00:27:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:25 INFO  : 'con' command is executed.
00:27:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:27:25 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:28:06 INFO  : Disconnected from the channel tcfchan#24.
00:28:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:07 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:28:07 INFO  : 'jtag frequency' command is executed.
00:28:07 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:07 INFO  : Context for 'APU' is selected.
00:28:07 INFO  : System reset is completed.
00:28:10 INFO  : 'after 3000' command is executed.
00:28:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:28:12 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:28:12 INFO  : Context for 'APU' is selected.
00:28:14 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:28:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:14 INFO  : Context for 'APU' is selected.
00:28:14 INFO  : 'ps7_init' command is executed.
00:28:14 INFO  : 'ps7_post_config' command is executed.
00:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:14 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:14 INFO  : Memory regions updated for context APU
00:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:14 INFO  : 'con' command is executed.
00:28:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:28:14 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:38:13 INFO  : Disconnected from the channel tcfchan#25.
00:38:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:14 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:38:14 INFO  : 'jtag frequency' command is executed.
00:38:14 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:14 INFO  : Context for 'APU' is selected.
00:38:14 INFO  : System reset is completed.
00:38:17 INFO  : 'after 3000' command is executed.
00:38:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:38:19 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:38:19 INFO  : Context for 'APU' is selected.
00:38:21 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:38:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:21 INFO  : Context for 'APU' is selected.
00:38:21 INFO  : 'ps7_init' command is executed.
00:38:21 INFO  : 'ps7_post_config' command is executed.
00:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:21 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:21 INFO  : Memory regions updated for context APU
00:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:21 INFO  : 'con' command is executed.
00:38:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:38:21 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:39:26 INFO  : Disconnected from the channel tcfchan#26.
00:39:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:27 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:39:27 INFO  : 'jtag frequency' command is executed.
00:39:27 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:27 INFO  : Context for 'APU' is selected.
00:39:27 INFO  : System reset is completed.
00:39:30 INFO  : 'after 3000' command is executed.
00:39:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:39:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:39:33 INFO  : Context for 'APU' is selected.
00:39:34 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:39:34 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:34 INFO  : Context for 'APU' is selected.
00:39:34 INFO  : 'ps7_init' command is executed.
00:39:34 INFO  : 'ps7_post_config' command is executed.
00:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:34 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:34 INFO  : Memory regions updated for context APU
00:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:34 INFO  : 'con' command is executed.
00:39:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:39:34 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:42:43 INFO  : Disconnected from the channel tcfchan#27.
00:42:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:44 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:42:44 INFO  : 'jtag frequency' command is executed.
00:42:44 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:42:44 INFO  : Context for 'APU' is selected.
00:42:44 INFO  : System reset is completed.
00:42:47 INFO  : 'after 3000' command is executed.
00:42:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:42:49 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:42:49 INFO  : Context for 'APU' is selected.
00:42:51 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:51 INFO  : Context for 'APU' is selected.
00:42:51 INFO  : 'ps7_init' command is executed.
00:42:51 INFO  : 'ps7_post_config' command is executed.
00:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:51 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:51 INFO  : Memory regions updated for context APU
00:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:51 INFO  : 'con' command is executed.
00:42:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:42:51 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:47:29 INFO  : Disconnected from the channel tcfchan#28.
01:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:47:30 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:47:30 INFO  : 'jtag frequency' command is executed.
01:47:30 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:47:30 INFO  : Context for 'APU' is selected.
01:47:30 INFO  : System reset is completed.
01:47:33 INFO  : 'after 3000' command is executed.
01:47:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:47:35 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:47:35 INFO  : Context for 'APU' is selected.
01:47:37 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:47:37 INFO  : 'configparams force-mem-access 1' command is executed.
01:47:37 INFO  : Context for 'APU' is selected.
01:47:37 INFO  : 'ps7_init' command is executed.
01:47:37 INFO  : 'ps7_post_config' command is executed.
01:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:37 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:47:37 INFO  : 'configparams force-mem-access 0' command is executed.
01:47:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:47:37 INFO  : Memory regions updated for context APU
01:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:37 INFO  : 'con' command is executed.
01:47:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:47:37 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:48:10 INFO  : Disconnected from the channel tcfchan#29.
01:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:11 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:48:11 INFO  : 'jtag frequency' command is executed.
01:48:11 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:48:11 INFO  : Context for 'APU' is selected.
01:48:11 INFO  : System reset is completed.
01:48:14 INFO  : 'after 3000' command is executed.
01:48:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:48:16 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:48:16 INFO  : Context for 'APU' is selected.
01:48:18 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:48:18 INFO  : 'configparams force-mem-access 1' command is executed.
01:48:18 INFO  : Context for 'APU' is selected.
01:48:18 INFO  : 'ps7_init' command is executed.
01:48:18 INFO  : 'ps7_post_config' command is executed.
01:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:18 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:48:18 INFO  : 'configparams force-mem-access 0' command is executed.
01:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:48:18 INFO  : Memory regions updated for context APU
01:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:18 INFO  : 'con' command is executed.
01:48:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:48:18 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:15:06 INFO  : Disconnected from the channel tcfchan#30.
02:15:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:15:07 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:15:07 INFO  : 'jtag frequency' command is executed.
02:15:07 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:15:07 INFO  : Context for 'APU' is selected.
02:15:08 INFO  : System reset is completed.
02:15:11 INFO  : 'after 3000' command is executed.
02:15:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:15:13 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:15:13 INFO  : Context for 'APU' is selected.
02:15:14 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:15:14 INFO  : 'configparams force-mem-access 1' command is executed.
02:15:14 INFO  : Context for 'APU' is selected.
02:15:15 INFO  : 'ps7_init' command is executed.
02:15:15 INFO  : 'ps7_post_config' command is executed.
02:15:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:15:15 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:15:15 INFO  : 'configparams force-mem-access 0' command is executed.
02:15:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:15:15 INFO  : Memory regions updated for context APU
02:15:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:15:15 INFO  : 'con' command is executed.
02:15:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:15:15 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:16:24 INFO  : Disconnected from the channel tcfchan#31.
02:16:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:16:25 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:16:25 INFO  : 'jtag frequency' command is executed.
02:16:25 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:16:25 INFO  : Context for 'APU' is selected.
02:16:25 INFO  : System reset is completed.
02:16:28 INFO  : 'after 3000' command is executed.
02:16:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:16:30 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:16:30 INFO  : Context for 'APU' is selected.
02:16:32 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:16:32 INFO  : 'configparams force-mem-access 1' command is executed.
02:16:32 INFO  : Context for 'APU' is selected.
02:16:32 INFO  : 'ps7_init' command is executed.
02:16:32 INFO  : 'ps7_post_config' command is executed.
02:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:16:32 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:16:32 INFO  : 'configparams force-mem-access 0' command is executed.
02:16:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:16:32 INFO  : Memory regions updated for context APU
02:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:16:32 INFO  : 'con' command is executed.
02:16:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:16:32 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:16:45 INFO  : Disconnected from the channel tcfchan#32.
02:16:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:16:46 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:16:46 INFO  : 'jtag frequency' command is executed.
02:16:46 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:16:46 INFO  : Context for 'APU' is selected.
02:16:46 INFO  : System reset is completed.
02:16:49 INFO  : 'after 3000' command is executed.
02:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:16:51 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:16:51 INFO  : Context for 'APU' is selected.
02:16:53 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:16:53 INFO  : 'configparams force-mem-access 1' command is executed.
02:16:53 INFO  : Context for 'APU' is selected.
02:16:53 INFO  : 'ps7_init' command is executed.
02:16:53 INFO  : 'ps7_post_config' command is executed.
02:16:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:16:53 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:16:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:16:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:16:53 INFO  : Memory regions updated for context APU
02:16:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:16:53 INFO  : 'con' command is executed.
02:16:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:16:53 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:17:39 INFO  : Disconnected from the channel tcfchan#33.
02:17:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:17:40 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:17:40 INFO  : 'jtag frequency' command is executed.
02:17:40 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:17:40 INFO  : Context for 'APU' is selected.
02:17:40 INFO  : System reset is completed.
02:17:43 INFO  : 'after 3000' command is executed.
02:17:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:17:46 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:17:46 INFO  : Context for 'APU' is selected.
02:17:47 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:17:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:17:47 INFO  : Context for 'APU' is selected.
02:17:47 INFO  : 'ps7_init' command is executed.
02:17:47 INFO  : 'ps7_post_config' command is executed.
02:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:17:48 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:17:48 INFO  : 'configparams force-mem-access 0' command is executed.
02:17:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:17:48 INFO  : Memory regions updated for context APU
02:17:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:17:48 INFO  : 'con' command is executed.
02:17:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:17:48 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:18:18 INFO  : Disconnected from the channel tcfchan#34.
02:18:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:19 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:18:19 INFO  : 'jtag frequency' command is executed.
02:18:19 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:18:19 INFO  : Context for 'APU' is selected.
02:18:19 INFO  : System reset is completed.
02:18:22 INFO  : 'after 3000' command is executed.
02:18:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:18:25 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:18:25 INFO  : Context for 'APU' is selected.
02:18:26 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:18:26 INFO  : 'configparams force-mem-access 1' command is executed.
02:18:26 INFO  : Context for 'APU' is selected.
02:18:27 INFO  : 'ps7_init' command is executed.
02:18:27 INFO  : 'ps7_post_config' command is executed.
02:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:27 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:18:27 INFO  : 'configparams force-mem-access 0' command is executed.
02:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:18:27 INFO  : Memory regions updated for context APU
02:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:27 INFO  : 'con' command is executed.
02:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:18:27 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:19:25 INFO  : Disconnected from the channel tcfchan#35.
02:19:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:19:26 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:19:26 INFO  : 'jtag frequency' command is executed.
02:19:26 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:19:26 INFO  : Context for 'APU' is selected.
02:19:26 INFO  : System reset is completed.
02:19:29 INFO  : 'after 3000' command is executed.
02:19:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:19:31 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:19:31 INFO  : Context for 'APU' is selected.
02:19:33 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:19:33 INFO  : 'configparams force-mem-access 1' command is executed.
02:19:33 INFO  : Context for 'APU' is selected.
02:19:33 INFO  : 'ps7_init' command is executed.
02:19:33 INFO  : 'ps7_post_config' command is executed.
02:19:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:33 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:19:33 INFO  : 'configparams force-mem-access 0' command is executed.
02:19:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:19:33 INFO  : Memory regions updated for context APU
02:19:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:33 INFO  : 'con' command is executed.
02:19:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:19:33 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:20:45 INFO  : Disconnected from the channel tcfchan#36.
02:20:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:46 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:20:46 INFO  : 'jtag frequency' command is executed.
02:20:46 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:20:46 INFO  : Context for 'APU' is selected.
02:20:46 INFO  : System reset is completed.
02:20:49 INFO  : 'after 3000' command is executed.
02:20:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:20:52 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:20:52 INFO  : Context for 'APU' is selected.
02:20:53 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:20:53 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:53 INFO  : Context for 'APU' is selected.
02:20:53 INFO  : 'ps7_init' command is executed.
02:20:53 INFO  : 'ps7_post_config' command is executed.
02:20:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:53 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:54 INFO  : Memory regions updated for context APU
02:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:54 INFO  : 'con' command is executed.
02:20:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:20:54 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:21:50 INFO  : Disconnected from the channel tcfchan#37.
02:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:21:51 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:21:51 INFO  : 'jtag frequency' command is executed.
02:21:51 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:21:51 INFO  : Context for 'APU' is selected.
02:21:51 INFO  : System reset is completed.
02:21:54 INFO  : 'after 3000' command is executed.
02:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:21:57 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:21:57 INFO  : Context for 'APU' is selected.
02:21:58 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:21:58 INFO  : 'configparams force-mem-access 1' command is executed.
02:21:58 INFO  : Context for 'APU' is selected.
02:21:58 INFO  : 'ps7_init' command is executed.
02:21:58 INFO  : 'ps7_post_config' command is executed.
02:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:58 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:21:58 INFO  : Memory regions updated for context APU
02:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:58 INFO  : 'con' command is executed.
02:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:21:58 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:22:33 INFO  : Disconnected from the channel tcfchan#38.
02:22:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:22:34 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:22:34 INFO  : 'jtag frequency' command is executed.
02:22:34 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:22:34 INFO  : Context for 'APU' is selected.
02:22:34 INFO  : System reset is completed.
02:22:37 INFO  : 'after 3000' command is executed.
02:22:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:22:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:22:40 INFO  : Context for 'APU' is selected.
02:22:41 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:22:41 INFO  : 'configparams force-mem-access 1' command is executed.
02:22:41 INFO  : Context for 'APU' is selected.
02:22:41 INFO  : 'ps7_init' command is executed.
02:22:41 INFO  : 'ps7_post_config' command is executed.
02:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:41 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:22:41 INFO  : 'configparams force-mem-access 0' command is executed.
02:22:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:22:41 INFO  : Memory regions updated for context APU
02:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:22:42 INFO  : 'con' command is executed.
02:22:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:22:42 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:25:33 INFO  : Disconnected from the channel tcfchan#39.
02:25:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:34 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:25:34 INFO  : 'jtag frequency' command is executed.
02:25:34 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:25:34 INFO  : Context for 'APU' is selected.
02:25:34 INFO  : System reset is completed.
02:25:37 INFO  : 'after 3000' command is executed.
02:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:25:39 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:25:39 INFO  : Context for 'APU' is selected.
02:25:41 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:25:41 INFO  : 'configparams force-mem-access 1' command is executed.
02:25:41 INFO  : Context for 'APU' is selected.
02:25:41 INFO  : 'ps7_init' command is executed.
02:25:41 INFO  : 'ps7_post_config' command is executed.
02:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:25:41 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
02:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:25:41 INFO  : Memory regions updated for context APU
02:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:25:41 INFO  : 'con' command is executed.
02:25:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:25:41 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:25:54 INFO  : Disconnected from the channel tcfchan#40.
02:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:56 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:25:56 INFO  : 'jtag frequency' command is executed.
02:25:56 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:25:56 INFO  : Context for 'APU' is selected.
02:25:56 INFO  : System reset is completed.
02:25:59 INFO  : 'after 3000' command is executed.
02:25:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:26:01 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:26:01 INFO  : Context for 'APU' is selected.
02:26:02 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:26:02 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:03 INFO  : Context for 'APU' is selected.
02:26:03 INFO  : 'ps7_init' command is executed.
02:26:03 INFO  : 'ps7_post_config' command is executed.
02:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:03 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:03 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:03 INFO  : Memory regions updated for context APU
02:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:03 INFO  : 'con' command is executed.
02:26:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:26:03 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:27:31 INFO  : Disconnected from the channel tcfchan#41.
02:27:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:32 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:27:32 INFO  : 'jtag frequency' command is executed.
02:27:32 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:27:32 INFO  : Context for 'APU' is selected.
02:27:32 INFO  : System reset is completed.
02:27:35 INFO  : 'after 3000' command is executed.
02:27:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:27:37 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:27:37 INFO  : Context for 'APU' is selected.
02:27:39 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:27:39 INFO  : 'configparams force-mem-access 1' command is executed.
02:27:39 INFO  : Context for 'APU' is selected.
02:27:39 INFO  : 'ps7_init' command is executed.
02:27:39 INFO  : 'ps7_post_config' command is executed.
02:27:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:39 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:27:39 INFO  : 'configparams force-mem-access 0' command is executed.
02:27:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:39 INFO  : Memory regions updated for context APU
02:27:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:40 INFO  : 'con' command is executed.
02:27:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:27:40 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:27:47 INFO  : Disconnected from the channel tcfchan#42.
02:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:48 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:27:48 INFO  : 'jtag frequency' command is executed.
02:27:48 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:27:48 INFO  : Context for 'APU' is selected.
02:27:49 INFO  : System reset is completed.
02:27:52 INFO  : 'after 3000' command is executed.
02:27:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:27:54 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:27:54 INFO  : Context for 'APU' is selected.
02:27:56 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:27:56 INFO  : 'configparams force-mem-access 1' command is executed.
02:27:56 INFO  : Context for 'APU' is selected.
02:27:56 INFO  : 'ps7_init' command is executed.
02:27:56 INFO  : 'ps7_post_config' command is executed.
02:27:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:56 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:27:56 INFO  : 'configparams force-mem-access 0' command is executed.
02:27:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:56 INFO  : Memory regions updated for context APU
02:27:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:56 INFO  : 'con' command is executed.
02:27:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:27:56 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:28:58 INFO  : Disconnected from the channel tcfchan#43.
02:28:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:28:59 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:28:59 INFO  : 'jtag frequency' command is executed.
02:28:59 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:28:59 INFO  : Context for 'APU' is selected.
02:29:00 INFO  : System reset is completed.
02:29:03 INFO  : 'after 3000' command is executed.
02:29:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:29:05 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:29:05 INFO  : Context for 'APU' is selected.
02:29:06 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:29:06 INFO  : 'configparams force-mem-access 1' command is executed.
02:29:06 INFO  : Context for 'APU' is selected.
02:29:07 INFO  : 'ps7_init' command is executed.
02:29:07 INFO  : 'ps7_post_config' command is executed.
02:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:07 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:29:07 INFO  : 'configparams force-mem-access 0' command is executed.
02:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:29:07 INFO  : Memory regions updated for context APU
02:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:07 INFO  : 'con' command is executed.
02:29:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:29:07 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:32:17 INFO  : Disconnected from the channel tcfchan#44.
02:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:32:18 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:32:18 INFO  : 'jtag frequency' command is executed.
02:32:18 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:32:18 INFO  : Context for 'APU' is selected.
02:32:18 INFO  : System reset is completed.
02:32:21 INFO  : 'after 3000' command is executed.
02:32:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:32:24 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:32:24 INFO  : Context for 'APU' is selected.
02:32:25 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:32:25 INFO  : 'configparams force-mem-access 1' command is executed.
02:32:25 INFO  : Context for 'APU' is selected.
02:32:25 INFO  : 'ps7_init' command is executed.
02:32:25 INFO  : 'ps7_post_config' command is executed.
02:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:25 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:32:25 INFO  : 'configparams force-mem-access 0' command is executed.
02:32:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:32:25 INFO  : Memory regions updated for context APU
02:32:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:32:25 INFO  : 'con' command is executed.
02:32:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:32:25 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:33:38 INFO  : Disconnected from the channel tcfchan#45.
02:33:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:33:39 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:33:39 INFO  : 'jtag frequency' command is executed.
02:33:39 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:33:39 INFO  : Context for 'APU' is selected.
02:33:39 INFO  : System reset is completed.
02:33:42 INFO  : 'after 3000' command is executed.
02:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:33:44 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:33:44 INFO  : Context for 'APU' is selected.
02:33:46 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:33:46 INFO  : 'configparams force-mem-access 1' command is executed.
02:33:46 INFO  : Context for 'APU' is selected.
02:33:46 INFO  : 'ps7_init' command is executed.
02:33:46 INFO  : 'ps7_post_config' command is executed.
02:33:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:46 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:33:46 INFO  : 'configparams force-mem-access 0' command is executed.
02:33:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:33:46 INFO  : Memory regions updated for context APU
02:33:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:46 INFO  : 'con' command is executed.
02:33:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:33:46 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:34:27 INFO  : Disconnected from the channel tcfchan#46.
02:34:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:28 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:34:28 INFO  : 'jtag frequency' command is executed.
02:34:28 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:34:28 INFO  : Context for 'APU' is selected.
02:34:28 INFO  : System reset is completed.
02:34:31 INFO  : 'after 3000' command is executed.
02:34:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:34:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:34:34 INFO  : Context for 'APU' is selected.
02:34:35 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:34:35 INFO  : 'configparams force-mem-access 1' command is executed.
02:34:35 INFO  : Context for 'APU' is selected.
02:34:35 INFO  : 'ps7_init' command is executed.
02:34:35 INFO  : 'ps7_post_config' command is executed.
02:34:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:36 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:34:36 INFO  : 'configparams force-mem-access 0' command is executed.
02:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:34:36 INFO  : Memory regions updated for context APU
02:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:34:36 INFO  : 'con' command is executed.
02:34:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:34:36 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:38:30 INFO  : Disconnected from the channel tcfchan#47.
02:38:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:38:31 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:38:31 INFO  : 'jtag frequency' command is executed.
02:38:31 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:38:31 INFO  : Context for 'APU' is selected.
02:38:31 INFO  : System reset is completed.
02:38:34 INFO  : 'after 3000' command is executed.
02:38:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:38:36 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:38:36 INFO  : Context for 'APU' is selected.
02:38:38 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:38:38 INFO  : 'configparams force-mem-access 1' command is executed.
02:38:38 INFO  : Context for 'APU' is selected.
02:38:38 INFO  : 'ps7_init' command is executed.
02:38:38 INFO  : 'ps7_post_config' command is executed.
02:38:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:38:38 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:38:38 INFO  : 'configparams force-mem-access 0' command is executed.
02:38:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:38:38 INFO  : Memory regions updated for context APU
02:38:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:38:38 INFO  : 'con' command is executed.
02:38:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:38:38 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:40:14 INFO  : Disconnected from the channel tcfchan#48.
02:40:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:40:15 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:40:15 INFO  : 'jtag frequency' command is executed.
02:40:15 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:40:15 INFO  : Context for 'APU' is selected.
02:40:15 INFO  : System reset is completed.
02:40:18 INFO  : 'after 3000' command is executed.
02:40:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:40:21 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:40:21 INFO  : Context for 'APU' is selected.
02:40:22 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:40:22 INFO  : 'configparams force-mem-access 1' command is executed.
02:40:22 INFO  : Context for 'APU' is selected.
02:40:23 INFO  : 'ps7_init' command is executed.
02:40:23 INFO  : 'ps7_post_config' command is executed.
02:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:23 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:40:23 INFO  : 'configparams force-mem-access 0' command is executed.
02:40:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:40:23 INFO  : Memory regions updated for context APU
02:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:23 INFO  : 'con' command is executed.
02:40:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:40:23 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:41:33 INFO  : Disconnected from the channel tcfchan#49.
02:41:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:41:34 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:41:34 INFO  : 'jtag frequency' command is executed.
02:41:34 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:41:34 INFO  : Context for 'APU' is selected.
02:41:34 INFO  : System reset is completed.
02:41:37 INFO  : 'after 3000' command is executed.
02:41:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:41:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:41:40 INFO  : Context for 'APU' is selected.
02:41:42 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:41:42 INFO  : 'configparams force-mem-access 1' command is executed.
02:41:42 INFO  : Context for 'APU' is selected.
02:41:42 INFO  : 'ps7_init' command is executed.
02:41:42 INFO  : 'ps7_post_config' command is executed.
02:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:42 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:41:42 INFO  : 'configparams force-mem-access 0' command is executed.
02:41:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:41:42 INFO  : Memory regions updated for context APU
02:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:42 INFO  : 'con' command is executed.
02:41:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:41:42 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:43:40 INFO  : Disconnected from the channel tcfchan#50.
02:43:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:43:41 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:43:41 INFO  : 'jtag frequency' command is executed.
02:43:41 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:43:41 INFO  : Context for 'APU' is selected.
02:43:41 INFO  : System reset is completed.
02:43:44 INFO  : 'after 3000' command is executed.
02:43:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:43:47 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:43:47 INFO  : Context for 'APU' is selected.
02:43:48 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:43:48 INFO  : 'configparams force-mem-access 1' command is executed.
02:43:48 INFO  : Context for 'APU' is selected.
02:43:49 INFO  : 'ps7_init' command is executed.
02:43:49 INFO  : 'ps7_post_config' command is executed.
02:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:49 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:43:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:43:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:43:49 INFO  : Memory regions updated for context APU
02:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:49 INFO  : 'con' command is executed.
02:43:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:43:49 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:45:02 INFO  : Disconnected from the channel tcfchan#51.
02:45:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:03 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:45:03 INFO  : 'jtag frequency' command is executed.
02:45:03 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:45:03 INFO  : Context for 'APU' is selected.
02:45:03 INFO  : System reset is completed.
02:45:06 INFO  : 'after 3000' command is executed.
02:45:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:45:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:45:09 INFO  : Context for 'APU' is selected.
02:45:10 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:45:10 INFO  : 'configparams force-mem-access 1' command is executed.
02:45:10 INFO  : Context for 'APU' is selected.
02:45:10 INFO  : 'ps7_init' command is executed.
02:45:10 INFO  : 'ps7_post_config' command is executed.
02:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:10 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:45:10 INFO  : 'configparams force-mem-access 0' command is executed.
02:45:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:45:11 INFO  : Memory regions updated for context APU
02:45:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:11 INFO  : 'con' command is executed.
02:45:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:45:11 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:45:48 INFO  : Disconnected from the channel tcfchan#52.
02:45:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:49 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:45:49 INFO  : 'jtag frequency' command is executed.
02:45:49 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:45:49 INFO  : Context for 'APU' is selected.
02:45:49 INFO  : System reset is completed.
02:45:52 INFO  : 'after 3000' command is executed.
02:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:45:55 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:45:55 INFO  : Context for 'APU' is selected.
02:45:56 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:45:56 INFO  : 'configparams force-mem-access 1' command is executed.
02:45:56 INFO  : Context for 'APU' is selected.
02:45:56 INFO  : 'ps7_init' command is executed.
02:45:56 INFO  : 'ps7_post_config' command is executed.
02:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:57 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:45:57 INFO  : 'configparams force-mem-access 0' command is executed.
02:45:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:45:57 INFO  : Memory regions updated for context APU
02:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:57 INFO  : 'con' command is executed.
02:45:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:45:57 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:48:28 INFO  : Disconnected from the channel tcfchan#53.
02:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:48:29 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:48:29 INFO  : 'jtag frequency' command is executed.
02:48:29 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:48:29 INFO  : Context for 'APU' is selected.
02:48:29 INFO  : System reset is completed.
02:48:32 INFO  : 'after 3000' command is executed.
02:48:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:48:35 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:48:35 INFO  : Context for 'APU' is selected.
02:48:36 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:48:36 INFO  : 'configparams force-mem-access 1' command is executed.
02:48:36 INFO  : Context for 'APU' is selected.
02:48:37 INFO  : 'ps7_init' command is executed.
02:48:37 INFO  : 'ps7_post_config' command is executed.
02:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:48:37 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:48:37 INFO  : 'configparams force-mem-access 0' command is executed.
02:48:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:48:37 INFO  : Memory regions updated for context APU
02:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:48:37 INFO  : 'con' command is executed.
02:48:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:48:37 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:51:19 INFO  : Disconnected from the channel tcfchan#54.
02:51:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:51:20 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:51:20 INFO  : 'jtag frequency' command is executed.
02:51:20 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:51:20 INFO  : Context for 'APU' is selected.
02:51:21 INFO  : System reset is completed.
02:51:24 INFO  : 'after 3000' command is executed.
02:51:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:51:26 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:51:26 INFO  : Context for 'APU' is selected.
02:51:28 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:51:28 INFO  : 'configparams force-mem-access 1' command is executed.
02:51:28 INFO  : Context for 'APU' is selected.
02:51:28 INFO  : 'ps7_init' command is executed.
02:51:28 INFO  : 'ps7_post_config' command is executed.
02:51:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:28 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:51:28 INFO  : 'configparams force-mem-access 0' command is executed.
02:51:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:51:28 INFO  : Memory regions updated for context APU
02:51:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:28 INFO  : 'con' command is executed.
02:51:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:51:28 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:52:46 INFO  : Disconnected from the channel tcfchan#55.
02:52:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:52:47 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:52:47 INFO  : 'jtag frequency' command is executed.
02:52:47 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:52:47 INFO  : Context for 'APU' is selected.
02:52:47 INFO  : System reset is completed.
02:52:50 INFO  : 'after 3000' command is executed.
02:52:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:52:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:52:53 INFO  : Context for 'APU' is selected.
02:52:55 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:52:55 INFO  : 'configparams force-mem-access 1' command is executed.
02:52:55 INFO  : Context for 'APU' is selected.
02:52:55 INFO  : 'ps7_init' command is executed.
02:52:55 INFO  : 'ps7_post_config' command is executed.
02:52:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:55 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:52:55 INFO  : 'configparams force-mem-access 0' command is executed.
02:52:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:52:55 INFO  : Memory regions updated for context APU
02:52:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:52:55 INFO  : 'con' command is executed.
02:52:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:52:55 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:53:02 INFO  : Disconnected from the channel tcfchan#56.
02:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:03 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:53:03 INFO  : 'jtag frequency' command is executed.
02:53:03 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:53:03 INFO  : Context for 'APU' is selected.
02:53:03 INFO  : System reset is completed.
02:53:06 INFO  : 'after 3000' command is executed.
02:53:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:53:08 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:53:08 INFO  : Context for 'APU' is selected.
02:53:10 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:53:10 INFO  : 'configparams force-mem-access 1' command is executed.
02:53:10 INFO  : Context for 'APU' is selected.
02:53:10 INFO  : 'ps7_init' command is executed.
02:53:10 INFO  : 'ps7_post_config' command is executed.
02:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:10 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:53:10 INFO  : 'configparams force-mem-access 0' command is executed.
02:53:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:53:10 INFO  : Memory regions updated for context APU
02:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:10 INFO  : 'con' command is executed.
02:53:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:53:10 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:53:27 INFO  : Disconnected from the channel tcfchan#57.
02:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:28 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:53:28 INFO  : 'jtag frequency' command is executed.
02:53:28 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:53:28 INFO  : Context for 'APU' is selected.
02:53:28 INFO  : System reset is completed.
02:53:31 INFO  : 'after 3000' command is executed.
02:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:53:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:53:33 INFO  : Context for 'APU' is selected.
02:53:35 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
02:53:35 INFO  : Context for 'APU' is selected.
02:53:35 INFO  : 'ps7_init' command is executed.
02:53:35 INFO  : 'ps7_post_config' command is executed.
02:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:35 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:53:35 INFO  : 'configparams force-mem-access 0' command is executed.
02:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:53:35 INFO  : Memory regions updated for context APU
02:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:35 INFO  : 'con' command is executed.
02:53:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:53:35 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:53:54 INFO  : Disconnected from the channel tcfchan#58.
02:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:55 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:53:55 INFO  : 'jtag frequency' command is executed.
02:53:55 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:53:55 INFO  : Context for 'APU' is selected.
02:53:55 INFO  : System reset is completed.
02:53:58 INFO  : 'after 3000' command is executed.
02:53:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:54:00 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:54:00 INFO  : Context for 'APU' is selected.
02:54:02 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
02:54:02 INFO  : Context for 'APU' is selected.
02:54:02 INFO  : 'ps7_init' command is executed.
02:54:02 INFO  : 'ps7_post_config' command is executed.
02:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:02 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:54:02 INFO  : 'configparams force-mem-access 0' command is executed.
02:54:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:54:02 INFO  : Memory regions updated for context APU
02:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:03 INFO  : 'con' command is executed.
02:54:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:54:03 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:54:30 INFO  : Disconnected from the channel tcfchan#59.
02:54:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:54:31 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:54:31 INFO  : 'jtag frequency' command is executed.
02:54:31 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:54:31 INFO  : Context for 'APU' is selected.
02:54:31 INFO  : System reset is completed.
02:54:34 INFO  : 'after 3000' command is executed.
02:54:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:54:36 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:54:37 INFO  : Context for 'APU' is selected.
02:54:38 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:54:38 INFO  : 'configparams force-mem-access 1' command is executed.
02:54:38 INFO  : Context for 'APU' is selected.
02:54:38 INFO  : 'ps7_init' command is executed.
02:54:38 INFO  : 'ps7_post_config' command is executed.
02:54:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:38 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:54:38 INFO  : 'configparams force-mem-access 0' command is executed.
02:54:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:54:39 INFO  : Memory regions updated for context APU
02:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:54:39 INFO  : 'con' command is executed.
02:54:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:54:39 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:56:19 INFO  : Disconnected from the channel tcfchan#60.
02:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:56:20 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:56:20 INFO  : 'jtag frequency' command is executed.
02:56:20 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:56:20 INFO  : Context for 'APU' is selected.
02:56:20 INFO  : System reset is completed.
02:56:23 INFO  : 'after 3000' command is executed.
02:56:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:56:26 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:56:26 INFO  : Context for 'APU' is selected.
02:56:27 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:56:27 INFO  : 'configparams force-mem-access 1' command is executed.
02:56:27 INFO  : Context for 'APU' is selected.
02:56:28 INFO  : 'ps7_init' command is executed.
02:56:28 INFO  : 'ps7_post_config' command is executed.
02:56:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:28 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:56:28 INFO  : 'configparams force-mem-access 0' command is executed.
02:56:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:56:28 INFO  : Memory regions updated for context APU
02:56:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:28 INFO  : 'con' command is executed.
02:56:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:56:28 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:57:02 INFO  : Disconnected from the channel tcfchan#61.
02:57:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:57:03 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:57:03 INFO  : 'jtag frequency' command is executed.
02:57:03 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:57:03 INFO  : Context for 'APU' is selected.
02:57:03 INFO  : System reset is completed.
02:57:06 INFO  : 'after 3000' command is executed.
02:57:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:57:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:57:09 INFO  : Context for 'APU' is selected.
02:57:10 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:57:10 INFO  : 'configparams force-mem-access 1' command is executed.
02:57:10 INFO  : Context for 'APU' is selected.
02:57:11 INFO  : 'ps7_init' command is executed.
02:57:11 INFO  : 'ps7_post_config' command is executed.
02:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:11 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:57:11 INFO  : 'configparams force-mem-access 0' command is executed.
02:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:57:11 INFO  : Memory regions updated for context APU
02:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:11 INFO  : 'con' command is executed.
02:57:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:57:11 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:58:28 INFO  : Disconnected from the channel tcfchan#62.
02:58:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:58:29 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:58:29 INFO  : 'jtag frequency' command is executed.
02:58:29 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:58:29 INFO  : Context for 'APU' is selected.
02:58:29 INFO  : System reset is completed.
02:58:32 INFO  : 'after 3000' command is executed.
02:58:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:58:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:58:34 INFO  : Context for 'APU' is selected.
02:58:36 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:58:36 INFO  : 'configparams force-mem-access 1' command is executed.
02:58:36 INFO  : Context for 'APU' is selected.
02:58:36 INFO  : 'ps7_init' command is executed.
02:58:36 INFO  : 'ps7_post_config' command is executed.
02:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:36 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:58:36 INFO  : 'configparams force-mem-access 0' command is executed.
02:58:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:58:36 INFO  : Memory regions updated for context APU
02:58:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:36 INFO  : 'con' command is executed.
02:58:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:58:36 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:00:01 INFO  : Disconnected from the channel tcfchan#63.
03:00:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:02 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:00:02 INFO  : 'jtag frequency' command is executed.
03:00:02 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:00:02 INFO  : Context for 'APU' is selected.
03:00:03 INFO  : System reset is completed.
03:00:06 INFO  : 'after 3000' command is executed.
03:00:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:00:08 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:00:08 INFO  : Context for 'APU' is selected.
03:00:10 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:00:10 INFO  : 'configparams force-mem-access 1' command is executed.
03:00:10 INFO  : Context for 'APU' is selected.
03:00:10 INFO  : 'ps7_init' command is executed.
03:00:10 INFO  : 'ps7_post_config' command is executed.
03:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:10 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:00:10 INFO  : 'configparams force-mem-access 0' command is executed.
03:00:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:00:10 INFO  : Memory regions updated for context APU
03:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:10 INFO  : 'con' command is executed.
03:00:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:00:10 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:01:25 INFO  : Disconnected from the channel tcfchan#64.
03:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:01:26 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:01:26 INFO  : 'jtag frequency' command is executed.
03:01:26 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:01:26 INFO  : Context for 'APU' is selected.
03:01:26 INFO  : System reset is completed.
03:01:29 INFO  : 'after 3000' command is executed.
03:01:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:01:31 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:01:31 INFO  : Context for 'APU' is selected.
03:01:33 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:01:33 INFO  : 'configparams force-mem-access 1' command is executed.
03:01:33 INFO  : Context for 'APU' is selected.
03:01:33 INFO  : 'ps7_init' command is executed.
03:01:33 INFO  : 'ps7_post_config' command is executed.
03:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:33 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:01:33 INFO  : 'configparams force-mem-access 0' command is executed.
03:01:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:01:33 INFO  : Memory regions updated for context APU
03:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:01:33 INFO  : 'con' command is executed.
03:01:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:01:33 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:05:06 INFO  : Disconnected from the channel tcfchan#65.
03:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:05:07 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:05:07 INFO  : 'jtag frequency' command is executed.
03:05:07 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:05:07 INFO  : Context for 'APU' is selected.
03:05:07 INFO  : System reset is completed.
03:05:10 INFO  : 'after 3000' command is executed.
03:05:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:05:12 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:05:12 INFO  : Context for 'APU' is selected.
03:05:14 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
03:05:14 INFO  : Context for 'APU' is selected.
03:05:14 INFO  : 'ps7_init' command is executed.
03:05:14 INFO  : 'ps7_post_config' command is executed.
03:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:05:14 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:05:14 INFO  : 'configparams force-mem-access 0' command is executed.
03:05:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:05:14 INFO  : Memory regions updated for context APU
03:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:05:15 INFO  : 'con' command is executed.
03:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:05:15 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:05:56 INFO  : Disconnected from the channel tcfchan#66.
03:05:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:05:58 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:05:58 INFO  : 'jtag frequency' command is executed.
03:05:58 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:05:58 INFO  : Context for 'APU' is selected.
03:05:58 INFO  : System reset is completed.
03:06:01 INFO  : 'after 3000' command is executed.
03:06:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:06:03 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:06:03 INFO  : Context for 'APU' is selected.
03:06:04 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:06:05 INFO  : 'configparams force-mem-access 1' command is executed.
03:06:05 INFO  : Context for 'APU' is selected.
03:06:05 INFO  : 'ps7_init' command is executed.
03:06:05 INFO  : 'ps7_post_config' command is executed.
03:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:05 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:06:05 INFO  : 'configparams force-mem-access 0' command is executed.
03:06:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:06:05 INFO  : Memory regions updated for context APU
03:06:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:06:05 INFO  : 'con' command is executed.
03:06:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:06:05 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:07:19 INFO  : Disconnected from the channel tcfchan#67.
03:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:07:21 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:07:21 INFO  : 'jtag frequency' command is executed.
03:07:21 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:07:21 INFO  : Context for 'APU' is selected.
03:07:21 INFO  : System reset is completed.
03:07:24 INFO  : 'after 3000' command is executed.
03:07:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:07:26 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:07:26 INFO  : Context for 'APU' is selected.
03:07:27 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:07:27 INFO  : 'configparams force-mem-access 1' command is executed.
03:07:27 INFO  : Context for 'APU' is selected.
03:07:28 INFO  : 'ps7_init' command is executed.
03:07:28 INFO  : 'ps7_post_config' command is executed.
03:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:07:28 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:07:28 INFO  : 'configparams force-mem-access 0' command is executed.
03:07:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:07:28 INFO  : Memory regions updated for context APU
03:07:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:07:28 INFO  : 'con' command is executed.
03:07:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:07:28 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:08:47 INFO  : Disconnected from the channel tcfchan#68.
03:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:08:48 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:08:48 INFO  : 'jtag frequency' command is executed.
03:08:48 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:08:48 INFO  : Context for 'APU' is selected.
03:08:48 INFO  : System reset is completed.
03:08:51 INFO  : 'after 3000' command is executed.
03:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:08:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:08:53 INFO  : Context for 'APU' is selected.
03:08:55 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:08:55 INFO  : 'configparams force-mem-access 1' command is executed.
03:08:55 INFO  : Context for 'APU' is selected.
03:08:55 INFO  : 'ps7_init' command is executed.
03:08:55 INFO  : 'ps7_post_config' command is executed.
03:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:55 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:08:55 INFO  : 'configparams force-mem-access 0' command is executed.
03:08:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:08:55 INFO  : Memory regions updated for context APU
03:08:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:08:56 INFO  : 'con' command is executed.
03:08:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:08:56 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:10:12 INFO  : Disconnected from the channel tcfchan#69.
03:10:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:10:13 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:10:13 INFO  : 'jtag frequency' command is executed.
03:10:13 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:10:13 INFO  : Context for 'APU' is selected.
03:10:13 INFO  : System reset is completed.
03:10:16 INFO  : 'after 3000' command is executed.
03:10:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:10:19 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:10:19 INFO  : Context for 'APU' is selected.
03:10:20 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:10:20 INFO  : 'configparams force-mem-access 1' command is executed.
03:10:20 INFO  : Context for 'APU' is selected.
03:10:20 INFO  : 'ps7_init' command is executed.
03:10:20 INFO  : 'ps7_post_config' command is executed.
03:10:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:10:21 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:10:21 INFO  : 'configparams force-mem-access 0' command is executed.
03:10:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:10:21 INFO  : Memory regions updated for context APU
03:10:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:10:21 INFO  : 'con' command is executed.
03:10:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:10:21 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:12:29 INFO  : Disconnected from the channel tcfchan#70.
03:12:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:12:30 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:12:30 INFO  : 'jtag frequency' command is executed.
03:12:30 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:12:30 INFO  : Context for 'APU' is selected.
03:12:30 INFO  : System reset is completed.
03:12:33 INFO  : 'after 3000' command is executed.
03:12:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:12:35 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:12:35 INFO  : Context for 'APU' is selected.
03:12:37 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:12:37 INFO  : 'configparams force-mem-access 1' command is executed.
03:12:37 INFO  : Context for 'APU' is selected.
03:12:37 INFO  : 'ps7_init' command is executed.
03:12:37 INFO  : 'ps7_post_config' command is executed.
03:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:37 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:12:37 INFO  : 'configparams force-mem-access 0' command is executed.
03:12:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:12:37 INFO  : Memory regions updated for context APU
03:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:12:37 INFO  : 'con' command is executed.
03:12:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:12:37 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:14:40 INFO  : Disconnected from the channel tcfchan#71.
03:14:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:41 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:14:41 INFO  : 'jtag frequency' command is executed.
03:14:41 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:14:41 INFO  : Context for 'APU' is selected.
03:14:41 INFO  : System reset is completed.
03:14:44 INFO  : 'after 3000' command is executed.
03:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:14:46 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:14:46 INFO  : Context for 'APU' is selected.
03:14:48 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:14:48 INFO  : 'configparams force-mem-access 1' command is executed.
03:14:48 INFO  : Context for 'APU' is selected.
03:14:48 INFO  : 'ps7_init' command is executed.
03:14:48 INFO  : 'ps7_post_config' command is executed.
03:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:48 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:14:48 INFO  : 'configparams force-mem-access 0' command is executed.
03:14:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:14:49 INFO  : Memory regions updated for context APU
03:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:49 INFO  : 'con' command is executed.
03:14:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:14:49 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:15:17 INFO  : Disconnected from the channel tcfchan#72.
03:15:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:15:19 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:15:19 INFO  : 'jtag frequency' command is executed.
03:15:19 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:15:19 INFO  : Context for 'APU' is selected.
03:15:19 INFO  : System reset is completed.
03:15:22 INFO  : 'after 3000' command is executed.
03:15:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:15:24 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:15:24 INFO  : Context for 'APU' is selected.
03:15:26 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:15:26 INFO  : 'configparams force-mem-access 1' command is executed.
03:15:26 INFO  : Context for 'APU' is selected.
03:15:26 INFO  : 'ps7_init' command is executed.
03:15:26 INFO  : 'ps7_post_config' command is executed.
03:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:26 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:15:26 INFO  : 'configparams force-mem-access 0' command is executed.
03:15:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:15:26 INFO  : Memory regions updated for context APU
03:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:26 INFO  : 'con' command is executed.
03:15:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:15:26 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:16:05 INFO  : Disconnected from the channel tcfchan#73.
03:16:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:16:06 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:16:06 INFO  : 'jtag frequency' command is executed.
03:16:06 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:16:06 INFO  : Context for 'APU' is selected.
03:16:07 INFO  : System reset is completed.
03:16:10 INFO  : 'after 3000' command is executed.
03:16:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:16:12 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:16:12 INFO  : Context for 'APU' is selected.
03:16:14 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:16:14 INFO  : 'configparams force-mem-access 1' command is executed.
03:16:14 INFO  : Context for 'APU' is selected.
03:16:14 INFO  : 'ps7_init' command is executed.
03:16:14 INFO  : 'ps7_post_config' command is executed.
03:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:16:14 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:16:14 INFO  : 'configparams force-mem-access 0' command is executed.
03:16:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:16:14 INFO  : Memory regions updated for context APU
03:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:16:14 INFO  : 'con' command is executed.
03:16:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:16:14 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:16:39 INFO  : Disconnected from the channel tcfchan#74.
03:16:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:16:40 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:16:40 INFO  : 'jtag frequency' command is executed.
03:16:40 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:16:40 INFO  : Context for 'APU' is selected.
03:16:40 INFO  : System reset is completed.
03:16:43 INFO  : 'after 3000' command is executed.
03:16:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:16:45 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:16:45 INFO  : Context for 'APU' is selected.
03:16:47 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:16:47 INFO  : 'configparams force-mem-access 1' command is executed.
03:16:47 INFO  : Context for 'APU' is selected.
03:16:47 INFO  : 'ps7_init' command is executed.
03:16:47 INFO  : 'ps7_post_config' command is executed.
03:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:16:47 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:16:47 INFO  : 'configparams force-mem-access 0' command is executed.
03:16:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:16:47 INFO  : Memory regions updated for context APU
03:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:16:47 INFO  : 'con' command is executed.
03:16:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:16:47 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:17:03 INFO  : Disconnected from the channel tcfchan#75.
03:17:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:17:05 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:17:05 INFO  : 'jtag frequency' command is executed.
03:17:05 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:17:05 INFO  : Context for 'APU' is selected.
03:17:05 INFO  : System reset is completed.
03:17:08 INFO  : 'after 3000' command is executed.
03:17:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:17:10 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:17:10 INFO  : Context for 'APU' is selected.
03:17:12 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:17:12 INFO  : 'configparams force-mem-access 1' command is executed.
03:17:12 INFO  : Context for 'APU' is selected.
03:17:12 INFO  : 'ps7_init' command is executed.
03:17:12 INFO  : 'ps7_post_config' command is executed.
03:17:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:17:12 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:17:12 INFO  : 'configparams force-mem-access 0' command is executed.
03:17:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:17:12 INFO  : Memory regions updated for context APU
03:17:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:17:12 INFO  : 'con' command is executed.
03:17:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:17:12 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:17:50 INFO  : Disconnected from the channel tcfchan#76.
03:17:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:17:52 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:17:52 INFO  : 'jtag frequency' command is executed.
03:17:52 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:17:52 INFO  : Context for 'APU' is selected.
03:17:52 INFO  : System reset is completed.
03:17:55 INFO  : 'after 3000' command is executed.
03:17:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:17:57 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:17:57 INFO  : Context for 'APU' is selected.
03:17:59 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:17:59 INFO  : 'configparams force-mem-access 1' command is executed.
03:17:59 INFO  : Context for 'APU' is selected.
03:17:59 INFO  : 'ps7_init' command is executed.
03:17:59 INFO  : 'ps7_post_config' command is executed.
03:17:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:17:59 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:17:59 INFO  : 'configparams force-mem-access 0' command is executed.
03:17:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:17:59 INFO  : Memory regions updated for context APU
03:17:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:17:59 INFO  : 'con' command is executed.
03:17:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:17:59 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:18:27 WARN  : channel "tcfchan#2" closed
03:18:27 INFO  : Disconnected from the channel tcfchan#77.
03:18:47 INFO  : Registering command handlers for SDK TCF services
03:18:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
03:18:49 INFO  : XSCT server has started successfully.
03:18:49 INFO  : Successfully done setting XSCT server connection channel  
03:18:50 INFO  : Successfully done setting SDK workspace  
03:20:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:20:40 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:20:40 INFO  : 'jtag frequency' command is executed.
03:20:40 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:20:40 INFO  : Context for 'APU' is selected.
03:20:40 INFO  : System reset is completed.
03:20:43 INFO  : 'after 3000' command is executed.
03:20:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:20:45 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:20:45 INFO  : Context for 'APU' is selected.
03:20:45 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:20:45 INFO  : 'configparams force-mem-access 1' command is executed.
03:20:45 INFO  : Context for 'APU' is selected.
03:20:46 INFO  : 'ps7_init' command is executed.
03:20:46 INFO  : 'ps7_post_config' command is executed.
03:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:46 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:20:46 INFO  : 'configparams force-mem-access 0' command is executed.
03:20:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:20:46 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:20:46 INFO  : Memory regions updated for context APU
03:20:46 INFO  : 'jtag frequency' command is executed.
03:20:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:46 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:20:46 INFO  : 'con' command is executed.
03:20:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:20:46 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:20:46 INFO  : Context for 'APU' is selected.
03:20:46 INFO  : System reset is completed.
03:20:49 INFO  : 'after 3000' command is executed.
03:20:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:20:51 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:20:51 INFO  : Context for 'APU' is selected.
03:20:51 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:20:51 INFO  : 'configparams force-mem-access 1' command is executed.
03:20:51 INFO  : Context for 'APU' is selected.
03:20:52 INFO  : 'ps7_init' command is executed.
03:20:52 INFO  : 'ps7_post_config' command is executed.
03:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:52 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:20:52 INFO  : 'configparams force-mem-access 0' command is executed.
03:20:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:20:52 INFO  : Memory regions updated for context APU
03:20:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:20:52 INFO  : 'con' command is executed.
03:20:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:20:52 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:21:30 INFO  : Disconnected from the channel tcfchan#1.
03:21:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:21:31 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:21:31 INFO  : 'jtag frequency' command is executed.
03:21:31 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:21:31 INFO  : Context for 'APU' is selected.
03:21:31 INFO  : System reset is completed.
03:21:34 INFO  : 'after 3000' command is executed.
03:21:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:21:37 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:21:37 INFO  : Context for 'APU' is selected.
03:21:38 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:21:38 INFO  : 'configparams force-mem-access 1' command is executed.
03:21:38 INFO  : Context for 'APU' is selected.
03:21:39 INFO  : 'ps7_init' command is executed.
03:21:39 INFO  : 'ps7_post_config' command is executed.
03:21:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:21:39 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:21:39 INFO  : 'configparams force-mem-access 0' command is executed.
03:21:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:21:39 INFO  : Memory regions updated for context APU
03:21:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:21:39 INFO  : 'con' command is executed.
03:21:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:21:39 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:22:28 INFO  : Disconnected from the channel tcfchan#2.
03:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:22:29 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:22:29 INFO  : 'jtag frequency' command is executed.
03:22:29 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:22:29 INFO  : Context for 'APU' is selected.
03:22:29 INFO  : System reset is completed.
03:22:32 INFO  : 'after 3000' command is executed.
03:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:22:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:22:34 INFO  : Context for 'APU' is selected.
03:22:36 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:22:36 INFO  : 'configparams force-mem-access 1' command is executed.
03:22:36 INFO  : Context for 'APU' is selected.
03:22:36 INFO  : 'ps7_init' command is executed.
03:22:36 INFO  : 'ps7_post_config' command is executed.
03:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:22:37 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:22:37 INFO  : 'configparams force-mem-access 0' command is executed.
03:22:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:22:37 INFO  : Memory regions updated for context APU
03:22:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:22:37 INFO  : 'con' command is executed.
03:22:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:22:37 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:23:21 INFO  : Disconnected from the channel tcfchan#3.
03:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:23:22 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:23:22 INFO  : 'jtag frequency' command is executed.
03:23:22 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:23:22 INFO  : Context for 'APU' is selected.
03:23:22 INFO  : System reset is completed.
03:23:25 INFO  : 'after 3000' command is executed.
03:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:23:27 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:23:27 INFO  : Context for 'APU' is selected.
03:23:29 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:23:29 INFO  : 'configparams force-mem-access 1' command is executed.
03:23:29 INFO  : Context for 'APU' is selected.
03:23:29 INFO  : 'ps7_init' command is executed.
03:23:29 INFO  : 'ps7_post_config' command is executed.
03:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:23:29 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:23:29 INFO  : 'configparams force-mem-access 0' command is executed.
03:23:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:23:30 INFO  : Memory regions updated for context APU
03:23:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:23:30 INFO  : 'con' command is executed.
03:23:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:23:30 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:24:33 INFO  : Disconnected from the channel tcfchan#4.
03:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:24:34 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:24:34 INFO  : 'jtag frequency' command is executed.
03:24:34 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:24:34 INFO  : Context for 'APU' is selected.
03:24:34 INFO  : System reset is completed.
03:24:37 INFO  : 'after 3000' command is executed.
03:24:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:24:39 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:24:39 INFO  : Context for 'APU' is selected.
03:24:41 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:24:41 INFO  : 'configparams force-mem-access 1' command is executed.
03:24:41 INFO  : Context for 'APU' is selected.
03:24:41 INFO  : 'ps7_init' command is executed.
03:24:41 INFO  : 'ps7_post_config' command is executed.
03:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:41 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:24:41 INFO  : 'configparams force-mem-access 0' command is executed.
03:24:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:24:41 INFO  : Memory regions updated for context APU
03:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:24:41 INFO  : 'con' command is executed.
03:24:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:24:41 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:27:21 INFO  : Disconnected from the channel tcfchan#5.
03:27:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:27:22 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:27:22 INFO  : 'jtag frequency' command is executed.
03:27:22 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:27:22 INFO  : Context for 'APU' is selected.
03:27:22 INFO  : System reset is completed.
03:27:25 INFO  : 'after 3000' command is executed.
03:27:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:27:27 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:27:27 INFO  : Context for 'APU' is selected.
03:27:29 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:27:29 INFO  : 'configparams force-mem-access 1' command is executed.
03:27:29 INFO  : Context for 'APU' is selected.
03:27:29 INFO  : 'ps7_init' command is executed.
03:27:29 INFO  : 'ps7_post_config' command is executed.
03:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:29 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:27:29 INFO  : 'configparams force-mem-access 0' command is executed.
03:27:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:27:29 INFO  : Memory regions updated for context APU
03:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:27:29 INFO  : 'con' command is executed.
03:27:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:27:29 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:28:13 INFO  : Disconnected from the channel tcfchan#6.
03:28:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:28:15 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:28:15 INFO  : 'jtag frequency' command is executed.
03:28:15 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:28:15 INFO  : Context for 'APU' is selected.
03:28:15 INFO  : System reset is completed.
03:28:18 INFO  : 'after 3000' command is executed.
03:28:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:28:20 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:28:20 INFO  : Context for 'APU' is selected.
03:28:22 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:28:22 INFO  : 'configparams force-mem-access 1' command is executed.
03:28:22 INFO  : Context for 'APU' is selected.
03:28:22 INFO  : 'ps7_init' command is executed.
03:28:22 INFO  : 'ps7_post_config' command is executed.
03:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:28:22 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:28:22 INFO  : 'configparams force-mem-access 0' command is executed.
03:28:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:28:22 INFO  : Memory regions updated for context APU
03:28:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:28:22 INFO  : 'con' command is executed.
03:28:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:28:22 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:35:09 INFO  : Disconnected from the channel tcfchan#7.
03:35:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:35:10 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:35:10 INFO  : 'jtag frequency' command is executed.
03:35:10 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:35:10 INFO  : Context for 'APU' is selected.
03:35:10 INFO  : System reset is completed.
03:35:14 INFO  : 'after 3000' command is executed.
03:35:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:35:16 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:35:16 INFO  : Context for 'APU' is selected.
03:35:18 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
03:35:18 INFO  : Context for 'APU' is selected.
03:35:18 INFO  : 'ps7_init' command is executed.
03:35:18 INFO  : 'ps7_post_config' command is executed.
03:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:18 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:35:18 INFO  : 'configparams force-mem-access 0' command is executed.
03:35:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:35:18 INFO  : Memory regions updated for context APU
03:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:35:18 INFO  : 'con' command is executed.
03:35:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:35:18 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:36:02 INFO  : Disconnected from the channel tcfchan#8.
03:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:36:04 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:36:04 INFO  : 'jtag frequency' command is executed.
03:36:04 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:36:04 INFO  : Context for 'APU' is selected.
03:36:04 INFO  : System reset is completed.
03:36:07 INFO  : 'after 3000' command is executed.
03:36:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:36:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:36:09 INFO  : Context for 'APU' is selected.
03:36:11 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:36:11 INFO  : 'configparams force-mem-access 1' command is executed.
03:36:11 INFO  : Context for 'APU' is selected.
03:36:11 INFO  : 'ps7_init' command is executed.
03:36:11 INFO  : 'ps7_post_config' command is executed.
03:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:11 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:36:11 INFO  : 'configparams force-mem-access 0' command is executed.
03:36:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:36:11 INFO  : Memory regions updated for context APU
03:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:36:11 INFO  : 'con' command is executed.
03:36:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:36:11 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:38:13 INFO  : Disconnected from the channel tcfchan#9.
03:38:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:38:14 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:38:14 INFO  : 'jtag frequency' command is executed.
03:38:14 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:38:14 INFO  : Context for 'APU' is selected.
03:38:14 INFO  : System reset is completed.
03:38:17 INFO  : 'after 3000' command is executed.
03:38:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:38:19 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:38:19 INFO  : Context for 'APU' is selected.
03:38:21 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:38:21 INFO  : 'configparams force-mem-access 1' command is executed.
03:38:21 INFO  : Context for 'APU' is selected.
03:38:21 INFO  : 'ps7_init' command is executed.
03:38:21 INFO  : 'ps7_post_config' command is executed.
03:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:21 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:38:21 INFO  : 'configparams force-mem-access 0' command is executed.
03:38:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:38:21 INFO  : Memory regions updated for context APU
03:38:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:21 INFO  : 'con' command is executed.
03:38:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:38:21 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:38:34 INFO  : Disconnected from the channel tcfchan#10.
03:38:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:38:35 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:38:35 INFO  : 'jtag frequency' command is executed.
03:38:35 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:38:35 INFO  : Context for 'APU' is selected.
03:38:36 INFO  : System reset is completed.
03:38:39 INFO  : 'after 3000' command is executed.
03:38:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:38:41 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:38:41 INFO  : Context for 'APU' is selected.
03:38:43 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:38:43 INFO  : 'configparams force-mem-access 1' command is executed.
03:38:43 INFO  : Context for 'APU' is selected.
03:38:43 INFO  : 'ps7_init' command is executed.
03:38:43 INFO  : 'ps7_post_config' command is executed.
03:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:43 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:38:43 INFO  : 'configparams force-mem-access 0' command is executed.
03:38:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:38:43 INFO  : Memory regions updated for context APU
03:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:43 INFO  : 'con' command is executed.
03:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:38:43 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:47:11 INFO  : Disconnected from the channel tcfchan#11.
03:47:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:47:12 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:47:12 INFO  : 'jtag frequency' command is executed.
03:47:12 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:47:12 INFO  : Context for 'APU' is selected.
03:47:12 INFO  : System reset is completed.
03:47:15 INFO  : 'after 3000' command is executed.
03:47:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:47:18 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:47:18 INFO  : Context for 'APU' is selected.
03:47:19 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:47:19 INFO  : 'configparams force-mem-access 1' command is executed.
03:47:19 INFO  : Context for 'APU' is selected.
03:47:19 INFO  : 'ps7_init' command is executed.
03:47:19 INFO  : 'ps7_post_config' command is executed.
03:47:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:20 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:47:20 INFO  : 'configparams force-mem-access 0' command is executed.
03:47:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:47:20 INFO  : Memory regions updated for context APU
03:47:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:20 INFO  : 'con' command is executed.
03:47:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:47:20 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:51:02 INFO  : Disconnected from the channel tcfchan#12.
03:51:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:51:03 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:51:03 INFO  : 'jtag frequency' command is executed.
03:51:03 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:51:03 INFO  : Context for 'APU' is selected.
03:51:03 INFO  : System reset is completed.
03:51:06 INFO  : 'after 3000' command is executed.
03:51:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:51:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:51:09 INFO  : Context for 'APU' is selected.
03:51:10 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:51:10 INFO  : 'configparams force-mem-access 1' command is executed.
03:51:11 INFO  : Context for 'APU' is selected.
03:51:11 INFO  : 'ps7_init' command is executed.
03:51:11 INFO  : 'ps7_post_config' command is executed.
03:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:51:11 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:51:11 INFO  : 'configparams force-mem-access 0' command is executed.
03:51:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:51:11 INFO  : Memory regions updated for context APU
03:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:51:11 INFO  : 'con' command is executed.
03:51:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:51:11 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:51:44 INFO  : Disconnected from the channel tcfchan#13.
03:51:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:51:45 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:51:45 INFO  : 'jtag frequency' command is executed.
03:51:45 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:51:45 INFO  : Context for 'APU' is selected.
03:51:45 INFO  : System reset is completed.
03:51:48 INFO  : 'after 3000' command is executed.
03:51:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:51:50 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:51:50 INFO  : Context for 'APU' is selected.
03:51:52 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:51:52 INFO  : 'configparams force-mem-access 1' command is executed.
03:51:52 INFO  : Context for 'APU' is selected.
03:51:52 INFO  : 'ps7_init' command is executed.
03:51:52 INFO  : 'ps7_post_config' command is executed.
03:51:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:51:52 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:51:52 INFO  : 'configparams force-mem-access 0' command is executed.
03:51:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:51:52 INFO  : Memory regions updated for context APU
03:51:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:51:52 INFO  : 'con' command is executed.
03:51:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:51:52 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:52:22 INFO  : Disconnected from the channel tcfchan#14.
03:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:52:24 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:52:24 INFO  : 'jtag frequency' command is executed.
03:52:24 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:52:24 INFO  : Context for 'APU' is selected.
03:52:24 INFO  : System reset is completed.
03:52:27 INFO  : 'after 3000' command is executed.
03:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:52:29 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:52:29 INFO  : Context for 'APU' is selected.
03:52:31 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:52:31 INFO  : 'configparams force-mem-access 1' command is executed.
03:52:31 INFO  : Context for 'APU' is selected.
03:52:31 INFO  : 'ps7_init' command is executed.
03:52:31 INFO  : 'ps7_post_config' command is executed.
03:52:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:52:31 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:52:31 INFO  : 'configparams force-mem-access 0' command is executed.
03:52:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:52:31 INFO  : Memory regions updated for context APU
03:52:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:52:31 INFO  : 'con' command is executed.
03:52:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:52:31 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:54:32 INFO  : Disconnected from the channel tcfchan#15.
03:54:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:54:33 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:54:33 INFO  : 'jtag frequency' command is executed.
03:54:33 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:54:33 INFO  : Context for 'APU' is selected.
03:54:33 INFO  : System reset is completed.
03:54:36 INFO  : 'after 3000' command is executed.
03:54:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:54:39 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:54:39 INFO  : Context for 'APU' is selected.
03:54:40 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:54:40 INFO  : 'configparams force-mem-access 1' command is executed.
03:54:40 INFO  : Context for 'APU' is selected.
03:54:40 INFO  : 'ps7_init' command is executed.
03:54:40 INFO  : 'ps7_post_config' command is executed.
03:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:41 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:54:41 INFO  : 'configparams force-mem-access 0' command is executed.
03:54:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:54:41 INFO  : Memory regions updated for context APU
03:54:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:41 INFO  : 'con' command is executed.
03:54:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:54:41 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:55:17 INFO  : Disconnected from the channel tcfchan#16.
03:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:55:18 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:55:18 INFO  : 'jtag frequency' command is executed.
03:55:18 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:55:18 INFO  : Context for 'APU' is selected.
03:55:18 INFO  : System reset is completed.
03:55:21 INFO  : 'after 3000' command is executed.
03:55:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:55:23 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:55:23 INFO  : Context for 'APU' is selected.
03:55:25 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:55:25 INFO  : 'configparams force-mem-access 1' command is executed.
03:55:25 INFO  : Context for 'APU' is selected.
03:55:25 INFO  : 'ps7_init' command is executed.
03:55:25 INFO  : 'ps7_post_config' command is executed.
03:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:25 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:55:25 INFO  : 'configparams force-mem-access 0' command is executed.
03:55:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:55:25 INFO  : Memory regions updated for context APU
03:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:55:25 INFO  : 'con' command is executed.
03:55:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:55:25 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:56:10 INFO  : Disconnected from the channel tcfchan#17.
03:56:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:56:11 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:56:11 INFO  : 'jtag frequency' command is executed.
03:56:11 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:56:11 INFO  : Context for 'APU' is selected.
03:56:11 INFO  : System reset is completed.
03:56:14 INFO  : 'after 3000' command is executed.
03:56:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:56:16 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:56:16 INFO  : Context for 'APU' is selected.
03:56:18 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:56:18 INFO  : 'configparams force-mem-access 1' command is executed.
03:56:18 INFO  : Context for 'APU' is selected.
03:56:19 INFO  : 'ps7_init' command is executed.
03:56:19 INFO  : 'ps7_post_config' command is executed.
03:56:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:19 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:56:19 INFO  : 'configparams force-mem-access 0' command is executed.
03:56:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:56:19 INFO  : Memory regions updated for context APU
03:56:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:19 INFO  : 'con' command is executed.
03:56:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:56:19 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:56:55 INFO  : Disconnected from the channel tcfchan#18.
03:56:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:56:56 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:56:56 INFO  : 'jtag frequency' command is executed.
03:56:56 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:56:56 INFO  : Context for 'APU' is selected.
03:56:56 INFO  : System reset is completed.
03:56:59 INFO  : 'after 3000' command is executed.
03:56:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:57:01 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:57:01 INFO  : Context for 'APU' is selected.
03:57:03 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:57:03 INFO  : 'configparams force-mem-access 1' command is executed.
03:57:03 INFO  : Context for 'APU' is selected.
03:57:03 INFO  : 'ps7_init' command is executed.
03:57:03 INFO  : 'ps7_post_config' command is executed.
03:57:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:03 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:57:03 INFO  : 'configparams force-mem-access 0' command is executed.
03:57:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:57:03 INFO  : Memory regions updated for context APU
03:57:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:03 INFO  : 'con' command is executed.
03:57:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:57:03 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:57:22 INFO  : Disconnected from the channel tcfchan#19.
03:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:57:23 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:57:23 INFO  : 'jtag frequency' command is executed.
03:57:23 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:57:23 INFO  : Context for 'APU' is selected.
03:57:23 INFO  : System reset is completed.
03:57:26 INFO  : 'after 3000' command is executed.
03:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:57:28 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:57:28 INFO  : Context for 'APU' is selected.
03:57:30 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
03:57:30 INFO  : Context for 'APU' is selected.
03:57:30 INFO  : 'ps7_init' command is executed.
03:57:30 INFO  : 'ps7_post_config' command is executed.
03:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:30 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:57:30 INFO  : 'configparams force-mem-access 0' command is executed.
03:57:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:57:30 INFO  : Memory regions updated for context APU
03:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:30 INFO  : 'con' command is executed.
03:57:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:57:30 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:57:41 INFO  : Disconnected from the channel tcfchan#20.
03:57:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:57:42 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:57:42 INFO  : 'jtag frequency' command is executed.
03:57:42 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:57:42 INFO  : Context for 'APU' is selected.
03:57:43 INFO  : System reset is completed.
03:57:46 INFO  : 'after 3000' command is executed.
03:57:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:57:48 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:57:48 INFO  : Context for 'APU' is selected.
03:57:49 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:57:49 INFO  : 'configparams force-mem-access 1' command is executed.
03:57:49 INFO  : Context for 'APU' is selected.
03:57:49 INFO  : 'ps7_init' command is executed.
03:57:49 INFO  : 'ps7_post_config' command is executed.
03:57:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:50 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:57:50 INFO  : 'configparams force-mem-access 0' command is executed.
03:57:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:57:50 INFO  : Memory regions updated for context APU
03:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:57:50 INFO  : 'con' command is executed.
03:57:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:57:50 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
03:59:44 INFO  : Disconnected from the channel tcfchan#21.
03:59:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:59:45 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
03:59:45 INFO  : 'jtag frequency' command is executed.
03:59:45 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:59:45 INFO  : Context for 'APU' is selected.
03:59:45 INFO  : System reset is completed.
03:59:48 INFO  : 'after 3000' command is executed.
03:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
03:59:51 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:59:51 INFO  : Context for 'APU' is selected.
03:59:52 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
03:59:52 INFO  : 'configparams force-mem-access 1' command is executed.
03:59:52 INFO  : Context for 'APU' is selected.
03:59:53 INFO  : 'ps7_init' command is executed.
03:59:53 INFO  : 'ps7_post_config' command is executed.
03:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:59:53 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:59:53 INFO  : 'configparams force-mem-access 0' command is executed.
03:59:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

03:59:53 INFO  : Memory regions updated for context APU
03:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:59:53 INFO  : 'con' command is executed.
03:59:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

03:59:53 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
04:01:42 INFO  : Disconnected from the channel tcfchan#22.
04:01:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:01:43 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
04:01:43 INFO  : 'jtag frequency' command is executed.
04:01:43 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:01:43 INFO  : Context for 'APU' is selected.
04:01:44 INFO  : System reset is completed.
04:01:47 INFO  : 'after 3000' command is executed.
04:01:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
04:01:49 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:01:49 INFO  : Context for 'APU' is selected.
04:01:51 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
04:01:51 INFO  : 'configparams force-mem-access 1' command is executed.
04:01:51 INFO  : Context for 'APU' is selected.
04:01:51 INFO  : 'ps7_init' command is executed.
04:01:51 INFO  : 'ps7_post_config' command is executed.
04:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:51 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:01:51 INFO  : 'configparams force-mem-access 0' command is executed.
04:01:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

04:01:51 INFO  : Memory regions updated for context APU
04:01:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:01:51 INFO  : 'con' command is executed.
04:01:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

04:01:51 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
04:02:06 INFO  : Disconnected from the channel tcfchan#23.
04:02:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:02:07 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
04:02:07 INFO  : 'jtag frequency' command is executed.
04:02:07 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:02:07 INFO  : Context for 'APU' is selected.
04:02:07 INFO  : System reset is completed.
04:02:10 INFO  : 'after 3000' command is executed.
04:02:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
04:02:13 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:02:13 INFO  : Context for 'APU' is selected.
04:02:14 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
04:02:14 INFO  : 'configparams force-mem-access 1' command is executed.
04:02:14 INFO  : Context for 'APU' is selected.
04:02:15 INFO  : 'ps7_init' command is executed.
04:02:15 INFO  : 'ps7_post_config' command is executed.
04:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:02:15 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:02:15 INFO  : 'configparams force-mem-access 0' command is executed.
04:02:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

04:02:15 INFO  : Memory regions updated for context APU
04:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:02:15 INFO  : 'con' command is executed.
04:02:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

04:02:15 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
04:04:26 INFO  : Disconnected from the channel tcfchan#24.
04:04:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:04:27 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
04:04:27 INFO  : 'jtag frequency' command is executed.
04:04:27 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:04:27 INFO  : Context for 'APU' is selected.
04:04:27 INFO  : System reset is completed.
04:04:30 INFO  : 'after 3000' command is executed.
04:04:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
04:04:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:04:33 INFO  : Context for 'APU' is selected.
04:04:34 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
04:04:34 INFO  : 'configparams force-mem-access 1' command is executed.
04:04:34 INFO  : Context for 'APU' is selected.
04:04:34 INFO  : 'ps7_init' command is executed.
04:04:34 INFO  : 'ps7_post_config' command is executed.
04:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:04:35 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:04:35 INFO  : 'configparams force-mem-access 0' command is executed.
04:04:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

04:04:35 INFO  : Memory regions updated for context APU
04:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:04:35 INFO  : 'con' command is executed.
04:04:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

04:04:35 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
04:04:59 INFO  : Disconnected from the channel tcfchan#25.
04:05:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:05:00 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
04:05:00 INFO  : 'jtag frequency' command is executed.
04:05:00 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:05:00 INFO  : Context for 'APU' is selected.
04:05:00 INFO  : System reset is completed.
04:05:03 INFO  : 'after 3000' command is executed.
04:05:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
04:05:05 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:05:05 INFO  : Context for 'APU' is selected.
04:05:07 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
04:05:07 INFO  : 'configparams force-mem-access 1' command is executed.
04:05:07 INFO  : Context for 'APU' is selected.
04:05:07 INFO  : 'ps7_init' command is executed.
04:05:07 INFO  : 'ps7_post_config' command is executed.
04:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:05:07 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:05:07 INFO  : 'configparams force-mem-access 0' command is executed.
04:05:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

04:05:07 INFO  : Memory regions updated for context APU
04:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:05:07 INFO  : 'con' command is executed.
04:05:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

04:05:07 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
04:08:48 INFO  : Disconnected from the channel tcfchan#26.
04:08:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:08:49 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
04:08:49 INFO  : 'jtag frequency' command is executed.
04:08:49 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:08:49 INFO  : Context for 'APU' is selected.
04:08:49 INFO  : System reset is completed.
04:08:52 INFO  : 'after 3000' command is executed.
04:08:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
04:08:54 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:08:54 INFO  : Context for 'APU' is selected.
04:08:56 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
04:08:56 INFO  : 'configparams force-mem-access 1' command is executed.
04:08:56 INFO  : Context for 'APU' is selected.
04:08:56 INFO  : 'ps7_init' command is executed.
04:08:56 INFO  : 'ps7_post_config' command is executed.
04:08:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:08:56 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:08:56 INFO  : 'configparams force-mem-access 0' command is executed.
04:08:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

04:08:56 INFO  : Memory regions updated for context APU
04:08:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:08:56 INFO  : 'con' command is executed.
04:08:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

04:08:56 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
04:11:11 INFO  : Disconnected from the channel tcfchan#27.
04:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:11:12 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
04:11:12 INFO  : 'jtag frequency' command is executed.
04:11:12 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:11:12 INFO  : Context for 'APU' is selected.
04:11:13 INFO  : System reset is completed.
04:11:16 INFO  : 'after 3000' command is executed.
04:11:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
04:11:18 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:11:18 INFO  : Context for 'APU' is selected.
04:11:20 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
04:11:20 INFO  : 'configparams force-mem-access 1' command is executed.
04:11:20 INFO  : Context for 'APU' is selected.
04:11:20 INFO  : 'ps7_init' command is executed.
04:11:20 INFO  : 'ps7_post_config' command is executed.
04:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:11:20 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:11:20 INFO  : 'configparams force-mem-access 0' command is executed.
04:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

04:11:20 INFO  : Memory regions updated for context APU
04:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:11:20 INFO  : 'con' command is executed.
04:11:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

04:11:20 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
04:18:15 INFO  : Disconnected from the channel tcfchan#28.
04:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:18:16 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
04:18:16 INFO  : 'jtag frequency' command is executed.
04:18:16 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
04:18:16 INFO  : Context for 'APU' is selected.
04:18:16 INFO  : System reset is completed.
04:18:19 INFO  : 'after 3000' command is executed.
04:18:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
04:18:22 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:18:22 INFO  : Context for 'APU' is selected.
04:18:23 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
04:18:23 INFO  : 'configparams force-mem-access 1' command is executed.
04:18:23 INFO  : Context for 'APU' is selected.
04:18:24 INFO  : 'ps7_init' command is executed.
04:18:24 INFO  : 'ps7_post_config' command is executed.
04:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:18:24 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:18:24 INFO  : 'configparams force-mem-access 0' command is executed.
04:18:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

04:18:24 INFO  : Memory regions updated for context APU
04:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:18:24 INFO  : 'con' command is executed.
04:18:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

04:18:24 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
04:23:03 INFO  : Disconnected from the channel tcfchan#29.
20:09:47 INFO  : Registering command handlers for SDK TCF services
20:09:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
20:09:49 INFO  : XSCT server has started successfully.
20:09:49 INFO  : Successfully done setting XSCT server connection channel  
20:09:51 INFO  : Successfully done setting SDK workspace  
04:54:38 INFO  : Registering command handlers for SDK TCF services
04:54:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
04:54:41 INFO  : XSCT server has started successfully.
04:54:41 INFO  : Successfully done setting XSCT server connection channel  
04:54:42 INFO  : Successfully done setting SDK workspace  
05:00:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:00:01 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:00:01 INFO  : 'jtag frequency' command is executed.
05:00:01 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:00:01 INFO  : Context for 'APU' is selected.
05:00:01 INFO  : System reset is completed.
05:00:04 INFO  : 'after 3000' command is executed.
05:00:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:00:07 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:00:07 INFO  : Context for 'APU' is selected.
05:00:07 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:00:07 INFO  : 'configparams force-mem-access 1' command is executed.
05:00:07 INFO  : Context for 'APU' is selected.
05:00:07 INFO  : 'ps7_init' command is executed.
05:00:07 INFO  : 'ps7_post_config' command is executed.
05:00:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:00:07 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:00:07 INFO  : 'configparams force-mem-access 0' command is executed.
05:00:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:00:07 INFO  : Memory regions updated for context APU
05:00:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:00:07 INFO  : 'con' command is executed.
05:00:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:00:07 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
05:00:50 INFO  : Disconnected from the channel tcfchan#1.
05:00:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:00:51 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:00:51 INFO  : 'jtag frequency' command is executed.
05:00:51 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:00:51 INFO  : Context for 'APU' is selected.
05:00:51 INFO  : System reset is completed.
05:00:54 INFO  : 'after 3000' command is executed.
05:00:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:00:56 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:00:56 INFO  : Context for 'APU' is selected.
05:00:58 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:00:58 INFO  : 'configparams force-mem-access 1' command is executed.
05:00:58 INFO  : Context for 'APU' is selected.
05:00:58 INFO  : 'ps7_init' command is executed.
05:00:58 INFO  : 'ps7_post_config' command is executed.
05:00:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:00:58 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:00:58 INFO  : 'configparams force-mem-access 0' command is executed.
05:00:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:00:58 INFO  : Memory regions updated for context APU
05:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:00:59 INFO  : 'con' command is executed.
05:00:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:00:59 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
05:01:11 INFO  : Disconnected from the channel tcfchan#2.
05:17:06 INFO  : Registering command handlers for SDK TCF services
05:17:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
05:17:09 INFO  : XSCT server has started successfully.
05:17:09 INFO  : Successfully done setting XSCT server connection channel  
05:17:09 INFO  : Successfully done setting SDK workspace  
05:20:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:20:24 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:20:24 INFO  : 'jtag frequency' command is executed.
05:20:24 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:20:24 INFO  : Context for 'APU' is selected.
05:20:24 INFO  : System reset is completed.
05:20:27 INFO  : 'after 3000' command is executed.
05:20:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:20:30 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:20:30 INFO  : Context for 'APU' is selected.
05:20:30 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:20:30 INFO  : 'configparams force-mem-access 1' command is executed.
05:20:30 INFO  : Context for 'APU' is selected.
05:20:30 INFO  : 'ps7_init' command is executed.
05:20:30 INFO  : 'ps7_post_config' command is executed.
05:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:20:30 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:20:30 INFO  : 'configparams force-mem-access 0' command is executed.
05:20:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:20:30 INFO  : Memory regions updated for context APU
05:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:20:30 INFO  : 'con' command is executed.
05:20:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:20:30 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
05:30:34 INFO  : Disconnected from the channel tcfchan#1.
05:30:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:30:35 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:30:35 INFO  : 'jtag frequency' command is executed.
05:30:35 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:30:35 INFO  : Context for 'APU' is selected.
05:30:35 INFO  : System reset is completed.
05:30:38 INFO  : 'after 3000' command is executed.
05:30:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:30:41 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:30:41 INFO  : Context for 'APU' is selected.
05:30:42 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:30:42 INFO  : 'configparams force-mem-access 1' command is executed.
05:30:42 INFO  : Context for 'APU' is selected.
05:30:43 INFO  : 'ps7_init' command is executed.
05:30:43 INFO  : 'ps7_post_config' command is executed.
05:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:30:43 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:30:43 INFO  : 'configparams force-mem-access 0' command is executed.
05:30:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:30:43 INFO  : Memory regions updated for context APU
05:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:30:43 INFO  : 'con' command is executed.
05:30:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:30:43 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
05:31:31 INFO  : Disconnected from the channel tcfchan#2.
05:31:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:31:33 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:31:33 INFO  : 'jtag frequency' command is executed.
05:31:33 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:31:33 INFO  : Context for 'APU' is selected.
05:31:33 INFO  : System reset is completed.
05:31:36 INFO  : 'after 3000' command is executed.
05:31:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:31:38 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:31:38 INFO  : Context for 'APU' is selected.
05:31:40 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:31:40 INFO  : 'configparams force-mem-access 1' command is executed.
05:31:40 INFO  : Context for 'APU' is selected.
05:31:40 INFO  : 'ps7_init' command is executed.
05:31:40 INFO  : 'ps7_post_config' command is executed.
05:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:40 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:31:40 INFO  : 'configparams force-mem-access 0' command is executed.
05:31:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:31:40 INFO  : Memory regions updated for context APU
05:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:31:40 INFO  : 'con' command is executed.
05:31:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:31:40 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
05:33:20 INFO  : Disconnected from the channel tcfchan#3.
05:33:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:33:21 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:33:21 INFO  : 'jtag frequency' command is executed.
05:33:21 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:33:22 INFO  : Context for 'APU' is selected.
05:33:22 INFO  : System reset is completed.
05:33:25 INFO  : 'after 3000' command is executed.
05:33:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:33:27 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:33:27 INFO  : Context for 'APU' is selected.
05:33:28 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:33:28 INFO  : 'configparams force-mem-access 1' command is executed.
05:33:28 INFO  : Context for 'APU' is selected.
05:33:29 INFO  : 'ps7_init' command is executed.
05:33:29 INFO  : 'ps7_post_config' command is executed.
05:33:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:33:29 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:33:29 INFO  : 'configparams force-mem-access 0' command is executed.
05:33:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:33:29 INFO  : Memory regions updated for context APU
05:33:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:33:29 INFO  : 'con' command is executed.
05:33:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:33:29 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
05:33:55 INFO  : Disconnected from the channel tcfchan#4.
05:33:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:33:56 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:33:56 INFO  : 'jtag frequency' command is executed.
05:33:56 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:33:56 INFO  : Context for 'APU' is selected.
05:33:56 INFO  : System reset is completed.
05:33:59 INFO  : 'after 3000' command is executed.
05:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:34:02 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:34:02 INFO  : Context for 'APU' is selected.
05:34:03 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:34:03 INFO  : 'configparams force-mem-access 1' command is executed.
05:34:03 INFO  : Context for 'APU' is selected.
05:34:03 INFO  : 'ps7_init' command is executed.
05:34:03 INFO  : 'ps7_post_config' command is executed.
05:34:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:04 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:34:04 INFO  : 'configparams force-mem-access 0' command is executed.
05:34:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:34:04 INFO  : Memory regions updated for context APU
05:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:34:04 INFO  : 'con' command is executed.
05:34:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:34:04 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
05:44:03 INFO  : Disconnected from the channel tcfchan#5.
05:44:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:44:04 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:44:04 INFO  : 'jtag frequency' command is executed.
05:44:04 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:44:04 INFO  : Context for 'APU' is selected.
05:44:04 INFO  : System reset is completed.
05:44:07 INFO  : 'after 3000' command is executed.
05:44:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:44:10 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:44:10 INFO  : Context for 'APU' is selected.
05:44:11 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:44:11 INFO  : 'configparams force-mem-access 1' command is executed.
05:44:11 INFO  : Context for 'APU' is selected.
05:44:12 INFO  : 'ps7_init' command is executed.
05:44:12 INFO  : 'ps7_post_config' command is executed.
05:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:44:12 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:44:12 INFO  : 'configparams force-mem-access 0' command is executed.
05:44:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:44:12 INFO  : Memory regions updated for context APU
05:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:44:12 INFO  : 'con' command is executed.
05:44:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:44:12 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
05:47:37 INFO  : Disconnected from the channel tcfchan#6.
05:47:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
05:47:38 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
05:47:38 INFO  : 'jtag frequency' command is executed.
05:47:38 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:47:38 INFO  : Context for 'APU' is selected.
05:47:38 INFO  : System reset is completed.
05:47:41 INFO  : 'after 3000' command is executed.
05:47:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
05:47:43 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
05:47:43 INFO  : Context for 'APU' is selected.
05:47:45 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
05:47:45 INFO  : 'configparams force-mem-access 1' command is executed.
05:47:45 INFO  : Context for 'APU' is selected.
05:47:45 INFO  : 'ps7_init' command is executed.
05:47:45 INFO  : 'ps7_post_config' command is executed.
05:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:47:45 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:47:45 INFO  : 'configparams force-mem-access 0' command is executed.
05:47:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

05:47:45 INFO  : Memory regions updated for context APU
05:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:47:45 INFO  : 'con' command is executed.
05:47:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

05:47:45 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
06:19:46 INFO  : Disconnected from the channel tcfchan#7.
06:19:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:19:48 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
06:19:48 INFO  : 'jtag frequency' command is executed.
06:19:48 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:19:48 INFO  : Context for 'APU' is selected.
06:19:48 INFO  : System reset is completed.
06:19:51 INFO  : 'after 3000' command is executed.
06:19:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
06:19:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:19:53 INFO  : Context for 'APU' is selected.
06:19:55 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
06:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
06:19:55 INFO  : Context for 'APU' is selected.
06:19:55 INFO  : 'ps7_init' command is executed.
06:19:55 INFO  : 'ps7_post_config' command is executed.
06:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:19:55 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:19:55 INFO  : 'configparams force-mem-access 0' command is executed.
06:19:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

06:19:55 INFO  : Memory regions updated for context APU
06:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:19:55 INFO  : 'con' command is executed.
06:19:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

06:19:55 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
06:21:09 INFO  : Disconnected from the channel tcfchan#8.
06:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:21:10 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
06:21:10 INFO  : 'jtag frequency' command is executed.
06:21:10 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:21:10 INFO  : Context for 'APU' is selected.
06:21:11 INFO  : System reset is completed.
06:21:14 INFO  : 'after 3000' command is executed.
06:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
06:21:16 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:21:16 INFO  : Context for 'APU' is selected.
06:21:17 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
06:21:17 INFO  : 'configparams force-mem-access 1' command is executed.
06:21:17 INFO  : Context for 'APU' is selected.
06:21:18 INFO  : 'ps7_init' command is executed.
06:21:18 INFO  : 'ps7_post_config' command is executed.
06:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:21:18 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:21:18 INFO  : 'configparams force-mem-access 0' command is executed.
06:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

06:21:18 INFO  : Memory regions updated for context APU
06:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:21:18 INFO  : 'con' command is executed.
06:21:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

06:21:18 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
06:23:15 INFO  : Disconnected from the channel tcfchan#9.
06:23:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:23:16 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
06:23:16 INFO  : 'jtag frequency' command is executed.
06:23:16 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:23:16 INFO  : Context for 'APU' is selected.
06:23:16 INFO  : System reset is completed.
06:23:19 INFO  : 'after 3000' command is executed.
06:23:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
06:23:22 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:23:22 INFO  : Context for 'APU' is selected.
06:23:23 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
06:23:23 INFO  : 'configparams force-mem-access 1' command is executed.
06:23:23 INFO  : Context for 'APU' is selected.
06:23:23 INFO  : 'ps7_init' command is executed.
06:23:23 INFO  : 'ps7_post_config' command is executed.
06:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:23:24 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:23:24 INFO  : 'configparams force-mem-access 0' command is executed.
06:23:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

06:23:24 INFO  : Memory regions updated for context APU
06:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:23:24 INFO  : 'con' command is executed.
06:23:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

06:23:24 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
06:24:02 INFO  : Disconnected from the channel tcfchan#10.
06:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:24:03 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
06:24:03 INFO  : 'jtag frequency' command is executed.
06:24:03 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:24:03 INFO  : Context for 'APU' is selected.
06:24:03 INFO  : System reset is completed.
06:24:06 INFO  : 'after 3000' command is executed.
06:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
06:24:08 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:24:08 INFO  : Context for 'APU' is selected.
06:24:10 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
06:24:10 INFO  : 'configparams force-mem-access 1' command is executed.
06:24:10 INFO  : Context for 'APU' is selected.
06:24:10 INFO  : 'ps7_init' command is executed.
06:24:10 INFO  : 'ps7_post_config' command is executed.
06:24:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:24:10 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:24:10 INFO  : 'configparams force-mem-access 0' command is executed.
06:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

06:24:11 INFO  : Memory regions updated for context APU
06:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:24:11 INFO  : 'con' command is executed.
06:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

06:24:11 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
06:24:18 INFO  : Disconnected from the channel tcfchan#11.
06:24:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:24:20 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
06:24:20 INFO  : 'jtag frequency' command is executed.
06:24:20 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:24:20 INFO  : Context for 'APU' is selected.
06:24:20 INFO  : System reset is completed.
06:24:23 INFO  : 'after 3000' command is executed.
06:24:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
06:24:25 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:24:25 INFO  : Context for 'APU' is selected.
06:24:27 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
06:24:27 INFO  : 'configparams force-mem-access 1' command is executed.
06:24:27 INFO  : Context for 'APU' is selected.
06:24:27 INFO  : 'ps7_init' command is executed.
06:24:27 INFO  : 'ps7_post_config' command is executed.
06:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:24:27 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:24:27 INFO  : 'configparams force-mem-access 0' command is executed.
06:24:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

06:24:27 INFO  : Memory regions updated for context APU
06:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:24:27 INFO  : 'con' command is executed.
06:24:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

06:24:27 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
06:24:45 INFO  : Disconnected from the channel tcfchan#12.
06:24:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
06:24:46 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
06:24:46 INFO  : 'jtag frequency' command is executed.
06:24:46 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
06:24:46 INFO  : Context for 'APU' is selected.
06:24:46 INFO  : System reset is completed.
06:24:49 INFO  : 'after 3000' command is executed.
06:24:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
06:24:52 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
06:24:52 INFO  : Context for 'APU' is selected.
06:24:53 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
06:24:53 INFO  : 'configparams force-mem-access 1' command is executed.
06:24:53 INFO  : Context for 'APU' is selected.
06:24:53 INFO  : 'ps7_init' command is executed.
06:24:53 INFO  : 'ps7_post_config' command is executed.
06:24:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:24:53 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
06:24:53 INFO  : 'configparams force-mem-access 0' command is executed.
06:24:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

06:24:54 INFO  : Memory regions updated for context APU
06:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
06:24:54 INFO  : 'con' command is executed.
06:24:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

06:24:54 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
06:28:24 INFO  : Disconnected from the channel tcfchan#13.
20:14:19 INFO  : Registering command handlers for SDK TCF services
20:14:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
20:14:22 INFO  : XSCT server has started successfully.
20:14:23 INFO  : Successfully done setting XSCT server connection channel  
20:14:23 INFO  : Successfully done setting SDK workspace  
20:15:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:02 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
20:15:02 INFO  : 'jtag frequency' command is executed.
20:15:02 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:02 INFO  : Context for 'APU' is selected.
20:15:02 INFO  : System reset is completed.
20:15:05 INFO  : 'after 3000' command is executed.
20:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
20:15:07 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:15:08 INFO  : Context for 'APU' is selected.
20:15:08 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
20:15:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:08 INFO  : Context for 'APU' is selected.
20:15:08 INFO  : 'ps7_init' command is executed.
20:15:08 INFO  : 'ps7_post_config' command is executed.
20:15:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:08 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:08 INFO  : Memory regions updated for context APU
20:15:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:08 INFO  : 'con' command is executed.
20:15:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

20:15:08 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
20:16:29 INFO  : Disconnected from the channel tcfchan#1.
20:16:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:31 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
20:16:31 INFO  : 'jtag frequency' command is executed.
20:16:31 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:31 INFO  : Context for 'APU' is selected.
20:16:31 INFO  : System reset is completed.
20:16:34 INFO  : 'after 3000' command is executed.
20:16:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
20:16:36 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:16:36 INFO  : Context for 'APU' is selected.
20:16:38 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
20:16:38 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:38 INFO  : Context for 'APU' is selected.
20:16:38 INFO  : 'ps7_init' command is executed.
20:16:38 INFO  : 'ps7_post_config' command is executed.
20:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:38 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:38 INFO  : Memory regions updated for context APU
20:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:38 INFO  : 'con' command is executed.
20:16:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

20:16:38 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
20:17:00 INFO  : Disconnected from the channel tcfchan#2.
20:17:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:01 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
20:17:01 INFO  : 'jtag frequency' command is executed.
20:17:01 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:17:01 INFO  : Context for 'APU' is selected.
20:17:01 INFO  : System reset is completed.
20:17:04 INFO  : 'after 3000' command is executed.
20:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
20:17:07 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:17:07 INFO  : Context for 'APU' is selected.
20:17:08 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
20:17:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:08 INFO  : Context for 'APU' is selected.
20:17:08 INFO  : 'ps7_init' command is executed.
20:17:08 INFO  : 'ps7_post_config' command is executed.
20:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:09 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:09 INFO  : Memory regions updated for context APU
20:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:09 INFO  : 'con' command is executed.
20:17:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

20:17:09 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
20:18:56 INFO  : Disconnected from the channel tcfchan#3.
20:18:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:57 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
20:18:57 INFO  : 'jtag frequency' command is executed.
20:18:57 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:57 INFO  : Context for 'APU' is selected.
20:18:57 INFO  : System reset is completed.
20:19:00 INFO  : 'after 3000' command is executed.
20:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
20:19:03 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:19:03 INFO  : Context for 'APU' is selected.
20:19:04 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
20:19:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:04 INFO  : Context for 'APU' is selected.
20:19:05 INFO  : 'ps7_init' command is executed.
20:19:05 INFO  : 'ps7_post_config' command is executed.
20:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:05 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:05 INFO  : Memory regions updated for context APU
20:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:05 INFO  : 'con' command is executed.
20:19:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

20:19:05 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
20:19:44 INFO  : Disconnected from the channel tcfchan#4.
20:19:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:45 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
20:19:45 INFO  : 'jtag frequency' command is executed.
20:19:45 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:19:45 INFO  : Context for 'APU' is selected.
20:19:45 INFO  : System reset is completed.
20:19:48 INFO  : 'after 3000' command is executed.
20:19:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
20:19:50 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:19:50 INFO  : Context for 'APU' is selected.
20:19:52 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
20:19:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:52 INFO  : Context for 'APU' is selected.
20:19:52 INFO  : 'ps7_init' command is executed.
20:19:52 INFO  : 'ps7_post_config' command is executed.
20:19:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:52 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:52 INFO  : Memory regions updated for context APU
20:19:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:52 INFO  : 'con' command is executed.
20:19:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

20:19:52 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
20:21:09 INFO  : Disconnected from the channel tcfchan#5.
20:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:10 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
20:21:10 INFO  : 'jtag frequency' command is executed.
20:21:10 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:10 INFO  : Context for 'APU' is selected.
20:21:10 INFO  : System reset is completed.
20:21:13 INFO  : 'after 3000' command is executed.
20:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
20:21:16 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:21:16 INFO  : Context for 'APU' is selected.
20:21:17 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
20:21:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:17 INFO  : Context for 'APU' is selected.
20:21:18 INFO  : 'ps7_init' command is executed.
20:21:18 INFO  : 'ps7_post_config' command is executed.
20:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:18 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:18 INFO  : Memory regions updated for context APU
20:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:18 INFO  : 'con' command is executed.
20:21:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

20:21:18 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
20:21:50 INFO  : Disconnected from the channel tcfchan#6.
20:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:51 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
20:21:51 INFO  : 'jtag frequency' command is executed.
20:21:51 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:51 INFO  : Context for 'APU' is selected.
20:21:51 INFO  : System reset is completed.
20:21:54 INFO  : 'after 3000' command is executed.
20:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
20:21:57 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:21:57 INFO  : Context for 'APU' is selected.
20:21:58 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
20:21:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:58 INFO  : Context for 'APU' is selected.
20:21:59 INFO  : 'ps7_init' command is executed.
20:21:59 INFO  : 'ps7_post_config' command is executed.
20:21:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:59 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:59 INFO  : Memory regions updated for context APU
20:21:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:59 INFO  : 'con' command is executed.
20:21:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

20:21:59 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
20:24:51 INFO  : Disconnected from the channel tcfchan#7.
20:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:53 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
20:24:53 INFO  : 'jtag frequency' command is executed.
20:24:53 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:24:53 INFO  : Context for 'APU' is selected.
20:24:53 INFO  : System reset is completed.
20:24:56 INFO  : 'after 3000' command is executed.
20:24:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
20:24:58 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:24:58 INFO  : Context for 'APU' is selected.
20:25:00 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
20:25:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:00 INFO  : Context for 'APU' is selected.
20:25:00 INFO  : 'ps7_init' command is executed.
20:25:00 INFO  : 'ps7_post_config' command is executed.
20:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:00 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:00 INFO  : Memory regions updated for context APU
20:25:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:00 INFO  : 'con' command is executed.
20:25:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

20:25:00 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
20:33:55 INFO  : Disconnected from the channel tcfchan#8.
20:33:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:56 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
20:33:56 INFO  : 'jtag frequency' command is executed.
20:33:56 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:33:56 INFO  : Context for 'APU' is selected.
20:33:56 INFO  : System reset is completed.
20:33:59 INFO  : 'after 3000' command is executed.
20:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
20:34:01 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:34:01 INFO  : Context for 'APU' is selected.
20:34:03 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
20:34:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:03 INFO  : Context for 'APU' is selected.
20:34:03 INFO  : 'ps7_init' command is executed.
20:34:03 INFO  : 'ps7_post_config' command is executed.
20:34:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:03 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:03 INFO  : Memory regions updated for context APU
20:34:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:03 INFO  : 'con' command is executed.
20:34:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

20:34:03 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
21:00:41 INFO  : Disconnected from the channel tcfchan#9.
21:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:42 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
21:00:42 INFO  : 'jtag frequency' command is executed.
21:00:42 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:42 INFO  : Context for 'APU' is selected.
21:00:42 INFO  : System reset is completed.
21:00:45 INFO  : 'after 3000' command is executed.
21:00:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
21:00:47 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:00:47 INFO  : Context for 'APU' is selected.
21:00:49 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:00:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:49 INFO  : Context for 'APU' is selected.
21:00:49 INFO  : 'ps7_init' command is executed.
21:00:49 INFO  : 'ps7_post_config' command is executed.
21:00:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:49 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:49 INFO  : Memory regions updated for context APU
21:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:50 INFO  : 'con' command is executed.
21:00:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

21:00:50 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
21:31:23 INFO  : Disconnected from the channel tcfchan#10.
21:31:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:25 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
21:31:25 INFO  : 'jtag frequency' command is executed.
21:31:25 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:25 INFO  : Context for 'APU' is selected.
21:31:25 INFO  : System reset is completed.
21:31:28 INFO  : 'after 3000' command is executed.
21:31:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
21:31:30 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:31:30 INFO  : Context for 'APU' is selected.
21:31:31 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:31:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:31 INFO  : Context for 'APU' is selected.
21:31:32 INFO  : 'ps7_init' command is executed.
21:31:32 INFO  : 'ps7_post_config' command is executed.
21:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:32 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:32 INFO  : Memory regions updated for context APU
21:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:32 INFO  : 'con' command is executed.
21:31:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

21:31:32 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
21:32:42 INFO  : Disconnected from the channel tcfchan#11.
21:32:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:43 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
21:32:43 INFO  : 'jtag frequency' command is executed.
21:32:43 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:43 INFO  : Context for 'APU' is selected.
21:32:43 INFO  : System reset is completed.
21:32:46 INFO  : 'after 3000' command is executed.
21:32:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
21:32:48 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:32:48 INFO  : Context for 'APU' is selected.
21:32:50 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:32:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:50 INFO  : Context for 'APU' is selected.
21:32:50 INFO  : 'ps7_init' command is executed.
21:32:50 INFO  : 'ps7_post_config' command is executed.
21:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:50 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:50 INFO  : Memory regions updated for context APU
21:32:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:51 INFO  : 'con' command is executed.
21:32:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

21:32:51 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
21:35:15 INFO  : Disconnected from the channel tcfchan#12.
21:35:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:17 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
21:35:17 INFO  : 'jtag frequency' command is executed.
21:35:17 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:17 INFO  : Context for 'APU' is selected.
21:35:17 INFO  : System reset is completed.
21:35:20 INFO  : 'after 3000' command is executed.
21:35:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
21:35:22 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:35:22 INFO  : Context for 'APU' is selected.
21:35:24 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:24 INFO  : Context for 'APU' is selected.
21:35:24 INFO  : 'ps7_init' command is executed.
21:35:24 INFO  : 'ps7_post_config' command is executed.
21:35:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:24 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:24 INFO  : Memory regions updated for context APU
21:35:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:24 INFO  : 'con' command is executed.
21:35:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

21:35:24 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
21:36:19 INFO  : Disconnected from the channel tcfchan#13.
21:36:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:20 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
21:36:20 INFO  : 'jtag frequency' command is executed.
21:36:20 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:20 INFO  : Context for 'APU' is selected.
21:36:20 INFO  : System reset is completed.
21:36:23 INFO  : 'after 3000' command is executed.
21:36:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
21:36:25 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:36:25 INFO  : Context for 'APU' is selected.
21:36:27 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:36:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:27 INFO  : Context for 'APU' is selected.
21:36:27 INFO  : 'ps7_init' command is executed.
21:36:27 INFO  : 'ps7_post_config' command is executed.
21:36:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:27 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:27 INFO  : Memory regions updated for context APU
21:36:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:27 INFO  : 'con' command is executed.
21:36:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

21:36:27 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
21:36:54 INFO  : Disconnected from the channel tcfchan#14.
21:36:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:56 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
21:36:56 INFO  : 'jtag frequency' command is executed.
21:36:56 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:56 INFO  : Context for 'APU' is selected.
21:36:56 INFO  : System reset is completed.
21:36:59 INFO  : 'after 3000' command is executed.
21:36:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
21:37:01 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:37:01 INFO  : Context for 'APU' is selected.
21:37:03 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:37:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:03 INFO  : Context for 'APU' is selected.
21:37:03 INFO  : 'ps7_init' command is executed.
21:37:03 INFO  : 'ps7_post_config' command is executed.
21:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:03 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:03 INFO  : Memory regions updated for context APU
21:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:03 INFO  : 'con' command is executed.
21:37:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

21:37:03 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
21:38:08 INFO  : Disconnected from the channel tcfchan#15.
21:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:10 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
21:38:10 INFO  : 'jtag frequency' command is executed.
21:38:10 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:10 INFO  : Context for 'APU' is selected.
21:38:10 INFO  : System reset is completed.
21:38:13 INFO  : 'after 3000' command is executed.
21:38:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
21:38:15 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:38:15 INFO  : Context for 'APU' is selected.
21:38:17 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:38:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:17 INFO  : Context for 'APU' is selected.
21:38:17 INFO  : 'ps7_init' command is executed.
21:38:17 INFO  : 'ps7_post_config' command is executed.
21:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:17 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:17 INFO  : Memory regions updated for context APU
21:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:17 INFO  : 'con' command is executed.
21:38:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

21:38:17 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
21:40:15 INFO  : Disconnected from the channel tcfchan#16.
21:40:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:16 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
21:40:16 INFO  : 'jtag frequency' command is executed.
21:40:16 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:16 INFO  : Context for 'APU' is selected.
21:40:16 INFO  : System reset is completed.
21:40:19 INFO  : 'after 3000' command is executed.
21:40:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
21:40:21 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:40:21 INFO  : Context for 'APU' is selected.
21:40:23 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:40:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:23 INFO  : Context for 'APU' is selected.
21:40:23 INFO  : 'ps7_init' command is executed.
21:40:23 INFO  : 'ps7_post_config' command is executed.
21:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:23 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:23 INFO  : Memory regions updated for context APU
21:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:24 INFO  : 'con' command is executed.
21:40:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

21:40:24 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
21:41:48 INFO  : Disconnected from the channel tcfchan#17.
21:41:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:49 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
21:41:49 INFO  : 'jtag frequency' command is executed.
21:41:49 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:49 INFO  : Context for 'APU' is selected.
21:41:49 INFO  : System reset is completed.
21:41:53 INFO  : 'after 3000' command is executed.
21:41:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
21:41:55 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:41:55 INFO  : Context for 'APU' is selected.
21:41:57 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:41:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:57 INFO  : Context for 'APU' is selected.
21:41:57 INFO  : 'ps7_init' command is executed.
21:41:57 INFO  : 'ps7_post_config' command is executed.
21:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:57 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:57 INFO  : Memory regions updated for context APU
21:41:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:57 INFO  : 'con' command is executed.
21:41:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

21:41:57 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
21:42:26 INFO  : Disconnected from the channel tcfchan#18.
21:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:28 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
21:42:28 INFO  : 'jtag frequency' command is executed.
21:42:28 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:28 INFO  : Context for 'APU' is selected.
21:42:28 INFO  : System reset is completed.
21:42:31 INFO  : 'after 3000' command is executed.
21:42:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
21:42:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:42:33 INFO  : Context for 'APU' is selected.
21:42:35 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
21:42:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:35 INFO  : Context for 'APU' is selected.
21:42:35 INFO  : 'ps7_init' command is executed.
21:42:35 INFO  : 'ps7_post_config' command is executed.
21:42:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:35 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:35 INFO  : Memory regions updated for context APU
21:42:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:35 INFO  : 'con' command is executed.
21:42:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

21:42:35 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:05:18 INFO  : Disconnected from the channel tcfchan#19.
23:05:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:19 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:05:19 INFO  : 'jtag frequency' command is executed.
23:05:19 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:05:19 INFO  : Context for 'APU' is selected.
23:05:19 INFO  : System reset is completed.
23:05:22 INFO  : 'after 3000' command is executed.
23:05:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:05:24 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:05:24 INFO  : Context for 'APU' is selected.
23:05:26 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:05:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:26 INFO  : Context for 'APU' is selected.
23:05:26 INFO  : 'ps7_init' command is executed.
23:05:26 INFO  : 'ps7_post_config' command is executed.
23:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:26 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:26 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:27 INFO  : Memory regions updated for context APU
23:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:27 INFO  : 'con' command is executed.
23:05:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:05:27 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:06:18 INFO  : Disconnected from the channel tcfchan#20.
23:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:19 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:06:19 INFO  : 'jtag frequency' command is executed.
23:06:19 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:19 INFO  : Context for 'APU' is selected.
23:06:20 INFO  : System reset is completed.
23:06:23 INFO  : 'after 3000' command is executed.
23:06:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:06:25 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:06:25 INFO  : Context for 'APU' is selected.
23:06:27 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:06:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:27 INFO  : Context for 'APU' is selected.
23:06:27 INFO  : 'ps7_init' command is executed.
23:06:27 INFO  : 'ps7_post_config' command is executed.
23:06:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:27 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:27 INFO  : Memory regions updated for context APU
23:06:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:27 INFO  : 'con' command is executed.
23:06:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:06:27 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:09:32 INFO  : Disconnected from the channel tcfchan#21.
23:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:33 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:09:33 INFO  : 'jtag frequency' command is executed.
23:09:33 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:09:33 INFO  : Context for 'APU' is selected.
23:09:33 INFO  : System reset is completed.
23:09:36 INFO  : 'after 3000' command is executed.
23:09:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:09:38 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:09:38 INFO  : Context for 'APU' is selected.
23:09:40 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:09:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:40 INFO  : Context for 'APU' is selected.
23:09:40 INFO  : 'ps7_init' command is executed.
23:09:40 INFO  : 'ps7_post_config' command is executed.
23:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:40 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:40 INFO  : Memory regions updated for context APU
23:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:40 INFO  : 'con' command is executed.
23:09:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:09:40 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:10:46 INFO  : Disconnected from the channel tcfchan#22.
23:10:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:47 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:10:47 INFO  : 'jtag frequency' command is executed.
23:10:47 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:47 INFO  : Context for 'APU' is selected.
23:10:47 INFO  : System reset is completed.
23:10:50 INFO  : 'after 3000' command is executed.
23:10:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:10:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:10:53 INFO  : Context for 'APU' is selected.
23:10:54 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:10:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:54 INFO  : Context for 'APU' is selected.
23:10:54 INFO  : 'ps7_init' command is executed.
23:10:54 INFO  : 'ps7_post_config' command is executed.
23:10:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:55 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:55 INFO  : Memory regions updated for context APU
23:10:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:55 INFO  : 'con' command is executed.
23:10:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:10:55 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:18:33 INFO  : Disconnected from the channel tcfchan#23.
23:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:34 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:18:34 INFO  : 'jtag frequency' command is executed.
23:18:34 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:18:34 INFO  : Context for 'APU' is selected.
23:18:34 INFO  : System reset is completed.
23:18:37 INFO  : 'after 3000' command is executed.
23:18:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:18:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:18:40 INFO  : Context for 'APU' is selected.
23:18:41 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:18:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:41 INFO  : Context for 'APU' is selected.
23:18:42 INFO  : 'ps7_init' command is executed.
23:18:42 INFO  : 'ps7_post_config' command is executed.
23:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:42 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:42 INFO  : Memory regions updated for context APU
23:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:42 INFO  : 'con' command is executed.
23:18:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:18:42 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:19:20 INFO  : Disconnected from the channel tcfchan#24.
23:19:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:21 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:19:21 INFO  : 'jtag frequency' command is executed.
23:19:21 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:19:21 INFO  : Context for 'APU' is selected.
23:19:21 INFO  : System reset is completed.
23:19:24 INFO  : 'after 3000' command is executed.
23:19:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:19:27 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:19:27 INFO  : Context for 'APU' is selected.
23:19:28 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:19:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:28 INFO  : Context for 'APU' is selected.
23:19:29 INFO  : 'ps7_init' command is executed.
23:19:29 INFO  : 'ps7_post_config' command is executed.
23:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:29 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:29 INFO  : Memory regions updated for context APU
23:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:29 INFO  : 'con' command is executed.
23:19:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:19:29 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:25:29 INFO  : Disconnected from the channel tcfchan#25.
23:25:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:30 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:25:30 INFO  : 'jtag frequency' command is executed.
23:25:30 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:30 INFO  : Context for 'APU' is selected.
23:25:30 INFO  : System reset is completed.
23:25:33 INFO  : 'after 3000' command is executed.
23:25:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:25:35 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:25:35 INFO  : Context for 'APU' is selected.
23:25:37 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:25:37 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:37 INFO  : Context for 'APU' is selected.
23:25:37 INFO  : 'ps7_init' command is executed.
23:25:37 INFO  : 'ps7_post_config' command is executed.
23:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:37 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:38 INFO  : Memory regions updated for context APU
23:25:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:38 INFO  : 'con' command is executed.
23:25:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:25:38 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:27:38 INFO  : Disconnected from the channel tcfchan#26.
23:27:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:39 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:27:39 INFO  : 'jtag frequency' command is executed.
23:27:39 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:27:39 INFO  : Context for 'APU' is selected.
23:27:39 INFO  : System reset is completed.
23:27:42 INFO  : 'after 3000' command is executed.
23:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:27:44 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:27:44 INFO  : Context for 'APU' is selected.
23:27:46 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:27:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:46 INFO  : Context for 'APU' is selected.
23:27:46 INFO  : 'ps7_init' command is executed.
23:27:46 INFO  : 'ps7_post_config' command is executed.
23:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:46 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:46 INFO  : Memory regions updated for context APU
23:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:46 INFO  : 'con' command is executed.
23:27:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:27:46 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:28:57 INFO  : Disconnected from the channel tcfchan#27.
23:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:58 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:28:58 INFO  : 'jtag frequency' command is executed.
23:28:58 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:58 INFO  : Context for 'APU' is selected.
23:28:59 INFO  : System reset is completed.
23:29:02 INFO  : 'after 3000' command is executed.
23:29:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:29:04 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:29:04 INFO  : Context for 'APU' is selected.
23:29:05 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:29:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:05 INFO  : Context for 'APU' is selected.
23:29:06 INFO  : 'ps7_init' command is executed.
23:29:06 INFO  : 'ps7_post_config' command is executed.
23:29:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:06 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:06 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:06 INFO  : Memory regions updated for context APU
23:29:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:06 INFO  : 'con' command is executed.
23:29:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:29:06 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:33:58 INFO  : Disconnected from the channel tcfchan#28.
23:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:59 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:33:59 INFO  : 'jtag frequency' command is executed.
23:33:59 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:33:59 INFO  : Context for 'APU' is selected.
23:33:59 INFO  : System reset is completed.
23:34:02 INFO  : 'after 3000' command is executed.
23:34:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:34:05 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:34:05 INFO  : Context for 'APU' is selected.
23:34:06 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:34:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:06 INFO  : Context for 'APU' is selected.
23:34:06 INFO  : 'ps7_init' command is executed.
23:34:06 INFO  : 'ps7_post_config' command is executed.
23:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:07 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:07 INFO  : Memory regions updated for context APU
23:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:07 INFO  : 'con' command is executed.
23:34:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:34:07 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:34:59 INFO  : Disconnected from the channel tcfchan#29.
23:35:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:00 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:35:00 INFO  : 'jtag frequency' command is executed.
23:35:00 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:00 INFO  : Context for 'APU' is selected.
23:35:01 INFO  : System reset is completed.
23:35:04 INFO  : 'after 3000' command is executed.
23:35:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:35:06 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:35:06 INFO  : Context for 'APU' is selected.
23:35:07 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:35:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:07 INFO  : Context for 'APU' is selected.
23:35:08 INFO  : 'ps7_init' command is executed.
23:35:08 INFO  : 'ps7_post_config' command is executed.
23:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:08 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:08 INFO  : Memory regions updated for context APU
23:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:08 INFO  : 'con' command is executed.
23:35:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:35:08 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:35:57 INFO  : Disconnected from the channel tcfchan#30.
23:35:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:58 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:35:58 INFO  : 'jtag frequency' command is executed.
23:35:58 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:58 INFO  : Context for 'APU' is selected.
23:35:58 INFO  : System reset is completed.
23:36:01 INFO  : 'after 3000' command is executed.
23:36:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:36:03 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:36:03 INFO  : Context for 'APU' is selected.
23:36:05 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:36:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:05 INFO  : Context for 'APU' is selected.
23:36:05 INFO  : 'ps7_init' command is executed.
23:36:05 INFO  : 'ps7_post_config' command is executed.
23:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:05 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:05 INFO  : Memory regions updated for context APU
23:36:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:05 INFO  : 'con' command is executed.
23:36:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:36:05 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:37:32 INFO  : Disconnected from the channel tcfchan#31.
23:37:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:33 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:37:33 INFO  : 'jtag frequency' command is executed.
23:37:33 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:37:34 INFO  : Context for 'APU' is selected.
23:37:34 INFO  : System reset is completed.
23:37:37 INFO  : 'after 3000' command is executed.
23:37:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:37:39 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:37:39 INFO  : Context for 'APU' is selected.
23:37:41 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:37:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:41 INFO  : Context for 'APU' is selected.
23:37:41 INFO  : 'ps7_init' command is executed.
23:37:41 INFO  : 'ps7_post_config' command is executed.
23:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:41 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:41 INFO  : Memory regions updated for context APU
23:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:41 INFO  : 'con' command is executed.
23:37:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:37:41 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:38:03 INFO  : Disconnected from the channel tcfchan#32.
23:38:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:04 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:38:04 INFO  : 'jtag frequency' command is executed.
23:38:04 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:04 INFO  : Context for 'APU' is selected.
23:38:05 INFO  : System reset is completed.
23:38:08 INFO  : 'after 3000' command is executed.
23:38:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:38:11 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:38:11 INFO  : Context for 'APU' is selected.
23:38:12 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:38:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:12 INFO  : Context for 'APU' is selected.
23:38:13 INFO  : 'ps7_init' command is executed.
23:38:13 INFO  : 'ps7_post_config' command is executed.
23:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:13 ERROR : Cannot halt processor core, timeout
23:38:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
----------------End of Script----------------

23:38:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:41 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:38:41 INFO  : 'jtag frequency' command is executed.
23:38:41 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:41 INFO  : Context for 'APU' is selected.
23:38:41 INFO  : System reset is completed.
23:38:44 INFO  : 'after 3000' command is executed.
23:38:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:38:47 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:38:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:47 INFO  : Context for 'APU' is selected.
23:38:47 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:38:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:47 INFO  : Context for 'APU' is selected.
23:38:47 INFO  : 'ps7_init' command is executed.
23:38:47 INFO  : 'ps7_post_config' command is executed.
23:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:47 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:47 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:38:47 INFO  : Memory regions updated for context APU
23:38:47 INFO  : 'jtag frequency' command is executed.
23:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:47 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:47 INFO  : 'con' command is executed.
23:38:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:38:47 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:38:47 INFO  : Context for 'APU' is selected.
23:38:48 INFO  : System reset is completed.
23:38:51 INFO  : 'after 3000' command is executed.
23:38:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:38:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:38:53 INFO  : Context for 'APU' is selected.
23:38:53 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:38:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:53 INFO  : Context for 'APU' is selected.
23:38:53 INFO  : 'ps7_init' command is executed.
23:38:53 INFO  : 'ps7_post_config' command is executed.
23:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:53 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:54 INFO  : Memory regions updated for context APU
23:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:54 INFO  : 'con' command is executed.
23:38:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:38:54 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:39:51 INFO  : Disconnected from the channel tcfchan#33.
23:39:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:59 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:39:59 INFO  : 'jtag frequency' command is executed.
23:39:59 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:00 INFO  : Context for 'APU' is selected.
23:40:00 INFO  : System reset is completed.
23:40:03 INFO  : 'after 3000' command is executed.
23:40:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:40:05 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:40:05 INFO  : Context for 'APU' is selected.
23:40:07 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:40:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:07 INFO  : Context for 'APU' is selected.
23:40:07 INFO  : 'ps7_init' command is executed.
23:40:07 INFO  : 'ps7_post_config' command is executed.
23:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:07 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:40:07 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:07 INFO  : 'jtag frequency' command is executed.
23:40:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:07 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:07 INFO  : Context for 'APU' is selected.
23:40:07 INFO  : Memory regions updated for context APU
23:40:07 INFO  : System reset is completed.
23:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:10 INFO  : 'after 3000' command is executed.
23:40:10 INFO  : 'con' command is executed.
23:40:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:40:10 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:40:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:40:13 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:40:13 INFO  : Context for 'APU' is selected.
23:40:13 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:40:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:13 INFO  : Context for 'APU' is selected.
23:40:13 INFO  : 'ps7_init' command is executed.
23:40:13 INFO  : 'ps7_post_config' command is executed.
23:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:13 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:13 INFO  : Memory regions updated for context APU
23:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:13 INFO  : 'con' command is executed.
23:40:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:40:13 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:41:33 INFO  : Disconnected from the channel tcfchan#34.
23:41:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:52 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:41:52 INFO  : 'jtag frequency' command is executed.
23:41:52 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:41:52 INFO  : Context for 'APU' is selected.
23:41:52 INFO  : System reset is completed.
23:41:55 INFO  : 'after 3000' command is executed.
23:41:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:41:58 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:41:58 INFO  : Context for 'APU' is selected.
23:41:59 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:41:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:59 INFO  : Context for 'APU' is selected.
23:41:59 INFO  : 'ps7_init' command is executed.
23:41:59 INFO  : 'ps7_post_config' command is executed.
23:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:59 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:42:00 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:00 INFO  : 'jtag frequency' command is executed.
23:42:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:00 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:42:00 INFO  : Context for 'APU' is selected.
23:42:00 INFO  : Memory regions updated for context APU
23:42:00 INFO  : System reset is completed.
23:42:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:03 INFO  : 'after 3000' command is executed.
23:42:03 INFO  : 'con' command is executed.
23:42:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:42:03 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:42:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:42:05 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:42:05 INFO  : Context for 'APU' is selected.
23:42:05 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:42:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:05 INFO  : Context for 'APU' is selected.
23:42:06 INFO  : 'ps7_init' command is executed.
23:42:06 INFO  : 'ps7_post_config' command is executed.
23:42:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:06 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:06 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:06 INFO  : Memory regions updated for context APU
23:42:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:06 INFO  : 'con' command is executed.
23:42:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:42:06 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:44:18 INFO  : Disconnected from the channel tcfchan#35.
23:44:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:19 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:44:19 INFO  : 'jtag frequency' command is executed.
23:44:19 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:44:19 INFO  : Context for 'APU' is selected.
23:44:19 INFO  : System reset is completed.
23:44:23 INFO  : 'after 3000' command is executed.
23:44:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:44:25 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:44:25 INFO  : Context for 'APU' is selected.
23:44:26 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:26 INFO  : Context for 'APU' is selected.
23:44:27 INFO  : 'ps7_init' command is executed.
23:44:27 INFO  : 'ps7_post_config' command is executed.
23:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:27 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:27 INFO  : Memory regions updated for context APU
23:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:27 INFO  : 'con' command is executed.
23:44:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:44:27 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:46:59 INFO  : Disconnected from the channel tcfchan#36.
23:47:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:07 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:47:07 INFO  : 'jtag frequency' command is executed.
23:47:07 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:07 INFO  : Context for 'APU' is selected.
23:47:07 INFO  : System reset is completed.
23:47:10 INFO  : 'after 3000' command is executed.
23:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:47:12 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:47:13 INFO  : Context for 'APU' is selected.
23:47:14 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:47:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:14 INFO  : Context for 'APU' is selected.
23:47:14 INFO  : 'ps7_init' command is executed.
23:47:14 INFO  : 'ps7_post_config' command is executed.
23:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:15 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:47:15 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:15 INFO  : 'jtag frequency' command is executed.
23:47:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:15 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:15 INFO  : Context for 'APU' is selected.
23:47:15 INFO  : Memory regions updated for context APU
23:47:15 INFO  : System reset is completed.
23:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:18 INFO  : 'after 3000' command is executed.
23:47:18 INFO  : 'con' command is executed.
23:47:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:47:18 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:47:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:47:20 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:47:20 INFO  : Context for 'APU' is selected.
23:47:20 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:47:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:20 INFO  : Context for 'APU' is selected.
23:47:21 INFO  : 'ps7_init' command is executed.
23:47:21 INFO  : 'ps7_post_config' command is executed.
23:47:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:21 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:21 INFO  : Memory regions updated for context APU
23:47:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:21 INFO  : 'con' command is executed.
23:47:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:47:21 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:48:03 INFO  : Disconnected from the channel tcfchan#37.
23:48:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:04 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:48:04 INFO  : 'jtag frequency' command is executed.
23:48:04 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:04 INFO  : Context for 'APU' is selected.
23:48:04 INFO  : System reset is completed.
23:48:07 INFO  : 'after 3000' command is executed.
23:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:48:10 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:48:10 INFO  : Context for 'APU' is selected.
23:48:11 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:48:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:11 INFO  : Context for 'APU' is selected.
23:48:11 INFO  : 'ps7_init' command is executed.
23:48:11 INFO  : 'ps7_post_config' command is executed.
23:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:12 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:12 INFO  : Memory regions updated for context APU
23:48:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:12 INFO  : 'con' command is executed.
23:48:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:48:12 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:48:35 INFO  : Disconnected from the channel tcfchan#38.
23:48:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:36 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:48:36 INFO  : 'jtag frequency' command is executed.
23:48:36 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:36 INFO  : Context for 'APU' is selected.
23:48:36 INFO  : System reset is completed.
23:48:39 INFO  : 'after 3000' command is executed.
23:48:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:48:41 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:48:41 INFO  : Context for 'APU' is selected.
23:48:42 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:48:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:43 INFO  : Context for 'APU' is selected.
23:48:43 INFO  : 'ps7_init' command is executed.
23:48:43 INFO  : 'ps7_post_config' command is executed.
23:48:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:43 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:43 INFO  : Memory regions updated for context APU
23:48:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:43 INFO  : 'con' command is executed.
23:48:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:48:43 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:48:55 INFO  : Disconnected from the channel tcfchan#39.
23:48:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:57 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:48:57 INFO  : 'jtag frequency' command is executed.
23:48:57 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:57 INFO  : Context for 'APU' is selected.
23:48:57 INFO  : System reset is completed.
23:49:00 INFO  : 'after 3000' command is executed.
23:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:49:02 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:49:02 INFO  : Context for 'APU' is selected.
23:49:04 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:49:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:04 INFO  : Context for 'APU' is selected.
23:49:04 INFO  : 'ps7_init' command is executed.
23:49:04 INFO  : 'ps7_post_config' command is executed.
23:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:04 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:04 INFO  : Memory regions updated for context APU
23:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:04 INFO  : 'con' command is executed.
23:49:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:49:04 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:50:03 INFO  : Disconnected from the channel tcfchan#40.
23:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:04 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:50:04 INFO  : 'jtag frequency' command is executed.
23:50:04 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:04 INFO  : Context for 'APU' is selected.
23:50:04 INFO  : System reset is completed.
23:50:07 INFO  : 'after 3000' command is executed.
23:50:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:50:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:50:09 INFO  : Context for 'APU' is selected.
23:50:11 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:50:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:11 INFO  : Context for 'APU' is selected.
23:50:11 INFO  : 'ps7_init' command is executed.
23:50:11 INFO  : 'ps7_post_config' command is executed.
23:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:11 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:11 INFO  : Memory regions updated for context APU
23:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:11 INFO  : 'con' command is executed.
23:50:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:50:11 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:50:22 INFO  : Disconnected from the channel tcfchan#41.
23:50:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:24 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:50:24 INFO  : 'jtag frequency' command is executed.
23:50:24 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:24 INFO  : Context for 'APU' is selected.
23:50:24 INFO  : System reset is completed.
23:50:27 INFO  : 'after 3000' command is executed.
23:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:50:29 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:50:29 INFO  : Context for 'APU' is selected.
23:50:31 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:50:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:31 INFO  : Context for 'APU' is selected.
23:50:31 INFO  : 'ps7_init' command is executed.
23:50:31 INFO  : 'ps7_post_config' command is executed.
23:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:31 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:31 INFO  : Memory regions updated for context APU
23:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:31 INFO  : 'con' command is executed.
23:50:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:50:31 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:56:41 INFO  : Disconnected from the channel tcfchan#42.
23:56:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:56:42 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:56:43 INFO  : 'jtag frequency' command is executed.
23:56:43 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:56:43 INFO  : Context for 'APU' is selected.
23:56:43 INFO  : System reset is completed.
23:56:46 INFO  : 'after 3000' command is executed.
23:56:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:56:48 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:56:48 INFO  : Context for 'APU' is selected.
23:56:49 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:56:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:56:49 INFO  : Context for 'APU' is selected.
23:56:50 INFO  : 'ps7_init' command is executed.
23:56:50 INFO  : 'ps7_post_config' command is executed.
23:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:50 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:56:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:56:50 INFO  : Memory regions updated for context APU
23:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:56:50 INFO  : 'con' command is executed.
23:56:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:56:50 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:57:45 INFO  : Disconnected from the channel tcfchan#43.
23:57:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:46 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:57:46 INFO  : 'jtag frequency' command is executed.
23:57:46 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:46 INFO  : Context for 'APU' is selected.
23:57:46 INFO  : System reset is completed.
23:57:49 INFO  : 'after 3000' command is executed.
23:57:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:57:52 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:57:52 INFO  : Context for 'APU' is selected.
23:57:53 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:57:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:53 INFO  : Context for 'APU' is selected.
23:57:53 INFO  : 'ps7_init' command is executed.
23:57:53 INFO  : 'ps7_post_config' command is executed.
23:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:54 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:54 INFO  : Memory regions updated for context APU
23:57:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:54 INFO  : 'con' command is executed.
23:57:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:57:54 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:02:27 INFO  : Disconnected from the channel tcfchan#44.
00:02:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:28 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:02:28 INFO  : 'jtag frequency' command is executed.
00:02:28 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:02:28 INFO  : Context for 'APU' is selected.
00:02:28 INFO  : System reset is completed.
00:02:31 INFO  : 'after 3000' command is executed.
00:02:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:02:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:02:33 INFO  : Context for 'APU' is selected.
00:02:35 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:02:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:35 INFO  : Context for 'APU' is selected.
00:02:35 INFO  : 'ps7_init' command is executed.
00:02:35 INFO  : 'ps7_post_config' command is executed.
00:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:35 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:35 INFO  : Memory regions updated for context APU
00:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:36 INFO  : 'con' command is executed.
00:02:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:02:36 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:05:02 INFO  : Disconnected from the channel tcfchan#45.
00:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:03 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:05:03 INFO  : 'jtag frequency' command is executed.
00:05:03 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:05:03 INFO  : Context for 'APU' is selected.
00:05:04 INFO  : System reset is completed.
00:05:07 INFO  : 'after 3000' command is executed.
00:05:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:05:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:05:09 INFO  : Context for 'APU' is selected.
00:05:10 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:05:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:10 INFO  : Context for 'APU' is selected.
00:05:11 INFO  : 'ps7_init' command is executed.
00:05:11 INFO  : 'ps7_post_config' command is executed.
00:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:11 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:11 INFO  : Memory regions updated for context APU
00:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:11 INFO  : 'con' command is executed.
00:05:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:05:11 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:06:25 INFO  : Disconnected from the channel tcfchan#46.
00:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:26 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:06:26 INFO  : 'jtag frequency' command is executed.
00:06:26 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:26 INFO  : Context for 'APU' is selected.
00:06:26 INFO  : System reset is completed.
00:06:29 INFO  : 'after 3000' command is executed.
00:06:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:06:32 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:06:32 INFO  : Context for 'APU' is selected.
00:06:33 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:06:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:33 INFO  : Context for 'APU' is selected.
00:06:33 INFO  : 'ps7_init' command is executed.
00:06:33 INFO  : 'ps7_post_config' command is executed.
00:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:33 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:34 INFO  : Memory regions updated for context APU
00:06:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:34 INFO  : 'con' command is executed.
00:06:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:06:34 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:14:48 INFO  : Disconnected from the channel tcfchan#47.
00:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:49 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:14:49 INFO  : 'jtag frequency' command is executed.
00:14:49 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:14:49 INFO  : Context for 'APU' is selected.
00:14:49 INFO  : System reset is completed.
00:14:52 INFO  : 'after 3000' command is executed.
00:14:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:14:55 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:14:55 INFO  : Context for 'APU' is selected.
00:14:56 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:14:56 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:56 INFO  : Context for 'APU' is selected.
00:14:56 INFO  : 'ps7_init' command is executed.
00:14:56 INFO  : 'ps7_post_config' command is executed.
00:14:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:57 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:57 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:57 INFO  : Memory regions updated for context APU
00:14:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:57 INFO  : 'con' command is executed.
00:14:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:14:57 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:15:34 INFO  : Disconnected from the channel tcfchan#48.
00:15:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:35 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:15:35 INFO  : 'jtag frequency' command is executed.
00:15:35 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:35 INFO  : Context for 'APU' is selected.
00:15:35 INFO  : System reset is completed.
00:15:38 INFO  : 'after 3000' command is executed.
00:15:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:15:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:15:40 INFO  : Context for 'APU' is selected.
00:15:42 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:15:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:42 INFO  : Context for 'APU' is selected.
00:15:42 INFO  : 'ps7_init' command is executed.
00:15:42 INFO  : 'ps7_post_config' command is executed.
00:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:42 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:42 INFO  : Memory regions updated for context APU
00:15:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:43 INFO  : 'con' command is executed.
00:15:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:15:43 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:18:18 INFO  : Disconnected from the channel tcfchan#49.
00:18:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:19 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:18:19 INFO  : 'jtag frequency' command is executed.
00:18:19 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:18:19 INFO  : Context for 'APU' is selected.
00:18:19 INFO  : System reset is completed.
00:18:22 INFO  : 'after 3000' command is executed.
00:18:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:18:24 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:18:25 INFO  : Context for 'APU' is selected.
00:18:26 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:18:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:26 INFO  : Context for 'APU' is selected.
00:18:26 INFO  : 'ps7_init' command is executed.
00:18:26 INFO  : 'ps7_post_config' command is executed.
00:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:26 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:27 INFO  : Memory regions updated for context APU
00:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:27 INFO  : 'con' command is executed.
00:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:18:27 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:19:00 INFO  : Disconnected from the channel tcfchan#50.
00:19:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:01 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:19:01 INFO  : 'jtag frequency' command is executed.
00:19:01 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:19:01 INFO  : Context for 'APU' is selected.
00:19:02 INFO  : System reset is completed.
00:19:05 INFO  : 'after 3000' command is executed.
00:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:19:07 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:19:07 INFO  : Context for 'APU' is selected.
00:19:08 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:19:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:08 INFO  : Context for 'APU' is selected.
00:19:09 INFO  : 'ps7_init' command is executed.
00:19:09 INFO  : 'ps7_post_config' command is executed.
00:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:09 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:09 INFO  : Memory regions updated for context APU
00:19:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:09 INFO  : 'con' command is executed.
00:19:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:19:09 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:22:44 INFO  : Disconnected from the channel tcfchan#51.
00:22:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:45 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:22:45 INFO  : 'jtag frequency' command is executed.
00:22:45 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:45 INFO  : Context for 'APU' is selected.
00:22:45 INFO  : System reset is completed.
00:22:48 INFO  : 'after 3000' command is executed.
00:22:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:22:50 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:22:50 INFO  : Context for 'APU' is selected.
00:22:52 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:22:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:52 INFO  : Context for 'APU' is selected.
00:22:52 INFO  : 'ps7_init' command is executed.
00:22:52 INFO  : 'ps7_post_config' command is executed.
00:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:52 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:52 INFO  : Memory regions updated for context APU
00:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:52 INFO  : 'con' command is executed.
00:22:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:22:52 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:23:07 INFO  : Disconnected from the channel tcfchan#52.
00:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:09 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:23:09 INFO  : 'jtag frequency' command is executed.
00:23:09 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:09 INFO  : Context for 'APU' is selected.
00:23:09 INFO  : System reset is completed.
00:23:12 INFO  : 'after 3000' command is executed.
00:23:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:23:14 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:23:14 INFO  : Context for 'APU' is selected.
00:23:16 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:23:16 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:16 INFO  : Context for 'APU' is selected.
00:23:16 INFO  : 'ps7_init' command is executed.
00:23:16 INFO  : 'ps7_post_config' command is executed.
00:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:16 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:16 INFO  : Memory regions updated for context APU
00:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:16 INFO  : 'con' command is executed.
00:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:23:16 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:26:18 INFO  : Disconnected from the channel tcfchan#53.
00:26:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:19 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:26:19 INFO  : 'jtag frequency' command is executed.
00:26:19 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:19 INFO  : Context for 'APU' is selected.
00:26:19 INFO  : System reset is completed.
00:26:22 INFO  : 'after 3000' command is executed.
00:26:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:26:25 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:26:25 INFO  : Context for 'APU' is selected.
00:26:26 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:26:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:26 INFO  : Context for 'APU' is selected.
00:26:26 INFO  : 'ps7_init' command is executed.
00:26:26 INFO  : 'ps7_post_config' command is executed.
00:26:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:27 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:27 INFO  : Memory regions updated for context APU
00:26:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:27 INFO  : 'con' command is executed.
00:26:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:26:27 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:27:14 INFO  : Disconnected from the channel tcfchan#54.
00:27:30 INFO  : Registering command handlers for SDK TCF services
00:27:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
00:27:33 INFO  : XSCT server has started successfully.
00:27:33 INFO  : Successfully done setting XSCT server connection channel  
00:27:33 INFO  : Successfully done setting SDK workspace  
00:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:08 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:30:08 INFO  : 'jtag frequency' command is executed.
00:30:08 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:08 INFO  : Context for 'APU' is selected.
00:30:08 INFO  : System reset is completed.
00:30:11 INFO  : 'after 3000' command is executed.
00:30:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:30:13 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:30:14 INFO  : Context for 'APU' is selected.
00:30:14 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:30:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:30:14 INFO  : Context for 'APU' is selected.
00:30:14 INFO  : 'ps7_init' command is executed.
00:30:14 INFO  : 'ps7_post_config' command is executed.
00:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:14 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:30:14 INFO  : Memory regions updated for context APU
00:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:14 INFO  : 'con' command is executed.
00:30:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:30:14 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:33:16 INFO  : Disconnected from the channel tcfchan#1.
00:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:17 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:33:17 INFO  : 'jtag frequency' command is executed.
00:33:17 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:17 INFO  : Context for 'APU' is selected.
00:33:17 INFO  : System reset is completed.
00:33:20 INFO  : 'after 3000' command is executed.
00:33:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:33:23 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:33:23 INFO  : Context for 'APU' is selected.
00:33:24 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:33:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:24 INFO  : Context for 'APU' is selected.
00:33:25 INFO  : 'ps7_init' command is executed.
00:33:25 INFO  : 'ps7_post_config' command is executed.
00:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:25 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:25 INFO  : Memory regions updated for context APU
00:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:25 INFO  : 'con' command is executed.
00:33:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:33:25 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:36:01 INFO  : Disconnected from the channel tcfchan#2.
00:36:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:02 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:36:02 INFO  : 'jtag frequency' command is executed.
00:36:02 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:02 INFO  : Context for 'APU' is selected.
00:36:02 INFO  : System reset is completed.
00:36:05 INFO  : 'after 3000' command is executed.
00:36:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:36:07 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:36:07 INFO  : Context for 'APU' is selected.
00:36:09 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:36:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:09 INFO  : Context for 'APU' is selected.
00:36:09 INFO  : 'ps7_init' command is executed.
00:36:09 INFO  : 'ps7_post_config' command is executed.
00:36:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:09 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:09 INFO  : Memory regions updated for context APU
00:36:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:09 INFO  : 'con' command is executed.
00:36:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:36:09 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:37:26 INFO  : Disconnected from the channel tcfchan#3.
00:37:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:27 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:37:27 INFO  : 'jtag frequency' command is executed.
00:37:27 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:37:27 INFO  : Context for 'APU' is selected.
00:37:27 INFO  : System reset is completed.
00:37:30 INFO  : 'after 3000' command is executed.
00:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:37:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:37:33 INFO  : Context for 'APU' is selected.
00:37:34 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:37:34 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:34 INFO  : Context for 'APU' is selected.
00:37:35 INFO  : 'ps7_init' command is executed.
00:37:35 INFO  : 'ps7_post_config' command is executed.
00:37:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:35 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:35 INFO  : Memory regions updated for context APU
00:37:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:35 INFO  : 'con' command is executed.
00:37:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:37:35 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:39:25 INFO  : Disconnected from the channel tcfchan#4.
00:39:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:39:26 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:39:26 INFO  : 'jtag frequency' command is executed.
00:39:26 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:39:26 INFO  : Context for 'APU' is selected.
00:39:26 INFO  : System reset is completed.
00:39:29 INFO  : 'after 3000' command is executed.
00:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:39:32 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:39:32 INFO  : Context for 'APU' is selected.
00:39:33 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:39:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:39:33 INFO  : Context for 'APU' is selected.
00:39:33 INFO  : 'ps7_init' command is executed.
00:39:33 INFO  : 'ps7_post_config' command is executed.
00:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:34 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:39:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:39:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:39:34 INFO  : Memory regions updated for context APU
00:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:39:34 INFO  : 'con' command is executed.
00:39:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:39:34 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:41:28 INFO  : Disconnected from the channel tcfchan#5.
00:41:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:29 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:41:29 INFO  : 'jtag frequency' command is executed.
00:41:29 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:29 INFO  : Context for 'APU' is selected.
00:41:29 INFO  : System reset is completed.
00:41:32 INFO  : 'after 3000' command is executed.
00:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:41:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:41:34 INFO  : Context for 'APU' is selected.
00:41:36 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:41:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:36 INFO  : Context for 'APU' is selected.
00:41:36 INFO  : 'ps7_init' command is executed.
00:41:36 INFO  : 'ps7_post_config' command is executed.
00:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:36 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:36 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:36 INFO  : Memory regions updated for context APU
00:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:36 INFO  : 'con' command is executed.
00:41:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:41:36 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:44:49 INFO  : Disconnected from the channel tcfchan#6.
00:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:50 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:44:50 INFO  : 'jtag frequency' command is executed.
00:44:50 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:50 INFO  : Context for 'APU' is selected.
00:44:50 INFO  : System reset is completed.
00:44:53 INFO  : 'after 3000' command is executed.
00:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:44:55 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:44:56 INFO  : Context for 'APU' is selected.
00:44:57 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:57 INFO  : Context for 'APU' is selected.
00:44:57 INFO  : 'ps7_init' command is executed.
00:44:57 INFO  : 'ps7_post_config' command is executed.
00:44:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:58 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:58 INFO  : Memory regions updated for context APU
00:44:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:58 INFO  : 'con' command is executed.
00:44:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:44:58 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:48:25 INFO  : Disconnected from the channel tcfchan#7.
00:48:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:48:27 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:48:27 INFO  : 'jtag frequency' command is executed.
00:48:27 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:48:27 INFO  : Context for 'APU' is selected.
00:48:27 INFO  : System reset is completed.
00:48:30 INFO  : 'after 3000' command is executed.
00:48:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:48:32 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:48:32 INFO  : Context for 'APU' is selected.
00:48:34 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:48:34 INFO  : 'configparams force-mem-access 1' command is executed.
00:48:34 INFO  : Context for 'APU' is selected.
00:48:34 INFO  : 'ps7_init' command is executed.
00:48:34 INFO  : 'ps7_post_config' command is executed.
00:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:34 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:48:34 INFO  : 'configparams force-mem-access 0' command is executed.
00:48:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:48:34 INFO  : Memory regions updated for context APU
00:48:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:34 INFO  : 'con' command is executed.
00:48:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:48:34 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:48:55 INFO  : Disconnected from the channel tcfchan#8.
00:48:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:48:57 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:48:57 INFO  : 'jtag frequency' command is executed.
00:48:57 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:48:57 INFO  : Context for 'APU' is selected.
00:48:57 INFO  : System reset is completed.
00:49:00 INFO  : 'after 3000' command is executed.
00:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:49:02 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:49:02 INFO  : Context for 'APU' is selected.
00:49:04 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:49:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:49:04 INFO  : Context for 'APU' is selected.
00:49:04 INFO  : 'ps7_init' command is executed.
00:49:04 INFO  : 'ps7_post_config' command is executed.
00:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:04 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:49:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:49:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:49:04 INFO  : Memory regions updated for context APU
00:49:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:04 INFO  : 'con' command is executed.
00:49:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:49:04 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:52:21 INFO  : Disconnected from the channel tcfchan#9.
00:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:23 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:52:23 INFO  : 'jtag frequency' command is executed.
00:52:23 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:23 INFO  : Context for 'APU' is selected.
00:52:23 INFO  : System reset is completed.
00:52:26 INFO  : 'after 3000' command is executed.
00:52:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:52:28 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:52:28 INFO  : Context for 'APU' is selected.
00:52:30 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:52:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:30 INFO  : Context for 'APU' is selected.
00:52:30 INFO  : 'ps7_init' command is executed.
00:52:30 INFO  : 'ps7_post_config' command is executed.
00:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:30 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:30 INFO  : Memory regions updated for context APU
00:52:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:30 INFO  : 'con' command is executed.
00:52:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:52:30 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:59:25 INFO  : Disconnected from the channel tcfchan#10.
00:59:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:26 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:59:26 INFO  : 'jtag frequency' command is executed.
00:59:26 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:59:26 INFO  : Context for 'APU' is selected.
00:59:26 INFO  : System reset is completed.
00:59:29 INFO  : 'after 3000' command is executed.
00:59:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:59:32 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:59:32 INFO  : Context for 'APU' is selected.
00:59:33 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:59:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:59:33 INFO  : Context for 'APU' is selected.
00:59:33 INFO  : 'ps7_init' command is executed.
00:59:33 INFO  : 'ps7_post_config' command is executed.
00:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:33 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:59:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:59:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:59:33 INFO  : Memory regions updated for context APU
00:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:34 INFO  : 'con' command is executed.
00:59:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:59:34 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:00:39 INFO  : Disconnected from the channel tcfchan#11.
01:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:00:40 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:00:40 INFO  : 'jtag frequency' command is executed.
01:00:40 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:00:40 INFO  : Context for 'APU' is selected.
01:00:41 INFO  : System reset is completed.
01:00:44 INFO  : 'after 3000' command is executed.
01:00:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:00:46 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:00:46 INFO  : Context for 'APU' is selected.
01:00:48 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:00:48 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:48 INFO  : Context for 'APU' is selected.
01:00:48 INFO  : 'ps7_init' command is executed.
01:00:48 INFO  : 'ps7_post_config' command is executed.
01:00:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:48 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:48 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:48 INFO  : Memory regions updated for context APU
01:00:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:48 INFO  : 'con' command is executed.
01:00:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:00:48 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:05:41 INFO  : Disconnected from the channel tcfchan#12.
01:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:05:42 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:05:42 INFO  : 'jtag frequency' command is executed.
01:05:42 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:05:42 INFO  : Context for 'APU' is selected.
01:05:43 INFO  : System reset is completed.
01:05:46 INFO  : 'after 3000' command is executed.
01:05:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:05:48 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:05:48 INFO  : Context for 'APU' is selected.
01:05:49 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:05:49 INFO  : 'configparams force-mem-access 1' command is executed.
01:05:49 INFO  : Context for 'APU' is selected.
01:05:49 INFO  : 'ps7_init' command is executed.
01:05:49 INFO  : 'ps7_post_config' command is executed.
01:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:50 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:05:50 INFO  : 'configparams force-mem-access 0' command is executed.
01:05:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:05:50 INFO  : Memory regions updated for context APU
01:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:05:50 INFO  : 'con' command is executed.
01:05:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:05:50 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:07:12 INFO  : Disconnected from the channel tcfchan#13.
01:07:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:13 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:07:13 INFO  : 'jtag frequency' command is executed.
01:07:13 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:07:13 INFO  : Context for 'APU' is selected.
01:07:13 INFO  : System reset is completed.
01:07:16 INFO  : 'after 3000' command is executed.
01:07:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:07:19 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:07:19 INFO  : Context for 'APU' is selected.
01:07:20 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:07:20 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:20 INFO  : Context for 'APU' is selected.
01:07:20 INFO  : 'ps7_init' command is executed.
01:07:20 INFO  : 'ps7_post_config' command is executed.
01:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:20 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:20 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:20 INFO  : Memory regions updated for context APU
01:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:21 INFO  : 'con' command is executed.
01:07:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:07:21 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:08:37 INFO  : Disconnected from the channel tcfchan#14.
01:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:38 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:08:38 INFO  : 'jtag frequency' command is executed.
01:08:38 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:08:38 INFO  : Context for 'APU' is selected.
01:08:38 INFO  : System reset is completed.
01:08:41 INFO  : 'after 3000' command is executed.
01:08:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:08:43 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:08:43 INFO  : Context for 'APU' is selected.
01:08:45 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:08:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:45 INFO  : Context for 'APU' is selected.
01:08:45 INFO  : 'ps7_init' command is executed.
01:08:45 INFO  : 'ps7_post_config' command is executed.
01:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:45 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:08:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:08:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:08:45 INFO  : Memory regions updated for context APU
01:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:45 INFO  : 'con' command is executed.
01:08:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:08:45 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:10:26 INFO  : Disconnected from the channel tcfchan#15.
01:10:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:10:27 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:10:27 INFO  : 'jtag frequency' command is executed.
01:10:27 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:10:27 INFO  : Context for 'APU' is selected.
01:10:27 INFO  : System reset is completed.
01:10:30 INFO  : 'after 3000' command is executed.
01:10:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:10:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:10:33 INFO  : Context for 'APU' is selected.
01:10:34 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:10:34 INFO  : 'configparams force-mem-access 1' command is executed.
01:10:34 INFO  : Context for 'APU' is selected.
01:10:34 INFO  : 'ps7_init' command is executed.
01:10:34 INFO  : 'ps7_post_config' command is executed.
01:10:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:34 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:10:34 INFO  : 'configparams force-mem-access 0' command is executed.
01:10:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:10:35 INFO  : Memory regions updated for context APU
01:10:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:35 INFO  : 'con' command is executed.
01:10:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:10:35 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:11:21 INFO  : Disconnected from the channel tcfchan#16.
01:11:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:23 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:11:23 INFO  : 'jtag frequency' command is executed.
01:11:23 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:11:23 INFO  : Context for 'APU' is selected.
01:11:23 INFO  : System reset is completed.
01:11:26 INFO  : 'after 3000' command is executed.
01:11:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:11:28 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:11:28 INFO  : Context for 'APU' is selected.
01:11:29 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:11:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:30 INFO  : Context for 'APU' is selected.
01:11:30 INFO  : 'ps7_init' command is executed.
01:11:30 INFO  : 'ps7_post_config' command is executed.
01:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:30 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:11:30 INFO  : 'configparams force-mem-access 0' command is executed.
01:11:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:30 INFO  : Memory regions updated for context APU
01:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:30 INFO  : 'con' command is executed.
01:11:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:11:30 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:13:52 INFO  : Disconnected from the channel tcfchan#17.
01:13:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:53 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:13:53 INFO  : 'jtag frequency' command is executed.
01:13:53 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:13:53 INFO  : Context for 'APU' is selected.
01:13:53 INFO  : System reset is completed.
01:13:56 INFO  : 'after 3000' command is executed.
01:13:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:13:58 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:13:58 INFO  : Context for 'APU' is selected.
01:14:00 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:14:00 INFO  : 'configparams force-mem-access 1' command is executed.
01:14:00 INFO  : Context for 'APU' is selected.
01:14:00 INFO  : 'ps7_init' command is executed.
01:14:00 INFO  : 'ps7_post_config' command is executed.
01:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:00 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:14:00 INFO  : 'configparams force-mem-access 0' command is executed.
01:14:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:14:00 INFO  : Memory regions updated for context APU
01:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:14:00 INFO  : 'con' command is executed.
01:14:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:14:00 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:15:12 INFO  : Disconnected from the channel tcfchan#18.
01:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:14 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:15:14 INFO  : 'jtag frequency' command is executed.
01:15:14 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:15:14 INFO  : Context for 'APU' is selected.
01:15:14 INFO  : System reset is completed.
01:15:17 INFO  : 'after 3000' command is executed.
01:15:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:15:19 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:15:19 INFO  : Context for 'APU' is selected.
01:15:21 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:21 INFO  : Context for 'APU' is selected.
01:15:21 INFO  : 'ps7_init' command is executed.
01:15:21 INFO  : 'ps7_post_config' command is executed.
01:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:21 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:15:21 INFO  : Memory regions updated for context APU
01:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:21 INFO  : 'con' command is executed.
01:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:15:21 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:16:14 INFO  : Disconnected from the channel tcfchan#19.
01:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:15 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:16:15 INFO  : 'jtag frequency' command is executed.
01:16:15 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:16:15 INFO  : Context for 'APU' is selected.
01:16:15 INFO  : System reset is completed.
01:16:18 INFO  : 'after 3000' command is executed.
01:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:16:21 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:16:21 INFO  : Context for 'APU' is selected.
01:16:22 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:16:22 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:23 INFO  : Context for 'APU' is selected.
01:16:23 INFO  : 'ps7_init' command is executed.
01:16:23 INFO  : 'ps7_post_config' command is executed.
01:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:23 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:23 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:23 INFO  : Memory regions updated for context APU
01:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:23 INFO  : 'con' command is executed.
01:16:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:16:23 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:28:34 INFO  : Disconnected from the channel tcfchan#20.
01:28:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:35 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:28:35 INFO  : 'jtag frequency' command is executed.
01:28:35 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:28:35 INFO  : Context for 'APU' is selected.
01:28:36 INFO  : System reset is completed.
01:28:39 INFO  : 'after 3000' command is executed.
01:28:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:28:41 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:28:41 INFO  : Context for 'APU' is selected.
01:28:42 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:28:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:42 INFO  : Context for 'APU' is selected.
01:28:43 INFO  : 'ps7_init' command is executed.
01:28:43 INFO  : 'ps7_post_config' command is executed.
01:28:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:43 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:28:43 INFO  : 'configparams force-mem-access 0' command is executed.
01:28:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:28:43 INFO  : Memory regions updated for context APU
01:28:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:43 INFO  : 'con' command is executed.
01:28:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:28:43 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:29:22 INFO  : Disconnected from the channel tcfchan#21.
01:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:23 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:29:23 INFO  : 'jtag frequency' command is executed.
01:29:23 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:29:23 INFO  : Context for 'APU' is selected.
01:29:23 INFO  : System reset is completed.
01:29:26 INFO  : 'after 3000' command is executed.
01:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:29:29 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:29:29 INFO  : Context for 'APU' is selected.
01:29:30 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:29:30 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:30 INFO  : Context for 'APU' is selected.
01:29:30 INFO  : 'ps7_init' command is executed.
01:29:30 INFO  : 'ps7_post_config' command is executed.
01:29:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:30 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:30 INFO  : Memory regions updated for context APU
01:29:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:31 INFO  : 'con' command is executed.
01:29:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:29:31 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:32:34 INFO  : Disconnected from the channel tcfchan#22.
01:32:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:35 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:32:35 INFO  : 'jtag frequency' command is executed.
01:32:35 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:32:35 INFO  : Context for 'APU' is selected.
01:32:35 INFO  : System reset is completed.
01:32:38 INFO  : 'after 3000' command is executed.
01:32:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:32:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:32:41 INFO  : Context for 'APU' is selected.
01:32:42 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:32:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:42 INFO  : Context for 'APU' is selected.
01:32:42 INFO  : 'ps7_init' command is executed.
01:32:42 INFO  : 'ps7_post_config' command is executed.
01:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:42 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:32:42 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:43 INFO  : Memory regions updated for context APU
01:32:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:43 INFO  : 'con' command is executed.
01:32:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:32:43 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:37:53 INFO  : Disconnected from the channel tcfchan#23.
01:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:54 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:37:54 INFO  : 'jtag frequency' command is executed.
01:37:54 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:37:54 INFO  : Context for 'APU' is selected.
01:37:54 INFO  : System reset is completed.
01:37:58 INFO  : 'after 3000' command is executed.
01:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:38:00 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:38:00 INFO  : Context for 'APU' is selected.
01:38:01 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:38:01 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:01 INFO  : Context for 'APU' is selected.
01:38:01 INFO  : 'ps7_init' command is executed.
01:38:01 INFO  : 'ps7_post_config' command is executed.
01:38:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:02 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:02 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:02 INFO  : Memory regions updated for context APU
01:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:02 INFO  : 'con' command is executed.
01:38:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:38:02 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:38:55 INFO  : Disconnected from the channel tcfchan#24.
01:38:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:56 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:38:56 INFO  : 'jtag frequency' command is executed.
01:38:56 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:38:56 INFO  : Context for 'APU' is selected.
01:38:56 INFO  : System reset is completed.
01:38:59 INFO  : 'after 3000' command is executed.
01:38:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:39:01 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:39:01 INFO  : Context for 'APU' is selected.
01:39:03 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:39:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:39:03 INFO  : Context for 'APU' is selected.
01:39:03 INFO  : 'ps7_init' command is executed.
01:39:03 INFO  : 'ps7_post_config' command is executed.
01:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:03 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:39:03 INFO  : 'configparams force-mem-access 0' command is executed.
01:39:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:39:03 INFO  : Memory regions updated for context APU
01:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:03 INFO  : 'con' command is executed.
01:39:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:39:03 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:39:31 INFO  : Disconnected from the channel tcfchan#25.
01:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:39:32 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:39:32 INFO  : 'jtag frequency' command is executed.
01:39:32 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:39:32 INFO  : Context for 'APU' is selected.
01:39:32 INFO  : System reset is completed.
01:39:35 INFO  : 'after 3000' command is executed.
01:39:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:39:38 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:39:38 INFO  : Context for 'APU' is selected.
01:39:39 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:39:39 INFO  : 'configparams force-mem-access 1' command is executed.
01:39:39 INFO  : Context for 'APU' is selected.
01:39:39 INFO  : 'ps7_init' command is executed.
01:39:39 INFO  : 'ps7_post_config' command is executed.
01:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:39 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:39:39 INFO  : 'configparams force-mem-access 0' command is executed.
01:39:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:39:39 INFO  : Memory regions updated for context APU
01:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:39 INFO  : 'con' command is executed.
01:39:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:39:39 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:39:55 INFO  : Disconnected from the channel tcfchan#26.
01:39:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:39:56 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:39:56 INFO  : 'jtag frequency' command is executed.
01:39:56 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:39:56 INFO  : Context for 'APU' is selected.
01:39:56 INFO  : System reset is completed.
01:39:59 INFO  : 'after 3000' command is executed.
01:39:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:40:02 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:40:02 INFO  : Context for 'APU' is selected.
01:40:03 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:40:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:40:03 INFO  : Context for 'APU' is selected.
01:40:03 INFO  : 'ps7_init' command is executed.
01:40:03 INFO  : 'ps7_post_config' command is executed.
01:40:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:03 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:40:03 INFO  : 'configparams force-mem-access 0' command is executed.
01:40:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:40:04 INFO  : Memory regions updated for context APU
01:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:40:04 INFO  : 'con' command is executed.
01:40:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:40:04 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:41:43 INFO  : Disconnected from the channel tcfchan#27.
01:41:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:41:44 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:41:44 INFO  : 'jtag frequency' command is executed.
01:41:44 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:41:44 INFO  : Context for 'APU' is selected.
01:41:44 INFO  : System reset is completed.
01:41:47 INFO  : 'after 3000' command is executed.
01:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:41:49 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:41:49 INFO  : Context for 'APU' is selected.
01:41:51 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:41:51 INFO  : 'configparams force-mem-access 1' command is executed.
01:41:51 INFO  : Context for 'APU' is selected.
01:41:51 INFO  : 'ps7_init' command is executed.
01:41:51 INFO  : 'ps7_post_config' command is executed.
01:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:41:51 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:41:51 INFO  : 'configparams force-mem-access 0' command is executed.
01:41:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:41:51 INFO  : Memory regions updated for context APU
01:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:41:51 INFO  : 'con' command is executed.
01:41:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:41:51 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:42:55 INFO  : Disconnected from the channel tcfchan#28.
01:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:42:56 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:42:56 INFO  : 'jtag frequency' command is executed.
01:42:56 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:42:56 INFO  : Context for 'APU' is selected.
01:42:56 INFO  : System reset is completed.
01:42:59 INFO  : 'after 3000' command is executed.
01:42:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:43:02 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:43:02 INFO  : Context for 'APU' is selected.
01:43:03 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:43:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:03 INFO  : Context for 'APU' is selected.
01:43:03 INFO  : 'ps7_init' command is executed.
01:43:03 INFO  : 'ps7_post_config' command is executed.
01:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:03 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:03 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:03 INFO  : Memory regions updated for context APU
01:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:04 INFO  : 'con' command is executed.
01:43:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:43:04 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:43:23 INFO  : Disconnected from the channel tcfchan#29.
01:43:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:24 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:43:24 INFO  : 'jtag frequency' command is executed.
01:43:24 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:43:24 INFO  : Context for 'APU' is selected.
01:43:24 INFO  : System reset is completed.
01:43:27 INFO  : 'after 3000' command is executed.
01:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:43:29 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:43:29 INFO  : Context for 'APU' is selected.
01:43:31 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:43:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:43:31 INFO  : Context for 'APU' is selected.
01:43:31 INFO  : 'ps7_init' command is executed.
01:43:31 INFO  : 'ps7_post_config' command is executed.
01:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:31 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:43:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:43:31 INFO  : Memory regions updated for context APU
01:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:43:31 INFO  : 'con' command is executed.
01:43:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:43:31 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:57:13 INFO  : Disconnected from the channel tcfchan#30.
01:57:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:57:14 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:57:14 INFO  : 'jtag frequency' command is executed.
01:57:14 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:57:14 INFO  : Context for 'APU' is selected.
01:57:14 INFO  : System reset is completed.
01:57:17 INFO  : 'after 3000' command is executed.
01:57:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:57:20 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:57:20 INFO  : Context for 'APU' is selected.
01:57:21 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:57:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:57:21 INFO  : Context for 'APU' is selected.
01:57:22 INFO  : 'ps7_init' command is executed.
01:57:22 INFO  : 'ps7_post_config' command is executed.
01:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:22 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:57:22 INFO  : 'configparams force-mem-access 0' command is executed.
01:57:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:57:22 INFO  : Memory regions updated for context APU
01:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:22 INFO  : 'con' command is executed.
01:57:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:57:22 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:58:41 INFO  : Disconnected from the channel tcfchan#31.
23:37:41 INFO  : Registering command handlers for SDK TCF services
23:37:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\temp_xsdb_launch_script.tcl
23:37:44 INFO  : XSCT server has started successfully.
23:37:46 INFO  : Successfully done setting XSCT server connection channel  
23:37:46 INFO  : Successfully done setting SDK workspace  
23:45:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:24 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:45:24 INFO  : 'jtag frequency' command is executed.
23:45:24 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:45:24 INFO  : Context for 'APU' is selected.
23:45:25 INFO  : System reset is completed.
23:45:28 INFO  : 'after 3000' command is executed.
23:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:45:30 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:45:30 INFO  : Context for 'APU' is selected.
23:45:30 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:45:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:30 INFO  : Context for 'APU' is selected.
23:45:30 INFO  : 'ps7_init' command is executed.
23:45:30 INFO  : 'ps7_post_config' command is executed.
23:45:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:30 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:31 INFO  : Memory regions updated for context APU
23:45:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:31 INFO  : 'con' command is executed.
23:45:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:45:31 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:46:34 INFO  : Disconnected from the channel tcfchan#1.
23:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:35 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:46:35 INFO  : 'jtag frequency' command is executed.
23:46:35 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:46:35 INFO  : Context for 'APU' is selected.
23:46:35 INFO  : System reset is completed.
23:46:38 INFO  : 'after 3000' command is executed.
23:46:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:46:41 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:46:41 INFO  : Context for 'APU' is selected.
23:46:42 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:46:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:46:42 INFO  : Context for 'APU' is selected.
23:46:43 INFO  : 'ps7_init' command is executed.
23:46:43 INFO  : 'ps7_post_config' command is executed.
23:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:43 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:46:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:46:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:46:43 INFO  : Memory regions updated for context APU
23:46:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:46:43 INFO  : 'con' command is executed.
23:46:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:46:43 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:48:38 INFO  : Disconnected from the channel tcfchan#2.
23:48:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:39 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:48:39 INFO  : 'jtag frequency' command is executed.
23:48:39 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:39 INFO  : Context for 'APU' is selected.
23:48:39 INFO  : System reset is completed.
23:48:42 INFO  : 'after 3000' command is executed.
23:48:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:48:45 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:48:45 INFO  : Context for 'APU' is selected.
23:48:46 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:48:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:46 INFO  : Context for 'APU' is selected.
23:48:46 INFO  : 'ps7_init' command is executed.
23:48:46 INFO  : 'ps7_post_config' command is executed.
23:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:47 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:47 INFO  : Memory regions updated for context APU
23:48:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:47 INFO  : 'con' command is executed.
23:48:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:48:47 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:49:46 INFO  : Disconnected from the channel tcfchan#3.
23:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:48 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:49:48 INFO  : 'jtag frequency' command is executed.
23:49:48 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:48 INFO  : Context for 'APU' is selected.
23:49:48 INFO  : System reset is completed.
23:49:51 INFO  : 'after 3000' command is executed.
23:49:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:49:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:49:53 INFO  : Context for 'APU' is selected.
23:49:55 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:49:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:55 INFO  : Context for 'APU' is selected.
23:49:55 INFO  : 'ps7_init' command is executed.
23:49:55 INFO  : 'ps7_post_config' command is executed.
23:49:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:55 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:55 INFO  : Memory regions updated for context APU
23:49:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:55 INFO  : 'con' command is executed.
23:49:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:49:55 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:50:44 INFO  : Disconnected from the channel tcfchan#4.
23:50:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:45 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:50:45 INFO  : 'jtag frequency' command is executed.
23:50:45 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:45 INFO  : Context for 'APU' is selected.
23:50:46 INFO  : System reset is completed.
23:50:49 INFO  : 'after 3000' command is executed.
23:50:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:50:51 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:50:51 INFO  : Context for 'APU' is selected.
23:50:53 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:50:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:53 INFO  : Context for 'APU' is selected.
23:50:53 INFO  : 'ps7_init' command is executed.
23:50:53 INFO  : 'ps7_post_config' command is executed.
23:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:53 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:53 INFO  : Memory regions updated for context APU
23:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:53 INFO  : 'con' command is executed.
23:50:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:50:53 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:53:34 INFO  : Disconnected from the channel tcfchan#5.
23:53:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:35 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:53:35 INFO  : 'jtag frequency' command is executed.
23:53:35 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:53:35 INFO  : Context for 'APU' is selected.
23:53:35 INFO  : System reset is completed.
23:53:38 INFO  : 'after 3000' command is executed.
23:53:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:53:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:53:40 INFO  : Context for 'APU' is selected.
23:53:42 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:53:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:42 INFO  : Context for 'APU' is selected.
23:53:42 INFO  : 'ps7_init' command is executed.
23:53:42 INFO  : 'ps7_post_config' command is executed.
23:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:42 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:42 INFO  : Memory regions updated for context APU
23:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:42 INFO  : 'con' command is executed.
23:53:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:53:42 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:54:15 INFO  : Disconnected from the channel tcfchan#6.
23:54:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:16 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:54:16 INFO  : 'jtag frequency' command is executed.
23:54:16 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:54:16 INFO  : Context for 'APU' is selected.
23:54:16 INFO  : System reset is completed.
23:54:19 INFO  : 'after 3000' command is executed.
23:54:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:54:21 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:54:21 INFO  : Context for 'APU' is selected.
23:54:23 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:54:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:23 INFO  : Context for 'APU' is selected.
23:54:23 INFO  : 'ps7_init' command is executed.
23:54:23 INFO  : 'ps7_post_config' command is executed.
23:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:24 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:24 INFO  : Memory regions updated for context APU
23:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:24 INFO  : 'con' command is executed.
23:54:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:54:24 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
23:54:39 INFO  : Disconnected from the channel tcfchan#7.
23:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:40 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
23:54:40 INFO  : 'jtag frequency' command is executed.
23:54:40 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:54:40 INFO  : Context for 'APU' is selected.
23:54:40 INFO  : System reset is completed.
23:54:43 INFO  : 'after 3000' command is executed.
23:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
23:54:46 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:54:46 INFO  : Context for 'APU' is selected.
23:54:47 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
23:54:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:48 INFO  : Context for 'APU' is selected.
23:54:48 INFO  : 'ps7_init' command is executed.
23:54:48 INFO  : 'ps7_post_config' command is executed.
23:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:48 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:48 INFO  : Memory regions updated for context APU
23:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:48 INFO  : 'con' command is executed.
23:54:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

23:54:48 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:06:20 INFO  : Disconnected from the channel tcfchan#8.
00:06:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:21 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:06:21 INFO  : 'jtag frequency' command is executed.
00:06:21 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:21 INFO  : Context for 'APU' is selected.
00:06:22 INFO  : System reset is completed.
00:06:25 INFO  : 'after 3000' command is executed.
00:06:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:06:27 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:06:27 INFO  : Context for 'APU' is selected.
00:06:29 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:06:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:29 INFO  : Context for 'APU' is selected.
00:06:29 INFO  : 'ps7_init' command is executed.
00:06:29 INFO  : 'ps7_post_config' command is executed.
00:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:29 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:29 INFO  : Memory regions updated for context APU
00:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:29 INFO  : 'con' command is executed.
00:06:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:06:29 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:08:41 INFO  : Disconnected from the channel tcfchan#9.
00:08:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:42 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:08:42 INFO  : 'jtag frequency' command is executed.
00:08:42 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:08:42 INFO  : Context for 'APU' is selected.
00:08:42 INFO  : System reset is completed.
00:08:45 INFO  : 'after 3000' command is executed.
00:08:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:08:48 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:08:48 INFO  : Context for 'APU' is selected.
00:08:49 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:08:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:49 INFO  : Context for 'APU' is selected.
00:08:49 INFO  : 'ps7_init' command is executed.
00:08:49 INFO  : 'ps7_post_config' command is executed.
00:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:50 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:50 INFO  : Memory regions updated for context APU
00:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:50 INFO  : 'con' command is executed.
00:08:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:08:50 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:09:02 INFO  : Disconnected from the channel tcfchan#10.
00:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:03 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:09:03 INFO  : 'jtag frequency' command is executed.
00:09:03 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:03 INFO  : Context for 'APU' is selected.
00:09:03 INFO  : System reset is completed.
00:09:06 INFO  : 'after 3000' command is executed.
00:09:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:09:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:09:09 INFO  : Context for 'APU' is selected.
00:09:10 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:09:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:10 INFO  : Context for 'APU' is selected.
00:09:11 INFO  : 'ps7_init' command is executed.
00:09:11 INFO  : 'ps7_post_config' command is executed.
00:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:11 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:11 INFO  : Memory regions updated for context APU
00:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:11 INFO  : 'con' command is executed.
00:09:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:09:11 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:10:21 INFO  : Disconnected from the channel tcfchan#11.
00:10:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:23 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:10:23 INFO  : 'jtag frequency' command is executed.
00:10:23 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:23 INFO  : Context for 'APU' is selected.
00:10:23 INFO  : System reset is completed.
00:10:26 INFO  : 'after 3000' command is executed.
00:10:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:10:28 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:10:28 INFO  : Context for 'APU' is selected.
00:10:30 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:10:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:30 INFO  : Context for 'APU' is selected.
00:10:30 INFO  : 'ps7_init' command is executed.
00:10:30 INFO  : 'ps7_post_config' command is executed.
00:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:30 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:30 INFO  : Memory regions updated for context APU
00:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:30 INFO  : 'con' command is executed.
00:10:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:10:30 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:10:40 INFO  : Disconnected from the channel tcfchan#12.
00:10:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:41 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:10:41 INFO  : 'jtag frequency' command is executed.
00:10:41 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:10:41 INFO  : Context for 'APU' is selected.
00:10:41 INFO  : System reset is completed.
00:10:44 INFO  : 'after 3000' command is executed.
00:10:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:10:46 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:10:46 INFO  : Context for 'APU' is selected.
00:10:48 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:10:48 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:48 INFO  : Context for 'APU' is selected.
00:10:48 INFO  : 'ps7_init' command is executed.
00:10:48 INFO  : 'ps7_post_config' command is executed.
00:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:48 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:48 INFO  : Memory regions updated for context APU
00:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:48 INFO  : 'con' command is executed.
00:10:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:10:48 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:11:53 INFO  : Disconnected from the channel tcfchan#13.
00:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:55 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:11:55 INFO  : 'jtag frequency' command is executed.
00:11:55 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:11:55 INFO  : Context for 'APU' is selected.
00:11:55 INFO  : System reset is completed.
00:11:58 INFO  : 'after 3000' command is executed.
00:11:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:12:00 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:12:00 INFO  : Context for 'APU' is selected.
00:12:01 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:12:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:01 INFO  : Context for 'APU' is selected.
00:12:02 INFO  : 'ps7_init' command is executed.
00:12:02 INFO  : 'ps7_post_config' command is executed.
00:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:02 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:02 INFO  : Memory regions updated for context APU
00:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:02 INFO  : 'con' command is executed.
00:12:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:12:02 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:12:07 INFO  : Disconnected from the channel tcfchan#14.
00:12:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:08 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:12:08 INFO  : 'jtag frequency' command is executed.
00:12:08 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:08 INFO  : Context for 'APU' is selected.
00:12:08 INFO  : System reset is completed.
00:12:11 INFO  : 'after 3000' command is executed.
00:12:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:12:13 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:12:13 INFO  : Context for 'APU' is selected.
00:12:15 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:12:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:15 INFO  : Context for 'APU' is selected.
00:12:15 INFO  : 'ps7_init' command is executed.
00:12:15 INFO  : 'ps7_post_config' command is executed.
00:12:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:15 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:15 INFO  : Memory regions updated for context APU
00:12:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:15 INFO  : 'con' command is executed.
00:12:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:12:15 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:12:55 INFO  : Disconnected from the channel tcfchan#15.
00:12:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:56 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:12:56 INFO  : 'jtag frequency' command is executed.
00:12:56 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:56 INFO  : Context for 'APU' is selected.
00:12:56 INFO  : System reset is completed.
00:12:59 INFO  : 'after 3000' command is executed.
00:12:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:13:01 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:13:01 INFO  : Context for 'APU' is selected.
00:13:03 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:13:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:03 INFO  : Context for 'APU' is selected.
00:13:03 INFO  : 'ps7_init' command is executed.
00:13:03 INFO  : 'ps7_post_config' command is executed.
00:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:03 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:03 INFO  : Memory regions updated for context APU
00:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:03 INFO  : 'con' command is executed.
00:13:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:13:03 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:15:00 INFO  : Disconnected from the channel tcfchan#16.
00:15:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:01 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:15:01 INFO  : 'jtag frequency' command is executed.
00:15:01 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:01 INFO  : Context for 'APU' is selected.
00:15:01 INFO  : System reset is completed.
00:15:04 INFO  : 'after 3000' command is executed.
00:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:15:07 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:15:07 INFO  : Context for 'APU' is selected.
00:15:08 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:15:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:08 INFO  : Context for 'APU' is selected.
00:15:08 INFO  : 'ps7_init' command is executed.
00:15:08 INFO  : 'ps7_post_config' command is executed.
00:15:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:09 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:09 INFO  : Memory regions updated for context APU
00:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:09 INFO  : 'con' command is executed.
00:15:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:15:09 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:36:55 INFO  : Disconnected from the channel tcfchan#17.
00:36:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:56 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:36:56 INFO  : 'jtag frequency' command is executed.
00:36:56 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:56 INFO  : Context for 'APU' is selected.
00:36:56 INFO  : System reset is completed.
00:36:59 INFO  : 'after 3000' command is executed.
00:36:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:37:01 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:37:01 INFO  : Context for 'APU' is selected.
00:37:03 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:37:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:03 INFO  : Context for 'APU' is selected.
00:37:03 INFO  : 'ps7_init' command is executed.
00:37:03 INFO  : 'ps7_post_config' command is executed.
00:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:03 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:03 INFO  : Memory regions updated for context APU
00:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:03 INFO  : 'con' command is executed.
00:37:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:37:03 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:37:25 INFO  : Disconnected from the channel tcfchan#18.
00:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:26 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:37:26 INFO  : 'jtag frequency' command is executed.
00:37:26 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:37:26 INFO  : Context for 'APU' is selected.
00:37:26 INFO  : System reset is completed.
00:37:29 INFO  : 'after 3000' command is executed.
00:37:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:37:31 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:37:31 INFO  : Context for 'APU' is selected.
00:37:33 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:37:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:33 INFO  : Context for 'APU' is selected.
00:37:33 INFO  : 'ps7_init' command is executed.
00:37:33 INFO  : 'ps7_post_config' command is executed.
00:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:33 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:33 INFO  : Memory regions updated for context APU
00:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:33 INFO  : 'con' command is executed.
00:37:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:37:33 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:43:59 INFO  : Disconnected from the channel tcfchan#19.
00:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:00 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:44:00 INFO  : 'jtag frequency' command is executed.
00:44:00 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:00 INFO  : Context for 'APU' is selected.
00:44:00 INFO  : System reset is completed.
00:44:03 INFO  : 'after 3000' command is executed.
00:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:44:06 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:44:06 INFO  : Context for 'APU' is selected.
00:44:07 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:07 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:07 INFO  : Context for 'APU' is selected.
00:44:07 INFO  : 'ps7_init' command is executed.
00:44:07 INFO  : 'ps7_post_config' command is executed.
00:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:08 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:08 INFO  : Memory regions updated for context APU
00:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:08 INFO  : 'con' command is executed.
00:44:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:44:08 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:52:17 INFO  : Disconnected from the channel tcfchan#20.
00:52:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:18 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:52:18 INFO  : 'jtag frequency' command is executed.
00:52:18 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:18 INFO  : Context for 'APU' is selected.
00:52:18 INFO  : System reset is completed.
00:52:21 INFO  : 'after 3000' command is executed.
00:52:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:52:24 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:52:24 INFO  : Context for 'APU' is selected.
00:52:25 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:52:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:25 INFO  : Context for 'APU' is selected.
00:52:25 INFO  : 'ps7_init' command is executed.
00:52:25 INFO  : 'ps7_post_config' command is executed.
00:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:25 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:26 INFO  : Memory regions updated for context APU
00:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:26 INFO  : 'con' command is executed.
00:52:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:52:26 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
00:57:38 INFO  : Disconnected from the channel tcfchan#21.
00:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:39 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
00:57:39 INFO  : 'jtag frequency' command is executed.
00:57:39 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:57:39 INFO  : Context for 'APU' is selected.
00:57:39 INFO  : System reset is completed.
00:57:42 INFO  : 'after 3000' command is executed.
00:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
00:57:45 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:57:45 INFO  : Context for 'APU' is selected.
00:57:46 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
00:57:46 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:46 INFO  : Context for 'APU' is selected.
00:57:46 INFO  : 'ps7_init' command is executed.
00:57:46 INFO  : 'ps7_post_config' command is executed.
00:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:47 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:57:47 INFO  : 'configparams force-mem-access 0' command is executed.
00:57:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

00:57:47 INFO  : Memory regions updated for context APU
00:57:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:47 INFO  : 'con' command is executed.
00:57:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

00:57:47 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:04:05 INFO  : Disconnected from the channel tcfchan#22.
01:04:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:07 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:04:07 INFO  : 'jtag frequency' command is executed.
01:04:07 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:04:07 INFO  : Context for 'APU' is selected.
01:04:07 INFO  : System reset is completed.
01:04:10 INFO  : 'after 3000' command is executed.
01:04:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:04:12 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:04:12 INFO  : Context for 'APU' is selected.
01:04:14 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:04:14 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:14 INFO  : Context for 'APU' is selected.
01:04:14 INFO  : 'ps7_init' command is executed.
01:04:14 INFO  : 'ps7_post_config' command is executed.
01:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:14 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:14 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:14 INFO  : Memory regions updated for context APU
01:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:14 INFO  : 'con' command is executed.
01:04:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:04:14 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:04:48 INFO  : Disconnected from the channel tcfchan#23.
01:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:50 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:04:50 INFO  : 'jtag frequency' command is executed.
01:04:50 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:04:50 INFO  : Context for 'APU' is selected.
01:04:50 INFO  : System reset is completed.
01:04:53 INFO  : 'after 3000' command is executed.
01:04:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:04:55 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:04:55 INFO  : Context for 'APU' is selected.
01:04:57 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:04:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:57 INFO  : Context for 'APU' is selected.
01:04:57 INFO  : 'ps7_init' command is executed.
01:04:57 INFO  : 'ps7_post_config' command is executed.
01:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:57 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:57 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:57 INFO  : Memory regions updated for context APU
01:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:57 INFO  : 'con' command is executed.
01:04:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:04:57 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:08:36 INFO  : Disconnected from the channel tcfchan#24.
01:08:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:37 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:08:37 INFO  : 'jtag frequency' command is executed.
01:08:37 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:08:37 INFO  : Context for 'APU' is selected.
01:08:37 INFO  : System reset is completed.
01:08:40 INFO  : 'after 3000' command is executed.
01:08:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:08:43 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:08:43 INFO  : Context for 'APU' is selected.
01:08:45 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:08:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:45 INFO  : Context for 'APU' is selected.
01:08:45 INFO  : 'ps7_init' command is executed.
01:08:45 INFO  : 'ps7_post_config' command is executed.
01:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:45 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:08:45 INFO  : 'configparams force-mem-access 0' command is executed.
01:08:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:08:45 INFO  : Memory regions updated for context APU
01:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:45 INFO  : 'con' command is executed.
01:08:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:08:45 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:10:13 INFO  : Disconnected from the channel tcfchan#25.
01:10:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:10:14 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:10:14 INFO  : 'jtag frequency' command is executed.
01:10:14 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:10:14 INFO  : Context for 'APU' is selected.
01:10:14 INFO  : System reset is completed.
01:10:17 INFO  : 'after 3000' command is executed.
01:10:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:10:20 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:10:20 INFO  : Context for 'APU' is selected.
01:10:21 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:10:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:10:21 INFO  : Context for 'APU' is selected.
01:10:22 INFO  : 'ps7_init' command is executed.
01:10:22 INFO  : 'ps7_post_config' command is executed.
01:10:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:22 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:10:22 INFO  : 'configparams force-mem-access 0' command is executed.
01:10:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:10:22 INFO  : Memory regions updated for context APU
01:10:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:10:22 INFO  : 'con' command is executed.
01:10:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:10:22 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:12:33 INFO  : Disconnected from the channel tcfchan#26.
01:12:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:35 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:12:35 INFO  : 'jtag frequency' command is executed.
01:12:35 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:12:35 INFO  : Context for 'APU' is selected.
01:12:35 INFO  : System reset is completed.
01:12:38 INFO  : 'after 3000' command is executed.
01:12:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:12:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:12:40 INFO  : Context for 'APU' is selected.
01:12:42 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:12:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:12:42 INFO  : Context for 'APU' is selected.
01:12:42 INFO  : 'ps7_init' command is executed.
01:12:42 INFO  : 'ps7_post_config' command is executed.
01:12:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:42 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:12:42 INFO  : 'configparams force-mem-access 0' command is executed.
01:12:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:12:42 INFO  : Memory regions updated for context APU
01:12:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:12:42 INFO  : 'con' command is executed.
01:12:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:12:42 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:15:12 INFO  : Disconnected from the channel tcfchan#27.
01:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:13 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:15:13 INFO  : 'jtag frequency' command is executed.
01:15:13 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:15:13 INFO  : Context for 'APU' is selected.
01:15:13 INFO  : System reset is completed.
01:15:16 INFO  : 'after 3000' command is executed.
01:15:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:15:19 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:15:19 INFO  : Context for 'APU' is selected.
01:15:20 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:15:20 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:20 INFO  : Context for 'APU' is selected.
01:15:21 INFO  : 'ps7_init' command is executed.
01:15:21 INFO  : 'ps7_post_config' command is executed.
01:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:21 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:15:21 INFO  : Memory regions updated for context APU
01:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:21 INFO  : 'con' command is executed.
01:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:15:21 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:15:56 INFO  : Disconnected from the channel tcfchan#28.
01:15:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:57 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:15:57 INFO  : 'jtag frequency' command is executed.
01:15:57 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:15:57 INFO  : Context for 'APU' is selected.
01:15:58 INFO  : System reset is completed.
01:16:01 INFO  : 'after 3000' command is executed.
01:16:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:16:03 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:16:03 INFO  : Context for 'APU' is selected.
01:16:05 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:16:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:05 INFO  : Context for 'APU' is selected.
01:16:05 INFO  : 'ps7_init' command is executed.
01:16:05 INFO  : 'ps7_post_config' command is executed.
01:16:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:05 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:05 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:05 INFO  : Memory regions updated for context APU
01:16:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:05 INFO  : 'con' command is executed.
01:16:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:16:05 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:20:59 INFO  : Disconnected from the channel tcfchan#29.
01:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:00 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:21:00 INFO  : 'jtag frequency' command is executed.
01:21:00 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:21:00 INFO  : Context for 'APU' is selected.
01:21:00 INFO  : System reset is completed.
01:21:03 INFO  : 'after 3000' command is executed.
01:21:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:21:05 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:21:05 INFO  : Context for 'APU' is selected.
01:21:07 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:21:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:21:07 INFO  : Context for 'APU' is selected.
01:21:07 INFO  : 'ps7_init' command is executed.
01:21:07 INFO  : 'ps7_post_config' command is executed.
01:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:07 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:21:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:21:07 INFO  : Memory regions updated for context APU
01:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:21:07 INFO  : 'con' command is executed.
01:21:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:21:07 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:24:44 INFO  : Disconnected from the channel tcfchan#30.
01:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:45 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:24:45 INFO  : 'jtag frequency' command is executed.
01:24:45 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:24:45 INFO  : Context for 'APU' is selected.
01:24:45 INFO  : System reset is completed.
01:24:48 INFO  : 'after 3000' command is executed.
01:24:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:24:50 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:24:50 INFO  : Context for 'APU' is selected.
01:24:52 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:24:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:24:52 INFO  : Context for 'APU' is selected.
01:24:52 INFO  : 'ps7_init' command is executed.
01:24:52 INFO  : 'ps7_post_config' command is executed.
01:24:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:52 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:24:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:24:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:24:52 INFO  : Memory regions updated for context APU
01:24:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:24:52 INFO  : 'con' command is executed.
01:24:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:24:52 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:29:45 INFO  : Disconnected from the channel tcfchan#31.
01:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:46 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:29:46 INFO  : 'jtag frequency' command is executed.
01:29:46 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:29:46 INFO  : Context for 'APU' is selected.
01:29:46 INFO  : System reset is completed.
01:29:49 INFO  : 'after 3000' command is executed.
01:29:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:29:51 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:29:51 INFO  : Context for 'APU' is selected.
01:29:53 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:29:53 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:53 INFO  : Context for 'APU' is selected.
01:29:53 INFO  : 'ps7_init' command is executed.
01:29:53 INFO  : 'ps7_post_config' command is executed.
01:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:53 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:53 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:53 INFO  : Memory regions updated for context APU
01:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:53 INFO  : 'con' command is executed.
01:29:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:29:53 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:30:21 INFO  : Disconnected from the channel tcfchan#32.
01:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:22 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:30:22 INFO  : 'jtag frequency' command is executed.
01:30:22 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:30:22 INFO  : Context for 'APU' is selected.
01:30:22 INFO  : System reset is completed.
01:30:25 INFO  : 'after 3000' command is executed.
01:30:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:30:27 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:30:27 INFO  : Context for 'APU' is selected.
01:30:29 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:30:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:30:29 INFO  : Context for 'APU' is selected.
01:30:29 INFO  : 'ps7_init' command is executed.
01:30:29 INFO  : 'ps7_post_config' command is executed.
01:30:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:29 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:30:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:30:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:30:30 INFO  : Memory regions updated for context APU
01:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:30 INFO  : 'con' command is executed.
01:30:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:30:30 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:31:52 INFO  : Disconnected from the channel tcfchan#33.
01:31:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:53 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:31:53 INFO  : 'jtag frequency' command is executed.
01:31:53 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:31:53 INFO  : Context for 'APU' is selected.
01:31:53 INFO  : System reset is completed.
01:31:56 INFO  : 'after 3000' command is executed.
01:31:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:31:59 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:31:59 INFO  : Context for 'APU' is selected.
01:32:00 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:32:00 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:00 INFO  : Context for 'APU' is selected.
01:32:01 INFO  : 'ps7_init' command is executed.
01:32:01 INFO  : 'ps7_post_config' command is executed.
01:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:01 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:32:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:01 INFO  : Memory regions updated for context APU
01:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:01 INFO  : 'con' command is executed.
01:32:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:32:01 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:33:18 INFO  : Disconnected from the channel tcfchan#34.
01:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:33:19 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:33:19 INFO  : 'jtag frequency' command is executed.
01:33:19 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:33:19 INFO  : Context for 'APU' is selected.
01:33:19 INFO  : System reset is completed.
01:33:22 INFO  : 'after 3000' command is executed.
01:33:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:33:25 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:33:25 INFO  : Context for 'APU' is selected.
01:33:26 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
01:33:26 INFO  : Context for 'APU' is selected.
01:33:26 INFO  : 'ps7_init' command is executed.
01:33:26 INFO  : 'ps7_post_config' command is executed.
01:33:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:27 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:33:27 INFO  : 'configparams force-mem-access 0' command is executed.
01:33:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:33:27 INFO  : Memory regions updated for context APU
01:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:27 INFO  : 'con' command is executed.
01:33:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:33:27 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:34:23 INFO  : Disconnected from the channel tcfchan#35.
01:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:24 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:34:24 INFO  : 'jtag frequency' command is executed.
01:34:24 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:34:24 INFO  : Context for 'APU' is selected.
01:34:24 INFO  : System reset is completed.
01:34:27 INFO  : 'after 3000' command is executed.
01:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:34:29 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:34:29 INFO  : Context for 'APU' is selected.
01:34:31 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:34:31 INFO  : 'configparams force-mem-access 1' command is executed.
01:34:31 INFO  : Context for 'APU' is selected.
01:34:31 INFO  : 'ps7_init' command is executed.
01:34:31 INFO  : 'ps7_post_config' command is executed.
01:34:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:31 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:34:32 INFO  : 'configparams force-mem-access 0' command is executed.
01:34:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:34:32 INFO  : Memory regions updated for context APU
01:34:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:32 INFO  : 'con' command is executed.
01:34:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:34:32 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:36:46 INFO  : Disconnected from the channel tcfchan#36.
01:36:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:47 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:36:47 INFO  : 'jtag frequency' command is executed.
01:36:47 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:36:47 INFO  : Context for 'APU' is selected.
01:36:47 INFO  : System reset is completed.
01:36:50 INFO  : 'after 3000' command is executed.
01:36:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:36:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:36:53 INFO  : Context for 'APU' is selected.
01:36:54 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:36:54 INFO  : 'configparams force-mem-access 1' command is executed.
01:36:54 INFO  : Context for 'APU' is selected.
01:36:54 INFO  : 'ps7_init' command is executed.
01:36:55 INFO  : 'ps7_post_config' command is executed.
01:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:55 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:36:55 INFO  : 'configparams force-mem-access 0' command is executed.
01:36:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:36:55 INFO  : Memory regions updated for context APU
01:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:55 INFO  : 'con' command is executed.
01:36:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:36:55 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:47:28 INFO  : Disconnected from the channel tcfchan#37.
01:47:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:47:29 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:47:29 INFO  : 'jtag frequency' command is executed.
01:47:29 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:47:29 INFO  : Context for 'APU' is selected.
01:47:29 INFO  : System reset is completed.
01:47:32 INFO  : 'after 3000' command is executed.
01:47:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:47:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:47:34 INFO  : Context for 'APU' is selected.
01:47:36 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:47:36 INFO  : 'configparams force-mem-access 1' command is executed.
01:47:36 INFO  : Context for 'APU' is selected.
01:47:36 INFO  : 'ps7_init' command is executed.
01:47:36 INFO  : 'ps7_post_config' command is executed.
01:47:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:36 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:47:36 INFO  : 'configparams force-mem-access 0' command is executed.
01:47:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:47:36 INFO  : Memory regions updated for context APU
01:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:47:37 INFO  : 'con' command is executed.
01:47:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:47:37 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:56:52 INFO  : Disconnected from the channel tcfchan#38.
01:56:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:56:53 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:56:53 INFO  : 'jtag frequency' command is executed.
01:56:53 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:56:53 INFO  : Context for 'APU' is selected.
01:56:54 INFO  : System reset is completed.
01:56:57 INFO  : 'after 3000' command is executed.
01:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:56:59 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:56:59 INFO  : Context for 'APU' is selected.
01:57:01 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:57:01 INFO  : 'configparams force-mem-access 1' command is executed.
01:57:01 INFO  : Context for 'APU' is selected.
01:57:01 INFO  : 'ps7_init' command is executed.
01:57:01 INFO  : 'ps7_post_config' command is executed.
01:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:01 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:57:01 INFO  : Memory regions updated for context APU
01:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:01 INFO  : 'con' command is executed.
01:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:57:01 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:57:43 INFO  : Disconnected from the channel tcfchan#39.
01:57:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:57:45 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:57:45 INFO  : 'jtag frequency' command is executed.
01:57:45 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:57:45 INFO  : Context for 'APU' is selected.
01:57:45 INFO  : System reset is completed.
01:57:48 INFO  : 'after 3000' command is executed.
01:57:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:57:50 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:57:50 INFO  : Context for 'APU' is selected.
01:57:52 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:57:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:57:52 INFO  : Context for 'APU' is selected.
01:57:52 INFO  : 'ps7_init' command is executed.
01:57:52 INFO  : 'ps7_post_config' command is executed.
01:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:52 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:57:52 INFO  : 'configparams force-mem-access 0' command is executed.
01:57:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:57:52 INFO  : Memory regions updated for context APU
01:57:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:52 INFO  : 'con' command is executed.
01:57:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:57:52 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
01:58:16 INFO  : Disconnected from the channel tcfchan#40.
01:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:58:18 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
01:58:18 INFO  : 'jtag frequency' command is executed.
01:58:18 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:58:18 INFO  : Context for 'APU' is selected.
01:58:18 INFO  : System reset is completed.
01:58:21 INFO  : 'after 3000' command is executed.
01:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
01:58:23 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:58:23 INFO  : Context for 'APU' is selected.
01:58:25 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
01:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
01:58:25 INFO  : Context for 'APU' is selected.
01:58:25 INFO  : 'ps7_init' command is executed.
01:58:25 INFO  : 'ps7_post_config' command is executed.
01:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:25 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:58:25 INFO  : 'configparams force-mem-access 0' command is executed.
01:58:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

01:58:25 INFO  : Memory regions updated for context APU
01:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:25 INFO  : 'con' command is executed.
01:58:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

01:58:25 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:02:19 INFO  : Disconnected from the channel tcfchan#41.
02:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:02:21 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:02:21 INFO  : 'jtag frequency' command is executed.
02:02:21 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:02:21 INFO  : Context for 'APU' is selected.
02:02:21 INFO  : System reset is completed.
02:02:24 INFO  : 'after 3000' command is executed.
02:02:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:02:26 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:02:26 INFO  : Context for 'APU' is selected.
02:02:28 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:02:28 INFO  : 'configparams force-mem-access 1' command is executed.
02:02:28 INFO  : Context for 'APU' is selected.
02:02:28 INFO  : 'ps7_init' command is executed.
02:02:28 INFO  : 'ps7_post_config' command is executed.
02:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:28 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:02:28 INFO  : 'configparams force-mem-access 0' command is executed.
02:02:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:02:28 INFO  : Memory regions updated for context APU
02:02:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:28 INFO  : 'con' command is executed.
02:02:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:02:28 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:04:19 INFO  : Disconnected from the channel tcfchan#42.
02:04:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:20 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:04:20 INFO  : 'jtag frequency' command is executed.
02:04:20 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:04:20 INFO  : Context for 'APU' is selected.
02:04:20 INFO  : System reset is completed.
02:04:23 INFO  : 'after 3000' command is executed.
02:04:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:04:25 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:04:25 INFO  : Context for 'APU' is selected.
02:04:27 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:04:27 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:27 INFO  : Context for 'APU' is selected.
02:04:27 INFO  : 'ps7_init' command is executed.
02:04:27 INFO  : 'ps7_post_config' command is executed.
02:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:27 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:27 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:27 INFO  : Memory regions updated for context APU
02:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:27 INFO  : 'con' command is executed.
02:04:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:04:27 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:20:51 INFO  : Disconnected from the channel tcfchan#43.
02:20:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:52 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:20:52 INFO  : 'jtag frequency' command is executed.
02:20:52 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:20:52 INFO  : Context for 'APU' is selected.
02:20:52 INFO  : System reset is completed.
02:20:55 INFO  : 'after 3000' command is executed.
02:20:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:20:58 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:20:58 INFO  : Context for 'APU' is selected.
02:20:59 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:20:59 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:59 INFO  : Context for 'APU' is selected.
02:20:59 INFO  : 'ps7_init' command is executed.
02:20:59 INFO  : 'ps7_post_config' command is executed.
02:20:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:00 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:21:00 INFO  : 'configparams force-mem-access 0' command is executed.
02:21:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:21:00 INFO  : Memory regions updated for context APU
02:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:00 INFO  : 'con' command is executed.
02:21:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:21:00 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:25:10 INFO  : Disconnected from the channel tcfchan#44.
02:25:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:12 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:25:12 INFO  : 'jtag frequency' command is executed.
02:25:12 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:25:12 INFO  : Context for 'APU' is selected.
02:25:12 INFO  : System reset is completed.
02:25:15 INFO  : 'after 3000' command is executed.
02:25:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:25:17 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:25:17 INFO  : Context for 'APU' is selected.
02:25:19 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:25:19 INFO  : 'configparams force-mem-access 1' command is executed.
02:25:19 INFO  : Context for 'APU' is selected.
02:25:19 INFO  : 'ps7_init' command is executed.
02:25:19 INFO  : 'ps7_post_config' command is executed.
02:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:25:19 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:25:19 INFO  : 'configparams force-mem-access 0' command is executed.
02:25:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:25:19 INFO  : Memory regions updated for context APU
02:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:25:19 INFO  : 'con' command is executed.
02:25:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:25:19 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:26:21 INFO  : Disconnected from the channel tcfchan#45.
02:26:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:22 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:26:22 INFO  : 'jtag frequency' command is executed.
02:26:22 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:26:22 INFO  : Context for 'APU' is selected.
02:26:22 INFO  : System reset is completed.
02:26:25 INFO  : 'after 3000' command is executed.
02:26:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:26:27 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:26:27 INFO  : Context for 'APU' is selected.
02:26:29 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:26:29 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:29 INFO  : Context for 'APU' is selected.
02:26:29 INFO  : 'ps7_init' command is executed.
02:26:29 INFO  : 'ps7_post_config' command is executed.
02:26:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:29 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:29 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:29 INFO  : Memory regions updated for context APU
02:26:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:29 INFO  : 'con' command is executed.
02:26:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:26:29 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:27:53 INFO  : Disconnected from the channel tcfchan#46.
02:27:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:54 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:27:54 INFO  : 'jtag frequency' command is executed.
02:27:54 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:27:54 INFO  : Context for 'APU' is selected.
02:27:54 INFO  : System reset is completed.
02:27:57 INFO  : 'after 3000' command is executed.
02:27:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:28:00 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:28:00 INFO  : Context for 'APU' is selected.
02:28:01 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:28:01 INFO  : 'configparams force-mem-access 1' command is executed.
02:28:01 INFO  : Context for 'APU' is selected.
02:28:01 INFO  : 'ps7_init' command is executed.
02:28:01 INFO  : 'ps7_post_config' command is executed.
02:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:01 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:28:01 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:28:01 INFO  : Memory regions updated for context APU
02:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:02 INFO  : 'con' command is executed.
02:28:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:28:02 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:29:49 INFO  : Disconnected from the channel tcfchan#47.
02:29:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:29:50 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:29:50 INFO  : 'jtag frequency' command is executed.
02:29:50 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:29:50 INFO  : Context for 'APU' is selected.
02:29:50 INFO  : System reset is completed.
02:29:53 INFO  : 'after 3000' command is executed.
02:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:29:56 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:29:56 INFO  : Context for 'APU' is selected.
02:29:57 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
02:29:57 INFO  : Context for 'APU' is selected.
02:29:57 INFO  : 'ps7_init' command is executed.
02:29:57 INFO  : 'ps7_post_config' command is executed.
02:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:58 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:29:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:29:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:29:58 INFO  : Memory regions updated for context APU
02:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:58 INFO  : 'con' command is executed.
02:29:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:29:58 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:36:31 INFO  : Disconnected from the channel tcfchan#48.
02:36:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:32 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:36:32 INFO  : 'jtag frequency' command is executed.
02:36:32 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:36:32 INFO  : Context for 'APU' is selected.
02:36:32 INFO  : System reset is completed.
02:36:35 INFO  : 'after 3000' command is executed.
02:36:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:36:38 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:36:38 INFO  : Context for 'APU' is selected.
02:36:39 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:36:39 INFO  : 'configparams force-mem-access 1' command is executed.
02:36:39 INFO  : Context for 'APU' is selected.
02:36:40 INFO  : 'ps7_init' command is executed.
02:36:40 INFO  : 'ps7_post_config' command is executed.
02:36:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:40 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:36:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:36:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_lab2022/XilinxWorkspace/Lab-HW8/Debug/Lab-HW8.elf
configparams force-mem-access 0
----------------End of Script----------------

02:36:40 INFO  : Memory regions updated for context APU
02:36:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:36:40 INFO  : 'con' command is executed.
02:36:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:36:40 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_lab2022\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab-hw8.elf.tcl'
02:46:26 INFO  : Disconnected from the channel tcfchan#49.
02:53:12 INFO  : Registering command handlers for SDK TCF services
02:53:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_project\XilinxWorkspace\temp_xsdb_launch_script.tcl
02:53:14 INFO  : XSCT server has started successfully.
02:53:14 INFO  : Successfully done setting XSCT server connection channel  
02:53:14 INFO  : Successfully done setting SDK workspace  
02:57:02 INFO  : Registering command handlers for SDK TCF services
02:57:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Gabby\Downloads\ensc254_project\XilinxWorkspace\temp_xsdb_launch_script.tcl
02:57:05 INFO  : XSCT server has started successfully.
02:57:05 INFO  : Successfully done setting XSCT server connection channel  
02:57:05 INFO  : Successfully done setting SDK workspace  
02:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:57:47 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:57:47 INFO  : 'jtag frequency' command is executed.
02:57:47 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:57:47 INFO  : Context for 'APU' is selected.
02:57:47 INFO  : System reset is completed.
02:57:50 INFO  : 'after 3000' command is executed.
02:57:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:57:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:57:53 INFO  : Context for 'APU' is selected.
02:57:53 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:57:53 INFO  : 'configparams force-mem-access 1' command is executed.
02:57:53 INFO  : Context for 'APU' is selected.
02:57:53 INFO  : 'ps7_init' command is executed.
02:57:53 INFO  : 'ps7_post_config' command is executed.
02:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:53 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/FASTrack/Debug/FASTrack.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:57:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:57:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/FASTrack/Debug/FASTrack.elf
configparams force-mem-access 0
----------------End of Script----------------

02:57:53 INFO  : Memory regions updated for context APU
02:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:53 INFO  : 'con' command is executed.
02:57:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:57:53 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_project\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fastrack.elf.tcl'
02:59:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:35 INFO  : Jtag cable 'Digilent Zed 210248469781' is selected.
02:59:35 INFO  : 'jtag frequency' command is executed.
02:59:35 INFO  : Sourcing of 'C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:59:35 INFO  : Context for 'APU' is selected.
02:59:35 INFO  : System reset is completed.
02:59:38 INFO  : 'after 3000' command is executed.
02:59:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1' command is executed.
02:59:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:59:40 INFO  : Context for 'APU' is selected.
02:59:40 INFO  : Hardware design information is loaded from 'C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf'.
02:59:40 INFO  : 'configparams force-mem-access 1' command is executed.
02:59:40 INFO  : Context for 'APU' is selected.
02:59:40 INFO  : 'ps7_init' command is executed.
02:59:40 INFO  : 'ps7_post_config' command is executed.
02:59:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:41 INFO  : The application 'C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/FASTrack/Debug/FASTrack.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:59:41 INFO  : 'configparams force-mem-access 0' command is executed.
02:59:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248469781" && level==0} -index 1
fpga -file C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
loadhw -hw C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
dow C:/Users/Gabby/Downloads/ensc254_project/XilinxWorkspace/FASTrack/Debug/FASTrack.elf
configparams force-mem-access 0
----------------End of Script----------------

02:59:41 INFO  : Memory regions updated for context APU
02:59:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:41 INFO  : 'con' command is executed.
02:59:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248469781"} -index 0
con
----------------End of Script----------------

02:59:41 INFO  : Launch script is exported to file 'C:\Users\Gabby\Downloads\ensc254_project\XilinxWorkspace\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fastrack.elf.tcl'
