    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; SLC
SLC__0__DM__MASK EQU 0x07
SLC__0__DM__SHIFT EQU 0
SLC__0__DR EQU CYREG_PRT0_DR
SLC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SLC__0__HSIOM_MASK EQU 0x0000000F
SLC__0__HSIOM_SHIFT EQU 0
SLC__0__INTCFG EQU CYREG_PRT0_INTCFG
SLC__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SLC__0__MASK EQU 0x01
SLC__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SLC__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SLC__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SLC__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SLC__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SLC__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SLC__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SLC__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SLC__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SLC__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SLC__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SLC__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SLC__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SLC__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SLC__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SLC__0__PC EQU CYREG_PRT0_PC
SLC__0__PC2 EQU CYREG_PRT0_PC2
SLC__0__PORT EQU 0
SLC__0__PS EQU CYREG_PRT0_PS
SLC__0__SHIFT EQU 0
SLC__DR EQU CYREG_PRT0_DR
SLC__INTCFG EQU CYREG_PRT0_INTCFG
SLC__INTSTAT EQU CYREG_PRT0_INTSTAT
SLC__MASK EQU 0x01
SLC__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SLC__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SLC__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SLC__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SLC__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SLC__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SLC__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SLC__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SLC__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SLC__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SLC__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SLC__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SLC__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SLC__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SLC__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SLC__PC EQU CYREG_PRT0_PC
SLC__PC2 EQU CYREG_PRT0_PC2
SLC__PORT EQU 0
SLC__PS EQU CYREG_PRT0_PS
SLC__SHIFT EQU 0

; ADC_in
ADC_in__0__DM__MASK EQU 0x38000
ADC_in__0__DM__SHIFT EQU 15
ADC_in__0__DR EQU CYREG_PRT2_DR
ADC_in__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ADC_in__0__HSIOM_MASK EQU 0x00F00000
ADC_in__0__HSIOM_SHIFT EQU 20
ADC_in__0__INTCFG EQU CYREG_PRT2_INTCFG
ADC_in__0__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_in__0__MASK EQU 0x20
ADC_in__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_in__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_in__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_in__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_in__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_in__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_in__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_in__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_in__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_in__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_in__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_in__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_in__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_in__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_in__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_in__0__PC EQU CYREG_PRT2_PC
ADC_in__0__PC2 EQU CYREG_PRT2_PC2
ADC_in__0__PORT EQU 2
ADC_in__0__PS EQU CYREG_PRT2_PS
ADC_in__0__SHIFT EQU 5
ADC_in__DR EQU CYREG_PRT2_DR
ADC_in__INTCFG EQU CYREG_PRT2_INTCFG
ADC_in__INTSTAT EQU CYREG_PRT2_INTSTAT
ADC_in__MASK EQU 0x20
ADC_in__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ADC_in__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ADC_in__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ADC_in__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ADC_in__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ADC_in__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ADC_in__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ADC_in__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ADC_in__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ADC_in__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ADC_in__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ADC_in__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ADC_in__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ADC_in__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ADC_in__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ADC_in__PC EQU CYREG_PRT2_PC
ADC_in__PC2 EQU CYREG_PRT2_PC2
ADC_in__PORT EQU 2
ADC_in__PS EQU CYREG_PRT2_PS
ADC_in__SHIFT EQU 5

; water_pin
water_pin__0__DM__MASK EQU 0x07
water_pin__0__DM__SHIFT EQU 0
water_pin__0__DR EQU CYREG_PRT2_DR
water_pin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
water_pin__0__HSIOM_MASK EQU 0x0000000F
water_pin__0__HSIOM_SHIFT EQU 0
water_pin__0__INTCFG EQU CYREG_PRT2_INTCFG
water_pin__0__INTSTAT EQU CYREG_PRT2_INTSTAT
water_pin__0__MASK EQU 0x01
water_pin__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
water_pin__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
water_pin__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
water_pin__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
water_pin__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
water_pin__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
water_pin__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
water_pin__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
water_pin__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
water_pin__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
water_pin__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
water_pin__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
water_pin__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
water_pin__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
water_pin__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
water_pin__0__PC EQU CYREG_PRT2_PC
water_pin__0__PC2 EQU CYREG_PRT2_PC2
water_pin__0__PORT EQU 2
water_pin__0__PS EQU CYREG_PRT2_PS
water_pin__0__SHIFT EQU 0
water_pin__DR EQU CYREG_PRT2_DR
water_pin__INTCFG EQU CYREG_PRT2_INTCFG
water_pin__INTSTAT EQU CYREG_PRT2_INTSTAT
water_pin__MASK EQU 0x01
water_pin__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
water_pin__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
water_pin__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
water_pin__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
water_pin__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
water_pin__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
water_pin__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
water_pin__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
water_pin__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
water_pin__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
water_pin__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
water_pin__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
water_pin__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
water_pin__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
water_pin__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
water_pin__PC EQU CYREG_PRT2_PC
water_pin__PC2 EQU CYREG_PRT2_PC2
water_pin__PORT EQU 2
water_pin__PS EQU CYREG_PRT2_PS
water_pin__SHIFT EQU 0

; waterTimer_TimerUDB
waterTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
waterTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
waterTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
waterTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
waterTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
waterTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
waterTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
waterTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
waterTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
waterTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
waterTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
waterTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
waterTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
waterTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
waterTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
waterTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
waterTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
waterTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
waterTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
waterTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
waterTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
waterTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
waterTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
waterTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
waterTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
waterTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
waterTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
waterTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
waterTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
waterTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
waterTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
waterTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
waterTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
waterTimer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
waterTimer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
waterTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
waterTimer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
waterTimer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
waterTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
waterTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
waterTimer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
waterTimer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
waterTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
waterTimer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
waterTimer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
waterTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
waterTimer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
waterTimer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
waterTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
waterTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
waterTimer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
waterTimer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
waterTimer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
waterTimer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

; logDataTimer_TimerUDB
logDataTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
logDataTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
logDataTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
logDataTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
logDataTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
logDataTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
logDataTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
logDataTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
logDataTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
logDataTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_01
logDataTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
logDataTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
logDataTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
logDataTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
logDataTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
logDataTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
logDataTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
logDataTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
logDataTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
logDataTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
logDataTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
logDataTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
logDataTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
logDataTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
logDataTimer_TimerUDB_sT16_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
logDataTimer_TimerUDB_sT16_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
logDataTimer_TimerUDB_sT16_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
logDataTimer_TimerUDB_sT16_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
logDataTimer_TimerUDB_sT16_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
logDataTimer_TimerUDB_sT16_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
logDataTimer_TimerUDB_sT16_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
logDataTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
logDataTimer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
logDataTimer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
logDataTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
logDataTimer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
logDataTimer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
logDataTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
logDataTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
logDataTimer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
logDataTimer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
logDataTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
logDataTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
logDataTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
logDataTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
logDataTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
logDataTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
logDataTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
logDataTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
logDataTimer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
logDataTimer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
logDataTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
logDataTimer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
logDataTimer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
logDataTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
logDataTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
logDataTimer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
logDataTimer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
logDataTimer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
logDataTimer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01

; ADC_SAR_Seq_0_cy_psoc4_sar
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_0_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET

; ADC_SAR_Seq_0_intClock
ADC_SAR_Seq_0_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_Seq_0_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_SAR_Seq_0_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_Seq_0_intClock__MASK EQU 0x80000000
ADC_SAR_Seq_0_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

; ADC_SAR_Seq_0_IRQ
ADC_SAR_Seq_0_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_0_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_0_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_Seq_0_IRQ__INTC_NUMBER EQU 14
ADC_SAR_Seq_0_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_Seq_0_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_0_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_0_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_0_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; waterInterrupt
waterInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
waterInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
waterInterrupt__INTC_MASK EQU 0x04
waterInterrupt__INTC_NUMBER EQU 2
waterInterrupt__INTC_PRIOR_MASK EQU 0xC00000
waterInterrupt__INTC_PRIOR_NUM EQU 3
waterInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
waterInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
waterInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; logDataInterrupt
logDataInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
logDataInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
logDataInterrupt__INTC_MASK EQU 0x01
logDataInterrupt__INTC_NUMBER EQU 0
logDataInterrupt__INTC_PRIOR_MASK EQU 0xC0
logDataInterrupt__INTC_PRIOR_NUM EQU 3
logDataInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
logDataInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
logDataInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 6000000
CYDEV_BCLK__HFCLK__KHZ EQU 6000
CYDEV_BCLK__HFCLK__MHZ EQU 6
CYDEV_BCLK__SYSCLK__HZ EQU 6000000
CYDEV_BCLK__SYSCLK__KHZ EQU 6000
CYDEV_BCLK__SYSCLK__MHZ EQU 6
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
