{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650422626027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650422626034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 19:43:45 2022 " "Processing started: Tue Apr 19 19:43:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650422626034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422626034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_BluetoothSPP_Master -c DE2_115_BluetoothSPP_Master " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_BluetoothSPP_Master -c DE2_115_BluetoothSPP_Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422626034 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650422627186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650422627187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/twosfeild.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/twosfeild.v" { { "Info" "ISGN_ENTITY_NAME" "1 twosField " "Found entity 1: twosField" {  } { { "../../aes/encryption/TwosFeild.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/aes/encryption/TwosFeild.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESTopModule " "Found entity 1: AESTopModule" {  } { { "../../aes/encryption/TopModule.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/aes/encryption/TopModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/threesfield.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/threesfield.v" { { "Info" "ISGN_ENTITY_NAME" "1 threesField " "Found entity 1: threesField" {  } { { "../../aes/encryption/threesField.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/aes/encryption/threesField.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/sboxinst1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/sboxinst1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sboxinst1 " "Found entity 1: sboxinst1" {  } { { "../../aes/encryption/sboxinst1.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/aes/encryption/sboxinst1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/sbox32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/sbox32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox32 " "Found entity 1: sbox32" {  } { { "../../aes/encryption/sbox32.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/aes/encryption/sbox32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "../../aes/encryption/sbox.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/aes/encryption/sbox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/rowshift.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/rowshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 rowShift " "Found entity 1: rowShift" {  } { { "../../aes/encryption/rowShift.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/aes/encryption/rowShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/mulrc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/mulrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MulRC " "Found entity 1: MulRC" {  } { { "../../aes/encryption/MulRC.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/aes/encryption/MulRC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/keyexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/keyexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyExpansion " "Found entity 1: keyExpansion" {  } { { "../../aes/encryption/KeyExpansion.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/aes/encryption/KeyExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/gmul.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/gmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 GMul " "Found entity 1: GMul" {  } { { "../../aes/encryption/GMul.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/aes/encryption/GMul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/gfunction.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/gfunction.v" { { "Info" "ISGN_ENTITY_NAME" "1 GFunction " "Found entity 1: GFunction" {  } { { "../../aes/encryption/GFunction.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/aes/encryption/GFunction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/fullmix.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/fullmix.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullMix " "Found entity 1: fullMix" {  } { { "../../aes/encryption/fullMix.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/aes/encryption/fullMix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/columnmix.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/daniel/desktop/github/wabscbr-repos/wabscbr-nano/aes/encryption/columnmix.v" { { "Info" "ISGN_ENTITY_NAME" "1 columnMix " "Found entity 1: columnMix" {  } { { "../../aes/encryption/columnMix.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/aes/encryption/columnMix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys " "Found entity 1: Qsys" {  } { { "Qsys/synthesis/Qsys.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "Qsys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_irq_mapper " "Found entity 1: Qsys_irq_mapper" {  } { { "Qsys/synthesis/submodules/Qsys_irq_mapper.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1 " "Found entity 1: Qsys_mm_interconnect_1" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_rsp_mux " "Found entity 1: Qsys_mm_interconnect_1_rsp_mux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638932 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_rsp_demux " "Found entity 1: Qsys_mm_interconnect_1_rsp_demux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_cmd_mux " "Found entity 1: Qsys_mm_interconnect_1_cmd_mux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_cmd_demux " "Found entity 1: Qsys_mm_interconnect_1_cmd_demux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638945 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650422638952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650422638952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_router_001_default_decode " "Found entity 1: Qsys_mm_interconnect_1_router_001_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638952 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_1_router_001 " "Found entity 2: Qsys_mm_interconnect_1_router_001" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650422638954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650422638955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_1_router_default_decode " "Found entity 1: Qsys_mm_interconnect_1_router_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638956 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_1_router " "Found entity 2: Qsys_mm_interconnect_1_router" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0 " "Found entity 1: Qsys_mm_interconnect_0" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Qsys_mm_interconnect_0_rsp_mux_001" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_mux " "Found entity 1: Qsys_mm_interconnect_0_rsp_mux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux_002 " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux_002" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422638998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422638998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux_001" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_rsp_demux " "Found entity 1: Qsys_mm_interconnect_0_rsp_demux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Qsys_mm_interconnect_0_cmd_mux_001" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_mux " "Found entity 1: Qsys_mm_interconnect_0_cmd_mux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Qsys_mm_interconnect_0_cmd_demux_001" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_cmd_demux " "Found entity 1: Qsys_mm_interconnect_0_cmd_demux" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650422639014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650422639014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_003_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639015 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_003 " "Found entity 2: Qsys_mm_interconnect_0_router_003" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650422639017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650422639017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_002_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639018 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_002 " "Found entity 2: Qsys_mm_interconnect_0_router_002" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650422639019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650422639020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_001_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639020 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router_001 " "Found entity 2: Qsys_mm_interconnect_0_router_001" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650422639024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650422639024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_mm_interconnect_0_router_default_decode " "Found entity 1: Qsys_mm_interconnect_0_router_default_decode" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639026 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_mm_interconnect_0_router " "Found entity 2: Qsys_mm_interconnect_0_router" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_timer_0 " "Found entity 1: Qsys_timer_0" {  } { { "Qsys/synthesis/submodules/Qsys_timer_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_spi_csn.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_spi_csn.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_spi_csn " "Found entity 1: Qsys_spi_csn" {  } { { "Qsys/synthesis/submodules/Qsys_spi_csn.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_spi_csn.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_sdram_input_efifo_module " "Found entity 1: Qsys_sdram_input_efifo_module" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639038 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_sdram " "Found entity 2: Qsys_sdram" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_pio_key.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_pio_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_pio_key " "Found entity 1: Qsys_pio_key" {  } { { "Qsys/synthesis/submodules/Qsys_pio_key.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_pio_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_0 " "Found entity 1: Qsys_nios2_gen2_0" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: Qsys_nios2_gen2_0_cpu_ic_data_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: Qsys_nios2_gen2_0_cpu_ic_tag_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_nios2_gen2_0_cpu_bht_module " "Found entity 3: Qsys_nios2_gen2_0_cpu_bht_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: Qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: Qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "6 Qsys_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: Qsys_nios2_gen2_0_cpu_dc_tag_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "7 Qsys_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: Qsys_nios2_gen2_0_cpu_dc_data_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "8 Qsys_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: Qsys_nios2_gen2_0_cpu_dc_victim_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "9 Qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: Qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "10 Qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: Qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "11 Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "12 Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "13 Qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "14 Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "15 Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "16 Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "17 Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "18 Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "19 Qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: Qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "20 Qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: Qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "21 Qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: Qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "22 Qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: Qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "23 Qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: Qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "24 Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "25 Qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: Qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "26 Qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: Qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""} { "Info" "ISGN_ENTITY_NAME" "27 Qsys_nios2_gen2_0_cpu " "Found entity 27: Qsys_nios2_gen2_0_cpu" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_0_cpu_mult_cell " "Found entity 1: Qsys_nios2_gen2_0_cpu_mult_cell" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: Qsys_nios2_gen2_0_cpu_test_bench" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "Qsys/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "Qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: Qsys_jtag_uart_0_sim_scfifo_w" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639978 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_jtag_uart_0_scfifo_w " "Found entity 2: Qsys_jtag_uart_0_scfifo_w" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639978 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: Qsys_jtag_uart_0_sim_scfifo_r" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639978 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_jtag_uart_0_scfifo_r " "Found entity 4: Qsys_jtag_uart_0_scfifo_r" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639978 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_jtag_uart_0 " "Found entity 5: Qsys_jtag_uart_0" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_hc_05_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/qsys_hc_05_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_hc_05_uart_tx " "Found entity 1: Qsys_hc_05_uart_tx" {  } { { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639982 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_hc_05_uart_rx_stimulus_source " "Found entity 2: Qsys_hc_05_uart_rx_stimulus_source" {  } { { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639982 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_hc_05_uart_rx " "Found entity 3: Qsys_hc_05_uart_rx" {  } { { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639982 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_hc_05_uart_regs " "Found entity 4: Qsys_hc_05_uart_regs" {  } { { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639982 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_hc_05_uart " "Found entity 5: Qsys_hc_05_uart" {  } { { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_gpio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/qsys_gpio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_gpio_controller " "Found entity 1: Qsys_gpio_controller" {  } { { "Qsys/synthesis/submodules/Qsys_gpio_controller.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_gpio_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file qsys/synthesis/submodules/qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_altpll_0_dffpipe_l2c " "Found entity 1: Qsys_altpll_0_dffpipe_l2c" {  } { { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639989 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_altpll_0_stdsync_sv6 " "Found entity 2: Qsys_altpll_0_stdsync_sv6" {  } { { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639989 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_altpll_0_altpll_3ra2 " "Found entity 3: Qsys_altpll_0_altpll_3ra2" {  } { { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639989 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_altpll_0 " "Found entity 4: Qsys_altpll_0" {  } { { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639989 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_115_BluetoothSPP_Master.v(92) " "Verilog HDL Module Instantiation warning at DE2_115_BluetoothSPP_Master.v(92): ignored dangling comma in List of Port Connections" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 92 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1650422639991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_bluetoothspp_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_bluetoothspp_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_BluetoothSPP_Master " "Found entity 1: DE2_115_BluetoothSPP_Master" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422639992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422639992 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SPI_SCK DE2_115_BluetoothSPP_Master.v(91) " "Verilog HDL Implicit Net warning at DE2_115_BluetoothSPP_Master.v(91): created implicit net for \"SPI_SCK\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422639992 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_sdram.v(318) " "Verilog HDL or VHDL warning at Qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650422640056 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_sdram.v(328) " "Verilog HDL or VHDL warning at Qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650422640056 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_sdram.v(338) " "Verilog HDL or VHDL warning at Qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650422640056 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Qsys_sdram.v(682) " "Verilog HDL or VHDL warning at Qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650422640060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_BluetoothSPP_Master " "Elaborating entity \"DE2_115_BluetoothSPP_Master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650422640244 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_115_BluetoothSPP_Master.v(32) " "Output port \"SRAM_ADDR\" at DE2_115_BluetoothSPP_Master.v(32) has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650422640245 "|DE2_115_BluetoothSPP_Master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_115_BluetoothSPP_Master.v(33) " "Output port \"SRAM_CE_N\" at DE2_115_BluetoothSPP_Master.v(33) has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650422640245 "|DE2_115_BluetoothSPP_Master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_115_BluetoothSPP_Master.v(35) " "Output port \"SRAM_LB_N\" at DE2_115_BluetoothSPP_Master.v(35) has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650422640245 "|DE2_115_BluetoothSPP_Master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_115_BluetoothSPP_Master.v(36) " "Output port \"SRAM_OE_N\" at DE2_115_BluetoothSPP_Master.v(36) has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650422640245 "|DE2_115_BluetoothSPP_Master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_115_BluetoothSPP_Master.v(37) " "Output port \"SRAM_UB_N\" at DE2_115_BluetoothSPP_Master.v(37) has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650422640245 "|DE2_115_BluetoothSPP_Master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_115_BluetoothSPP_Master.v(38) " "Output port \"SRAM_WE_N\" at DE2_115_BluetoothSPP_Master.v(38) has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650422640245 "|DE2_115_BluetoothSPP_Master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART2USB_RTS DE2_115_BluetoothSPP_Master.v(46) " "Output port \"UART2USB_RTS\" at DE2_115_BluetoothSPP_Master.v(46) has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650422640246 "|DE2_115_BluetoothSPP_Master"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART2USB_TX DE2_115_BluetoothSPP_Master.v(48) " "Output port \"UART2USB_TX\" at DE2_115_BluetoothSPP_Master.v(48) has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650422640246 "|DE2_115_BluetoothSPP_Master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys Qsys:u0 " "Elaborating entity \"Qsys\" for hierarchy \"Qsys:u0\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "u0" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0 Qsys:u0\|Qsys_altpll_0:altpll_0 " "Elaborating entity \"Qsys_altpll_0\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\"" {  } { { "Qsys/synthesis/Qsys.v" "altpll_0" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0_stdsync_sv6 Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"Qsys_altpll_0_stdsync_sv6\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "stdsync2" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0_dffpipe_l2c Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2\|Qsys_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Qsys_altpll_0_dffpipe_l2c\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_stdsync_sv6:stdsync2\|Qsys_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "dffpipe3" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_altpll_0_altpll_3ra2 Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_3ra2:sd1 " "Elaborating entity \"Qsys_altpll_0_altpll_3ra2\" for hierarchy \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_3ra2:sd1\"" {  } { { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "sd1" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_gpio_controller Qsys:u0\|Qsys_gpio_controller:gpio_controller " "Elaborating entity \"Qsys_gpio_controller\" for hierarchy \"Qsys:u0\|Qsys_gpio_controller:gpio_controller\"" {  } { { "Qsys/synthesis/Qsys.v" "gpio_controller" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_hc_05_uart Qsys:u0\|Qsys_hc_05_uart:hc_05_uart " "Elaborating entity \"Qsys_hc_05_uart\" for hierarchy \"Qsys:u0\|Qsys_hc_05_uart:hc_05_uart\"" {  } { { "Qsys/synthesis/Qsys.v" "hc_05_uart" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_hc_05_uart_tx Qsys:u0\|Qsys_hc_05_uart:hc_05_uart\|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx " "Elaborating entity \"Qsys_hc_05_uart_tx\" for hierarchy \"Qsys:u0\|Qsys_hc_05_uart:hc_05_uart\|Qsys_hc_05_uart_tx:the_Qsys_hc_05_uart_tx\"" {  } { { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "the_Qsys_hc_05_uart_tx" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_hc_05_uart_rx Qsys:u0\|Qsys_hc_05_uart:hc_05_uart\|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx " "Elaborating entity \"Qsys_hc_05_uart_rx\" for hierarchy \"Qsys:u0\|Qsys_hc_05_uart:hc_05_uart\|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx\"" {  } { { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "the_Qsys_hc_05_uart_rx" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_hc_05_uart_rx_stimulus_source Qsys:u0\|Qsys_hc_05_uart:hc_05_uart\|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx\|Qsys_hc_05_uart_rx_stimulus_source:the_Qsys_hc_05_uart_rx_stimulus_source " "Elaborating entity \"Qsys_hc_05_uart_rx_stimulus_source\" for hierarchy \"Qsys:u0\|Qsys_hc_05_uart:hc_05_uart\|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx\|Qsys_hc_05_uart_rx_stimulus_source:the_Qsys_hc_05_uart_rx_stimulus_source\"" {  } { { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "the_Qsys_hc_05_uart_rx_stimulus_source" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Qsys:u0\|Qsys_hc_05_uart:hc_05_uart\|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Qsys:u0\|Qsys_hc_05_uart:hc_05_uart\|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "the_altera_std_synchronizer" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_hc_05_uart:hc_05_uart\|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_hc_05_uart:hc_05_uart\|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 374 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_hc_05_uart:hc_05_uart\|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Qsys:u0\|Qsys_hc_05_uart:hc_05_uart\|Qsys_hc_05_uart_rx:the_Qsys_hc_05_uart_rx\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422640491 ""}  } { { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 374 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650422640491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_hc_05_uart_regs Qsys:u0\|Qsys_hc_05_uart:hc_05_uart\|Qsys_hc_05_uart_regs:the_Qsys_hc_05_uart_regs " "Elaborating entity \"Qsys_hc_05_uart_regs\" for hierarchy \"Qsys:u0\|Qsys_hc_05_uart:hc_05_uart\|Qsys_hc_05_uart_regs:the_Qsys_hc_05_uart_regs\"" {  } { { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "the_Qsys_hc_05_uart_regs" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_jtag_uart_0 Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Qsys_jtag_uart_0\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "Qsys/synthesis/Qsys.v" "jtag_uart_0" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_jtag_uart_0_scfifo_w Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"Qsys_jtag_uart_0_scfifo_w\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\"" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "the_Qsys_jtag_uart_0_scfifo_w" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "wfifo" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422640798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422640798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422640798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422640798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422640798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422640798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422640798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422640798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422640798 ""}  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650422640798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422640849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422640849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422640870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422640870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422640896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422640896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422640958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422640958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422640959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422641031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422641031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422641032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422641098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422641098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_w:the_Qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422641099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_jtag_uart_0_scfifo_r Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"Qsys_jtag_uart_0_scfifo_r\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|Qsys_jtag_uart_0_scfifo_r:the_Qsys_jtag_uart_0_scfifo_r\"" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "the_Qsys_jtag_uart_0_scfifo_r" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422641117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "Qsys_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422641523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422641602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422641602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422641602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422641602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422641602 ""}  } { { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650422641602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422642272 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422642282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422642304 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"Qsys:u0\|Qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422642322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "Qsys/synthesis/Qsys.v" "mm_clock_crossing_bridge_0" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422642329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422642354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "Qsys/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422642391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "Qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422642402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422642452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0 Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Qsys_nios2_gen2_0\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Qsys/synthesis/Qsys.v" "nios2_gen2_0" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422642526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Qsys_nios2_gen2_0_cpu\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0.v" "cpu" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422642596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_test_bench Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_test_bench:the_Qsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_test_bench:the_Qsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 5999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422643158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_ic_data_module Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "Qsys_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 7001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422643233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422643301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422643378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422643378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_ic_data_module:Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422643379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_ic_tag_module Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "Qsys_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 7067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422643453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422643474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/altsyncram_dad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422643555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422643555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_ic_tag_module:Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422643557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_bht_module Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_bht_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "Qsys_nios2_gen2_0_cpu_bht" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 7265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422643630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422643646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422643728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422643728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_bht_module:Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422643729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_register_bank_a_module Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "Qsys_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422643790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422643806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422643883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422643883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_register_bank_a_module:Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422643884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_register_bank_b_module Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_register_bank_b_module:Qsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_register_bank_b_module:Qsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "Qsys_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 8231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422643960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_mult_cell Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 8816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422643987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422644114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422644114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422644905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_dc_tag_module Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "Qsys_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 9238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422645660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422645678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/altsyncram_lic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422645746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422645746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lic1 Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated " "Elaborating entity \"altsyncram_lic1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_tag_module:Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422645747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_dc_data_module Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "Qsys_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 9304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422645812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422645831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422645905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422645905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_data_module:Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422645906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_dc_victim_module Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "Qsys_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 9416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422645974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422645996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422646076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422646076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_dc_victim_module:Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422646077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_oci Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 10273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422646147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_oci_debug Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422646229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_oci_break Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422646292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422646410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422646471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_oci_itrace Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422646528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422646595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422646737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_oci_fifo Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422646793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422646887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422646946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422647023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_oci_pib Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_Qsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422647080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_oci_im Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_Qsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_Qsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422647141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_avalon_reg Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422647198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_nios2_ocimem Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422647254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "Qsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422647359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422647377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422647451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422647451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422647452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_debug_slave_wrapper Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422647474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_debug_slave_tck Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Qsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422647489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_nios2_gen2_0_cpu_debug_slave_sysclk Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Qsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422647543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Qsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422647610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422647620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422647754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422647974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_pio_key Qsys:u0\|Qsys_pio_key:pio_key " "Elaborating entity \"Qsys_pio_key\" for hierarchy \"Qsys:u0\|Qsys_pio_key:pio_key\"" {  } { { "Qsys/synthesis/Qsys.v" "pio_key" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sdram Qsys:u0\|Qsys_sdram:sdram " "Elaborating entity \"Qsys_sdram\" for hierarchy \"Qsys:u0\|Qsys_sdram:sdram\"" {  } { { "Qsys/synthesis/Qsys.v" "sdram" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_sdram_input_efifo_module Qsys:u0\|Qsys_sdram:sdram\|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module " "Elaborating entity \"Qsys_sdram_input_efifo_module\" for hierarchy \"Qsys:u0\|Qsys_sdram:sdram\|Qsys_sdram_input_efifo_module:the_Qsys_sdram_input_efifo_module\"" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "the_Qsys_sdram_input_efifo_module" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_spi_csn Qsys:u0\|Qsys_spi_csn:spi_csn " "Elaborating entity \"Qsys_spi_csn\" for hierarchy \"Qsys:u0\|Qsys_spi_csn:spi_csn\"" {  } { { "Qsys/synthesis/Qsys.v" "spi_csn" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_timer_0 Qsys:u0\|Qsys_timer_0:timer_0 " "Elaborating entity \"Qsys_timer_0\" for hierarchy \"Qsys:u0\|Qsys_timer_0:timer_0\"" {  } { { "Qsys/synthesis/Qsys.v" "timer_0" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Qsys_mm_interconnect_0\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Qsys/synthesis/Qsys.v" "mm_interconnect_0" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_csn_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_csn_s1_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "spi_csn_s1_translator" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422648986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 1633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router " "Elaborating entity \"Qsys_mm_interconnect_0_router\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "router" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router\|Qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router:router\|Qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_001 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Qsys_mm_interconnect_0_router_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "router_001" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 2745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_001_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001\|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_001:router_001\|Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_002 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Qsys_mm_interconnect_0_router_002\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "router_002" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 2761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_002_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002\|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_002:router_002\|Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_003 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Qsys_mm_interconnect_0_router_003\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "router_003" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 2777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_router_003_default_decode Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_003:router_003\|Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_router_003:router_003\|Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 2923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 2973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_demux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 3032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_demux_001 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 3055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_mux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 3078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_cmd_mux_001 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 3095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422649984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_demux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 3226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_demux_001 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_demux_002 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_demux_002\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 3260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_mux Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 3410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_rsp_mux_001 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 3433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "crosser" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 3467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_avalon_st_adapter Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_0:mm_interconnect_0\|Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Qsys_mm_interconnect_1\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Qsys/synthesis/Qsys.v" "mm_interconnect_1" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_translator" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:gpio_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:gpio_controller_s1_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "gpio_controller_s1_translator" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hc_05_uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hc_05_uart_s1_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "hc_05_uart_s1_translator" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "timer_0_s1_translator" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_agent" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router " "Elaborating entity \"Qsys_mm_interconnect_1_router\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "router" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422650978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router_default_decode Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router\|Qsys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_1_router_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router:router\|Qsys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router_001 Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"Qsys_mm_interconnect_1_router_001\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_001:router_001\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "router_001" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_router_001_default_decode Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_001:router_001\|Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"Qsys_mm_interconnect_1_router_001_default_decode\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_router_001:router_001\|Qsys_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_limiter" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_cmd_demux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Qsys_mm_interconnect_1_cmd_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_cmd_mux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Qsys_mm_interconnect_1_cmd_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_rsp_demux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Qsys_mm_interconnect_1_rsp_demux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_mm_interconnect_1_rsp_mux Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Qsys_mm_interconnect_1_rsp_mux\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1.v" 1858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_mm_interconnect_1_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys:u0\|Qsys_mm_interconnect_1:mm_interconnect_1\|Qsys_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_irq_mapper Qsys:u0\|Qsys_irq_mapper:irq_mapper " "Elaborating entity \"Qsys_irq_mapper\" for hierarchy \"Qsys:u0\|Qsys_irq_mapper:irq_mapper\"" {  } { { "Qsys/synthesis/Qsys.v" "irq_mapper" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "Qsys/synthesis/Qsys.v" "irq_synchronizer" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "Qsys/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "Qsys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422651338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422651338 ""}  } { { "Qsys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650422651338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651341 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "Qsys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "Qsys/synthesis/Qsys.v" "rst_controller" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "Qsys/synthesis/Qsys.v" "rst_controller_001" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/Qsys.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422651438 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "the_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650422653739 "|DE2_115_BluetoothSPP_Master|Qsys:u0|Qsys_nios2_gen2_0:nios2_gen2_0|Qsys_nios2_gen2_0_cpu:cpu|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci|Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1650422655060 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.19.19:44:20 Progress: Loading sld317cfed1/alt_sld_fab_wrapper_hw.tcl " "2022.04.19.19:44:20 Progress: Loading sld317cfed1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422660496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422664289 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422664510 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422668651 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422668816 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422668968 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422669140 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422669146 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422669147 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1650422669872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld317cfed1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld317cfed1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld317cfed1/alt_sld_fab.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/ip/sld317cfed1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422670190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422670190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422670326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422670326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422670339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422670339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422670450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422670450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422670594 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422670594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422670594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/ip/sld317cfed1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422670699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422670699 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1650422677995 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1650422677995 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1650422677995 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422677998 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422677998 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422677998 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1650422677998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422678033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Qsys:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678034 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650422678034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msc1 " "Found entity 1: altsyncram_msc1" {  } { { "db/altsyncram_msc1.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/altsyncram_msc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422678090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422678090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422678166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678166 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650422678166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422678225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422678225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422678255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_mult_cell:the_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650422678255 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650422678255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422678323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422678323 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1650422679572 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1650422679572 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1650422679640 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1650422679640 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1650422679640 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1650422679641 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1650422679641 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650422679665 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "BT_KEY " "Inserted always-enabled tri-state buffer between \"BT_KEY\" and its non-tri-state driver." {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1650422679852 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1650422679852 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "bidirectional pin \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "bidirectional pin \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "bidirectional pin \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "bidirectional pin \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "bidirectional pin \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "bidirectional pin \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "bidirectional pin \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "bidirectional pin \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "bidirectional pin \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "bidirectional pin \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "bidirectional pin \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "bidirectional pin \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "bidirectional pin \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "bidirectional pin \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "bidirectional pin \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "bidirectional pin \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1650422679852 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1650422679852 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_sdram.v" 442 -1 0 } } { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 44 -1 0 } } { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_sdram.v" 356 -1 0 } } { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 61 -1 0 } } { "Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 7662 -1 0 } } { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 352 -1 0 } } { "Qsys/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_jtag_uart_0.v" 398 -1 0 } } { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 5923 -1 0 } } { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 7671 -1 0 } } { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 689 -1 0 } } { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 4044 -1 0 } } { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 5842 -1 0 } } { "Qsys/synthesis/submodules/Qsys_hc_05_uart.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_hc_05_uart.v" 43 -1 0 } } { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 267 -1 0 } } { "Qsys/synthesis/submodules/Qsys_timer_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_timer_0.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1650422679895 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1650422679896 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "BT_KEY~synth " "Node \"BT_KEY~synth\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422682629 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1650422682629 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART2USB_RTS GND " "Pin \"UART2USB_RTS\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|UART2USB_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART2USB_TX GND " "Pin \"UART2USB_TX\" is stuck at GND" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422682629 "|DE2_115_BluetoothSPP_Master|UART2USB_TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650422682629 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422683128 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "150 " "150 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650422687324 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422687689 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.map.smsg " "Generated suppressed messages file C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422689315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650422692583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422692583 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART2USB_CTS " "No output dependent on input pin \"UART2USB_CTS\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|UART2USB_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART2USB_RX " "No output dependent on input pin \"UART2USB_RX\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|UART2USB_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_CSK " "No output dependent on input pin \"SPI_CSK\"" {  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422693371 "|DE2_115_BluetoothSPP_Master|SPI_CSK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650422693371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6280 " "Implemented 6280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650422693374 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650422693374 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "49 " "Implemented 49 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1650422693374 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5833 " "Implemented 5833 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650422693374 ""} { "Info" "ICUT_CUT_TM_RAMS" "301 " "Implemented 301 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1650422693374 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1650422693374 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1650422693374 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650422693374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5009 " "Peak virtual memory: 5009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650422693552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 19:44:53 2022 " "Processing ended: Tue Apr 19 19:44:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650422693552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650422693552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650422693552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422693552 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1650422695279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650422695287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 19:44:54 2022 " "Processing started: Tue Apr 19 19:44:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650422695287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1650422695287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_BluetoothSPP_Master -c DE2_115_BluetoothSPP_Master " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_BluetoothSPP_Master -c DE2_115_BluetoothSPP_Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1650422695287 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1650422695440 ""}
{ "Info" "0" "" "Project  = DE2_115_BluetoothSPP_Master" {  } {  } 0 0 "Project  = DE2_115_BluetoothSPP_Master" 0 0 "Fitter" 0 0 1650422695441 ""}
{ "Info" "0" "" "Revision = DE2_115_BluetoothSPP_Master" {  } {  } 0 0 "Revision = DE2_115_BluetoothSPP_Master" 0 0 "Fitter" 0 0 1650422695441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650422695693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650422695694 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_BluetoothSPP_Master EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115_BluetoothSPP_Master\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650422695763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650422695837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650422695837 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_3ra2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_3ra2:sd1\|pll7\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_3ra2:sd1\|wire_pll7_clk\[1\] -65.0 degrees -63.0 degrees " "Can't achieve requested value -65.0 degrees for clock output Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_3ra2:sd1\|wire_pll7_clk\[1\] of parameter phase shift -- achieved value of -63.0 degrees" {  } { { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 6202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1650422695934 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_3ra2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_3ra2:sd1\|wire_pll7_clk\[0\] port" {  } { { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 6201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1650422695934 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_3ra2:sd1\|wire_pll7_clk\[1\] 2 1 -63 -1750 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -63 degrees (-1750 ps) for Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_3ra2:sd1\|wire_pll7_clk\[1\] port" {  } { { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 6202 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1650422695934 ""}  } { { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 6201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1650422695934 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650422696475 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1650422696483 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650422696998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650422696998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650422696998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650422696998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650422696998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650422696998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650422696998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650422696998 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650422696998 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650422696998 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 17037 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650422697016 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 17039 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650422697016 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 17041 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650422697016 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 17043 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650422697016 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 17045 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1650422697016 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1650422697016 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650422697022 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1650422698462 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 134 " "No exact pin location assignment(s) for 4 pins of 134 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1650422699547 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650422700524 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1650422700524 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650422700670 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650422700684 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650422700693 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'Qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650422700724 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_BluetoothSPP_Master.SDC " "Reading SDC File: 'DE2_115_BluetoothSPP_Master.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1650422700826 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650422700833 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650422700833 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1650422700833 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1650422700833 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1650422701011 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1650422701014 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650422701014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650422701014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650422701014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650422701014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650422701014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650422701014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650422701014 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1650422701014 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1650422701014 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650422701819 ""}  } { { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 17018 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650422701819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_3ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_3ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650422701819 ""}  } { { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 6201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650422701819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_3ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|Qsys_altpll_0_altpll_3ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650422701820 ""}  } { { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 6201 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650422701820 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650422701820 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 16122 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650422701820 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650422701820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 16368 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650422701820 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650422701820 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 16207 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650422701820 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650422701820 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 16229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650422701820 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650422701820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 6712 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650422701820 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650422701820 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 6996 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650422701820 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650422701820 ""}  } { { "Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 1204 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650422701820 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node Qsys:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650422701820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|Qsys_sdram:sdram\|active_rnw~2 " "Destination node Qsys:u0\|Qsys_sdram:sdram\|active_rnw~2" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 7842 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650422701820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|Qsys_sdram:sdram\|active_cs_n~1 " "Destination node Qsys:u0\|Qsys_sdram:sdram\|active_cs_n~1" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 7883 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650422701820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node Qsys:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 7894 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650422701820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 6996 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650422701820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|Qsys_sdram:sdram\|i_refs\[0\] " "Destination node Qsys:u0\|Qsys_sdram:sdram\|i_refs\[0\]" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 2081 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650422701820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|Qsys_sdram:sdram\|i_refs\[2\] " "Destination node Qsys:u0\|Qsys_sdram:sdram\|i_refs\[2\]" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 2079 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650422701820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|Qsys_sdram:sdram\|i_refs\[1\] " "Destination node Qsys:u0\|Qsys_sdram:sdram\|i_refs\[1\]" {  } { { "Qsys/synthesis/submodules/Qsys_sdram.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 2080 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650422701820 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650422701820 ""}  } { { "Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 1197 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650422701820 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650422701821 ""}  } { { "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.v" 597 -1 0 } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Qsys:u0\|Qsys_nios2_gen2_0:nios2_gen2_0\|Qsys_nios2_gen2_0_cpu:cpu\|Qsys_nios2_gen2_0_cpu_nios2_oci:the_Qsys_nios2_gen2_0_cpu_nios2_oci\|Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 2709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650422701821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys:u0\|Qsys_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node Qsys:u0\|Qsys_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650422701821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys:u0\|Qsys_altpll_0:altpll_0\|readdata\[0\]~1 " "Destination node Qsys:u0\|Qsys_altpll_0:altpll_0\|readdata\[0\]~1" {  } { { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 253 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 10945 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650422701821 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650422701821 ""}  } { { "Qsys/synthesis/submodules/Qsys_altpll_0.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/Qsys/synthesis/submodules/Qsys_altpll_0.v" 269 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 6232 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650422701821 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650422703099 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650422703111 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650422703112 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650422703127 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1650422703176 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1650422703176 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1650422703176 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650422703178 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650422703204 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650422704650 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "56 Block RAM " "Packed 56 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650422704662 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650422704662 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650422704662 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650422704662 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1650422704662 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "114 " "Created 114 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1650422704662 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650422704662 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 3 1 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1650422704756 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1650422704756 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1650422704756 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 19 41 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650422704758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 62 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 62 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650422704758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 27 46 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650422704758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 8 63 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650422704758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 19 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 19 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650422704758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 54 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650422704758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650422704758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1650422704758 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1650422704758 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1650422704758 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LSENSOR_INT " "Node \"LSENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LSENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LSENSOR_SCL " "Node \"LSENSOR_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LSENSOR_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LSENSOR_SDA " "Node \"LSENSOR_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LSENSOR_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MPU_AD0_SDO " "Node \"MPU_AD0_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPU_AD0_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MPU_CS_n " "Node \"MPU_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPU_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MPU_FSYNC " "Node \"MPU_FSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPU_FSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MPU_INT " "Node \"MPU_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPU_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MPU_SCL_SCLK " "Node \"MPU_SCL_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPU_SCL_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MPU_SDA_SDI " "Node \"MPU_SDA_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MPU_SDA_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT " "Node \"OTG_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RH_TEMP_DRDY_n " "Node \"RH_TEMP_DRDY_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_DRDY_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RH_TEMP_I2C_SCL " "Node \"RH_TEMP_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RH_TEMP_I2C_SDA " "Node \"RH_TEMP_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD_D\[0\] " "Node \"TMD_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD_D\[1\] " "Node \"TMD_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD_D\[2\] " "Node \"TMD_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD_D\[3\] " "Node \"TMD_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD_D\[4\] " "Node \"TMD_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD_D\[5\] " "Node \"TMD_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD_D\[6\] " "Node \"TMD_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMD_D\[7\] " "Node \"TMD_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMD_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WIFI_EN " "Node \"WIFI_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WIFI_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WIFI_RST_n " "Node \"WIFI_RST_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WIFI_RST_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WIFI_UART0_CTS " "Node \"WIFI_UART0_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WIFI_UART0_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WIFI_UART0_RTS " "Node \"WIFI_UART0_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WIFI_UART0_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WIFI_UART0_RX " "Node \"WIFI_UART0_RX\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WIFI_UART0_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WIFI_UART0_TX " "Node \"WIFI_UART0_TX\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WIFI_UART0_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WIFI_UART1_RX " "Node \"WIFI_UART1_RX\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "WIFI_UART1_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1650422706355 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1650422706355 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650422706369 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650422706388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650422710522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650422712775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1650422712898 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1650422729730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650422729731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1650422731381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X34_Y12 X45_Y23 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23" {  } { { "loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23"} { { 12 { 0 ""} 34 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1650422739598 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1650422739598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1650422746112 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1650422746112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650422746118 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.53 " "Total time spent on timing analysis during the Fitter is 8.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650422746486 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650422746545 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650422747615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1650422747618 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1650422748538 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650422750311 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1650422752308 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "80 Cyclone IV E " "80 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 755 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 756 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 647 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 648 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 649 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 650 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 651 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 652 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 653 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 654 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 655 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 656 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 657 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 658 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 659 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 660 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 661 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 662 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 663 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 664 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 665 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 666 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART2USB_CTS 3.3-V LVTTL AD25 " "Pin UART2USB_CTS uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { UART2USB_CTS } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART2USB_CTS" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 771 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART2USB_RX 3.3-V LVTTL AC22 " "Pin UART2USB_RX uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { UART2USB_RX } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART2USB_RX" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 773 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_CSK 3.3-V LVTTL R22 " "Pin SPI_CSK uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SPI_CSK } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 776 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 738 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 739 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 740 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 741 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 742 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 743 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 744 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 745 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 746 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 747 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 748 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 749 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 750 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 751 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 752 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 753 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 682 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 683 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 684 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 685 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 686 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 687 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 688 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 689 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 690 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 691 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 692 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 693 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 694 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 695 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 696 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 697 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 698 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 699 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 700 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 701 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 702 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 703 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 704 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 705 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 706 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 707 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 708 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 709 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 710 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 711 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 712 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 713 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BT_KEY 3.3-V LVTTL AD15 " "Pin BT_KEY uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BT_KEY } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BT_KEY" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 754 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 757 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 645 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_CSN 3.3-V LVTTL L2 " "Pin SPI_CSN uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SPI_CSN } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 775 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MOSI 3.3-V LVTTL M1 " "Pin SPI_MOSI uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SPI_MOSI } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 777 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 646 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BT_UART_RX 3.3-V LVTTL AE22 " "Pin BT_UART_RX uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BT_UART_RX } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BT_UART_RX" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 769 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650422752386 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1650422752386 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 738 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 739 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 740 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 741 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 742 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 743 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 744 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 745 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 746 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 747 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 748 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 749 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 750 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 751 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 752 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 753 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BT_KEY a permanently enabled " "Pin BT_KEY has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { BT_KEY } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BT_KEY" } } } } { "DE2_115_BluetoothSPP_Master.v" "" { Text "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/" { { 0 { 0 ""} 0 754 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1650422752393 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1650422752393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.fit.smsg " "Generated suppressed messages file C:/Users/Daniel/Desktop/github/wabscbr-repos/WABSCBR-nano/nano-system/DE2_115_BluetoothSPP_Master/DE2_115_BluetoothSPP_Master.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650422752935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 316 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 316 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5846 " "Peak virtual memory: 5846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650422754761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 19:45:54 2022 " "Processing ended: Tue Apr 19 19:45:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650422754761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650422754761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650422754761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650422754761 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1650422756058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650422756065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 19:45:55 2022 " "Processing started: Tue Apr 19 19:45:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650422756065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1650422756065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_BluetoothSPP_Master -c DE2_115_BluetoothSPP_Master " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_BluetoothSPP_Master -c DE2_115_BluetoothSPP_Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1650422756065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1650422756889 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1650422760669 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1650422760795 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1650422760795 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1650422761140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650422761259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 19:46:01 2022 " "Processing ended: Tue Apr 19 19:46:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650422761259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650422761259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650422761259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1650422761259 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1650422762034 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1650422763012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650422763020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 19:46:02 2022 " "Processing started: Tue Apr 19 19:46:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650422763020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422763020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_BluetoothSPP_Master -c DE2_115_BluetoothSPP_Master " "Command: quartus_sta DE2_115_BluetoothSPP_Master -c DE2_115_BluetoothSPP_Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422763020 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1650422763176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422763732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422763732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422763800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422763800 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1650422764748 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422764748 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422764949 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'Qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422764970 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Qsys/synthesis/submodules/Qsys_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422764985 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'Qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422765012 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_BluetoothSPP_Master.SDC " "Reading SDC File: 'DE2_115_BluetoothSPP_Master.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422765125 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650422765128 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1650422765128 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422765128 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422765129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422765268 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1650422765272 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1650422765303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.010 " "Worst-case setup slack is 1.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.010               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.010               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.969               0.000 CLOCK_50  " "    8.969               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.163               0.000 altera_reserved_tck  " "   45.163               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422765568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.282               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 CLOCK_50  " "    0.351               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422765609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.260 " "Worst-case recovery slack is 3.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.260               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    3.260               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.975               0.000 CLOCK_50  " "   15.975               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.819               0.000 altera_reserved_tck  " "   47.819               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422765629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.035 " "Worst-case removal slack is 1.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 CLOCK_50  " "    1.035               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.152               0.000 altera_reserved_tck  " "    1.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.267               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.267               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422765657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.621 " "Worst-case minimum pulse width slack is 4.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.621               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.621               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.557               0.000 CLOCK_50  " "    9.557               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.546               0.000 altera_reserved_tck  " "   49.546               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422765668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422765668 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 56 synchronizer chains. " "Report Metastability: Found 56 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422765998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 56 " "Number of Synchronizer Chains Found: 56" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422765998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422765998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.161 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.161" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422765998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.586 ns " "Worst Case Available Settling Time: 13.586 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422765998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422765998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422765998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422765998 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422765998 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1650422766008 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422766050 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422766987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422767404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.656 " "Worst-case setup slack is 1.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.656               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.656               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.843               0.000 CLOCK_50  " "    9.843               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.783               0.000 altera_reserved_tck  " "   45.783               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422767530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.295 " "Worst-case hold slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.295               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 CLOCK_50  " "    0.338               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422767582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.828 " "Worst-case recovery slack is 3.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.828               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    3.828               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.370               0.000 CLOCK_50  " "   16.370               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.099               0.000 altera_reserved_tck  " "   48.099               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422767603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.941 " "Worst-case removal slack is 0.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.941               0.000 CLOCK_50  " "    0.941               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.049               0.000 altera_reserved_tck  " "    1.049               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.871               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    3.871               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422767625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.649 " "Worst-case minimum pulse width slack is 4.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.649               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.649               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.561               0.000 CLOCK_50  " "    9.561               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.477               0.000 altera_reserved_tck  " "   49.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422767637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422767637 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 56 synchronizer chains. " "Report Metastability: Found 56 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422767998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 56 " "Number of Synchronizer Chains Found: 56" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422767998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422767998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.161 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.161" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422767998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.162 ns " "Worst Case Available Settling Time: 14.162 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422767998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422767998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422767998 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422767998 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422767998 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1650422768011 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422768274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.252 " "Worst-case setup slack is 5.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.252               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    5.252               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.508               0.000 CLOCK_50  " "   14.508               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.974               0.000 altera_reserved_tck  " "   47.974               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422768323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.099 " "Worst-case hold slack is 0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.099               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 CLOCK_50  " "    0.140               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422768414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.346 " "Worst-case recovery slack is 6.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.346               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    6.346               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.859               0.000 CLOCK_50  " "   17.859               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.218               0.000 altera_reserved_tck  " "   49.218               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422768475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 CLOCK_50  " "    0.495               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 altera_reserved_tck  " "    0.552               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.233               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    2.233               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422768523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.750 " "Worst-case minimum pulse width slack is 4.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.750               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.203               0.000 CLOCK_50  " "    9.203               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.301               0.000 altera_reserved_tck  " "   49.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650422768545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422768545 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 56 synchronizer chains. " "Report Metastability: Found 56 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422768960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 56 " "Number of Synchronizer Chains Found: 56" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422768960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422768960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.161 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.161" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422768960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.896 ns " "Worst Case Available Settling Time: 16.896 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422768960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422768960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422768960 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1650422768960 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422768960 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422769548 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422769549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650422769790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 19:46:09 2022 " "Processing ended: Tue Apr 19 19:46:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650422769790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650422769790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650422769790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422769790 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 418 s " "Quartus Prime Full Compilation was successful. 0 errors, 418 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1650422770688 ""}
