<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32662 Peripheral Driver API: pwrseq_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32662 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32662</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('pwrseq__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">pwrseq_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pwrseq__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32662_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32662_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#ae29b83a5e86744bceecd3ab595b22cae">   77</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#ae29b83a5e86744bceecd3ab595b22cae">lpctrl</a>;               </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a3888dedbd963b732349044838c1e25fd">   78</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a3888dedbd963b732349044838c1e25fd">lpwkfl0</a>;              </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">   79</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">lpwken0</a>;              </div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    __R  uint32_t rsv_0xc_0x2f[9];</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#ae6ba5a8a2b9842d80cab170c2672796d">   81</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#ae6ba5a8a2b9842d80cab170c2672796d">lppwkfl</a>;              </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aaa59ede1c2a52cc9d9e7515c73289a6d">   82</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aaa59ede1c2a52cc9d9e7515c73289a6d">lppwken</a>;              </div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    __R  uint32_t rsv_0x38_0x3f[2];</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#ae172155029f5978c0e1ac48d015b233a">   84</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#ae172155029f5978c0e1ac48d015b233a">lpmemsd</a>;              </div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;} <a class="code" href="group__pwrseq__registers.html#structmxc__pwrseq__regs__t">mxc_pwrseq_regs_t</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* Register offsets for module PWRSEQ */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga38815c954dac6243df51d211485b5831">   94</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPCTRL                ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gab0706fe84971e3d79a7ce67ae080241a">   95</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKFL0               ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga9d02050422bbde2399a294d16e379ecd">   96</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKEN0               ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga29a9aeae61dde8e9646abdb62523825c">   97</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPPWKFL               ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga32b29b6da2cf9682136d62ee1b9fdc4e">   98</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPPWKEN               ((uint32_t)0x00000034UL) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gab9037c3f57d36953a518da17d47f29f6">   99</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPMEMSD               ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gae25a468dc38d1a21a22774b0950b5484">  108</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_RAM0RET_EN_POS             0 </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gad505ce0b1aa44bd499b42eb71e950cec">  109</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_RAM0RET_EN                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_RAM0RET_EN_POS)) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga0d428c1d2bcebad2f5b3429f97ff2d86">  111</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_RAM1RET_EN_POS             1 </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gaddd729e473e47694f101c3373561c0a0">  112</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_RAM1RET_EN                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_RAM1RET_EN_POS)) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gaa04e9b58b3ba4dc065fe5b2bd956a3f6">  114</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_RAM2RET_EN_POS             2 </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga5f31c708c3dc67ba8c0ce00698540cc2">  115</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_RAM2RET_EN                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_RAM2RET_EN_POS)) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga950af82c264510c955e4181f025dcdba">  117</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_RAM3RET_EN_POS             3 </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gaf35bc27e6aca990177a55eabf2d438fb">  118</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_RAM3RET_EN                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_RAM3RET_EN_POS)) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga6043ac2a84e598622b68bfac5a8df3f3">  120</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_OVR_POS                    4 </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga0be160ba65a6aa3923568c5af43bfced">  121</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_OVR                        ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_OVR_POS)) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga922f58eadd25f14e6b34589632982323">  122</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_LPCTRL_OVR_0_9V                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga81afa18bab5beaac0650b477a732c86b">  123</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_LPCTRL_OVR_0_9V                   (MXC_V_PWRSEQ_LPCTRL_OVR_0_9V &lt;&lt; MXC_F_PWRSEQ_LPCTRL_OVR_POS) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga1e9772dae9bff627e30d9d8b464e331f">  124</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_LPCTRL_OVR_1_0V                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga1f6fd72b79f2411b0412ccbc36acc0e1">  125</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_LPCTRL_OVR_1_0V                   (MXC_V_PWRSEQ_LPCTRL_OVR_1_0V &lt;&lt; MXC_F_PWRSEQ_LPCTRL_OVR_POS) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gaad029a1afba6bfe490d52fde79aec0a3">  126</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_LPCTRL_OVR_1_1V                   ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gaad5d5aec70711a7f72f49d24de204286">  127</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_LPCTRL_OVR_1_1V                   (MXC_V_PWRSEQ_LPCTRL_OVR_1_1V &lt;&lt; MXC_F_PWRSEQ_LPCTRL_OVR_POS) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gaa9f697937ad7b288847d99ceecc37e40">  129</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_VCORE_DET_BYPASS_POS       6 </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga519330e0643e56dab933dc46a4bf1ba1">  130</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_VCORE_DET_BYPASS           ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_VCORE_DET_BYPASS_POS)) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga6a2df4b99fa4fc0ec1a6451d55d0f9e2">  132</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_FVDD_EN_POS                7 </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga4bf69181a1bf1d84b456ca6e3b73731c">  133</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_FVDD_EN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_FVDD_EN_POS)) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gab926942af1fe5a7b794d7343d4a520c0">  135</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_RETREG_EN_POS              8 </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gaff2b1428e7af8a2a62166c3cb7e4a4ca">  136</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_RETREG_EN                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_RETREG_EN_POS)) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga6fef08846625a72cd16719cd4c2c995f">  138</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_STORAGE_EN_POS             9 </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gacc55a6097bad6958a75076f6660f10fd">  139</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_STORAGE_EN                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_STORAGE_EN_POS)) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gadd4e6eb14407cb3c6c7558bbaf3ba37a">  141</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_FASTWK_EN_POS              10 </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga59510e38d15f9bbaf4ef7164aa18d7cf">  142</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_FASTWK_EN                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_FASTWK_EN_POS)) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gaab9310d0e116c029f3066d6435a415e6">  144</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_BG_DIS_POS                 11 </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga79569c02aafb15e78d1a409f2a046ef2">  145</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_BG_DIS                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_BG_DIS_POS)) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga2ffccdb3351a2dffd93ba9a7314579a3">  147</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_VCOREPOR_DIS_POS           12 </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gad11798961f17a01040020ad395669c6f">  148</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_VCOREPOR_DIS               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_VCOREPOR_DIS_POS)) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gaeabfafa1118fd833ec32f528001c3acf">  150</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_LDO_DIS_POS                16 </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gae20d3a4f252a0e35ddc44727d93d20d5">  151</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_LDO_DIS                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_LDO_DIS_POS)) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga1ced3affb573a2cad3aaf3558e86464a">  153</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_VCORE_EXT_POS              17 </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gaf1be2f98c8aa6a5a8388332fd1b58d72">  154</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_VCORE_EXT                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_VCORE_EXT_POS)) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga034c7ddc1b316a2953d897fd98739582">  156</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_VCOREMON_DIS_POS           20 </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gacfe1d55eaae15b3ffec18d21a76b6ff2">  157</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_VCOREMON_DIS               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_VCOREMON_DIS_POS)) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gabb7f6b5bb9e39a002fc7c6d94cd20710">  159</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_VDDAMON_DIS_POS            22 </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga5d905b0fe348050e2098ac5dd6903c9f">  160</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_VDDAMON_DIS                ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_VDDAMON_DIS_POS)) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga15bbc25549333328ca8aef0fe376b915">  162</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_PORVDDMON_DIS_POS          25 </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga94838cf6c6d85aa8e701bacce76e7f06">  163</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_PORVDDMON_DIS              ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_PORVDDMON_DIS_POS)) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga321c646b1eb518e6cd1f9f23fc58eb7f">  165</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_VBBMON_DIS_POS             27 </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga08be30e2deec8d3b7130f96d053960d9">  166</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_VBBMON_DIS                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_VBBMON_DIS_POS)) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga1a79056c8086a06d00f8433bc6d89507">  168</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_INRO_EN_POS                28 </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga584110bbfacaf24b7cb1206c0d9c3ee3">  169</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_INRO_EN                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_INRO_EN_POS)) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#gadb1ed83996b8f4425c22896a96d5f2ff">  171</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_ERTCO_EN_POS               29 </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_t_r_l.html#ga67df9a64324f8eeb595cf002a49bf15c">  172</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCTRL_ERTCO_EN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCTRL_ERTCO_EN_POS)) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_f_l0.html#ga8268692855ee34db3cad5dca72fbabb5">  183</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKFL0_WAKEFL_POS                0 </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_f_l0.html#ga50065d4330ea911c74da247d2dea06ae">  184</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKFL0_WAKEFL                    ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_LPWKFL0_WAKEFL_POS)) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n0.html#ga683e2434efe558a688605b7600369c65">  195</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN0_WAKEEN_POS                0 </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n0.html#ga8fa11fa07a7e63481935e2b5251ecc7a">  196</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN0_WAKEEN                    ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_LPWKEN0_WAKEEN_POS)) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_f_l.html#ga08d5dea16e26ae4b0fb4b37859c5f21e">  206</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKFL_TMR3_POS                  0 </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_f_l.html#gaa9eb2ded5c57ec0aceb0131aa2523f17">  207</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKFL_TMR3                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKFL_TMR3_POS)) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_f_l.html#gae5bac4a27b8b6a0a07dd9e5d1a525e4e">  209</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKFL_AINCOMP0_POS              3 </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_f_l.html#ga1217ab867ed94b53912c3ee4bbf276da">  210</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKFL_AINCOMP0                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKFL_AINCOMP0_POS)) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_f_l.html#ga62d6e5faad43a41c5557f6ddf6a86153">  212</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKFL_AINCOMP1_POS              4 </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_f_l.html#ga2251b1e8389414669482f0754a1869f2">  213</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKFL_AINCOMP1                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKFL_AINCOMP1_POS)) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_f_l.html#ga8b1b9639035f3690a18ea8d35f1a30b8">  215</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKFL_AINCOMP0_ST_POS           5 </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_f_l.html#gac14947222f4dc90347d1263476ca58c6">  216</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKFL_AINCOMP0_ST               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKFL_AINCOMP0_ST_POS)) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_f_l.html#ga7f5ca7448eea3344a72cfc3540c0535f">  218</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKFL_AINCOMP1_ST_POS           6 </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_f_l.html#ga23657ee3a5baafc0afe9ee1b19591886">  219</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKFL_AINCOMP1_ST               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKFL_AINCOMP1_ST_POS)) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_f_l.html#gaa3e7dc2d1f92a9a08e7c7f45d25136d5">  221</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKFL_BACKUP_POS                16 </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_f_l.html#ga7f6af3c7c9cb72ea5b4f006af01214dc">  222</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKFL_BACKUP                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKFL_BACKUP_POS)) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_e_n.html#ga322db5f06df22ae264c9a07cf9e187b7">  232</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKEN_LPTMR0_POS                0 </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_e_n.html#ga60fed965ec039ce15f410d91d45f2ae5">  233</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKEN_LPTMR0                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKEN_LPTMR0_POS)) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_e_n.html#gaa2896bcf4535cce0955d13c9614e9cdc">  235</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKEN_AINCOMP0_POS              3 </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_e_n.html#gacfbca47e3ce82a439182cdd71c495a1a">  236</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKEN_AINCOMP0                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKEN_AINCOMP0_POS)) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_e_n.html#ga89249bd85df33728fb662e5580c5ad3e">  238</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKEN_AINCOMP1_POS              4 </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_k_e_n.html#ga6e30b88c947ad0bb36bcf0f954d46075">  239</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWKEN_AINCOMP1                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWKEN_AINCOMP1_POS)) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga3b457760b51397d25fe180d70f66f1dd">  249</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM0_POS                  0 </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gaf8cc6b0700deba095ece1a68ab246003">  250</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM0                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_RAM0_POS)) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gacb3feb84f123bada1e894cae02ab6f9e">  252</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM1_POS                  1 </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gac66371873e71ddceac5e8f307beb6cc2">  253</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM1                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_RAM1_POS)) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga64ad797b77df8a01808e377f6a59987f">  255</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM2_POS                  2 </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga30e0fadcd1eb47877007757d227b8fe3">  256</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM2                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_RAM2_POS)) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gab6fdf7a02607976705340377171f1563">  258</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM3_POS                  3 </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gada1b3ae54f8beef07ec5969859bd6967">  259</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_RAM3                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_RAM3_POS)) </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;}</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32662_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="ttc" id="group__pwrseq__registers_html_a97f282caf7d5e2e5915beeb9c503c65d"><div class="ttname"><a href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">mxc_pwrseq_regs_t::lpwken0</a></div><div class="ttdeci">__IO uint32_t lpwken0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:79</div></div>
<div class="ttc" id="group__pwrseq__registers_html_aaa59ede1c2a52cc9d9e7515c73289a6d"><div class="ttname"><a href="group__pwrseq__registers.html#aaa59ede1c2a52cc9d9e7515c73289a6d">mxc_pwrseq_regs_t::lppwken</a></div><div class="ttdeci">__IO uint32_t lppwken</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:82</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a3888dedbd963b732349044838c1e25fd"><div class="ttname"><a href="group__pwrseq__registers.html#a3888dedbd963b732349044838c1e25fd">mxc_pwrseq_regs_t::lpwkfl0</a></div><div class="ttdeci">__IO uint32_t lpwkfl0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:78</div></div>
<div class="ttc" id="group__pwrseq__registers_html_structmxc__pwrseq__regs__t"><div class="ttname"><a href="group__pwrseq__registers.html#structmxc__pwrseq__regs__t">mxc_pwrseq_regs_t</a></div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:76</div></div>
<div class="ttc" id="group__pwrseq__registers_html_ae6ba5a8a2b9842d80cab170c2672796d"><div class="ttname"><a href="group__pwrseq__registers.html#ae6ba5a8a2b9842d80cab170c2672796d">mxc_pwrseq_regs_t::lppwkfl</a></div><div class="ttdeci">__IO uint32_t lppwkfl</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:81</div></div>
<div class="ttc" id="group__pwrseq__registers_html_ae29b83a5e86744bceecd3ab595b22cae"><div class="ttname"><a href="group__pwrseq__registers.html#ae29b83a5e86744bceecd3ab595b22cae">mxc_pwrseq_regs_t::lpctrl</a></div><div class="ttdeci">__IO uint32_t lpctrl</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:77</div></div>
<div class="ttc" id="group__pwrseq__registers_html_ae172155029f5978c0e1ac48d015b233a"><div class="ttname"><a href="group__pwrseq__registers.html#ae172155029f5978c0e1ac48d015b233a">mxc_pwrseq_regs_t::lpmemsd</a></div><div class="ttdeci">__IO uint32_t lpmemsd</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:84</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_516c6518c5fbca281c4510949a8e20ce.html">MAX32662</a></li><li class="navelem"><a class="el" href="dir_cdd8c87680dbdfb32c1dbdca5dfd7ad5.html">Include</a></li><li class="navelem"><a class="el" href="pwrseq__regs_8h.html">pwrseq_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 15:04:33 for MAX32662 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
