/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] _00_;
  reg [13:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [18:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [18:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [27:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_29z;
  wire [23:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [15:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire [9:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [10:0] celloutsig_0_45z;
  wire [12:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [5:0] celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [5:0] celloutsig_0_57z;
  wire [7:0] celloutsig_0_58z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [5:0] celloutsig_0_67z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [4:0] celloutsig_0_72z;
  wire celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_81z;
  wire [27:0] celloutsig_0_83z;
  wire [9:0] celloutsig_0_84z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_70z = celloutsig_0_50z ? celloutsig_0_33z : celloutsig_0_5z[1];
  assign celloutsig_1_3z = celloutsig_1_2z[3] ? celloutsig_1_1z : in_data[179];
  assign celloutsig_0_32z = ~(celloutsig_0_19z | celloutsig_0_0z);
  assign celloutsig_0_66z = ~(celloutsig_0_32z | celloutsig_0_20z);
  assign celloutsig_1_8z = ~(in_data[105] | celloutsig_1_1z);
  assign celloutsig_0_1z = ~(in_data[36] | in_data[22]);
  assign celloutsig_0_14z = ~(celloutsig_0_6z[1] | celloutsig_0_9z[3]);
  assign celloutsig_0_41z = ~((celloutsig_0_26z[1] | celloutsig_0_30z) & (celloutsig_0_12z | celloutsig_0_37z[2]));
  assign celloutsig_0_8z = ~((celloutsig_0_4z | celloutsig_0_5z[0]) & (celloutsig_0_1z | celloutsig_0_1z));
  assign celloutsig_1_19z = ~((celloutsig_1_2z[1] | in_data[135]) & (celloutsig_1_13z[2] | celloutsig_1_5z[3]));
  assign celloutsig_0_0z = in_data[30] | ~(in_data[21]);
  assign celloutsig_0_56z = celloutsig_0_46z[0] | ~(celloutsig_0_43z);
  assign celloutsig_0_7z = celloutsig_0_4z | ~(celloutsig_0_1z);
  assign celloutsig_1_16z = celloutsig_1_7z[4] | ~(celloutsig_1_7z[4]);
  assign celloutsig_0_12z = in_data[38] | ~(celloutsig_0_0z);
  assign celloutsig_0_3z = celloutsig_0_2z[11] | celloutsig_0_2z[21];
  assign celloutsig_0_44z = celloutsig_0_27z[3] | celloutsig_0_9z[3];
  assign celloutsig_1_11z = celloutsig_1_6z[1] | celloutsig_1_8z;
  assign celloutsig_0_35z = celloutsig_0_33z ^ celloutsig_0_20z;
  assign celloutsig_1_1z = celloutsig_1_0z[2] ^ celloutsig_1_0z[3];
  assign celloutsig_0_37z = celloutsig_0_15z[10:8] + celloutsig_0_29z[3:1];
  assign celloutsig_1_5z = { celloutsig_1_0z[3], celloutsig_1_4z, celloutsig_1_2z } + { celloutsig_1_0z[9:4], celloutsig_1_1z };
  assign celloutsig_0_31z = celloutsig_0_2z[20:5] + { _00_[15:9], celloutsig_0_13z, _00_[15:9], _00_[0] };
  always_ff @(negedge clkin_data[128], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 14'h0000;
    else _01_ <= { celloutsig_1_15z[7], celloutsig_1_10z, celloutsig_1_0z };
  reg [7:0] _26_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 8'h00;
    else _26_ <= { celloutsig_0_6z[5:3], celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_24z };
  assign { _00_[15:9], _00_[0] } = _26_;
  assign celloutsig_0_72z = { celloutsig_0_58z[1:0], celloutsig_0_33z, celloutsig_0_66z, celloutsig_0_70z } & { celloutsig_0_57z[3:0], celloutsig_0_42z };
  assign celloutsig_1_2z = { in_data[139:137], celloutsig_1_1z, celloutsig_1_1z } & celloutsig_1_0z[6:2];
  assign celloutsig_1_6z = celloutsig_1_2z & celloutsig_1_5z[6:2];
  assign celloutsig_1_15z = { celloutsig_1_0z[8:0], celloutsig_1_2z } & { celloutsig_1_0z[4:2], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_11z = { in_data[55], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_9z } & celloutsig_0_2z[23:8];
  assign celloutsig_0_45z = { celloutsig_0_2z[15:14], _00_[15:9], _00_[0], celloutsig_0_30z } / { 1'h1, celloutsig_0_41z, celloutsig_0_25z };
  assign celloutsig_1_13z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } / { 1'h1, celloutsig_1_7z[6:2], celloutsig_1_3z };
  assign celloutsig_0_27z = { celloutsig_0_1z, celloutsig_0_6z } / { 1'h1, celloutsig_0_22z };
  assign celloutsig_0_67z = { celloutsig_0_2z[9:7], celloutsig_0_65z, celloutsig_0_56z, celloutsig_0_42z } / { 1'h1, celloutsig_0_26z[1:0], celloutsig_0_56z, celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_0_33z = celloutsig_0_17z[17:3] <= celloutsig_0_17z[17:3];
  assign celloutsig_0_42z = { in_data[8:5], celloutsig_0_8z } <= { celloutsig_0_15z[15:14], celloutsig_0_36z, celloutsig_0_33z, celloutsig_0_12z };
  assign celloutsig_1_14z = { in_data[115:112], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z } <= { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_6z[3:0] || celloutsig_1_0z[6:3];
  assign celloutsig_0_13z = in_data[13:3] || { in_data[37:29], celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_36z = { _00_[14:12], celloutsig_0_29z, celloutsig_0_35z, celloutsig_0_1z, celloutsig_0_30z } < celloutsig_0_21z[27:16];
  assign celloutsig_1_18z = { _01_[7:1], celloutsig_1_8z, _01_, celloutsig_1_3z, celloutsig_1_16z } < { celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_14z };
  assign celloutsig_0_10z = celloutsig_0_9z[5:1] < { in_data[37:35], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_6z = - { in_data[61:57], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_54z = ~ celloutsig_0_39z[8:3];
  assign celloutsig_0_81z = ~ celloutsig_0_46z[11:6];
  assign celloutsig_1_0z = ~ in_data[172:161];
  assign celloutsig_0_22z = ~ { celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_24z = ~ celloutsig_0_5z;
  assign celloutsig_0_29z = ~ celloutsig_0_21z[24:19];
  assign celloutsig_0_43z = | { celloutsig_0_21z[22:15], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_65z = | celloutsig_0_23z[7:3];
  assign celloutsig_0_16z = | { celloutsig_0_15z[9:8], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_20z = celloutsig_0_11z[12] & celloutsig_0_18z[1];
  assign celloutsig_0_39z = { celloutsig_0_32z, celloutsig_0_27z } >> { celloutsig_0_16z, celloutsig_0_27z };
  assign celloutsig_0_21z = { celloutsig_0_6z[5:0], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_16z } >> { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_58z = { in_data[36:30], celloutsig_0_13z } >> celloutsig_0_6z;
  assign celloutsig_0_23z = { celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_13z } >> { celloutsig_0_11z[10:3], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[84:61] <<< in_data[80:57];
  assign celloutsig_0_38z = { celloutsig_0_25z[6:3], celloutsig_0_19z } >>> celloutsig_0_9z[6:2];
  assign celloutsig_0_46z = { celloutsig_0_23z[6:5], _00_[15:9], _00_[0], celloutsig_0_44z, celloutsig_0_16z, celloutsig_0_43z } >>> { celloutsig_0_43z, celloutsig_0_14z, celloutsig_0_44z, celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_1z };
  assign celloutsig_0_57z = celloutsig_0_39z[5:0] >>> { celloutsig_0_29z[4:2], celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_9z[4:1] >>> { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = in_data[12:10] - celloutsig_0_2z[18:16];
  assign celloutsig_0_84z = { celloutsig_0_2z[16], celloutsig_0_16z, celloutsig_0_66z, celloutsig_0_73z, celloutsig_0_67z } - { _00_[12:10], celloutsig_0_30z, celloutsig_0_81z };
  assign celloutsig_1_9z = { celloutsig_1_0z[3], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z } - { celloutsig_1_7z[4], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_15z = { in_data[38:29], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z } - { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_26z = celloutsig_0_17z[18:13] - { celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_24z };
  assign celloutsig_0_83z = { celloutsig_0_15z[10:2], celloutsig_0_19z, celloutsig_0_31z, celloutsig_0_13z, celloutsig_0_43z } ^ { celloutsig_0_54z[4:1], celloutsig_0_72z, celloutsig_0_46z, celloutsig_0_29z };
  assign celloutsig_1_7z = { celloutsig_1_5z[3:1], celloutsig_1_2z, celloutsig_1_4z } ^ { in_data[122:115], celloutsig_1_3z };
  assign celloutsig_0_9z = in_data[62:56] ^ { in_data[55:50], celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_15z[14:8], celloutsig_0_4z, celloutsig_0_8z } ^ { celloutsig_0_22z[6:0], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_4z = ~((celloutsig_0_2z[8] & celloutsig_0_0z) | celloutsig_0_1z);
  assign celloutsig_0_50z = ~((celloutsig_0_38z[3] & celloutsig_0_45z[0]) | celloutsig_0_37z[1]);
  assign celloutsig_0_62z = ~((celloutsig_0_18z[0] & celloutsig_0_41z) | celloutsig_0_39z[1]);
  assign celloutsig_0_73z = ~((celloutsig_0_4z & celloutsig_0_62z) | celloutsig_0_24z[2]);
  assign celloutsig_1_4z = ~((celloutsig_1_0z[3] & celloutsig_1_2z[0]) | celloutsig_1_3z);
  assign celloutsig_0_19z = ~((celloutsig_0_8z & celloutsig_0_0z) | celloutsig_0_15z[14]);
  assign celloutsig_0_30z = ~((celloutsig_0_26z[1] & celloutsig_0_23z[5]) | celloutsig_0_16z);
  always_latch
    if (clkin_data[64]) celloutsig_0_17z = 19'h00000;
    else if (clkin_data[0]) celloutsig_0_17z = { celloutsig_0_2z[8:1], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_6z };
  assign _00_[8:1] = { celloutsig_0_13z, _00_[15:9] };
  assign { out_data[128], out_data[96], out_data[59:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z, celloutsig_0_84z };
endmodule
