

================================================================
== Vitis HLS Report for 'matmul_10ul_1ul_4ul_s'
================================================================
* Date:           Sat Apr 12 12:18:47 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.394 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 0"   --->   Operation 8 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%agg_result_1_addr = getelementptr i25 %agg_result_1, i64 0, i64 0"   --->   Operation 9 'getelementptr' 'agg_result_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%agg_result_2_addr = getelementptr i25 %agg_result_2, i64 0, i64 0"   --->   Operation 10 'getelementptr' 'agg_result_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%agg_result_3_addr = getelementptr i25 %agg_result_3, i64 0, i64 0"   --->   Operation 11 'getelementptr' 'agg_result_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%agg_result_0_addr_8 = getelementptr i25 %agg_result_0, i64 0, i64 1"   --->   Operation 12 'getelementptr' 'agg_result_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%agg_result_1_addr_8 = getelementptr i25 %agg_result_1, i64 0, i64 1"   --->   Operation 13 'getelementptr' 'agg_result_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%agg_result_2_addr_8 = getelementptr i25 %agg_result_2, i64 0, i64 1"   --->   Operation 14 'getelementptr' 'agg_result_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%agg_result_3_addr_8 = getelementptr i25 %agg_result_3, i64 0, i64 1"   --->   Operation 15 'getelementptr' 'agg_result_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_8"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_8"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_8"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_8"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%agg_result_0_addr_9 = getelementptr i25 %agg_result_0, i64 0, i64 2"   --->   Operation 24 'getelementptr' 'agg_result_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_1_addr_9 = getelementptr i25 %agg_result_1, i64 0, i64 2"   --->   Operation 25 'getelementptr' 'agg_result_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%agg_result_2_addr_9 = getelementptr i25 %agg_result_2, i64 0, i64 2"   --->   Operation 26 'getelementptr' 'agg_result_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%agg_result_3_addr_9 = getelementptr i25 %agg_result_3, i64 0, i64 2"   --->   Operation 27 'getelementptr' 'agg_result_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%agg_result_0_addr_10 = getelementptr i25 %agg_result_0, i64 0, i64 3"   --->   Operation 28 'getelementptr' 'agg_result_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%agg_result_1_addr_10 = getelementptr i25 %agg_result_1, i64 0, i64 3"   --->   Operation 29 'getelementptr' 'agg_result_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%agg_result_2_addr_10 = getelementptr i25 %agg_result_2, i64 0, i64 3"   --->   Operation 30 'getelementptr' 'agg_result_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%agg_result_3_addr_10 = getelementptr i25 %agg_result_3, i64 0, i64 3"   --->   Operation 31 'getelementptr' 'agg_result_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_9"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_9"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 34 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_9"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 35 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_9"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_10"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 37 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_10"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_10"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 39 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_10"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%agg_result_0_addr_11 = getelementptr i25 %agg_result_0, i64 0, i64 4"   --->   Operation 40 'getelementptr' 'agg_result_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%agg_result_1_addr_11 = getelementptr i25 %agg_result_1, i64 0, i64 4"   --->   Operation 41 'getelementptr' 'agg_result_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%agg_result_2_addr_11 = getelementptr i25 %agg_result_2, i64 0, i64 4"   --->   Operation 42 'getelementptr' 'agg_result_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%agg_result_3_addr_11 = getelementptr i25 %agg_result_3, i64 0, i64 4"   --->   Operation 43 'getelementptr' 'agg_result_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%agg_result_0_addr_12 = getelementptr i25 %agg_result_0, i64 0, i64 5"   --->   Operation 44 'getelementptr' 'agg_result_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%agg_result_1_addr_12 = getelementptr i25 %agg_result_1, i64 0, i64 5"   --->   Operation 45 'getelementptr' 'agg_result_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%agg_result_2_addr_12 = getelementptr i25 %agg_result_2, i64 0, i64 5"   --->   Operation 46 'getelementptr' 'agg_result_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%agg_result_3_addr_12 = getelementptr i25 %agg_result_3, i64 0, i64 5"   --->   Operation 47 'getelementptr' 'agg_result_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_11"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 49 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_11"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 50 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_11"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 51 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_11"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 52 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_12"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 53 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_12"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 54 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_12"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_3 : Operation 55 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_12"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%agg_result_0_addr_13 = getelementptr i25 %agg_result_0, i64 0, i64 6"   --->   Operation 56 'getelementptr' 'agg_result_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%agg_result_1_addr_13 = getelementptr i25 %agg_result_1, i64 0, i64 6"   --->   Operation 57 'getelementptr' 'agg_result_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%agg_result_2_addr_13 = getelementptr i25 %agg_result_2, i64 0, i64 6"   --->   Operation 58 'getelementptr' 'agg_result_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%agg_result_3_addr_13 = getelementptr i25 %agg_result_3, i64 0, i64 6"   --->   Operation 59 'getelementptr' 'agg_result_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%agg_result_0_addr_14 = getelementptr i25 %agg_result_0, i64 0, i64 7"   --->   Operation 60 'getelementptr' 'agg_result_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%agg_result_1_addr_14 = getelementptr i25 %agg_result_1, i64 0, i64 7"   --->   Operation 61 'getelementptr' 'agg_result_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%agg_result_2_addr_14 = getelementptr i25 %agg_result_2, i64 0, i64 7"   --->   Operation 62 'getelementptr' 'agg_result_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%agg_result_3_addr_14 = getelementptr i25 %agg_result_3, i64 0, i64 7"   --->   Operation 63 'getelementptr' 'agg_result_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_13"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 65 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_13"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 66 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_13"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 67 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_13"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 68 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_14"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 69 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_14"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 70 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_14"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_4 : Operation 71 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_14"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%agg_result_0_addr_15 = getelementptr i25 %agg_result_0, i64 0, i64 8"   --->   Operation 72 'getelementptr' 'agg_result_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%agg_result_1_addr_15 = getelementptr i25 %agg_result_1, i64 0, i64 8"   --->   Operation 73 'getelementptr' 'agg_result_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%agg_result_2_addr_15 = getelementptr i25 %agg_result_2, i64 0, i64 8"   --->   Operation 74 'getelementptr' 'agg_result_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%agg_result_3_addr_15 = getelementptr i25 %agg_result_3, i64 0, i64 8"   --->   Operation 75 'getelementptr' 'agg_result_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%agg_result_0_addr_16 = getelementptr i25 %agg_result_0, i64 0, i64 9"   --->   Operation 76 'getelementptr' 'agg_result_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%agg_result_1_addr_16 = getelementptr i25 %agg_result_1, i64 0, i64 9"   --->   Operation 77 'getelementptr' 'agg_result_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%agg_result_2_addr_16 = getelementptr i25 %agg_result_2, i64 0, i64 9"   --->   Operation 78 'getelementptr' 'agg_result_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%agg_result_3_addr_16 = getelementptr i25 %agg_result_3, i64 0, i64 9"   --->   Operation 79 'getelementptr' 'agg_result_3_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_15"   --->   Operation 80 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 81 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_15"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 82 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_15"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 83 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_15"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 84 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_0_addr_16"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 85 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_1_addr_16"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 86 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_2_addr_16"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_5 : Operation 87 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i4 %agg_result_3_addr_16"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%p_read_137 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3" [../layer.h:60]   --->   Operation 88 'read' 'p_read_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%p_read_138 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2" [../layer.h:60]   --->   Operation 89 'read' 'p_read_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_read_139 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1" [../layer.h:60]   --->   Operation 90 'read' 'p_read_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%p_read267 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read" [../layer.h:60]   --->   Operation 91 'read' 'p_read267' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [2/2] (0.00ns)   --->   "%call_ln60 = call void @matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1, i25 %agg_result_3, i25 %agg_result_2, i25 %agg_result_1, i25 %agg_result_0, i25 %A_0, i25 %p_read267, i25 %p_read_139, i25 %p_read_138, i25 %p_read_137" [../layer.h:60]   --->   Operation 92 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.84>
ST_7 : Operation 93 [1/2] (1.84ns)   --->   "%call_ln60 = call void @matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1, i25 %agg_result_3, i25 %agg_result_2, i25 %agg_result_1, i25 %agg_result_0, i25 %A_0, i25 %p_read267, i25 %p_read_139, i25 %p_read_138, i25 %p_read_137" [../layer.h:60]   --->   Operation 93 'call' 'call_ln60' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln86 = ret" [../layer.h:86]   --->   Operation 94 'ret' 'ret_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('agg_result_0_addr') [14]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'agg_result_0' [54]  (0.790 ns)

 <State 2>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('agg_result_0_addr_9') [22]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'agg_result_0' [62]  (0.790 ns)

 <State 3>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('agg_result_0_addr_11') [30]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'agg_result_0' [70]  (0.790 ns)

 <State 4>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('agg_result_0_addr_13') [38]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'agg_result_0' [78]  (0.790 ns)

 <State 5>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('agg_result_0_addr_15') [46]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'agg_result_0' [86]  (0.790 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 1.846ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln60', ../layer.h:60) to 'matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1' [94]  (1.846 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
