<html><head><title>interface ti.catalog.c6000.IOMAP2x3x</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> *  Copyright (c) 2010 by Texas Instruments and others.
</span>     3    <span class="comment"> *  All rights reserved. This program and the accompanying materials
</span>     4    <span class="comment"> *  are made available under the terms of the Eclipse Public License v1.0
</span>     5    <span class="comment"> *  which accompanies this distribution, and is available at
</span>     6    <span class="comment"> *  http://www.eclipse.org/legal/epl-v10.html
</span>     7    <span class="comment"> *
</span>     8    <span class="comment"> *  Contributors:
</span>     9    <span class="comment"> *      Texas Instruments - initial implementation
</span>    10    <span class="comment"> *
</span>    11    <span class="comment"> * */</span>
    12    
    13    <span class="comment">/*
</span>    14    <span class="comment"> *  ======== IOMAP2x3x.xdc ========
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> */</span>
    17    <span class=key>package</span> ti.catalog.c6000;
    18    
    19    <span class="xdoc">/*!
</span>    20    <span class="xdoc"> *  ======== IOMAP2x3x ========
</span>    21    <span class="xdoc"> *  An interface implemented by all OMAP2x3x devices
</span>    22    <span class="xdoc"> *
</span>    23    <span class="xdoc"> *  This interface is defined to factor common data about all OMAP2x3x devices
</span>    24    <span class="xdoc"> *  into a single place; they all have the same internal memory.
</span>    25    <span class="xdoc"> */</span>
    26    <span class=key>metaonly</span> <span class=key>interface</span> IOMAP2x3x <span class=key>inherits</span> ti.catalog.ICpuDataSheet
    27    {
    28    
    29        <span class=key>config</span> <span class=key>long</span> cacheSizeL1[string] = [
    30            [<span class="string">"0k"</span>,  0x0000],
    31            [<span class="string">"4k"</span>,  0x1000],
    32            [<span class="string">"8k"</span>,  0x2000],
    33            [<span class="string">"16k"</span>, 0x4000],
    34            [<span class="string">"32k"</span>, 0x8000],
    35        ];
    36    
    37        <span class=key>config</span> <span class=key>long</span> cacheSizeL2[string] = [
    38            [<span class="string">"0k"</span>,  0x00000],
    39            [<span class="string">"32k"</span>, 0x08000],
    40            [<span class="string">"64k"</span>, 0x10000]
    41        ];
    42    
    43        <span class=key>readonly</span> <span class=key>config</span> ti.catalog.c6000.ICacheInfo.CacheDesc cacheMap[string] =  [
    44                 [<span class="string">'l1PMode'</span>,{desc:<span class="string">"L1P Cache"</span>,
    45                             map : [[<span class="string">"0k"</span>,0x0000],
    46                                    [<span class="string">"4k"</span>,0x1000],
    47                                    [<span class="string">"8k"</span>,0x2000],
    48                                    [<span class="string">"16k"</span>,0x4000],
    49                                    [<span class="string">"32k"</span>,0x8000]],
    50                             defaultValue: <span class="string">"0k"</span>,
    51                             memorySection: <span class="string">"L1PSRAM"</span>}],
    52             
    53                     [<span class="string">'l1DMode'</span>,{desc:<span class="string">"L1D Cache"</span>,
    54                             map : [[<span class="string">"0k"</span>,0x0000],
    55                                    [<span class="string">"4k"</span>,0x1000],
    56                                    [<span class="string">"8k"</span>,0x2000],
    57                                    [<span class="string">"16k"</span>,0x4000],
    58                                    [<span class="string">"32k"</span>,0x8000]],
    59                             defaultValue: <span class="string">"0k"</span>,
    60                             memorySection: <span class="string">"L1DSRAM"</span>}],
    61                         
    62                 [<span class="string">'l2Mode'</span>,{desc:<span class="string">"L2 Cache"</span>,
    63                             map : [[<span class="string">"0k"</span>,0x0000],
    64                                    [<span class="string">"32k"</span>,0x8000],
    65                                    [<span class="string">"64k"</span>,0x10000]],
    66                             defaultValue: <span class="string">"0k"</span>,
    67                             memorySection: <span class="string">"IRAM"</span>}], 
    68    
    69        ];    
    70    
    71    <span class=key>instance</span>:
    72        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minProgUnitSize = 1;
    73        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minDataUnitSize = 1;    
    74        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     dataWordSize    = 4;
    75    
    76        <span class=key>override</span> <span class=key>config</span> string   cpuCore        = <span class="string">"64x+"</span>;
    77        <span class=key>override</span> <span class=key>config</span> string   isa = <span class="string">"64P"</span>;
    78    
    79        <span class=key>config</span> xdc.platform.IPlatform.Memory memMap[string]  = [
    80            [<span class="string">"IRAM"</span>, {
    81                comment:    <span class="string">"Internal 64KB L2 UMAP0 memory"</span>,
    82                name:       <span class="string">"IRAM"</span>,
    83                base:       0x10800000,
    84                len:        0x00010000,
    85                space:      <span class="string">"code/data"</span>,
    86                access:     <span class="string">"RWX"</span>
    87            }],
    88            
    89            [<span class="string">"L1PSRAM"</span>, {
    90                comment:    <span class="string">"Internal 32KB L1 program memory"</span>,
    91                name:       <span class="string">"L1PSRAM"</span>,
    92                base:       0x10E00000,
    93                len:        0x00008000,
    94                space:      <span class="string">"code"</span>,
    95                access:     <span class="string">"RWX"</span>
    96            }],
    97    
    98            [<span class="string">"L1DSRAM"</span>, {
    99                comment:    <span class="string">"Internal 80KB L1 data memory"</span>,
   100                name:       <span class="string">"L1DSRAM"</span>,
   101                base:       0x10F04000,
   102                len:        0x00014000,
   103                space:      <span class="string">"data"</span>,
   104                access:     <span class="string">"RW"</span>
   105            }],
   106        ];
   107    };
   108    <span class="comment">/*
</span>   109    <span class="comment"> *  @(#) ti.catalog.c6000; 1, 0, 0, 0,226; 2-23-2010 16:50:37; /db/ztree/library/trees/platform/platform-k32x/src/
</span>   110    <span class="comment"> */</span>
   111    
</pre>
</body></html>
