=====
SETUP
29.230
15.021
44.250
uvga/ucharbufinit/initState_s0
2.627
3.085
uvga/charBufferWrEn_s0
4.440
5.472
uvga/n509_s0
7.292
8.391
uvga/ucharBuffer/sp_inst_1
15.021
=====
SETUP
29.939
14.311
44.250
uvga/currentCursorRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.409
4.959
uvga/currentScrolledRow_1_s
4.959
5.522
uvga/n508_s1
6.347
7.408
uvga/n508_s0
7.827
8.649
uvga/ucharBuffer/sp_inst_1
14.311
=====
SETUP
30.058
13.836
43.893
uvga/ucharROM/prom_inst_0
2.627
6.087
uvga/n737_s20
6.890
7.712
uvga/n737_s16
7.712
7.861
uvga/n737_s13
7.861
8.024
uvga/n739_s22
9.801
10.900
uvga/n739_s20
10.906
11.728
uvga/pixel_s0
13.836
=====
SETUP
30.274
13.976
44.250
uvga/currentCursorRow_0_s1
2.627
3.085
uvga/currentScrolledRow_0_s
4.409
4.959
uvga/currentScrolledRow_1_s
4.959
5.522
uvga/n508_s1
6.347
7.408
uvga/n508_s0
7.827
8.649
uvga/ucharBuffer/sp_inst_0
13.976
=====
SETUP
30.838
13.413
44.250
uvga/ucharbufinit/initState_s0
2.627
3.085
uvga/charBufferWrEn_s0
4.440
5.472
uvga/n509_s0
7.292
8.391
uvga/ucharBuffer/sp_inst_0
13.413
=====
SETUP
31.663
12.587
44.250
uvga/currentCursorCol_0_s1
2.627
3.085
uvga/n26_s3
4.403
5.435
uvga/n26_s5
6.436
7.468
uvga/n26_s0
8.300
9.399
uvga/scrollRow_4_s7
10.203
11.005
uvga/scrollRow_0_s3
12.587
=====
SETUP
31.663
12.587
44.250
uvga/currentCursorCol_0_s1
2.627
3.085
uvga/n26_s3
4.403
5.435
uvga/n26_s5
6.436
7.468
uvga/n26_s0
8.300
9.399
uvga/scrollRow_4_s7
10.203
11.005
uvga/scrollRow_1_s1
12.587
=====
SETUP
31.663
12.587
44.250
uvga/currentCursorCol_0_s1
2.627
3.085
uvga/n26_s3
4.403
5.435
uvga/n26_s5
6.436
7.468
uvga/n26_s0
8.300
9.399
uvga/scrollRow_4_s7
10.203
11.005
uvga/scrollRow_2_s1
12.587
=====
SETUP
31.663
12.587
44.250
uvga/currentCursorCol_0_s1
2.627
3.085
uvga/n26_s3
4.403
5.435
uvga/n26_s5
6.436
7.468
uvga/n26_s0
8.300
9.399
uvga/scrollRow_4_s7
10.203
11.005
uvga/scrollRow_3_s1
12.587
=====
SETUP
31.672
12.578
44.250
uvga/currentCursorCol_0_s1
2.627
3.085
uvga/n26_s3
4.403
5.435
uvga/n26_s5
6.436
7.468
uvga/n26_s0
8.300
9.399
uvga/scrollRow_4_s7
10.203
11.005
uvga/scrollRow_4_s1
12.578
=====
SETUP
32.030
12.220
44.250
uvga/currentCursorCol_0_s1
2.627
3.085
uvga/n26_s3
4.403
5.435
uvga/n26_s5
6.436
7.468
uvga/currentCursorRow_4_s9
8.789
9.611
uvga/currentCursorRow_4_s6
10.432
11.057
uvga/currentCursorRow_2_s1
12.220
=====
SETUP
32.034
12.216
44.250
uvga/currentCursorCol_0_s1
2.627
3.085
uvga/n26_s3
4.403
5.435
uvga/n26_s5
6.436
7.468
uvga/currentCursorRow_4_s9
8.789
9.611
uvga/currentCursorRow_4_s6
10.432
11.057
uvga/currentCursorRow_0_s1
12.216
=====
SETUP
32.346
11.547
43.893
uvga/currentCursorRow_2_s1
2.627
3.085
uvga/currentCursorCol_5_s10
4.419
5.451
uvga/currentCursorCol_5_s9
6.740
7.562
uvga/n357_s4
8.873
9.905
uvga/n357_s3
10.725
11.547
uvga/currentCursorCol_3_s1
11.547
=====
SETUP
32.397
11.853
44.250
uvga/currentCursorCol_0_s1
2.627
3.085
uvga/n26_s3
4.403
5.435
uvga/n26_s5
6.436
7.468
uvga/currentCursorRow_4_s9
8.789
9.611
uvga/currentCursorRow_4_s6
10.432
11.057
uvga/currentCursorRow_1_s1
11.853
=====
SETUP
32.484
11.766
44.250
uvga/currentCursorCol_0_s1
2.627
3.085
uvga/n26_s3
4.403
5.435
uvga/n26_s5
6.436
7.468
uvga/currentCursorRow_4_s9
8.789
9.611
uvga/currentCursorRow_4_s6
10.432
11.057
uvga/currentCursorRow_3_s1
11.766
=====
SETUP
32.484
11.766
44.250
uvga/currentCursorCol_0_s1
2.627
3.085
uvga/n26_s3
4.403
5.435
uvga/n26_s5
6.436
7.468
uvga/currentCursorRow_4_s9
8.789
9.611
uvga/currentCursorRow_4_s6
10.432
11.057
uvga/currentCursorRow_4_s1
11.766
=====
SETUP
32.625
11.269
43.893
uvga/inputCmdMemWrData_4_s0
2.627
3.085
uvga/inputCmdCMD_BKSP_DEL_r0_s3
3.892
4.991
uvga/n370_s11
6.336
7.435
uvga/n367_s8
7.936
9.035
uvga/n367_s6
10.170
11.269
uvga/currentCursorRow_3_s1
11.269
=====
SETUP
32.693
11.558
44.250
uvga/ucharBuffer/sp_inst_0
2.627
6.087
uvga/ucharROM/prom_inst_0
11.558
=====
SETUP
32.763
11.488
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.923
4.955
uuart0/n156_s2
5.795
6.894
uuart0/n154_s3
6.916
7.948
uuart0/rxClockDividerReg_10_s4
8.475
9.277
uuart0/rxDataReg_7_s4
9.706
10.767
uuart0/rxDataReg_1_s0
11.488
=====
SETUP
32.763
11.488
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.923
4.955
uuart0/n156_s2
5.795
6.894
uuart0/n154_s3
6.916
7.948
uuart0/rxClockDividerReg_10_s4
8.475
9.277
uuart0/rxDataReg_7_s4
9.706
10.767
uuart0/rxDataReg_2_s0
11.488
=====
SETUP
32.763
11.488
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.923
4.955
uuart0/n156_s2
5.795
6.894
uuart0/n154_s3
6.916
7.948
uuart0/rxClockDividerReg_10_s4
8.475
9.277
uuart0/rxDataReg_7_s4
9.706
10.767
uuart0/rxDataReg_5_s0
11.488
=====
SETUP
32.763
11.488
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.923
4.955
uuart0/n156_s2
5.795
6.894
uuart0/n154_s3
6.916
7.948
uuart0/rxClockDividerReg_10_s4
8.475
9.277
uuart0/rxDataReg_7_s4
9.706
10.767
uuart0/rxDataReg_6_s0
11.488
=====
SETUP
32.763
11.488
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.923
4.955
uuart0/n156_s2
5.795
6.894
uuart0/n154_s3
6.916
7.948
uuart0/rxClockDividerReg_10_s4
8.475
9.277
uuart0/rxDataReg_7_s4
9.706
10.767
uuart0/rxDataReg_7_s0
11.488
=====
SETUP
32.777
11.473
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.923
4.955
uuart0/n156_s2
5.795
6.894
uuart0/n154_s3
6.916
7.948
uuart0/rxClockDividerReg_10_s4
8.475
9.277
uuart0/rxDataReg_7_s4
9.706
10.767
uuart0/rxDataReg_3_s0
11.473
=====
SETUP
32.777
11.473
44.250
uuart0/rxClockDividerReg_0_s1
2.627
3.085
uuart0/n226_s4
3.923
4.955
uuart0/n156_s2
5.795
6.894
uuart0/n154_s3
6.916
7.948
uuart0/rxClockDividerReg_10_s4
8.475
9.277
uuart0/rxDataReg_7_s4
9.706
10.767
uuart0/rxDataReg_4_s0
11.473
=====
HOLD
0.550
3.132
2.582
ukbd/ps2kbd/kbdcode_6_s0
2.567
2.901
ukbd/kbdfifo/array_array_0_1_s
3.132
=====
HOLD
0.556
3.139
2.582
ukbd/kbdfifo/fifo_wptr_0_s0
2.567
2.901
ukbd/kbdfifo/array_array_0_1_s
3.139
=====
HOLD
0.558
3.141
2.582
uuart0/dataOutRxAvailable_s0
2.567
2.901
uvga/inputCmdMemWrEn_s0
3.141
=====
HOLD
0.559
3.142
2.582
ukbd/kbdfifo/fifo_wptr_1_s0
2.567
2.901
ukbd/kbdfifo/array_array_0_1_s
3.142
=====
HOLD
0.708
3.275
2.567
uvga/uhvsync/counterX_0_s0
2.567
2.901
uvga/uhvsync/n25_s2
2.903
3.275
uvga/uhvsync/counterX_0_s0
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/rxClockDividerReg_18_s1
2.567
2.901
uuart0/n212_s2
2.903
3.275
uuart0/rxClockDividerReg_18_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_7_s1
2.567
2.901
uuart0/n447_s3
2.903
3.275
uuart0/txClockDividerReg_7_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_10_s1
2.567
2.901
uuart0/n444_s2
2.903
3.275
uuart0/txClockDividerReg_10_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_11_s1
2.567
2.901
uuart0/n443_s4
2.903
3.275
uuart0/txClockDividerReg_11_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_12_s1
2.567
2.901
uuart0/n442_s1
2.903
3.275
uuart0/txClockDividerReg_12_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_15_s1
2.567
2.901
uuart0/n439_s1
2.903
3.275
uuart0/txClockDividerReg_15_s1
3.275
=====
HOLD
0.708
3.275
2.567
uuart0/txClockDividerReg_18_s1
2.567
2.901
uuart0/n436_s1
2.903
3.275
uuart0/txClockDividerReg_18_s1
3.275
=====
HOLD
0.708
3.275
2.567
uarb/ArbFifo/cnt_3_s1
2.567
2.901
uarb/ArbFifo/cnt_c_3_s13
2.903
3.275
uarb/ArbFifo/cnt_3_s1
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/kbdfifo/cnt_2_s1
2.567
2.901
ukbd/kbdfifo/cnt_c_2_s13
2.903
3.275
ukbd/kbdfifo/cnt_2_s1
3.275
=====
HOLD
0.708
3.275
2.567
ukbd/kbdfifo/fifo_wptr_2_s0
2.567
2.901
ukbd/kbdfifo/fifo_wptr_c_2_s0
2.903
3.275
ukbd/kbdfifo/fifo_wptr_2_s0
3.275
=====
HOLD
0.709
3.276
2.567
uvga/uhvsync/counterY_0_s0
2.567
2.901
uvga/uhvsync/n68_s2
2.904
3.276
uvga/uhvsync/counterY_0_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initData_0_s1
2.567
2.901
uvga/ucharbufinit/n82_s3
2.904
3.276
uvga/ucharbufinit/initData_0_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initCursorRow_2_s1
2.567
2.901
uvga/ucharbufinit/n92_s1
2.904
3.276
uvga/ucharbufinit/initCursorRow_2_s1
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initCursorCol_2_s0
2.567
2.901
uvga/ucharbufinit/n99_s2
2.904
3.276
uvga/ucharbufinit/initCursorCol_2_s0
3.276
=====
HOLD
0.709
3.276
2.567
uvga/ucharbufinit/initCursorCol_3_s0
2.567
2.901
uvga/ucharbufinit/n98_s2
2.904
3.276
uvga/ucharbufinit/initCursorCol_3_s0
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_6_s1
2.567
2.901
uuart0/n224_s2
2.904
3.276
uuart0/rxClockDividerReg_6_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/rxClockDividerReg_13_s1
2.567
2.901
uuart0/n217_s2
2.904
3.276
uuart0/rxClockDividerReg_13_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_0_s1
2.567
2.901
uuart0/n454_s3
2.904
3.276
uuart0/txClockDividerReg_0_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_1_s1
2.567
2.901
uuart0/n453_s2
2.904
3.276
uuart0/txClockDividerReg_1_s1
3.276
=====
HOLD
0.709
3.276
2.567
uuart0/txClockDividerReg_4_s1
2.567
2.901
uuart0/n450_s3
2.904
3.276
uuart0/txClockDividerReg_4_s1
3.276
