// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module NN_pool2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inp_img_0_address0,
        inp_img_0_ce0,
        inp_img_0_q0,
        inp_img_0_address1,
        inp_img_0_ce1,
        inp_img_0_q1,
        inp_img_1_address0,
        inp_img_1_ce0,
        inp_img_1_q0,
        inp_img_1_address1,
        inp_img_1_ce1,
        inp_img_1_q1,
        inp_img_2_address0,
        inp_img_2_ce0,
        inp_img_2_q0,
        inp_img_2_address1,
        inp_img_2_ce1,
        inp_img_2_q1,
        inp_img_3_address0,
        inp_img_3_ce0,
        inp_img_3_q0,
        inp_img_3_address1,
        inp_img_3_ce1,
        inp_img_3_q1,
        inp_img_4_address0,
        inp_img_4_ce0,
        inp_img_4_q0,
        inp_img_4_address1,
        inp_img_4_ce1,
        inp_img_4_q1,
        inp_img_5_address0,
        inp_img_5_ce0,
        inp_img_5_q0,
        inp_img_5_address1,
        inp_img_5_ce1,
        inp_img_5_q1,
        inp_img_6_address0,
        inp_img_6_ce0,
        inp_img_6_q0,
        inp_img_6_address1,
        inp_img_6_ce1,
        inp_img_6_q1,
        inp_img_7_address0,
        inp_img_7_ce0,
        inp_img_7_q0,
        inp_img_7_address1,
        inp_img_7_ce1,
        inp_img_7_q1,
        inp_img_8_address0,
        inp_img_8_ce0,
        inp_img_8_q0,
        inp_img_8_address1,
        inp_img_8_ce1,
        inp_img_8_q1,
        inp_img_9_address0,
        inp_img_9_ce0,
        inp_img_9_q0,
        inp_img_9_address1,
        inp_img_9_ce1,
        inp_img_9_q1,
        inp_img_10_address0,
        inp_img_10_ce0,
        inp_img_10_q0,
        inp_img_10_address1,
        inp_img_10_ce1,
        inp_img_10_q1,
        inp_img_11_address0,
        inp_img_11_ce0,
        inp_img_11_q0,
        inp_img_11_address1,
        inp_img_11_ce1,
        inp_img_11_q1,
        inp_img_12_address0,
        inp_img_12_ce0,
        inp_img_12_q0,
        inp_img_12_address1,
        inp_img_12_ce1,
        inp_img_12_q1,
        inp_img_13_address0,
        inp_img_13_ce0,
        inp_img_13_q0,
        inp_img_13_address1,
        inp_img_13_ce1,
        inp_img_13_q1,
        inp_img_14_address0,
        inp_img_14_ce0,
        inp_img_14_q0,
        inp_img_14_address1,
        inp_img_14_ce1,
        inp_img_14_q1,
        inp_img_15_address0,
        inp_img_15_ce0,
        inp_img_15_q0,
        inp_img_15_address1,
        inp_img_15_ce1,
        inp_img_15_q1,
        inp_img_16_address0,
        inp_img_16_ce0,
        inp_img_16_q0,
        inp_img_16_address1,
        inp_img_16_ce1,
        inp_img_16_q1,
        inp_img_17_address0,
        inp_img_17_ce0,
        inp_img_17_q0,
        inp_img_17_address1,
        inp_img_17_ce1,
        inp_img_17_q1,
        inp_img_18_address0,
        inp_img_18_ce0,
        inp_img_18_q0,
        inp_img_18_address1,
        inp_img_18_ce1,
        inp_img_18_q1,
        inp_img_19_address0,
        inp_img_19_ce0,
        inp_img_19_q0,
        inp_img_19_address1,
        inp_img_19_ce1,
        inp_img_19_q1,
        inp_img_20_address0,
        inp_img_20_ce0,
        inp_img_20_q0,
        inp_img_20_address1,
        inp_img_20_ce1,
        inp_img_20_q1,
        inp_img_21_address0,
        inp_img_21_ce0,
        inp_img_21_q0,
        inp_img_21_address1,
        inp_img_21_ce1,
        inp_img_21_q1,
        inp_img_22_address0,
        inp_img_22_ce0,
        inp_img_22_q0,
        inp_img_22_address1,
        inp_img_22_ce1,
        inp_img_22_q1,
        inp_img_23_address0,
        inp_img_23_ce0,
        inp_img_23_q0,
        inp_img_23_address1,
        inp_img_23_ce1,
        inp_img_23_q1,
        inp_img_24_address0,
        inp_img_24_ce0,
        inp_img_24_q0,
        inp_img_24_address1,
        inp_img_24_ce1,
        inp_img_24_q1,
        inp_img_25_address0,
        inp_img_25_ce0,
        inp_img_25_q0,
        inp_img_25_address1,
        inp_img_25_ce1,
        inp_img_25_q1,
        inp_img_26_address0,
        inp_img_26_ce0,
        inp_img_26_q0,
        inp_img_26_address1,
        inp_img_26_ce1,
        inp_img_26_q1,
        out_img_address0,
        out_img_ce0,
        out_img_we0,
        out_img_d0,
        grp_fu_999_p_din0,
        grp_fu_999_p_din1,
        grp_fu_999_p_opcode,
        grp_fu_999_p_dout0,
        grp_fu_999_p_ce,
        grp_fu_3615_p_din0,
        grp_fu_3615_p_din1,
        grp_fu_3615_p_opcode,
        grp_fu_3615_p_dout0,
        grp_fu_3615_p_ce,
        grp_fu_3619_p_din0,
        grp_fu_3619_p_din1,
        grp_fu_3619_p_opcode,
        grp_fu_3619_p_dout0,
        grp_fu_3619_p_ce,
        grp_fu_3623_p_din0,
        grp_fu_3623_p_din1,
        grp_fu_3623_p_opcode,
        grp_fu_3623_p_dout0,
        grp_fu_3623_p_ce,
        grp_fu_3627_p_din0,
        grp_fu_3627_p_din1,
        grp_fu_3627_p_opcode,
        grp_fu_3627_p_dout0,
        grp_fu_3627_p_ce,
        grp_fu_3631_p_din0,
        grp_fu_3631_p_din1,
        grp_fu_3631_p_opcode,
        grp_fu_3631_p_dout0,
        grp_fu_3631_p_ce,
        grp_fu_3635_p_din0,
        grp_fu_3635_p_din1,
        grp_fu_3635_p_opcode,
        grp_fu_3635_p_dout0,
        grp_fu_3635_p_ce,
        grp_fu_3639_p_din0,
        grp_fu_3639_p_din1,
        grp_fu_3639_p_opcode,
        grp_fu_3639_p_dout0,
        grp_fu_3639_p_ce,
        grp_fu_3643_p_din0,
        grp_fu_3643_p_din1,
        grp_fu_3643_p_opcode,
        grp_fu_3643_p_dout0,
        grp_fu_3643_p_ce
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] inp_img_0_address0;
output   inp_img_0_ce0;
input  [31:0] inp_img_0_q0;
output  [12:0] inp_img_0_address1;
output   inp_img_0_ce1;
input  [31:0] inp_img_0_q1;
output  [12:0] inp_img_1_address0;
output   inp_img_1_ce0;
input  [31:0] inp_img_1_q0;
output  [12:0] inp_img_1_address1;
output   inp_img_1_ce1;
input  [31:0] inp_img_1_q1;
output  [12:0] inp_img_2_address0;
output   inp_img_2_ce0;
input  [31:0] inp_img_2_q0;
output  [12:0] inp_img_2_address1;
output   inp_img_2_ce1;
input  [31:0] inp_img_2_q1;
output  [12:0] inp_img_3_address0;
output   inp_img_3_ce0;
input  [31:0] inp_img_3_q0;
output  [12:0] inp_img_3_address1;
output   inp_img_3_ce1;
input  [31:0] inp_img_3_q1;
output  [12:0] inp_img_4_address0;
output   inp_img_4_ce0;
input  [31:0] inp_img_4_q0;
output  [12:0] inp_img_4_address1;
output   inp_img_4_ce1;
input  [31:0] inp_img_4_q1;
output  [12:0] inp_img_5_address0;
output   inp_img_5_ce0;
input  [31:0] inp_img_5_q0;
output  [12:0] inp_img_5_address1;
output   inp_img_5_ce1;
input  [31:0] inp_img_5_q1;
output  [12:0] inp_img_6_address0;
output   inp_img_6_ce0;
input  [31:0] inp_img_6_q0;
output  [12:0] inp_img_6_address1;
output   inp_img_6_ce1;
input  [31:0] inp_img_6_q1;
output  [12:0] inp_img_7_address0;
output   inp_img_7_ce0;
input  [31:0] inp_img_7_q0;
output  [12:0] inp_img_7_address1;
output   inp_img_7_ce1;
input  [31:0] inp_img_7_q1;
output  [12:0] inp_img_8_address0;
output   inp_img_8_ce0;
input  [31:0] inp_img_8_q0;
output  [12:0] inp_img_8_address1;
output   inp_img_8_ce1;
input  [31:0] inp_img_8_q1;
output  [12:0] inp_img_9_address0;
output   inp_img_9_ce0;
input  [31:0] inp_img_9_q0;
output  [12:0] inp_img_9_address1;
output   inp_img_9_ce1;
input  [31:0] inp_img_9_q1;
output  [12:0] inp_img_10_address0;
output   inp_img_10_ce0;
input  [31:0] inp_img_10_q0;
output  [12:0] inp_img_10_address1;
output   inp_img_10_ce1;
input  [31:0] inp_img_10_q1;
output  [12:0] inp_img_11_address0;
output   inp_img_11_ce0;
input  [31:0] inp_img_11_q0;
output  [12:0] inp_img_11_address1;
output   inp_img_11_ce1;
input  [31:0] inp_img_11_q1;
output  [12:0] inp_img_12_address0;
output   inp_img_12_ce0;
input  [31:0] inp_img_12_q0;
output  [12:0] inp_img_12_address1;
output   inp_img_12_ce1;
input  [31:0] inp_img_12_q1;
output  [12:0] inp_img_13_address0;
output   inp_img_13_ce0;
input  [31:0] inp_img_13_q0;
output  [12:0] inp_img_13_address1;
output   inp_img_13_ce1;
input  [31:0] inp_img_13_q1;
output  [12:0] inp_img_14_address0;
output   inp_img_14_ce0;
input  [31:0] inp_img_14_q0;
output  [12:0] inp_img_14_address1;
output   inp_img_14_ce1;
input  [31:0] inp_img_14_q1;
output  [12:0] inp_img_15_address0;
output   inp_img_15_ce0;
input  [31:0] inp_img_15_q0;
output  [12:0] inp_img_15_address1;
output   inp_img_15_ce1;
input  [31:0] inp_img_15_q1;
output  [12:0] inp_img_16_address0;
output   inp_img_16_ce0;
input  [31:0] inp_img_16_q0;
output  [12:0] inp_img_16_address1;
output   inp_img_16_ce1;
input  [31:0] inp_img_16_q1;
output  [12:0] inp_img_17_address0;
output   inp_img_17_ce0;
input  [31:0] inp_img_17_q0;
output  [12:0] inp_img_17_address1;
output   inp_img_17_ce1;
input  [31:0] inp_img_17_q1;
output  [12:0] inp_img_18_address0;
output   inp_img_18_ce0;
input  [31:0] inp_img_18_q0;
output  [12:0] inp_img_18_address1;
output   inp_img_18_ce1;
input  [31:0] inp_img_18_q1;
output  [12:0] inp_img_19_address0;
output   inp_img_19_ce0;
input  [31:0] inp_img_19_q0;
output  [12:0] inp_img_19_address1;
output   inp_img_19_ce1;
input  [31:0] inp_img_19_q1;
output  [12:0] inp_img_20_address0;
output   inp_img_20_ce0;
input  [31:0] inp_img_20_q0;
output  [12:0] inp_img_20_address1;
output   inp_img_20_ce1;
input  [31:0] inp_img_20_q1;
output  [12:0] inp_img_21_address0;
output   inp_img_21_ce0;
input  [31:0] inp_img_21_q0;
output  [12:0] inp_img_21_address1;
output   inp_img_21_ce1;
input  [31:0] inp_img_21_q1;
output  [12:0] inp_img_22_address0;
output   inp_img_22_ce0;
input  [31:0] inp_img_22_q0;
output  [12:0] inp_img_22_address1;
output   inp_img_22_ce1;
input  [31:0] inp_img_22_q1;
output  [12:0] inp_img_23_address0;
output   inp_img_23_ce0;
input  [31:0] inp_img_23_q0;
output  [12:0] inp_img_23_address1;
output   inp_img_23_ce1;
input  [31:0] inp_img_23_q1;
output  [12:0] inp_img_24_address0;
output   inp_img_24_ce0;
input  [31:0] inp_img_24_q0;
output  [12:0] inp_img_24_address1;
output   inp_img_24_ce1;
input  [31:0] inp_img_24_q1;
output  [12:0] inp_img_25_address0;
output   inp_img_25_ce0;
input  [31:0] inp_img_25_q0;
output  [12:0] inp_img_25_address1;
output   inp_img_25_ce1;
input  [31:0] inp_img_25_q1;
output  [12:0] inp_img_26_address0;
output   inp_img_26_ce0;
input  [31:0] inp_img_26_q0;
output  [12:0] inp_img_26_address1;
output   inp_img_26_ce1;
input  [31:0] inp_img_26_q1;
output  [15:0] out_img_address0;
output   out_img_ce0;
output   out_img_we0;
output  [31:0] out_img_d0;
output  [31:0] grp_fu_999_p_din0;
output  [31:0] grp_fu_999_p_din1;
output  [4:0] grp_fu_999_p_opcode;
input  [0:0] grp_fu_999_p_dout0;
output   grp_fu_999_p_ce;
output  [31:0] grp_fu_3615_p_din0;
output  [31:0] grp_fu_3615_p_din1;
output  [4:0] grp_fu_3615_p_opcode;
input  [0:0] grp_fu_3615_p_dout0;
output   grp_fu_3615_p_ce;
output  [31:0] grp_fu_3619_p_din0;
output  [31:0] grp_fu_3619_p_din1;
output  [4:0] grp_fu_3619_p_opcode;
input  [0:0] grp_fu_3619_p_dout0;
output   grp_fu_3619_p_ce;
output  [31:0] grp_fu_3623_p_din0;
output  [31:0] grp_fu_3623_p_din1;
output  [4:0] grp_fu_3623_p_opcode;
input  [0:0] grp_fu_3623_p_dout0;
output   grp_fu_3623_p_ce;
output  [31:0] grp_fu_3627_p_din0;
output  [31:0] grp_fu_3627_p_din1;
output  [4:0] grp_fu_3627_p_opcode;
input  [0:0] grp_fu_3627_p_dout0;
output   grp_fu_3627_p_ce;
output  [31:0] grp_fu_3631_p_din0;
output  [31:0] grp_fu_3631_p_din1;
output  [4:0] grp_fu_3631_p_opcode;
input  [0:0] grp_fu_3631_p_dout0;
output   grp_fu_3631_p_ce;
output  [31:0] grp_fu_3635_p_din0;
output  [31:0] grp_fu_3635_p_din1;
output  [4:0] grp_fu_3635_p_opcode;
input  [0:0] grp_fu_3635_p_dout0;
output   grp_fu_3635_p_ce;
output  [31:0] grp_fu_3639_p_din0;
output  [31:0] grp_fu_3639_p_din1;
output  [4:0] grp_fu_3639_p_opcode;
input  [0:0] grp_fu_3639_p_dout0;
output   grp_fu_3639_p_ce;
output  [31:0] grp_fu_3643_p_din0;
output  [31:0] grp_fu_3643_p_din1;
output  [4:0] grp_fu_3643_p_opcode;
input  [0:0] grp_fu_3643_p_dout0;
output   grp_fu_3643_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[12:0] inp_img_0_address0;
reg inp_img_0_ce0;
reg inp_img_0_ce1;
reg[12:0] inp_img_1_address0;
reg inp_img_1_ce0;
reg inp_img_1_ce1;
reg[12:0] inp_img_2_address0;
reg inp_img_2_ce0;
reg inp_img_2_ce1;
reg[12:0] inp_img_3_address0;
reg inp_img_3_ce0;
reg inp_img_3_ce1;
reg[12:0] inp_img_4_address0;
reg inp_img_4_ce0;
reg inp_img_4_ce1;
reg[12:0] inp_img_5_address0;
reg inp_img_5_ce0;
reg inp_img_5_ce1;
reg[12:0] inp_img_6_address0;
reg inp_img_6_ce0;
reg inp_img_6_ce1;
reg[12:0] inp_img_7_address0;
reg inp_img_7_ce0;
reg inp_img_7_ce1;
reg[12:0] inp_img_8_address0;
reg inp_img_8_ce0;
reg inp_img_8_ce1;
reg[12:0] inp_img_9_address0;
reg inp_img_9_ce0;
reg inp_img_9_ce1;
reg[12:0] inp_img_10_address0;
reg inp_img_10_ce0;
reg inp_img_10_ce1;
reg[12:0] inp_img_11_address0;
reg inp_img_11_ce0;
reg inp_img_11_ce1;
reg[12:0] inp_img_12_address0;
reg inp_img_12_ce0;
reg inp_img_12_ce1;
reg[12:0] inp_img_13_address0;
reg inp_img_13_ce0;
reg inp_img_13_ce1;
reg[12:0] inp_img_14_address0;
reg inp_img_14_ce0;
reg inp_img_14_ce1;
reg[12:0] inp_img_15_address0;
reg inp_img_15_ce0;
reg inp_img_15_ce1;
reg[12:0] inp_img_16_address0;
reg inp_img_16_ce0;
reg inp_img_16_ce1;
reg[12:0] inp_img_17_address0;
reg inp_img_17_ce0;
reg inp_img_17_ce1;
reg[12:0] inp_img_18_address0;
reg inp_img_18_ce0;
reg inp_img_18_ce1;
reg[12:0] inp_img_19_address0;
reg inp_img_19_ce0;
reg inp_img_19_ce1;
reg[12:0] inp_img_20_address0;
reg inp_img_20_ce0;
reg inp_img_20_ce1;
reg[12:0] inp_img_21_address0;
reg inp_img_21_ce0;
reg inp_img_21_ce1;
reg[12:0] inp_img_22_address0;
reg inp_img_22_ce0;
reg inp_img_22_ce1;
reg[12:0] inp_img_23_address0;
reg inp_img_23_ce0;
reg inp_img_23_ce1;
reg[12:0] inp_img_24_address0;
reg inp_img_24_ce0;
reg inp_img_24_ce1;
reg[12:0] inp_img_25_address0;
reg inp_img_25_ce0;
reg inp_img_25_ce1;
reg[12:0] inp_img_26_address0;
reg inp_img_26_ce0;
reg inp_img_26_ce1;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] phi_mul_load_reg_1626;
wire    ap_CS_fsm_state2;
reg   [31:0] inp_img_0_load_reg_1850;
wire    ap_CS_fsm_state3;
reg   [31:0] inp_img_1_load_reg_1855;
reg   [31:0] inp_img_2_load_reg_1860;
reg   [31:0] inp_img_3_load_reg_1865;
reg   [31:0] inp_img_4_load_reg_1870;
reg   [31:0] inp_img_5_load_reg_1875;
reg   [31:0] inp_img_6_load_reg_1880;
reg   [31:0] inp_img_7_load_reg_1885;
reg   [31:0] inp_img_8_load_reg_1890;
reg   [31:0] inp_img_9_load_reg_1895;
reg   [31:0] inp_img_10_load_reg_1900;
reg   [31:0] inp_img_11_load_reg_1905;
reg   [31:0] inp_img_12_load_reg_1910;
reg   [31:0] inp_img_13_load_reg_1915;
reg   [31:0] inp_img_14_load_reg_1920;
reg   [31:0] inp_img_15_load_reg_1925;
reg   [31:0] inp_img_16_load_reg_1930;
reg   [31:0] inp_img_17_load_reg_1935;
reg   [31:0] inp_img_18_load_reg_1940;
reg   [31:0] inp_img_19_load_reg_1945;
reg   [31:0] inp_img_20_load_reg_1950;
reg   [31:0] inp_img_21_load_reg_1955;
reg   [31:0] inp_img_22_load_reg_1960;
reg   [31:0] inp_img_23_load_reg_1965;
reg   [31:0] inp_img_24_load_reg_1970;
reg   [31:0] inp_img_25_load_reg_1975;
reg   [31:0] inp_img_26_load_reg_1980;
reg   [31:0] p_load24_reg_1985;
wire    ap_CS_fsm_state4;
reg   [31:0] p_load23_reg_1990;
reg   [31:0] p_load22_reg_1995;
reg   [12:0] indvars_iv59_load_reg_2000;
wire    ap_CS_fsm_state5;
wire    grp_pool2_Pipeline_L4_fu_683_ap_start;
wire    grp_pool2_Pipeline_L4_fu_683_ap_done;
wire    grp_pool2_Pipeline_L4_fu_683_ap_idle;
wire    grp_pool2_Pipeline_L4_fu_683_ap_ready;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_p_out;
wire    grp_pool2_Pipeline_L4_fu_683_p_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_26189_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_26189_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_24182_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_24182_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_22175_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_22175_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_20168_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_20168_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_18161_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_18161_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_16154_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_16154_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_14147_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_14147_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_12140_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_12140_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_10133_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_10133_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_8126_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_8126_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_6119_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_6119_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_4112_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_4112_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_2105_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_2105_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_2598_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_2598_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_2391_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_2391_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_2184_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_2184_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_1977_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_1977_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_1770_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_1770_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_1563_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_1563_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_1356_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_1356_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_1149_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_1149_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_942_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_942_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_735_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_735_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_528_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_528_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_321_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_321_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L4_fu_683_mux_case_114_out;
wire    grp_pool2_Pipeline_L4_fu_683_mux_case_114_out_ap_vld;
wire    grp_pool2_Pipeline_L5_L6_fu_795_ap_start;
wire    grp_pool2_Pipeline_L5_L6_fu_795_ap_done;
wire    grp_pool2_Pipeline_L5_L6_fu_795_ap_idle;
wire    grp_pool2_Pipeline_L5_L6_fu_795_ap_ready;
wire   [15:0] grp_pool2_Pipeline_L5_L6_fu_795_out_img_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_out_img_ce0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_out_img_we0;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_out_img_d0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_ce1;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_address0;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_ce0;
wire   [12:0] grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_address1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_ce1;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_16_out;
wire    grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_16_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_26_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_26_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_24_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_24_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_22_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_22_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_20_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_20_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_18_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_18_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_16_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_16_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_14_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_14_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_12_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_12_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_10_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_10_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_8_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_8_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_6_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_6_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_4_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_4_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_18_out;
wire    grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_18_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_25_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_25_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_23_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_23_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_21_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_21_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_19_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_19_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_17_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_17_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_15_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_15_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_13_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_13_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_11_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_11_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_9_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_9_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_7_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_7_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_5_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_5_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_mux_case_3_out_o;
wire    grp_pool2_Pipeline_L5_L6_fu_795_mux_case_3_out_o_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_17_out;
wire    grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_17_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_p_out;
wire    grp_pool2_Pipeline_L5_L6_fu_795_p_out_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_p_out1;
wire    grp_pool2_Pipeline_L5_L6_fu_795_p_out1_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_p_out2;
wire    grp_pool2_Pipeline_L5_L6_fu_795_p_out2_ap_vld;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_din0;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_din1;
wire   [4:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_opcode;
wire    grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_ce;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_din0;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_din1;
wire   [4:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_opcode;
wire    grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_ce;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_din0;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_din1;
wire   [4:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_opcode;
wire    grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_ce;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_din0;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_din1;
wire   [4:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_opcode;
wire    grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_ce;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_din0;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_din1;
wire   [4:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_opcode;
wire    grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_ce;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_din0;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_din1;
wire   [4:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_opcode;
wire    grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_ce;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_din0;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_din1;
wire   [4:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_opcode;
wire    grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_ce;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_din0;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_din1;
wire   [4:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_opcode;
wire    grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_ce;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_din0;
wire   [31:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_din1;
wire   [4:0] grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_opcode;
wire    grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_ce;
reg    grp_pool2_Pipeline_L4_fu_683_ap_start_reg;
reg    grp_pool2_Pipeline_L5_L6_fu_795_ap_start_reg;
wire    ap_CS_fsm_state6;
reg   [31:0] empty_98_fu_216;
reg   [31:0] mux_case_26190_fu_212;
reg   [31:0] mux_case_24183_fu_208;
reg   [31:0] mux_case_22176_fu_204;
reg   [31:0] mux_case_20169_fu_200;
reg   [31:0] mux_case_18162_fu_196;
reg   [31:0] mux_case_16155_fu_192;
reg   [31:0] mux_case_14148_fu_188;
reg   [31:0] mux_case_12141_fu_184;
reg   [31:0] mux_case_10134_fu_180;
reg   [31:0] mux_case_8127_fu_176;
reg   [31:0] mux_case_6120_fu_172;
reg   [31:0] mux_case_4113_fu_168;
reg   [31:0] mux_case_2106_fu_164;
reg   [31:0] mux_case_2599_fu_160;
reg   [31:0] mux_case_2392_fu_156;
reg   [31:0] mux_case_2185_fu_152;
reg   [31:0] mux_case_1978_fu_148;
reg   [31:0] mux_case_1771_fu_144;
reg   [31:0] mux_case_1564_fu_140;
reg   [31:0] mux_case_1357_fu_136;
reg   [31:0] mux_case_1150_fu_132;
reg   [31:0] mux_case_943_fu_128;
reg   [31:0] mux_case_736_fu_124;
reg   [31:0] mux_case_529_fu_120;
reg   [31:0] mux_case_322_fu_116;
reg   [31:0] mux_case_115_fu_112;
reg   [31:0] empty_97_fu_104;
reg   [31:0] empty_96_fu_100;
reg   [31:0] empty_fu_96;
wire   [63:0] p_udiv2_cast_fu_970_p1;
wire   [0:0] icmp_ln51_fu_958_p2;
reg   [12:0] phi_mul13_fu_88;
wire   [12:0] add_ln51_3_fu_946_p2;
reg   [15:0] phi_mul_fu_92;
wire   [15:0] add_ln51_4_fu_952_p2;
reg   [8:0] c_fu_108;
wire   [8:0] add_ln51_fu_964_p2;
reg   [12:0] indvars_iv59_fu_220;
wire   [12:0] add_ln51_2_fu_1245_p2;
reg    inp_img_0_ce0_local;
reg    inp_img_1_ce0_local;
reg    inp_img_2_ce0_local;
reg    inp_img_3_ce0_local;
reg    inp_img_4_ce0_local;
reg    inp_img_5_ce0_local;
reg    inp_img_6_ce0_local;
reg    inp_img_7_ce0_local;
reg    inp_img_8_ce0_local;
reg    inp_img_9_ce0_local;
reg    inp_img_10_ce0_local;
reg    inp_img_11_ce0_local;
reg    inp_img_12_ce0_local;
reg    inp_img_13_ce0_local;
reg    inp_img_14_ce0_local;
reg    inp_img_15_ce0_local;
reg    inp_img_16_ce0_local;
reg    inp_img_17_ce0_local;
reg    inp_img_18_ce0_local;
reg    inp_img_19_ce0_local;
reg    inp_img_20_ce0_local;
reg    inp_img_21_ce0_local;
reg    inp_img_22_ce0_local;
reg    inp_img_23_ce0_local;
reg    inp_img_24_ce0_local;
reg    inp_img_25_ce0_local;
reg    inp_img_26_ce0_local;
reg    grp_fu_2086_ce;
reg    grp_fu_2090_ce;
reg    grp_fu_2094_ce;
reg    grp_fu_2098_ce;
reg    grp_fu_2102_ce;
reg    grp_fu_2106_ce;
reg    grp_fu_2110_ce;
reg    grp_fu_2114_ce;
reg    grp_fu_2118_ce;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_pool2_Pipeline_L4_fu_683_ap_start_reg = 1'b0;
#0 grp_pool2_Pipeline_L5_L6_fu_795_ap_start_reg = 1'b0;
#0 phi_mul13_fu_88 = 13'd0;
#0 phi_mul_fu_92 = 16'd0;
#0 c_fu_108 = 9'd0;
#0 indvars_iv59_fu_220 = 13'd0;
end

NN_pool2_Pipeline_L4 grp_pool2_Pipeline_L4_fu_683(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pool2_Pipeline_L4_fu_683_ap_start),
    .ap_done(grp_pool2_Pipeline_L4_fu_683_ap_done),
    .ap_idle(grp_pool2_Pipeline_L4_fu_683_ap_idle),
    .ap_ready(grp_pool2_Pipeline_L4_fu_683_ap_ready),
    .empty(empty_98_fu_216),
    .mux_case_26190(mux_case_26190_fu_212),
    .mux_case_24183(mux_case_24183_fu_208),
    .mux_case_22176(mux_case_22176_fu_204),
    .mux_case_20169(mux_case_20169_fu_200),
    .mux_case_18162(mux_case_18162_fu_196),
    .mux_case_16155(mux_case_16155_fu_192),
    .mux_case_14148(mux_case_14148_fu_188),
    .mux_case_12141(mux_case_12141_fu_184),
    .mux_case_10134(mux_case_10134_fu_180),
    .mux_case_8127(mux_case_8127_fu_176),
    .mux_case_6120(mux_case_6120_fu_172),
    .mux_case_4113(mux_case_4113_fu_168),
    .mux_case_2106(mux_case_2106_fu_164),
    .mux_case_2599(mux_case_2599_fu_160),
    .mux_case_2392(mux_case_2392_fu_156),
    .mux_case_2185(mux_case_2185_fu_152),
    .mux_case_1978(mux_case_1978_fu_148),
    .mux_case_1771(mux_case_1771_fu_144),
    .mux_case_1564(mux_case_1564_fu_140),
    .mux_case_1357(mux_case_1357_fu_136),
    .mux_case_1150(mux_case_1150_fu_132),
    .mux_case_943(mux_case_943_fu_128),
    .mux_case_736(mux_case_736_fu_124),
    .mux_case_529(mux_case_529_fu_120),
    .mux_case_322(mux_case_322_fu_116),
    .mux_case_115(mux_case_115_fu_112),
    .inp_img_0_load(inp_img_0_load_reg_1850),
    .inp_img_1_load(inp_img_1_load_reg_1855),
    .inp_img_2_load(inp_img_2_load_reg_1860),
    .inp_img_3_load(inp_img_3_load_reg_1865),
    .inp_img_4_load(inp_img_4_load_reg_1870),
    .inp_img_5_load(inp_img_5_load_reg_1875),
    .inp_img_6_load(inp_img_6_load_reg_1880),
    .inp_img_7_load(inp_img_7_load_reg_1885),
    .inp_img_8_load(inp_img_8_load_reg_1890),
    .inp_img_9_load(inp_img_9_load_reg_1895),
    .inp_img_10_load(inp_img_10_load_reg_1900),
    .inp_img_11_load(inp_img_11_load_reg_1905),
    .inp_img_12_load(inp_img_12_load_reg_1910),
    .inp_img_13_load(inp_img_13_load_reg_1915),
    .inp_img_14_load(inp_img_14_load_reg_1920),
    .inp_img_15_load(inp_img_15_load_reg_1925),
    .inp_img_16_load(inp_img_16_load_reg_1930),
    .inp_img_17_load(inp_img_17_load_reg_1935),
    .inp_img_18_load(inp_img_18_load_reg_1940),
    .inp_img_19_load(inp_img_19_load_reg_1945),
    .inp_img_20_load(inp_img_20_load_reg_1950),
    .inp_img_21_load(inp_img_21_load_reg_1955),
    .inp_img_22_load(inp_img_22_load_reg_1960),
    .inp_img_23_load(inp_img_23_load_reg_1965),
    .inp_img_24_load(inp_img_24_load_reg_1970),
    .inp_img_25_load(inp_img_25_load_reg_1975),
    .inp_img_26_load(inp_img_26_load_reg_1980),
    .p_out(grp_pool2_Pipeline_L4_fu_683_p_out),
    .p_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_p_out_ap_vld),
    .mux_case_26189_out(grp_pool2_Pipeline_L4_fu_683_mux_case_26189_out),
    .mux_case_26189_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_26189_out_ap_vld),
    .mux_case_24182_out(grp_pool2_Pipeline_L4_fu_683_mux_case_24182_out),
    .mux_case_24182_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_24182_out_ap_vld),
    .mux_case_22175_out(grp_pool2_Pipeline_L4_fu_683_mux_case_22175_out),
    .mux_case_22175_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_22175_out_ap_vld),
    .mux_case_20168_out(grp_pool2_Pipeline_L4_fu_683_mux_case_20168_out),
    .mux_case_20168_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_20168_out_ap_vld),
    .mux_case_18161_out(grp_pool2_Pipeline_L4_fu_683_mux_case_18161_out),
    .mux_case_18161_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_18161_out_ap_vld),
    .mux_case_16154_out(grp_pool2_Pipeline_L4_fu_683_mux_case_16154_out),
    .mux_case_16154_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_16154_out_ap_vld),
    .mux_case_14147_out(grp_pool2_Pipeline_L4_fu_683_mux_case_14147_out),
    .mux_case_14147_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_14147_out_ap_vld),
    .mux_case_12140_out(grp_pool2_Pipeline_L4_fu_683_mux_case_12140_out),
    .mux_case_12140_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_12140_out_ap_vld),
    .mux_case_10133_out(grp_pool2_Pipeline_L4_fu_683_mux_case_10133_out),
    .mux_case_10133_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_10133_out_ap_vld),
    .mux_case_8126_out(grp_pool2_Pipeline_L4_fu_683_mux_case_8126_out),
    .mux_case_8126_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_8126_out_ap_vld),
    .mux_case_6119_out(grp_pool2_Pipeline_L4_fu_683_mux_case_6119_out),
    .mux_case_6119_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_6119_out_ap_vld),
    .mux_case_4112_out(grp_pool2_Pipeline_L4_fu_683_mux_case_4112_out),
    .mux_case_4112_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_4112_out_ap_vld),
    .mux_case_2105_out(grp_pool2_Pipeline_L4_fu_683_mux_case_2105_out),
    .mux_case_2105_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_2105_out_ap_vld),
    .mux_case_2598_out(grp_pool2_Pipeline_L4_fu_683_mux_case_2598_out),
    .mux_case_2598_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_2598_out_ap_vld),
    .mux_case_2391_out(grp_pool2_Pipeline_L4_fu_683_mux_case_2391_out),
    .mux_case_2391_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_2391_out_ap_vld),
    .mux_case_2184_out(grp_pool2_Pipeline_L4_fu_683_mux_case_2184_out),
    .mux_case_2184_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_2184_out_ap_vld),
    .mux_case_1977_out(grp_pool2_Pipeline_L4_fu_683_mux_case_1977_out),
    .mux_case_1977_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_1977_out_ap_vld),
    .mux_case_1770_out(grp_pool2_Pipeline_L4_fu_683_mux_case_1770_out),
    .mux_case_1770_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_1770_out_ap_vld),
    .mux_case_1563_out(grp_pool2_Pipeline_L4_fu_683_mux_case_1563_out),
    .mux_case_1563_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_1563_out_ap_vld),
    .mux_case_1356_out(grp_pool2_Pipeline_L4_fu_683_mux_case_1356_out),
    .mux_case_1356_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_1356_out_ap_vld),
    .mux_case_1149_out(grp_pool2_Pipeline_L4_fu_683_mux_case_1149_out),
    .mux_case_1149_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_1149_out_ap_vld),
    .mux_case_942_out(grp_pool2_Pipeline_L4_fu_683_mux_case_942_out),
    .mux_case_942_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_942_out_ap_vld),
    .mux_case_735_out(grp_pool2_Pipeline_L4_fu_683_mux_case_735_out),
    .mux_case_735_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_735_out_ap_vld),
    .mux_case_528_out(grp_pool2_Pipeline_L4_fu_683_mux_case_528_out),
    .mux_case_528_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_528_out_ap_vld),
    .mux_case_321_out(grp_pool2_Pipeline_L4_fu_683_mux_case_321_out),
    .mux_case_321_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_321_out_ap_vld),
    .mux_case_114_out(grp_pool2_Pipeline_L4_fu_683_mux_case_114_out),
    .mux_case_114_out_ap_vld(grp_pool2_Pipeline_L4_fu_683_mux_case_114_out_ap_vld)
);

NN_pool2_Pipeline_L5_L6 grp_pool2_Pipeline_L5_L6_fu_795(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pool2_Pipeline_L5_L6_fu_795_ap_start),
    .ap_done(grp_pool2_Pipeline_L5_L6_fu_795_ap_done),
    .ap_idle(grp_pool2_Pipeline_L5_L6_fu_795_ap_idle),
    .ap_ready(grp_pool2_Pipeline_L5_L6_fu_795_ap_ready),
    .p_reload(grp_pool2_Pipeline_L4_fu_683_p_out),
    .mux_case_26189_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_26189_out),
    .mux_case_24182_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_24182_out),
    .mux_case_22175_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_22175_out),
    .mux_case_20168_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_20168_out),
    .mux_case_18161_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_18161_out),
    .mux_case_16154_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_16154_out),
    .mux_case_14147_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_14147_out),
    .mux_case_12140_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_12140_out),
    .mux_case_10133_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_10133_out),
    .mux_case_8126_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_8126_out),
    .mux_case_6119_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_6119_out),
    .mux_case_4112_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_4112_out),
    .mux_case_2105_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_2105_out),
    .mux_case_2598_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_2598_out),
    .mux_case_2391_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_2391_out),
    .mux_case_2184_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_2184_out),
    .mux_case_1977_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_1977_out),
    .mux_case_1770_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_1770_out),
    .mux_case_1563_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_1563_out),
    .mux_case_1356_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_1356_out),
    .mux_case_1149_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_1149_out),
    .mux_case_942_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_942_out),
    .mux_case_735_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_735_out),
    .mux_case_528_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_528_out),
    .mux_case_321_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_321_out),
    .mux_case_114_reload(grp_pool2_Pipeline_L4_fu_683_mux_case_114_out),
    .empty_26(p_load22_reg_1995),
    .empty_27(p_load23_reg_1990),
    .empty(p_load24_reg_1985),
    .phi_mul(phi_mul_load_reg_1626),
    .out_img_address0(grp_pool2_Pipeline_L5_L6_fu_795_out_img_address0),
    .out_img_ce0(grp_pool2_Pipeline_L5_L6_fu_795_out_img_ce0),
    .out_img_we0(grp_pool2_Pipeline_L5_L6_fu_795_out_img_we0),
    .out_img_d0(grp_pool2_Pipeline_L5_L6_fu_795_out_img_d0),
    .indvars_iv59(indvars_iv59_load_reg_2000),
    .inp_img_0_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_address0),
    .inp_img_0_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_ce0),
    .inp_img_0_q0(inp_img_0_q0),
    .inp_img_0_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_address1),
    .inp_img_0_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_ce1),
    .inp_img_0_q1(inp_img_0_q1),
    .inp_img_1_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_address0),
    .inp_img_1_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_ce0),
    .inp_img_1_q0(inp_img_1_q0),
    .inp_img_1_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_address1),
    .inp_img_1_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_ce1),
    .inp_img_1_q1(inp_img_1_q1),
    .inp_img_2_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_address0),
    .inp_img_2_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_ce0),
    .inp_img_2_q0(inp_img_2_q0),
    .inp_img_2_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_address1),
    .inp_img_2_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_ce1),
    .inp_img_2_q1(inp_img_2_q1),
    .inp_img_3_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_address0),
    .inp_img_3_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_ce0),
    .inp_img_3_q0(inp_img_3_q0),
    .inp_img_3_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_address1),
    .inp_img_3_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_ce1),
    .inp_img_3_q1(inp_img_3_q1),
    .inp_img_4_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_address0),
    .inp_img_4_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_ce0),
    .inp_img_4_q0(inp_img_4_q0),
    .inp_img_4_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_address1),
    .inp_img_4_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_ce1),
    .inp_img_4_q1(inp_img_4_q1),
    .inp_img_5_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_address0),
    .inp_img_5_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_ce0),
    .inp_img_5_q0(inp_img_5_q0),
    .inp_img_5_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_address1),
    .inp_img_5_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_ce1),
    .inp_img_5_q1(inp_img_5_q1),
    .inp_img_6_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_address0),
    .inp_img_6_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_ce0),
    .inp_img_6_q0(inp_img_6_q0),
    .inp_img_6_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_address1),
    .inp_img_6_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_ce1),
    .inp_img_6_q1(inp_img_6_q1),
    .inp_img_7_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_address0),
    .inp_img_7_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_ce0),
    .inp_img_7_q0(inp_img_7_q0),
    .inp_img_7_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_address1),
    .inp_img_7_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_ce1),
    .inp_img_7_q1(inp_img_7_q1),
    .inp_img_8_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_address0),
    .inp_img_8_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_ce0),
    .inp_img_8_q0(inp_img_8_q0),
    .inp_img_8_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_address1),
    .inp_img_8_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_ce1),
    .inp_img_8_q1(inp_img_8_q1),
    .inp_img_9_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_address0),
    .inp_img_9_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_ce0),
    .inp_img_9_q0(inp_img_9_q0),
    .inp_img_9_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_address1),
    .inp_img_9_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_ce1),
    .inp_img_9_q1(inp_img_9_q1),
    .inp_img_10_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_address0),
    .inp_img_10_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_ce0),
    .inp_img_10_q0(inp_img_10_q0),
    .inp_img_10_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_address1),
    .inp_img_10_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_ce1),
    .inp_img_10_q1(inp_img_10_q1),
    .inp_img_11_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_address0),
    .inp_img_11_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_ce0),
    .inp_img_11_q0(inp_img_11_q0),
    .inp_img_11_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_address1),
    .inp_img_11_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_ce1),
    .inp_img_11_q1(inp_img_11_q1),
    .inp_img_12_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_address0),
    .inp_img_12_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_ce0),
    .inp_img_12_q0(inp_img_12_q0),
    .inp_img_12_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_address1),
    .inp_img_12_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_ce1),
    .inp_img_12_q1(inp_img_12_q1),
    .inp_img_13_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_address0),
    .inp_img_13_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_ce0),
    .inp_img_13_q0(inp_img_13_q0),
    .inp_img_13_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_address1),
    .inp_img_13_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_ce1),
    .inp_img_13_q1(inp_img_13_q1),
    .inp_img_14_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_address0),
    .inp_img_14_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_ce0),
    .inp_img_14_q0(inp_img_14_q0),
    .inp_img_14_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_address1),
    .inp_img_14_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_ce1),
    .inp_img_14_q1(inp_img_14_q1),
    .inp_img_15_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_address0),
    .inp_img_15_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_ce0),
    .inp_img_15_q0(inp_img_15_q0),
    .inp_img_15_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_address1),
    .inp_img_15_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_ce1),
    .inp_img_15_q1(inp_img_15_q1),
    .inp_img_16_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_address0),
    .inp_img_16_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_ce0),
    .inp_img_16_q0(inp_img_16_q0),
    .inp_img_16_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_address1),
    .inp_img_16_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_ce1),
    .inp_img_16_q1(inp_img_16_q1),
    .inp_img_17_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_address0),
    .inp_img_17_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_ce0),
    .inp_img_17_q0(inp_img_17_q0),
    .inp_img_17_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_address1),
    .inp_img_17_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_ce1),
    .inp_img_17_q1(inp_img_17_q1),
    .inp_img_18_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_address0),
    .inp_img_18_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_ce0),
    .inp_img_18_q0(inp_img_18_q0),
    .inp_img_18_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_address1),
    .inp_img_18_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_ce1),
    .inp_img_18_q1(inp_img_18_q1),
    .inp_img_19_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_address0),
    .inp_img_19_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_ce0),
    .inp_img_19_q0(inp_img_19_q0),
    .inp_img_19_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_address1),
    .inp_img_19_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_ce1),
    .inp_img_19_q1(inp_img_19_q1),
    .inp_img_20_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_address0),
    .inp_img_20_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_ce0),
    .inp_img_20_q0(inp_img_20_q0),
    .inp_img_20_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_address1),
    .inp_img_20_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_ce1),
    .inp_img_20_q1(inp_img_20_q1),
    .inp_img_21_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_address0),
    .inp_img_21_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_ce0),
    .inp_img_21_q0(inp_img_21_q0),
    .inp_img_21_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_address1),
    .inp_img_21_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_ce1),
    .inp_img_21_q1(inp_img_21_q1),
    .inp_img_22_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_address0),
    .inp_img_22_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_ce0),
    .inp_img_22_q0(inp_img_22_q0),
    .inp_img_22_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_address1),
    .inp_img_22_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_ce1),
    .inp_img_22_q1(inp_img_22_q1),
    .inp_img_23_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_address0),
    .inp_img_23_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_ce0),
    .inp_img_23_q0(inp_img_23_q0),
    .inp_img_23_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_address1),
    .inp_img_23_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_ce1),
    .inp_img_23_q1(inp_img_23_q1),
    .inp_img_24_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_address0),
    .inp_img_24_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_ce0),
    .inp_img_24_q0(inp_img_24_q0),
    .inp_img_24_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_address1),
    .inp_img_24_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_ce1),
    .inp_img_24_q1(inp_img_24_q1),
    .inp_img_25_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_address0),
    .inp_img_25_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_ce0),
    .inp_img_25_q0(inp_img_25_q0),
    .inp_img_25_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_address1),
    .inp_img_25_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_ce1),
    .inp_img_25_q1(inp_img_25_q1),
    .inp_img_26_address0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_address0),
    .inp_img_26_ce0(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_ce0),
    .inp_img_26_q0(inp_img_26_q0),
    .inp_img_26_address1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_address1),
    .inp_img_26_ce1(grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_ce1),
    .inp_img_26_q1(inp_img_26_q1),
    .line_buffer_2D_16_out(grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_16_out),
    .line_buffer_2D_16_out_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_16_out_ap_vld),
    .mux_case_26_out_i(mux_case_26190_fu_212),
    .mux_case_26_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_26_out_o),
    .mux_case_26_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_26_out_o_ap_vld),
    .mux_case_24_out_i(mux_case_24183_fu_208),
    .mux_case_24_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_24_out_o),
    .mux_case_24_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_24_out_o_ap_vld),
    .mux_case_22_out_i(mux_case_22176_fu_204),
    .mux_case_22_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_22_out_o),
    .mux_case_22_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_22_out_o_ap_vld),
    .mux_case_20_out_i(mux_case_20169_fu_200),
    .mux_case_20_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_20_out_o),
    .mux_case_20_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_20_out_o_ap_vld),
    .mux_case_18_out_i(mux_case_18162_fu_196),
    .mux_case_18_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_18_out_o),
    .mux_case_18_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_18_out_o_ap_vld),
    .mux_case_16_out_i(mux_case_16155_fu_192),
    .mux_case_16_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_16_out_o),
    .mux_case_16_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_16_out_o_ap_vld),
    .mux_case_14_out_i(mux_case_14148_fu_188),
    .mux_case_14_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_14_out_o),
    .mux_case_14_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_14_out_o_ap_vld),
    .mux_case_12_out_i(mux_case_12141_fu_184),
    .mux_case_12_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_12_out_o),
    .mux_case_12_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_12_out_o_ap_vld),
    .mux_case_10_out_i(mux_case_10134_fu_180),
    .mux_case_10_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_10_out_o),
    .mux_case_10_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_10_out_o_ap_vld),
    .mux_case_8_out_i(mux_case_8127_fu_176),
    .mux_case_8_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_8_out_o),
    .mux_case_8_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_8_out_o_ap_vld),
    .mux_case_6_out_i(mux_case_6120_fu_172),
    .mux_case_6_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_6_out_o),
    .mux_case_6_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_6_out_o_ap_vld),
    .mux_case_4_out_i(mux_case_4113_fu_168),
    .mux_case_4_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_4_out_o),
    .mux_case_4_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_4_out_o_ap_vld),
    .line_buffer_2D_18_out(grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_18_out),
    .line_buffer_2D_18_out_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_18_out_ap_vld),
    .mux_case_25_out_i(mux_case_2599_fu_160),
    .mux_case_25_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_25_out_o),
    .mux_case_25_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_25_out_o_ap_vld),
    .mux_case_23_out_i(mux_case_2392_fu_156),
    .mux_case_23_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_23_out_o),
    .mux_case_23_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_23_out_o_ap_vld),
    .mux_case_21_out_i(mux_case_2185_fu_152),
    .mux_case_21_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_21_out_o),
    .mux_case_21_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_21_out_o_ap_vld),
    .mux_case_19_out_i(mux_case_1978_fu_148),
    .mux_case_19_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_19_out_o),
    .mux_case_19_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_19_out_o_ap_vld),
    .mux_case_17_out_i(mux_case_1771_fu_144),
    .mux_case_17_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_17_out_o),
    .mux_case_17_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_17_out_o_ap_vld),
    .mux_case_15_out_i(mux_case_1564_fu_140),
    .mux_case_15_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_15_out_o),
    .mux_case_15_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_15_out_o_ap_vld),
    .mux_case_13_out_i(mux_case_1357_fu_136),
    .mux_case_13_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_13_out_o),
    .mux_case_13_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_13_out_o_ap_vld),
    .mux_case_11_out_i(mux_case_1150_fu_132),
    .mux_case_11_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_11_out_o),
    .mux_case_11_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_11_out_o_ap_vld),
    .mux_case_9_out_i(mux_case_943_fu_128),
    .mux_case_9_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_9_out_o),
    .mux_case_9_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_9_out_o_ap_vld),
    .mux_case_7_out_i(mux_case_736_fu_124),
    .mux_case_7_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_7_out_o),
    .mux_case_7_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_7_out_o_ap_vld),
    .mux_case_5_out_i(mux_case_529_fu_120),
    .mux_case_5_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_5_out_o),
    .mux_case_5_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_5_out_o_ap_vld),
    .mux_case_3_out_i(mux_case_322_fu_116),
    .mux_case_3_out_o(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_3_out_o),
    .mux_case_3_out_o_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_mux_case_3_out_o_ap_vld),
    .line_buffer_2D_17_out(grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_17_out),
    .line_buffer_2D_17_out_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_17_out_ap_vld),
    .p_out(grp_pool2_Pipeline_L5_L6_fu_795_p_out),
    .p_out_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_p_out_ap_vld),
    .p_out1(grp_pool2_Pipeline_L5_L6_fu_795_p_out1),
    .p_out1_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_p_out1_ap_vld),
    .p_out2(grp_pool2_Pipeline_L5_L6_fu_795_p_out2),
    .p_out2_ap_vld(grp_pool2_Pipeline_L5_L6_fu_795_p_out2_ap_vld),
    .grp_fu_2086_p_din0(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_din0),
    .grp_fu_2086_p_din1(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_din1),
    .grp_fu_2086_p_opcode(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_opcode),
    .grp_fu_2086_p_dout0(grp_fu_999_p_dout0),
    .grp_fu_2086_p_ce(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_ce),
    .grp_fu_2090_p_din0(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_din0),
    .grp_fu_2090_p_din1(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_din1),
    .grp_fu_2090_p_opcode(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_opcode),
    .grp_fu_2090_p_dout0(grp_fu_3615_p_dout0),
    .grp_fu_2090_p_ce(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_ce),
    .grp_fu_2094_p_din0(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_din0),
    .grp_fu_2094_p_din1(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_din1),
    .grp_fu_2094_p_opcode(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_opcode),
    .grp_fu_2094_p_dout0(grp_fu_3619_p_dout0),
    .grp_fu_2094_p_ce(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_ce),
    .grp_fu_2098_p_din0(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_din0),
    .grp_fu_2098_p_din1(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_din1),
    .grp_fu_2098_p_opcode(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_opcode),
    .grp_fu_2098_p_dout0(grp_fu_3623_p_dout0),
    .grp_fu_2098_p_ce(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_ce),
    .grp_fu_2102_p_din0(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_din0),
    .grp_fu_2102_p_din1(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_din1),
    .grp_fu_2102_p_opcode(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_opcode),
    .grp_fu_2102_p_dout0(grp_fu_3627_p_dout0),
    .grp_fu_2102_p_ce(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_ce),
    .grp_fu_2106_p_din0(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_din0),
    .grp_fu_2106_p_din1(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_din1),
    .grp_fu_2106_p_opcode(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_opcode),
    .grp_fu_2106_p_dout0(grp_fu_3631_p_dout0),
    .grp_fu_2106_p_ce(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_ce),
    .grp_fu_2110_p_din0(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_din0),
    .grp_fu_2110_p_din1(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_din1),
    .grp_fu_2110_p_opcode(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_opcode),
    .grp_fu_2110_p_dout0(grp_fu_3635_p_dout0),
    .grp_fu_2110_p_ce(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_ce),
    .grp_fu_2114_p_din0(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_din0),
    .grp_fu_2114_p_din1(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_din1),
    .grp_fu_2114_p_opcode(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_opcode),
    .grp_fu_2114_p_dout0(grp_fu_3639_p_dout0),
    .grp_fu_2114_p_ce(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_ce),
    .grp_fu_2118_p_din0(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_din0),
    .grp_fu_2118_p_din1(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_din1),
    .grp_fu_2118_p_opcode(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_opcode),
    .grp_fu_2118_p_dout0(grp_fu_3643_p_dout0),
    .grp_fu_2118_p_ce(grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pool2_Pipeline_L4_fu_683_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_pool2_Pipeline_L4_fu_683_ap_start_reg <= 1'b1;
        end else if ((grp_pool2_Pipeline_L4_fu_683_ap_ready == 1'b1)) begin
            grp_pool2_Pipeline_L4_fu_683_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pool2_Pipeline_L5_L6_fu_795_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_pool2_Pipeline_L5_L6_fu_795_ap_start_reg <= 1'b1;
        end else if ((grp_pool2_Pipeline_L5_L6_fu_795_ap_ready == 1'b1)) begin
            grp_pool2_Pipeline_L5_L6_fu_795_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_fu_108 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln51_fu_958_p2 == 1'd0))) begin
        c_fu_108 <= add_ln51_fu_964_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvars_iv59_fu_220 <= 13'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        indvars_iv59_fu_220 <= add_ln51_2_fu_1245_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul13_fu_88 <= 13'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln51_fu_958_p2 == 1'd0))) begin
        phi_mul13_fu_88 <= add_ln51_3_fu_946_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_fu_92 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln51_fu_958_p2 == 1'd0))) begin
        phi_mul_fu_92 <= add_ln51_4_fu_952_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_p_out1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        empty_96_fu_100 <= grp_pool2_Pipeline_L5_L6_fu_795_p_out1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_p_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        empty_97_fu_104 <= grp_pool2_Pipeline_L5_L6_fu_795_p_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_16_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        empty_98_fu_216 <= grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_16_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_p_out2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        empty_fu_96 <= grp_pool2_Pipeline_L5_L6_fu_795_p_out2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        indvars_iv59_load_reg_2000 <= indvars_iv59_fu_220;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        inp_img_0_load_reg_1850 <= inp_img_0_q0;
        inp_img_10_load_reg_1900 <= inp_img_10_q0;
        inp_img_11_load_reg_1905 <= inp_img_11_q0;
        inp_img_12_load_reg_1910 <= inp_img_12_q0;
        inp_img_13_load_reg_1915 <= inp_img_13_q0;
        inp_img_14_load_reg_1920 <= inp_img_14_q0;
        inp_img_15_load_reg_1925 <= inp_img_15_q0;
        inp_img_16_load_reg_1930 <= inp_img_16_q0;
        inp_img_17_load_reg_1935 <= inp_img_17_q0;
        inp_img_18_load_reg_1940 <= inp_img_18_q0;
        inp_img_19_load_reg_1945 <= inp_img_19_q0;
        inp_img_1_load_reg_1855 <= inp_img_1_q0;
        inp_img_20_load_reg_1950 <= inp_img_20_q0;
        inp_img_21_load_reg_1955 <= inp_img_21_q0;
        inp_img_22_load_reg_1960 <= inp_img_22_q0;
        inp_img_23_load_reg_1965 <= inp_img_23_q0;
        inp_img_24_load_reg_1970 <= inp_img_24_q0;
        inp_img_25_load_reg_1975 <= inp_img_25_q0;
        inp_img_26_load_reg_1980 <= inp_img_26_q0;
        inp_img_2_load_reg_1860 <= inp_img_2_q0;
        inp_img_3_load_reg_1865 <= inp_img_3_q0;
        inp_img_4_load_reg_1870 <= inp_img_4_q0;
        inp_img_5_load_reg_1875 <= inp_img_5_q0;
        inp_img_6_load_reg_1880 <= inp_img_6_q0;
        inp_img_7_load_reg_1885 <= inp_img_7_q0;
        inp_img_8_load_reg_1890 <= inp_img_8_q0;
        inp_img_9_load_reg_1895 <= inp_img_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_10_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_10134_fu_180 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_10_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_11_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_1150_fu_132 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_11_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_17_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_115_fu_112 <= grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_17_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_12_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_12141_fu_184 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_12_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_13_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_1357_fu_136 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_13_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_14_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_14148_fu_188 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_14_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_15_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_1564_fu_140 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_15_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_16_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_16155_fu_192 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_16_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_17_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_1771_fu_144 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_17_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_18_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_18162_fu_196 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_18_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_19_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_1978_fu_148 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_19_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_20_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_20169_fu_200 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_20_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_18_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_2106_fu_164 <= grp_pool2_Pipeline_L5_L6_fu_795_line_buffer_2D_18_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_21_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_2185_fu_152 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_21_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_22_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_22176_fu_204 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_22_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_23_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_2392_fu_156 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_23_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_24_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_24183_fu_208 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_24_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_25_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_2599_fu_160 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_25_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_26_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_26190_fu_212 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_26_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_3_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_322_fu_116 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_3_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_4_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_4113_fu_168 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_4_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_5_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_529_fu_120 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_5_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_6_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_6120_fu_172 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_6_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_7_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_736_fu_124 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_7_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_8_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_8127_fu_176 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_8_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pool2_Pipeline_L5_L6_fu_795_mux_case_9_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        mux_case_943_fu_128 <= grp_pool2_Pipeline_L5_L6_fu_795_mux_case_9_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_load22_reg_1995 <= empty_97_fu_104;
        p_load23_reg_1990 <= empty_96_fu_100;
        p_load24_reg_1985 <= empty_fu_96;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        phi_mul_load_reg_1626 <= phi_mul_fu_92;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_pool2_Pipeline_L4_fu_683_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_pool2_Pipeline_L5_L6_fu_795_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (icmp_ln51_fu_958_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln51_fu_958_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_2086_ce = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_ce;
    end else begin
        grp_fu_2086_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_2090_ce = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_ce;
    end else begin
        grp_fu_2090_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_2094_ce = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_ce;
    end else begin
        grp_fu_2094_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_2098_ce = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_ce;
    end else begin
        grp_fu_2098_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_2102_ce = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_ce;
    end else begin
        grp_fu_2102_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_2106_ce = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_ce;
    end else begin
        grp_fu_2106_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_2110_ce = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_ce;
    end else begin
        grp_fu_2110_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_2114_ce = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_ce;
    end else begin
        grp_fu_2114_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_2118_ce = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_ce;
    end else begin
        grp_fu_2118_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_0_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_address0;
    end else begin
        inp_img_0_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_0_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_ce0;
    end else begin
        inp_img_0_ce0 = inp_img_0_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_0_ce0_local = 1'b1;
    end else begin
        inp_img_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_0_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_ce1;
    end else begin
        inp_img_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_10_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_address0;
    end else begin
        inp_img_10_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_10_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_ce0;
    end else begin
        inp_img_10_ce0 = inp_img_10_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_10_ce0_local = 1'b1;
    end else begin
        inp_img_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_10_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_ce1;
    end else begin
        inp_img_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_11_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_address0;
    end else begin
        inp_img_11_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_11_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_ce0;
    end else begin
        inp_img_11_ce0 = inp_img_11_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_11_ce0_local = 1'b1;
    end else begin
        inp_img_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_11_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_ce1;
    end else begin
        inp_img_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_12_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_address0;
    end else begin
        inp_img_12_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_12_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_ce0;
    end else begin
        inp_img_12_ce0 = inp_img_12_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_12_ce0_local = 1'b1;
    end else begin
        inp_img_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_12_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_ce1;
    end else begin
        inp_img_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_13_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_address0;
    end else begin
        inp_img_13_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_13_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_ce0;
    end else begin
        inp_img_13_ce0 = inp_img_13_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_13_ce0_local = 1'b1;
    end else begin
        inp_img_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_13_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_ce1;
    end else begin
        inp_img_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_14_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_address0;
    end else begin
        inp_img_14_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_14_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_ce0;
    end else begin
        inp_img_14_ce0 = inp_img_14_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_14_ce0_local = 1'b1;
    end else begin
        inp_img_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_14_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_ce1;
    end else begin
        inp_img_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_15_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_address0;
    end else begin
        inp_img_15_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_15_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_ce0;
    end else begin
        inp_img_15_ce0 = inp_img_15_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_15_ce0_local = 1'b1;
    end else begin
        inp_img_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_15_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_ce1;
    end else begin
        inp_img_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_16_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_address0;
    end else begin
        inp_img_16_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_16_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_ce0;
    end else begin
        inp_img_16_ce0 = inp_img_16_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_16_ce0_local = 1'b1;
    end else begin
        inp_img_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_16_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_ce1;
    end else begin
        inp_img_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_17_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_address0;
    end else begin
        inp_img_17_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_17_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_ce0;
    end else begin
        inp_img_17_ce0 = inp_img_17_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_17_ce0_local = 1'b1;
    end else begin
        inp_img_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_17_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_ce1;
    end else begin
        inp_img_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_18_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_address0;
    end else begin
        inp_img_18_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_18_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_ce0;
    end else begin
        inp_img_18_ce0 = inp_img_18_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_18_ce0_local = 1'b1;
    end else begin
        inp_img_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_18_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_ce1;
    end else begin
        inp_img_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_19_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_address0;
    end else begin
        inp_img_19_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_19_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_ce0;
    end else begin
        inp_img_19_ce0 = inp_img_19_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_19_ce0_local = 1'b1;
    end else begin
        inp_img_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_19_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_ce1;
    end else begin
        inp_img_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_1_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_address0;
    end else begin
        inp_img_1_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_1_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_ce0;
    end else begin
        inp_img_1_ce0 = inp_img_1_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_1_ce0_local = 1'b1;
    end else begin
        inp_img_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_1_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_ce1;
    end else begin
        inp_img_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_20_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_address0;
    end else begin
        inp_img_20_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_20_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_ce0;
    end else begin
        inp_img_20_ce0 = inp_img_20_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_20_ce0_local = 1'b1;
    end else begin
        inp_img_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_20_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_ce1;
    end else begin
        inp_img_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_21_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_address0;
    end else begin
        inp_img_21_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_21_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_ce0;
    end else begin
        inp_img_21_ce0 = inp_img_21_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_21_ce0_local = 1'b1;
    end else begin
        inp_img_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_21_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_ce1;
    end else begin
        inp_img_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_22_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_address0;
    end else begin
        inp_img_22_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_22_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_ce0;
    end else begin
        inp_img_22_ce0 = inp_img_22_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_22_ce0_local = 1'b1;
    end else begin
        inp_img_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_22_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_ce1;
    end else begin
        inp_img_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_23_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_address0;
    end else begin
        inp_img_23_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_23_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_ce0;
    end else begin
        inp_img_23_ce0 = inp_img_23_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_23_ce0_local = 1'b1;
    end else begin
        inp_img_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_23_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_ce1;
    end else begin
        inp_img_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_24_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_address0;
    end else begin
        inp_img_24_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_24_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_ce0;
    end else begin
        inp_img_24_ce0 = inp_img_24_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_24_ce0_local = 1'b1;
    end else begin
        inp_img_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_24_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_ce1;
    end else begin
        inp_img_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_25_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_address0;
    end else begin
        inp_img_25_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_25_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_ce0;
    end else begin
        inp_img_25_ce0 = inp_img_25_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_25_ce0_local = 1'b1;
    end else begin
        inp_img_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_25_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_ce1;
    end else begin
        inp_img_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_26_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_address0;
    end else begin
        inp_img_26_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_26_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_ce0;
    end else begin
        inp_img_26_ce0 = inp_img_26_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_26_ce0_local = 1'b1;
    end else begin
        inp_img_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_26_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_ce1;
    end else begin
        inp_img_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_2_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_address0;
    end else begin
        inp_img_2_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_2_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_ce0;
    end else begin
        inp_img_2_ce0 = inp_img_2_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_2_ce0_local = 1'b1;
    end else begin
        inp_img_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_2_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_ce1;
    end else begin
        inp_img_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_3_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_address0;
    end else begin
        inp_img_3_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_3_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_ce0;
    end else begin
        inp_img_3_ce0 = inp_img_3_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_3_ce0_local = 1'b1;
    end else begin
        inp_img_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_3_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_ce1;
    end else begin
        inp_img_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_4_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_address0;
    end else begin
        inp_img_4_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_4_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_ce0;
    end else begin
        inp_img_4_ce0 = inp_img_4_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_4_ce0_local = 1'b1;
    end else begin
        inp_img_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_4_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_ce1;
    end else begin
        inp_img_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_5_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_address0;
    end else begin
        inp_img_5_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_5_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_ce0;
    end else begin
        inp_img_5_ce0 = inp_img_5_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_5_ce0_local = 1'b1;
    end else begin
        inp_img_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_5_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_ce1;
    end else begin
        inp_img_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_6_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_address0;
    end else begin
        inp_img_6_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_6_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_ce0;
    end else begin
        inp_img_6_ce0 = inp_img_6_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_6_ce0_local = 1'b1;
    end else begin
        inp_img_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_6_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_ce1;
    end else begin
        inp_img_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_7_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_address0;
    end else begin
        inp_img_7_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_7_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_ce0;
    end else begin
        inp_img_7_ce0 = inp_img_7_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_7_ce0_local = 1'b1;
    end else begin
        inp_img_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_7_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_ce1;
    end else begin
        inp_img_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_8_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_address0;
    end else begin
        inp_img_8_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_8_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_ce0;
    end else begin
        inp_img_8_ce0 = inp_img_8_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_8_ce0_local = 1'b1;
    end else begin
        inp_img_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_8_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_ce1;
    end else begin
        inp_img_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_9_address0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_address0;
    end else begin
        inp_img_9_address0 = p_udiv2_cast_fu_970_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_9_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_ce0;
    end else begin
        inp_img_9_ce0 = inp_img_9_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inp_img_9_ce0_local = 1'b1;
    end else begin
        inp_img_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inp_img_9_ce1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_ce1;
    end else begin
        inp_img_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln51_fu_958_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_pool2_Pipeline_L4_fu_683_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_pool2_Pipeline_L5_L6_fu_795_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln51_2_fu_1245_p2 = (indvars_iv59_fu_220 + 13'd27);

assign add_ln51_3_fu_946_p2 = (phi_mul13_fu_88 + 13'd27);

assign add_ln51_4_fu_952_p2 = (phi_mul_fu_92 + 16'd169);

assign add_ln51_fu_964_p2 = (c_fu_108 + 9'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign grp_fu_3615_p_ce = grp_fu_2090_ce;

assign grp_fu_3615_p_din0 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_din0;

assign grp_fu_3615_p_din1 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_din1;

assign grp_fu_3615_p_opcode = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2090_p_opcode;

assign grp_fu_3619_p_ce = grp_fu_2094_ce;

assign grp_fu_3619_p_din0 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_din0;

assign grp_fu_3619_p_din1 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_din1;

assign grp_fu_3619_p_opcode = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2094_p_opcode;

assign grp_fu_3623_p_ce = grp_fu_2098_ce;

assign grp_fu_3623_p_din0 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_din0;

assign grp_fu_3623_p_din1 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_din1;

assign grp_fu_3623_p_opcode = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2098_p_opcode;

assign grp_fu_3627_p_ce = grp_fu_2102_ce;

assign grp_fu_3627_p_din0 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_din0;

assign grp_fu_3627_p_din1 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_din1;

assign grp_fu_3627_p_opcode = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2102_p_opcode;

assign grp_fu_3631_p_ce = grp_fu_2106_ce;

assign grp_fu_3631_p_din0 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_din0;

assign grp_fu_3631_p_din1 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_din1;

assign grp_fu_3631_p_opcode = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2106_p_opcode;

assign grp_fu_3635_p_ce = grp_fu_2110_ce;

assign grp_fu_3635_p_din0 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_din0;

assign grp_fu_3635_p_din1 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_din1;

assign grp_fu_3635_p_opcode = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2110_p_opcode;

assign grp_fu_3639_p_ce = grp_fu_2114_ce;

assign grp_fu_3639_p_din0 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_din0;

assign grp_fu_3639_p_din1 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_din1;

assign grp_fu_3639_p_opcode = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2114_p_opcode;

assign grp_fu_3643_p_ce = grp_fu_2118_ce;

assign grp_fu_3643_p_din0 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_din0;

assign grp_fu_3643_p_din1 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_din1;

assign grp_fu_3643_p_opcode = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2118_p_opcode;

assign grp_fu_999_p_ce = grp_fu_2086_ce;

assign grp_fu_999_p_din0 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_din0;

assign grp_fu_999_p_din1 = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_din1;

assign grp_fu_999_p_opcode = grp_pool2_Pipeline_L5_L6_fu_795_grp_fu_2086_p_opcode;

assign grp_pool2_Pipeline_L4_fu_683_ap_start = grp_pool2_Pipeline_L4_fu_683_ap_start_reg;

assign grp_pool2_Pipeline_L5_L6_fu_795_ap_start = grp_pool2_Pipeline_L5_L6_fu_795_ap_start_reg;

assign icmp_ln51_fu_958_p2 = ((c_fu_108 == 9'd256) ? 1'b1 : 1'b0);

assign inp_img_0_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_0_address1;

assign inp_img_10_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_10_address1;

assign inp_img_11_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_11_address1;

assign inp_img_12_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_12_address1;

assign inp_img_13_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_13_address1;

assign inp_img_14_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_14_address1;

assign inp_img_15_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_15_address1;

assign inp_img_16_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_16_address1;

assign inp_img_17_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_17_address1;

assign inp_img_18_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_18_address1;

assign inp_img_19_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_19_address1;

assign inp_img_1_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_1_address1;

assign inp_img_20_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_20_address1;

assign inp_img_21_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_21_address1;

assign inp_img_22_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_22_address1;

assign inp_img_23_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_23_address1;

assign inp_img_24_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_24_address1;

assign inp_img_25_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_25_address1;

assign inp_img_26_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_26_address1;

assign inp_img_2_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_2_address1;

assign inp_img_3_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_3_address1;

assign inp_img_4_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_4_address1;

assign inp_img_5_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_5_address1;

assign inp_img_6_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_6_address1;

assign inp_img_7_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_7_address1;

assign inp_img_8_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_8_address1;

assign inp_img_9_address1 = grp_pool2_Pipeline_L5_L6_fu_795_inp_img_9_address1;

assign out_img_address0 = grp_pool2_Pipeline_L5_L6_fu_795_out_img_address0;

assign out_img_ce0 = grp_pool2_Pipeline_L5_L6_fu_795_out_img_ce0;

assign out_img_d0 = grp_pool2_Pipeline_L5_L6_fu_795_out_img_d0;

assign out_img_we0 = grp_pool2_Pipeline_L5_L6_fu_795_out_img_we0;

assign p_udiv2_cast_fu_970_p1 = phi_mul13_fu_88;

endmodule //NN_pool2
