

================================================================
== Vitis HLS Report for 'example_acc'
================================================================
* Date:           Wed Feb 19 22:04:22 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        example_acc
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.067 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |        ?|        ?|        16|         16|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 16, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rx = alloca i32 1" [../example_acc.cpp:16]   --->   Operation 19 'alloca' 'rx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [../example_acc.cpp:11]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln11 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [../example_acc.cpp:11]   --->   Operation 22 'specinterface' 'specinterface_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 2, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty_1, i32 4294967295, i32 4294967295, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty_5, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%start_r_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %start_r" [../example_acc.cpp:11]   --->   Operation 28 'read' 'start_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln16 = store i4 0, i4 %rx" [../example_acc.cpp:16]   --->   Operation 29 'store' 'store_ln16' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%br_ln22 = br void %do.body" [../example_acc.cpp:22]   --->   Operation 30 'br' 'br_ln22' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 31 'read' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_12 = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 32 'read' 'empty_12' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_13 = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 33 'read' 'empty_13' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_14 = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 34 'read' 'empty_14' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%empty_15 = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 35 'read' 'empty_15' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty_16 = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 36 'read' 'empty_16' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%empty_17 = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 37 'read' 'empty_17' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%empty_18 = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 38 'read' 'empty_18' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%empty_19 = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 39 'read' 'empty_19' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%empty_20 = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 40 'read' 'empty_20' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%empty_21 = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 41 'read' 'empty_21' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "%empty_22 = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 42 'read' 'empty_22' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 43 [1/1] (0.00ns)   --->   "%empty_23 = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 43 'read' 'empty_23' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%empty_24 = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 44 'read' 'empty_24' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 45 [1/1] (0.00ns)   --->   "%empty_25 = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 45 'read' 'empty_25' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.06>
ST_16 : Operation 46 [1/1] (0.00ns)   --->   "%start_assign = phi i1 %start_r_read, void %entry, i1 1, void %do.body" [../example_acc.cpp:11]   --->   Operation 46 'phi' 'start_assign' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 47 [1/1] (0.00ns)   --->   "%rx_2 = load i4 %rx" [../example_acc.cpp:28]   --->   Operation 47 'load' 'rx_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../example_acc.cpp:16]   --->   Operation 48 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../example_acc.cpp:22]   --->   Operation 49 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%empty_26 = read i1 @_ssdm_op_Read.ap_hs.volatile.p0i1, i1 %data_in" [../receive_data.cpp:18->../example_acc.cpp:26]   --->   Operation 50 'read' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/1] (0.86ns)   --->   "%rx_3 = add i4 %rx_2, i4 1" [../example_acc.cpp:28]   --->   Operation 51 'add' 'rx_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 52 [1/1] (0.86ns)   --->   "%icmp_ln29 = icmp_ult  i4 %rx_3, i4 11" [../example_acc.cpp:29]   --->   Operation 52 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 53 [1/1] (0.33ns)   --->   "%and_ln29 = and i1 %start_assign, i1 %icmp_ln29" [../example_acc.cpp:29]   --->   Operation 53 'and' 'and_ln29' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 54 [1/1] (0.48ns)   --->   "%store_ln16 = store i4 %rx_3, i4 %rx" [../example_acc.cpp:16]   --->   Operation 54 'store' 'store_ln16' <Predicate = true> <Delay = 0.48>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %and_ln29, void %do.end, void %do.body" [../example_acc.cpp:32]   --->   Operation 55 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.48ns)   --->   "%ret_ln34 = ret i32 0" [../example_acc.cpp:34]   --->   Operation 56 'ret' 'ret_ln34' <Predicate = (!and_ln29)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('start_r_read', ../example_acc.cpp:11) on port 'start_r' (../example_acc.cpp:11) [12]  (1.000 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 2.067ns
The critical path consists of the following:
	'load' operation 4 bit ('rx', ../example_acc.cpp:28) on local variable 'rx', ../example_acc.cpp:16 [17]  (0.000 ns)
	'add' operation 4 bit ('rx', ../example_acc.cpp:28) [36]  (0.868 ns)
	'icmp' operation 1 bit ('icmp_ln29', ../example_acc.cpp:29) [37]  (0.868 ns)
	'and' operation 1 bit ('start', ../example_acc.cpp:29) [38]  (0.331 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
