Lab: Stop Watch

Purpose: To cover concepts like:
  - CLock Divider
  - Counter
  - Sevent Segments
  - Enabling Digits

Source: https://www.instructables.com/How-to-use-Verilog-and-Basys-3-to-do-stop-watch/


Chalenge: After you have test the modules and synthesize them together. Play around with the timming and change the indicators for segments. 
