#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Mar 25 11:36:36 2025
# Process ID: 191388
# Current directory: D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/impl_1
# Command line: vivado.exe -log FC_64_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FC_64_bd_wrapper.tcl -notrace
# Log file: D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/impl_1/FC_64_bd_wrapper.vdi
# Journal file: D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/impl_1\vivado.jou
# Running On        :DESKTOP-R9-7945HX
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 7945HX with Radeon Graphics        
# CPU Frequency     :2495 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :16308 MB
# Swap memory       :18285 MB
# Total Virtual     :34593 MB
# Available Virtual :8756 MB
#-----------------------------------------------------------
source FC_64_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GiaPhuc/Project_1/Dense_0/FC_64/ip_repo/FC_64_IP_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip'.
Command: link_design -top FC_64_bd_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.776 . Memory (MB): peak = 1852.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 419 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/ila_v6_2/constraints/ila.xdc] for cell 'FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/ila_v6_2/constraints/ila.xdc] for cell 'FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/FC_64_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'FC_64_bd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/FC_64_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'FC_64_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_1/bd_2f3d_psr_aclk_0_board.xdc] for cell 'FC_64_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_1/bd_2f3d_psr_aclk_0_board.xdc] for cell 'FC_64_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_1/bd_2f3d_psr_aclk_0.xdc] for cell 'FC_64_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_1/bd_2f3d_psr_aclk_0.xdc] for cell 'FC_64_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc:184]
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc:184]
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:66]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:94]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc:94]
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_14/bd_2f3d_swn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_14/bd_2f3d_swn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_15/bd_2f3d_sbn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_15/bd_2f3d_sbn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_20/bd_2f3d_sarn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_20/bd_2f3d_sarn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_21/bd_2f3d_srn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_21/bd_2f3d_srn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_22/bd_2f3d_sawn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_22/bd_2f3d_sawn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_23/bd_2f3d_swn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_23/bd_2f3d_swn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_24/bd_2f3d_sbn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_24/bd_2f3d_sbn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_26/bd_2f3d_m00arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_26/bd_2f3d_m00arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_27/bd_2f3d_m00rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_27/bd_2f3d_m00rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_28/bd_2f3d_m00awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_28/bd_2f3d_m00awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_29/bd_2f3d_m00wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_29/bd_2f3d_m00wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_30/bd_2f3d_m00bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_30/bd_2f3d_m00bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_33/bd_2f3d_m01arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_33/bd_2f3d_m01arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_34/bd_2f3d_m01rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_34/bd_2f3d_m01rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_35/bd_2f3d_m01awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_35/bd_2f3d_m01awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_36/bd_2f3d_m01wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_36/bd_2f3d_m01wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_37/bd_2f3d_m01bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_37/bd_2f3d_m01bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_40/bd_2f3d_m02arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_40/bd_2f3d_m02arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_41/bd_2f3d_m02rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_r_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_41/bd_2f3d_m02rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_r_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_42/bd_2f3d_m02awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_aw_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_42/bd_2f3d_m02awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_aw_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_43/bd_2f3d_m02wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_43/bd_2f3d_m02wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_44/bd_2f3d_m02bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_b_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_44/bd_2f3d_m02bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_b_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_47/bd_2f3d_m03arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_ar_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_47/bd_2f3d_m03arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_ar_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_48/bd_2f3d_m03rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_r_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_48/bd_2f3d_m03rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_r_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_49/bd_2f3d_m03awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_aw_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_49/bd_2f3d_m03awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_aw_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_50/bd_2f3d_m03wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_50/bd_2f3d_m03wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_51/bd_2f3d_m03bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_b_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_51/bd_2f3d_m03bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_b_node/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/smartconnect.xdc] for cell 'FC_64_bd_i/axi_smc/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/smartconnect.xdc:1]
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/smartconnect.xdc] for cell 'FC_64_bd_i/axi_smc/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_rst_ps8_0_96M_0/FC_64_bd_rst_ps8_0_96M_0_board.xdc] for cell 'FC_64_bd_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_rst_ps8_0_96M_0/FC_64_bd_rst_ps8_0_96M_0_board.xdc] for cell 'FC_64_bd_i/rst_ps8_0_96M/U0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_rst_ps8_0_96M_0/FC_64_bd_rst_ps8_0_96M_0.xdc] for cell 'FC_64_bd_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_rst_ps8_0_96M_0/FC_64_bd_rst_ps8_0_96M_0.xdc] for cell 'FC_64_bd_i/rst_ps8_0_96M/U0'
Parsing XDC File [D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/constrs_1/new/constraints_fc_64.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/constrs_1/new/constraints_fc_64.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/constrs_1/new/constraints_fc_64.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'neuron_done'. [D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/constrs_1/new/constraints_fc_64.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/constrs_1/new/constraints_fc_64.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/constrs_1/new/constraints_fc_64.xdc]
INFO: [Project 1-1714] 122 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 1347 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2999.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 291 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 191 instances

14 Infos, 103 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2999.270 ; gain = 2247.305
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2999.270 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19f2177e9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2999.270 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3363.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3363.520 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 19a20ceaa

Time (s): cpu = 00:00:07 ; elapsed = 00:01:17 . Memory (MB): peak = 3363.520 ; gain = 20.395
Phase 1.1 Core Generation And Design Setup | Checksum: 19a20ceaa

Time (s): cpu = 00:00:07 ; elapsed = 00:01:17 . Memory (MB): peak = 3363.520 ; gain = 20.395

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 19a20ceaa

Time (s): cpu = 00:00:07 ; elapsed = 00:01:17 . Memory (MB): peak = 3363.520 ; gain = 20.395
Phase 1 Initialization | Checksum: 19a20ceaa

Time (s): cpu = 00:00:07 ; elapsed = 00:01:17 . Memory (MB): peak = 3363.520 ; gain = 20.395

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 19a20ceaa

Time (s): cpu = 00:00:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3389.746 ; gain = 46.621

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 19a20ceaa

Time (s): cpu = 00:00:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3389.746 ; gain = 46.621
Phase 2 Timer Update And Timing Data Collection | Checksum: 19a20ceaa

Time (s): cpu = 00:00:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3389.746 ; gain = 46.621

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 10 inverters resulting in an inversion of 71 pins
INFO: [Opt 31-138] Pushed 111 inverter(s) to 4761 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15a7dbb01

Time (s): cpu = 00:00:08 ; elapsed = 00:01:19 . Memory (MB): peak = 3389.746 ; gain = 46.621
Retarget | Checksum: 15a7dbb01
INFO: [Opt 31-389] Phase Retarget created 36 cells and removed 431 cells
INFO: [Opt 31-1021] In phase Retarget, 185 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1364dca4c

Time (s): cpu = 00:00:08 ; elapsed = 00:01:19 . Memory (MB): peak = 3389.746 ; gain = 46.621
Constant propagation | Checksum: 1364dca4c
INFO: [Opt 31-389] Phase Constant propagation created 21 cells and removed 136 cells
INFO: [Opt 31-1021] In phase Constant propagation, 169 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 130a1991d

Time (s): cpu = 00:00:09 ; elapsed = 00:01:20 . Memory (MB): peak = 3389.746 ; gain = 46.621
Sweep | Checksum: 130a1991d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 527 cells
INFO: [Opt 31-1021] In phase Sweep, 1082 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 130a1991d

Time (s): cpu = 00:00:10 ; elapsed = 00:01:20 . Memory (MB): peak = 3389.746 ; gain = 46.621
BUFG optimization | Checksum: 130a1991d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 130a1991d

Time (s): cpu = 00:00:10 ; elapsed = 00:01:20 . Memory (MB): peak = 3389.746 ; gain = 46.621
Shift Register Optimization | Checksum: 130a1991d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1786ccc7f

Time (s): cpu = 00:00:10 ; elapsed = 00:01:20 . Memory (MB): peak = 3389.746 ; gain = 46.621
Post Processing Netlist | Checksum: 1786ccc7f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 177 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1502f1fa8

Time (s): cpu = 00:00:11 ; elapsed = 00:01:21 . Memory (MB): peak = 3389.746 ; gain = 46.621

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3389.746 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1502f1fa8

Time (s): cpu = 00:00:11 ; elapsed = 00:01:21 . Memory (MB): peak = 3389.746 ; gain = 46.621
Phase 9 Finalization | Checksum: 1502f1fa8

Time (s): cpu = 00:00:11 ; elapsed = 00:01:21 . Memory (MB): peak = 3389.746 ; gain = 46.621
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              36  |             431  |                                            185  |
|  Constant propagation         |              21  |             136  |                                            169  |
|  Sweep                        |               0  |             527  |                                           1082  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            177  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1502f1fa8

Time (s): cpu = 00:00:11 ; elapsed = 00:01:21 . Memory (MB): peak = 3389.746 ; gain = 46.621

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 19 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 22 newly gated: 0 Total Ports: 38
Ending PowerOpt Patch Enables Task | Checksum: 13da2a81b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 3746.152 ; gain = 0.000
Ending Power Optimization Task | Checksum: 13da2a81b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3746.152 ; gain = 356.406

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 16c77597c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3746.152 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 16c77597c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3746.152 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3746.152 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 16c77597c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3746.152 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 103 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:42 . Memory (MB): peak = 3746.152 ; gain = 746.883
INFO: [Vivado 12-24828] Executing command : report_drc -file FC_64_bd_wrapper_drc_opted.rpt -pb FC_64_bd_wrapper_drc_opted.pb -rpx FC_64_bd_wrapper_drc_opted.rpx
Command: report_drc -file FC_64_bd_wrapper_drc_opted.rpt -pb FC_64_bd_wrapper_drc_opted.pb -rpx FC_64_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/impl_1/FC_64_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 4490.730 ; gain = 744.578
generate_parallel_reports: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 4490.730 ; gain = 744.578
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 4490.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/impl_1/FC_64_bd_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4490.730 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12903b21e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4490.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4490.730 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 20bd33336

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4490.730 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2433b3537

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4490.730 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2433b3537

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4490.730 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2433b3537

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4490.730 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2aa0caa29

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 4490.730 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 2f4947238

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 4490.730 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 2f4947238

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 4490.730 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2a6871bc3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 4490.730 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2a6871bc3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 4490.730 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 2a6871bc3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 4490.730 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 23793690e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 4490.730 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 23793690e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 4490.730 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 23793690e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 4490.730 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 24b015bdb

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 4688.191 ; gain = 197.461

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1091 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 478 nets or LUTs. Breaked 0 LUT, combined 478 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 8 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 23 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 23 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 4688.191 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4688.191 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            478  |                   478  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     7  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            478  |                   485  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 240a08604

Time (s): cpu = 00:01:21 ; elapsed = 00:01:01 . Memory (MB): peak = 4688.191 ; gain = 197.461
Phase 2.4 Global Placement Core | Checksum: 16a8112fd

Time (s): cpu = 00:01:31 ; elapsed = 00:01:07 . Memory (MB): peak = 4688.191 ; gain = 197.461
Phase 2 Global Placement | Checksum: 16a8112fd

Time (s): cpu = 00:01:31 ; elapsed = 00:01:07 . Memory (MB): peak = 4688.191 ; gain = 197.461

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20558ef47

Time (s): cpu = 00:01:42 ; elapsed = 00:01:13 . Memory (MB): peak = 4688.191 ; gain = 197.461

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 149d3cbd0

Time (s): cpu = 00:01:46 ; elapsed = 00:01:17 . Memory (MB): peak = 4688.191 ; gain = 197.461

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 12930102f

Time (s): cpu = 00:02:04 ; elapsed = 00:01:27 . Memory (MB): peak = 4688.191 ; gain = 197.461

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 14b74067c

Time (s): cpu = 00:02:11 ; elapsed = 00:01:33 . Memory (MB): peak = 4688.191 ; gain = 197.461
Phase 3.3.2 Slice Area Swap | Checksum: 14b74067c

Time (s): cpu = 00:02:11 ; elapsed = 00:01:33 . Memory (MB): peak = 4688.191 ; gain = 197.461
Phase 3.3 Small Shape DP | Checksum: 1b8d69d1f

Time (s): cpu = 00:02:29 ; elapsed = 00:01:43 . Memory (MB): peak = 4688.191 ; gain = 197.461

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 25e3e12cc

Time (s): cpu = 00:02:30 ; elapsed = 00:01:43 . Memory (MB): peak = 4688.191 ; gain = 197.461

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2881f8b55

Time (s): cpu = 00:02:30 ; elapsed = 00:01:44 . Memory (MB): peak = 4688.191 ; gain = 197.461
Phase 3 Detail Placement | Checksum: 2881f8b55

Time (s): cpu = 00:02:30 ; elapsed = 00:01:44 . Memory (MB): peak = 4688.191 ; gain = 197.461

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 33cba8469

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.488 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 27db2ec5e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.630 . Memory (MB): peak = 4733.508 ; gain = 0.000
INFO: [Place 46-35] Processed net FC_64_bd_i/rst_ps8_0_96M/U0/peripheral_aresetn[0], inserted BUFG to drive 4236 loads.
INFO: [Place 46-45] Replicated bufg driver FC_64_bd_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e371f3f6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4733.508 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 276e9a903

Time (s): cpu = 00:02:48 ; elapsed = 00:01:59 . Memory (MB): peak = 4733.508 ; gain = 242.777

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.488. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22589a492

Time (s): cpu = 00:02:48 ; elapsed = 00:01:59 . Memory (MB): peak = 4733.508 ; gain = 242.777

Time (s): cpu = 00:02:48 ; elapsed = 00:01:59 . Memory (MB): peak = 4733.508 ; gain = 242.777
Phase 4.1 Post Commit Optimization | Checksum: 22589a492

Time (s): cpu = 00:02:48 ; elapsed = 00:01:59 . Memory (MB): peak = 4733.508 ; gain = 242.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 4748.570 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1de1b1250

Time (s): cpu = 00:02:56 ; elapsed = 00:02:05 . Memory (MB): peak = 4748.570 ; gain = 257.840

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1de1b1250

Time (s): cpu = 00:02:56 ; elapsed = 00:02:05 . Memory (MB): peak = 4748.570 ; gain = 257.840
Phase 4.3 Placer Reporting | Checksum: 1de1b1250

Time (s): cpu = 00:02:56 ; elapsed = 00:02:05 . Memory (MB): peak = 4748.570 ; gain = 257.840

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4748.570 ; gain = 0.000

Time (s): cpu = 00:02:57 ; elapsed = 00:02:05 . Memory (MB): peak = 4748.570 ; gain = 257.840
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f24a5e1e

Time (s): cpu = 00:02:57 ; elapsed = 00:02:05 . Memory (MB): peak = 4748.570 ; gain = 257.840
Ending Placer Task | Checksum: 17d26d838

Time (s): cpu = 00:02:57 ; elapsed = 00:02:05 . Memory (MB): peak = 4748.570 ; gain = 257.840
108 Infos, 103 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:02 ; elapsed = 00:02:09 . Memory (MB): peak = 4748.570 ; gain = 257.840
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file FC_64_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 4748.570 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file FC_64_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 4748.570 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file FC_64_bd_wrapper_utilization_placed.rpt -pb FC_64_bd_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.097 . Memory (MB): peak = 4748.570 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4748.570 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4748.570 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 4748.570 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4748.570 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 4748.570 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4748.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/impl_1/FC_64_bd_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4748.570 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 5.488 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 103 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4748.570 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 4748.570 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4748.570 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4748.570 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 4748.570 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4748.570 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 4748.570 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4748.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/impl_1/FC_64_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 315f59d2 ConstDB: 0 ShapeSum: cd1e8a5c RouteDB: 7ea8f40a
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.585 . Memory (MB): peak = 4748.570 ; gain = 0.000
Post Restoration Checksum: NetGraph: f1681dfc | NumContArr: 6eb40635 | Constraints: d42b705 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23007d5d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4748.570 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23007d5d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4748.570 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23007d5d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4748.570 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 25b09abb3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4818.695 ; gain = 70.125

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 167ad1669

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4818.695 ; gain = 70.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.580  | TNS=0.000  | WHS=-0.118 | THS=-168.383|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 160f8c5be

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 4818.695 ; gain = 70.125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.580  | TNS=0.000  | WHS=-0.136 | THS=-4.732 |

Phase 2.5 Update Timing for Bus Skew | Checksum: 24f7f0966

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 4818.695 ; gain = 70.125

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000274382 %
  Global Horizontal Routing Utilization  = 0.00084957 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 30495
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24983
  Number of Partially Routed Nets     = 5512
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24d5addff

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 4880.113 ; gain = 131.543

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 24d5addff

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 4880.113 ; gain = 131.543

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1c74a9d63

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 4880.113 ; gain = 131.543
Phase 4 Initial Routing | Checksum: 27f702c7d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 4880.113 ; gain = 131.543

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 6775
 Number of Nodes with overlaps = 425
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.390  | TNS=0.000  | WHS=-0.059 | THS=-0.539 |

Phase 5.1 Global Iteration 0 | Checksum: 192497ac9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 4880.113 ; gain = 131.543

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 14c83f8ba

Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 4880.113 ; gain = 131.543
Phase 5 Rip-up And Reroute | Checksum: 14c83f8ba

Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 4880.113 ; gain = 131.543

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.390  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.390  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 133d09a8b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 4880.113 ; gain = 131.543

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 133d09a8b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 4880.113 ; gain = 131.543
Phase 6 Delay and Skew Optimization | Checksum: 133d09a8b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 4880.113 ; gain = 131.543

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.390  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1203914ff

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 4880.113 ; gain = 131.543
Phase 7 Post Hold Fix | Checksum: 1203914ff

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 4880.113 ; gain = 131.543

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.65092 %
  Global Horizontal Routing Utilization  = 3.6118 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1203914ff

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 4880.113 ; gain = 131.543

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1203914ff

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 4880.113 ; gain = 131.543

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1203914ff

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 4880.113 ; gain = 131.543

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1203914ff

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 4880.113 ; gain = 131.543

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 1203914ff

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 4880.113 ; gain = 131.543

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.390  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 1203914ff

Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 4880.113 ; gain = 131.543
Total Elapsed time in route_design: 39.433 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 1d6368349

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 4880.113 ; gain = 131.543
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1d6368349

Time (s): cpu = 00:00:41 ; elapsed = 00:00:40 . Memory (MB): peak = 4880.113 ; gain = 131.543

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 103 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 4880.113 ; gain = 131.543
INFO: [Vivado 12-24828] Executing command : report_drc -file FC_64_bd_wrapper_drc_routed.rpt -pb FC_64_bd_wrapper_drc_routed.pb -rpx FC_64_bd_wrapper_drc_routed.rpx
Command: report_drc -file FC_64_bd_wrapper_drc_routed.rpt -pb FC_64_bd_wrapper_drc_routed.pb -rpx FC_64_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/impl_1/FC_64_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4880.113 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file FC_64_bd_wrapper_methodology_drc_routed.rpt -pb FC_64_bd_wrapper_methodology_drc_routed.pb -rpx FC_64_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file FC_64_bd_wrapper_methodology_drc_routed.rpt -pb FC_64_bd_wrapper_methodology_drc_routed.pb -rpx FC_64_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/impl_1/FC_64_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4880.113 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file FC_64_bd_wrapper_timing_summary_routed.rpt -pb FC_64_bd_wrapper_timing_summary_routed.pb -rpx FC_64_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file FC_64_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file FC_64_bd_wrapper_route_status.rpt -pb FC_64_bd_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file FC_64_bd_wrapper_power_routed.rpt -pb FC_64_bd_wrapper_power_summary_routed.pb -rpx FC_64_bd_wrapper_power_routed.rpx
Command: report_power -file FC_64_bd_wrapper_power_routed.rpt -pb FC_64_bd_wrapper_power_summary_routed.pb -rpx FC_64_bd_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
153 Infos, 105 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4880.113 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file FC_64_bd_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file FC_64_bd_wrapper_bus_skew_routed.rpt -pb FC_64_bd_wrapper_bus_skew_routed.pb -rpx FC_64_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 4880.113 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.094 . Memory (MB): peak = 4880.113 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4880.113 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4880.113 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 4880.113 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4880.113 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 4880.113 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4880.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/impl_1/FC_64_bd_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 11:43:00 2025...
#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Mar 25 11:47:15 2025
# Process ID: 148784
# Current directory: D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/impl_1
# Command line: vivado.exe -log FC_64_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FC_64_bd_wrapper.tcl -notrace
# Log file: D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/impl_1/FC_64_bd_wrapper.vdi
# Journal file: D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/impl_1\vivado.jou
# Running On        :DESKTOP-R9-7945HX
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 7945HX with Radeon Graphics        
# CPU Frequency     :2495 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :16308 MB
# Swap memory       :21559 MB
# Total Virtual     :37867 MB
# Available Virtual :12498 MB
#-----------------------------------------------------------
source FC_64_bd_wrapper.tcl -notrace
Command: open_checkpoint FC_64_bd_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 487.191 ; gain = 6.297
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.785 . Memory (MB): peak = 1769.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 427 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1970.949 ; gain = 14.555
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2396.410 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2396.410 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2419.762 ; gain = 23.352
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.762 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2935.668 ; gain = 515.906
Read Physdb Files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2935.668 ; gain = 539.258
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2935.668 ; gain = 539.258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2935.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 292 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 188 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2935.668 ; gain = 2464.090
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block FC_64_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FC_64_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force FC_64_bd_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[0].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[0].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[0].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[0].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[10].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[10].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[10].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[10].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[11].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[11].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[11].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[11].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[12].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[12].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[12].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[12].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[13].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[13].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[13].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[13].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[14].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[14].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[14].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[14].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[15].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[15].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[15].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[15].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[2].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[2].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[2].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[2].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[3].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[3].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[3].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[3].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[4].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[4].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[4].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[4].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[5].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[5].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[5].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[5].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[6].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[6].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[6].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[6].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[7].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[7].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[7].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[7].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[8].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[8].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[8].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[8].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[9].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[9].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[9].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[9].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[0].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[0].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[10].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[10].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[11].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[11].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[12].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[12].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[13].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[13].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[14].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[14].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[15].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[15].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[1].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[2].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[2].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[3].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[3].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[4].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[4].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[5].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[5].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[6].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[6].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[7].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[7].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[8].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[8].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[9].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/PU_instances[9].PU_mul_add/mul/mult/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A5)+(A1*(~A5)*(~A3))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A5)+(A1*(~A5)*(~A3))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 52 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./FC_64_bd_wrapper.bit...
Writing bitstream ./FC_64_bd_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 3631.906 ; gain = 696.238
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 11:48:10 2025...
