Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 14 17:01:58 2024
| Host         : LAPTOP-OPB3COO2 running 64-bit major release  (build 9200)
| Command      : report_methodology -file terminal_demo_methodology_drc_routed.rpt -pb terminal_demo_methodology_drc_routed.pb -rpx terminal_demo_methodology_drc_routed.rpx
| Design       : terminal_demo
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 32
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 2          |
| TIMING-18 | Warning  | Missing input or output delay | 30         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell read_uart/DD0/FSM0/Q_reg[0]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) read_uart/DD0/T0/Q_reg_reg[0]/CLR, read_uart/DD0/T0/Q_reg_reg[10]/CLR, read_uart/DD0/T0/Q_reg_reg[11]/CLR, read_uart/DD0/T0/Q_reg_reg[12]/CLR, read_uart/DD0/T0/Q_reg_reg[13]/CLR, read_uart/DD0/T0/Q_reg_reg[14]/CLR, read_uart/DD0/T0/Q_reg_reg[15]/CLR, read_uart/DD0/T0/Q_reg_reg[16]/CLR, read_uart/DD0/T0/Q_reg_reg[17]/CLR, read_uart/DD0/T0/Q_reg_reg[18]/CLR, read_uart/DD0/T0/Q_reg_reg[19]/CLR, read_uart/DD0/T0/Q_reg_reg[1]/CLR, read_uart/DD0/T0/Q_reg_reg[20]/CLR, read_uart/DD0/T0/Q_reg_reg[2]/CLR, read_uart/DD0/T0/Q_reg_reg[3]/CLR (the first 15 of 21 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell write_uart/DD0/FSM0/Q_reg[0]_i_3__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) write_uart/DD0/T0/Q_reg_reg[0]/CLR, write_uart/DD0/T0/Q_reg_reg[10]/CLR, write_uart/DD0/T0/Q_reg_reg[11]/CLR, write_uart/DD0/T0/Q_reg_reg[12]/CLR, write_uart/DD0/T0/Q_reg_reg[13]/CLR, write_uart/DD0/T0/Q_reg_reg[14]/CLR, write_uart/DD0/T0/Q_reg_reg[15]/CLR, write_uart/DD0/T0/Q_reg_reg[16]/CLR, write_uart/DD0/T0/Q_reg_reg[17]/CLR, write_uart/DD0/T0/Q_reg_reg[18]/CLR, write_uart/DD0/T0/Q_reg_reg[19]/CLR, write_uart/DD0/T0/Q_reg_reg[1]/CLR, write_uart/DD0/T0/Q_reg_reg[20]/CLR, write_uart/DD0/T0/Q_reg_reg[2]/CLR, write_uart/DD0/T0/Q_reg_reg[3]/CLR (the first 15 of 21 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rd_uart relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset_n relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on rx relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on w_data[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on w_data[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on w_data[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on w_data[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on w_data[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on w_data[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on w_data[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on w_data[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on wr_uart relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on AN[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on AN[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on AN[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on AN[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on AN[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on AN[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on AN[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on AN[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on rx_empty relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on sseg[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on sseg[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on sseg[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on sseg[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on sseg[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on sseg[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on sseg[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on tx relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on tx_full relative to clock(s) sys_clk_pin
Related violations: <none>


