Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4733a87414a543d8ab06a553d8ab2577 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_uart_behav xil_defaultlib.TOP_uart xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port o_data on this module [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/TOP_uart.sv:22]
ERROR: [VRFC 10-426] cannot find port o_rcv on this module [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/TOP_uart.sv:21]
ERROR: [VRFC 10-426] cannot find port i_rx on this module [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/TOP_uart.sv:19]
ERROR: [VRFC 10-426] cannot find port rst on this module [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/TOP_uart.sv:18]
ERROR: [VRFC 10-2063] Module <baudgen_rx> not found while processing module instance <baudgen0> [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/new/uart_rx_o.v:22]
ERROR: [VRFC 10-2063] Module <uart_tx> not found while processing module instance <TX0> [C:/Users/c18560/Documents/Carem/DYV/TEST/UART/UART_VIVADO/UART_VIVADO.srcs/sources_1/imports/UART/TOP_uart.sv:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
