$date
	Tue Dec 20 15:23:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bubble_tb $end
$var wire 1 ! pipe_in $end
$var wire 1 " pipe_out $end
$var wire 1 # r_o $end
$var wire 1 $ valid_w $end
$var wire 1 % ready $end
$var wire 8 & data_w [7:0] $end
$var reg 1 ' clk $end
$var reg 8 ( data_pipe [7:0] $end
$var reg 1 ) pipe_cnt $end
$var reg 1 * ready_test $end
$var reg 1 + rst $end
$var reg 1 , valid_pipe $end
$var reg 1 - valid_test $end
$var integer 32 . index [31:0] $end
$scope module rec $end
$var wire 1 ' clk $end
$var wire 8 / data [7:0] $end
$var wire 1 % ready $end
$var wire 1 * ready_test $end
$var wire 1 + rst $end
$var wire 1 , valid $end
$var reg 8 0 debug_reg [7:0] $end
$var reg 5 1 idx [4:0] $end
$upscope $end
$scope module send $end
$var wire 1 ' clk $end
$var wire 8 2 data [7:0] $end
$var wire 1 # ready $end
$var wire 1 + rst $end
$var wire 1 $ valid $end
$var wire 1 - valid_test $end
$var reg 5 3 idx [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 3
bx 2
bx 1
bx 0
bx /
b10000 .
x-
x,
x+
x*
0)
bx (
0'
bx &
x%
x$
x#
x"
x!
$end
#4
1#
b10001 &
b10001 2
b0 3
b0 1
0,
b0 (
b0 /
0!
0"
0$
0%
0-
0*
1+
1'
#8
0'
#12
1'
#16
0'
#20
1'
#21
1!
1$
1-
0+
#24
0'
#28
0!
0#
1)
b10001 (
b10001 /
1,
b100010 &
b100010 2
b1 3
1'
#32
0'
#36
1'
#40
0'
#44
1'
#48
0'
#52
1'
#53
1!
1#
1"
1%
1*
#56
0'
#60
b100010 (
b100010 /
b10001 0
b1 1
b110011 &
b110011 2
b10 3
1'
#64
0'
#68
b1000100 &
b1000100 2
b11 3
b100010 0
b10 1
b110011 (
b110011 /
1'
#72
0'
#76
b1000100 (
b1000100 /
b110011 0
b11 1
b1010101 &
b1010101 2
b100 3
1'
#80
0'
#84
b1100110 &
b1100110 2
b101 3
b1000100 0
b100 1
b1010101 (
b1010101 /
1'
#85
0!
0$
0-
#88
0'
#92
0"
0)
0,
b1010101 0
b101 1
1'
#96
0'
#100
1'
#104
0'
#108
1'
#112
0'
#116
1'
