<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 749</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:16px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page749-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce749.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3B&#160;18-113</p>
<p style="position:absolute;top:47px;left:672px;white-space:nowrap" class="ft01">PERFORMANCE MONITORING</p>
<p style="position:absolute;top:100px;left:95px;white-space:nowrap" class="ft02">—&#160;11B: Match&#160;transaction from more&#160;than&#160;one dual-core modules&#160;in the&#160;physical&#160;package</p>
<p style="position:absolute;top:122px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:123px;left:95px;white-space:nowrap" class="ft05">Fill_Eviction (bits 57:56):&#160;The&#160;valid encodings are<br/>—&#160;00B: Match&#160;any transactions&#160;<br/>—&#160;01B: Match&#160;transactions that&#160;fill L3<br/>—&#160;10B: Match&#160;transactions that&#160;fill L3 without&#160;an eviction<br/>—&#160;11B:&#160;Match transaction&#160;fill L3&#160;with an&#160;eviction</p>
<p style="position:absolute;top:241px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:241px;left:95px;white-space:nowrap" class="ft02">Cross_Snoop (bit 58): The encodings are</p>
<p style="position:absolute;top:241px;left:632px;white-space:nowrap" class="ft02">\</p>
<p style="position:absolute;top:265px;left:95px;white-space:nowrap" class="ft06">—&#160;0B: Match&#160;any transactions&#160;<br/>—&#160;1B: Match&#160;cross snoop&#160;transactions</p>
<p style="position:absolute;top:313px;left:69px;white-space:nowrap" class="ft02">For each counting clock&#160;domain, if all eight attributes match,&#160;event logic&#160;signals to increment the&#160;event count field.</p>
<p style="position:absolute;top:364px;left:69px;white-space:nowrap" class="ft04">18.21.3&#160;&#160;GSNPQ Event Interface</p>
<p style="position:absolute;top:394px;left:69px;white-space:nowrap" class="ft06">The&#160;layout of MSR_EMON_L3_CTR_CTL2&#160;and&#160;MSR_EMON_L3_CTR_CTL3&#160;<a href="o_fe12b1e2a880e0ce-750.html">is given in&#160;Figure&#160;18-58. Counting&#160;</a>starts&#160;<br/>after software&#160;writes a&#160;non-zero&#160;value&#160;to one&#160;or more of&#160;the upper 32 bits.&#160;<br/>The event mask field (bits 58:32)&#160;consists of the&#160;following&#160;six&#160;attributes:</p>
<p style="position:absolute;top:457px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:457px;left:95px;white-space:nowrap" class="ft07">Agent_Select (bits 37:32):&#160;The&#160;definition of this&#160;field&#160;differs&#160;slightly between Intel&#160;Xeon&#160;processor 7100&#160;and&#160;<br/>7400.&#160;</p>
<p style="position:absolute;top:496px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:496px;left:95px;white-space:nowrap" class="ft07">For Intel&#160;Xeon processor 7100&#160;series,&#160;each of the&#160;lowest&#160;4&#160;bits&#160;specifies a&#160;logical processor in&#160;the physical&#160;<br/>package. The&#160;lowest two bits corresponds&#160;to two logical processors&#160;in the first processor core, the next two bits&#160;<br/>corresponds to&#160;two&#160;logical processors in&#160;the second&#160;processor core. Bit&#160;36&#160;specifies other symmetric&#160;agent&#160;<br/>transactions. Bit 37&#160;specifies&#160;central&#160;agent&#160;transactions.&#160;3FH encoding&#160;matches&#160;transactions from any logical&#160;<br/>processor.<br/>For Intel&#160;Xeon processor 7400&#160;series,&#160;each of the&#160;lowest&#160;3&#160;bits&#160;specifies a&#160;dual-core module&#160;in the&#160;physical&#160;<br/>package.&#160;Bit 37&#160;specifies central agent transactions.&#160;</p>
<p style="position:absolute;top:623px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:624px;left:95px;white-space:nowrap" class="ft07">Type_Match (bits 43:38):&#160;Specifies&#160;transaction types.&#160;If&#160;all&#160;six bits are&#160;set, event count will&#160;include any&#160;<br/>transaction types.</p>
<p style="position:absolute;top:662px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:663px;left:95px;white-space:nowrap" class="ft07">Snoop_Match: (bits&#160;46:44):&#160;The three bits&#160;specify&#160;(in ascending bit position)&#160;clean&#160;snoop&#160;result, HIT snoop&#160;<br/>result, and&#160;HITM snoop results&#160;respectively.</p>
<p style="position:absolute;top:701px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:702px;left:95px;white-space:nowrap" class="ft02">L2_State&#160;(bits&#160;53:47): Each&#160;bit specifies&#160;an L3 coherency&#160;state.&#160;</p>
<p style="position:absolute;top:724px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:724px;left:95px;white-space:nowrap" class="ft05">Core_Module_Select&#160;(bits&#160;56:54): Bit 56&#160;enables&#160;Core_Module_Select matching.&#160;If bit 56&#160;is&#160;clear,&#160;<br/>Core_Module_Select encoding is&#160;ignored. The valid&#160;encodings for the&#160;lower two bits (bit&#160;55, 54) differ&#160;slightly&#160;<br/>between&#160;Intel Xeon processor 7100&#160;and 7400.<br/>For&#160;Intel Xeon&#160;processor&#160;7100 series, if bit 56 is&#160;set, the&#160;valid encodings for the&#160;lower two bits&#160;(bit&#160;55, 54) are<br/>—&#160;00B: Match&#160;transactions from only one&#160;core (irrespective which core)&#160;in the&#160;physical&#160;package<br/>—&#160;01B: Match&#160;transactions from this&#160;core and&#160;not the&#160;other core<br/>—&#160;10B: Match&#160;transactions from the&#160;other core in the&#160;physical&#160;package,&#160;but not this&#160;core<br/>—&#160;11B: Match&#160;transaction from both&#160;cores in&#160;the physical package<br/>For&#160;Intel Xeon&#160;processor&#160;7400 series, if bit 56 is&#160;set, the&#160;valid encodings for the&#160;lower two bits&#160;(bit&#160;55, 54) are<br/>—&#160;00B: Match&#160;transactions from only one&#160;dual-core&#160;module&#160;(irrespective which module)&#160;in&#160;the physical&#160;</p>
<p style="position:absolute;top:939px;left:120px;white-space:nowrap" class="ft02">package.</p>
<p style="position:absolute;top:963px;left:95px;white-space:nowrap" class="ft06">—&#160;01B: Match&#160;transactions from one&#160;or more dual-core modules.<br/>—&#160;10B: Match&#160;transactions from two or&#160;more&#160;dual-core&#160;modules.<br/>—&#160;11B: Match&#160;transaction from all&#160;three&#160;dual-core&#160;modules in the&#160;physical package.</p>
<p style="position:absolute;top:1033px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:1033px;left:95px;white-space:nowrap" class="ft02">Block_Snoop (bit 57): specifies blocked&#160;snoop.</p>
<p style="position:absolute;top:1057px;left:69px;white-space:nowrap" class="ft02">For each&#160;counting clock domain, if all&#160;six attributes match,&#160;event logic&#160;signals&#160;to increment&#160;the event count field.</p>
</div>
</body>
</html>
