Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 16 21:37:05 2024
| Host         : P2-01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file WrapperUser_control_sets_placed.rpt
| Design       : WrapperUser
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           21 |
| No           | No                    | Yes                    |              17 |            5 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |              43 |           20 |
| Yes          | No                    | Yes                    |              49 |           12 |
| Yes          | Yes                   | No                     |              67 |           36 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------------+------------------------+------------------+----------------+--------------+
|     Clock Signal    |           Enable Signal          |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+----------------------------------+------------------------+------------------+----------------+--------------+
|  clock_reg_n_0_BUFG |                                  | comMod/AR[0]           |                1 |              1 |         1.00 |
|  clock_reg_n_0_BUFG |                                  |                        |                2 |              2 |         1.00 |
|  vga/p1/CLK         |                                  |                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG      | CPU_RESETN_IBUF                  |                        |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG      |                                  | vga/p1/clk_inter0      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      |                                  | vga/p1/data_inter0     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      |                                  | vga/ASCII/entercount   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      | vga/p1/shift_frame               | vga/p1/reset_bit_count |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      |                                  | comMod/AR[0]           |                2 |              6 |         3.00 |
|  clock_reg_n_0_BUFG | comMod/comEnOut_OBUF             | comMod/AR[0]           |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG      | vga/ASCII/E[0]                   | vga/ASCII/SR[0]        |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG      | vga/ASCII/entercount_reg[0][0]   | vga/ASCII/SR[0]        |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG      | vga/ASCII/dataOut_reg[4]_2[0]    |                        |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG      | vga/ASCII/entercount_reg[3]_0[0] | vga/ASCII/SR[0]        |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG      | vga/ASCII/entercount_reg[1][0]   | vga/ASCII/SR[0]        |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG      | vga/ASCII/entercount_reg[0]_2[0] |                        |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG      | vga/ASCII/entercount_reg[3][0]   | vga/ASCII/SR[0]        |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG      | vga/ASCII/entercount_reg[0]_1[0] | vga/ASCII/SR[0]        |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG      | vga/ASCII/entercount_reg[3]_2[0] | vga/ASCII/SR[0]        |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG      | vga/ASCII/entercount_reg[3]_1[0] | vga/ASCII/SR[0]        |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG      | vga/ASCII/entercount_reg[0]_0[0] | vga/ASCII/SR[0]        |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG      | vga/p1/load_rx_data_reg_n_0      |                        |                3 |              8 |         2.67 |
|  vga/p1/CLK         | vga/scan_code[7]_i_1_n_0         |                        |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG      | vga/p1/shift_frame               |                        |                3 |             10 |         3.33 |
|  vga/clk25          |                                  | comMod/AR[0]           |                2 |             10 |         5.00 |
|  vga/clk25          | vga/Display/vPos                 | comMod/AR[0]           |                4 |             10 |         2.50 |
|  clock_reg_n_0_BUFG | comMod/shiftreg[31]_i_1_n_0      | comMod/AR[0]           |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG      |                                  |                        |               18 |             55 |         3.06 |
+---------------------+----------------------------------+------------------------+------------------+----------------+--------------+


