{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 12:54:49 2011 " "Info: Processing started: Sat Nov 12 12:54:49 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Default -c DE0_Default " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Default -c DE0_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigclrdelay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trigclrdelay.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrigClrDelay " "Info: Found entity 1: TrigClrDelay" {  } { { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/altplls.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/altplls.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLLS " "Info: Found entity 1: ALTPLLS" {  } { { "altpll_reconfig_TOP/ALTPLLS.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/ALTPLLS.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/altrec.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file altpll_reconfig_top/altrec.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTREC_pllrcfg_fj11 " "Info: Found entity 1: ALTREC_pllrcfg_fj11" {  } { { "altpll_reconfig_TOP/ALTREC.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/ALTREC.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ALTREC " "Info: Found entity 2: ALTREC" {  } { { "altpll_reconfig_TOP/ALTREC.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/ALTREC.v" 1458 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/control_sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/control_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_sm " "Info: Found entity 1: control_sm" {  } { { "altpll_reconfig_TOP/control_sm.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/control_sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/pll_reconfig_circuit.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file altpll_reconfig_top/pll_reconfig_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_circuit_pllrcfg_go91 " "Info: Found entity 1: pll_reconfig_circuit_pllrcfg_go91" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 pll_reconfig_circuit " "Info: Found entity 2: pll_reconfig_circuit" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1459 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/rom_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1 " "Info: Found entity 1: rom_1" {  } { { "altpll_reconfig_TOP/rom_1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/rom_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/rom_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_2 " "Info: Found entity 1: rom_2" {  } { { "altpll_reconfig_TOP/rom_2.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/rom_3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/rom_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_3 " "Info: Found entity 1: rom_3" {  } { { "altpll_reconfig_TOP/rom_3.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_3.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/rom_4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/rom_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_4 " "Info: Found entity 1: rom_4" {  } { { "altpll_reconfig_TOP/rom_4.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_4.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/rom_muxer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/rom_muxer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_muxer " "Info: Found entity 1: rom_muxer" {  } { { "altpll_reconfig_TOP/rom_muxer.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_muxer.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/the_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/the_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 the_pll " "Info: Found entity 1: the_pll" {  } { { "altpll_reconfig_TOP/the_pll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/the_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16trig.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 16trig.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16Trig " "Info: Found entity 1: 16Trig" {  } { { "16Trig.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/16Trig.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkd16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clkd16.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKD16 " "Info: Found entity 1: CLKD16" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/altpll_reconfig_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/altpll_reconfig_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_reconfig_rom " "Info: Found entity 1: altpll_reconfig_rom" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/altpll_reconfig_rom.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/pll_reconfig_top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file altpll_reconfig_top/pll_reconfig_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Reconfig_TOP " "Info: Found entity 1: PLL_Reconfig_TOP" {  } { { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/V/SEG7_LUT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmppll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tmppll.v" { { "Info" "ISGN_ENTITY_NAME" "1 TMPPLL " "Info: Found entity 1: TMPPLL" {  } { { "TMPPLL.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/TMPPLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dshift.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 DShift " "Info: Found entity 1: DShift" {  } { { "DShift.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/DShift.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkmaker.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clkmaker.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKmaker " "Info: Found entity 1: CLKmaker" {  } { { "CLKmaker.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKmaker.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifts.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file shifts.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shifts " "Info: Found entity 1: Shifts" {  } { { "Shifts.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Shifts.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftReg " "Info: Found entity 1: ShiftReg" {  } { { "ShiftReg.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/ShiftReg.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asignal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file asignal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ASignal " "Info: Found entity 1: ASignal" {  } { { "ASignal.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/ASignal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsignal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file qsignal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QSignal " "Info: Found entity 1: QSignal" {  } { { "QSignal.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/QSignal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cross.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cross.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cross " "Info: Found entity 1: Cross" {  } { { "Cross.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Cross.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Info: Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMP " "Info: Found entity 1: CMP" {  } { { "CMP.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CMP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trig.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig " "Info: Found entity 1: trig" {  } { { "Trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Trig.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmptop.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tmptop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TMPTOP " "Info: Found entity 1: TMPTOP" {  } { { "TMPTOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/TMPTOP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qtrig.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file qtrig.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QTrig " "Info: Found entity 1: QTrig" {  } { { "QTrig.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/QTrig.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode24.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decode24.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode24 " "Info: Found entity 1: Decode24" {  } { { "Decode24.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode24.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputcontroller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file outputcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputController " "Info: Found entity 1: OutputController" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_log_module " "Info: Found entity 1: uart_log_module" {  } { { "Uart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Uart.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 uart_tx " "Info: Found entity 2: uart_tx" {  } { { "Uart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Uart.v" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx_stimulus_source_character_source_rom_module " "Info: Found entity 3: uart_rx_stimulus_source_character_source_rom_module" {  } { { "Uart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Uart.v" 232 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 uart_rx_stimulus_source " "Info: Found entity 4: uart_rx_stimulus_source" {  } { { "Uart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Uart.v" 376 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 uart_rx " "Info: Found entity 5: uart_rx" {  } { { "Uart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Uart.v" 478 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 uart_regs " "Info: Found entity 6: uart_regs" {  } { { "Uart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Uart.v" 733 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 uart " "Info: Found entity 7: uart" {  } { { "Uart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Uart.v" 1018 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Info: Found entity 1: core" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signaltap.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signaltap.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalTap " "Info: Found entity 1: SignalTap" {  } { { "SignalTap.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/SignalTap.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myuart.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file myuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyUart " "Info: Found entity 1: MyUart" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uartpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartPLL " "Info: Found entity 1: UartPLL" {  } { { "UartPLL.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/UartPLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allstore.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file allstore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AllStore " "Info: Found entity 1: AllStore" {  } { { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myrx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file myrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyRx " "Info: Found entity 1: MyRx" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Info: Found entity 1: Decode" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_recfg.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file altpll_recfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_RECFG_pllrcfg_hb61 " "Info: Found entity 1: ALTPLL_RECFG_pllrcfg_hb61" {  } { { "ALTPLL_RECFG.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/ALTPLL_RECFG.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ALTPLL_RECFG " "Info: Found entity 2: ALTPLL_RECFG" {  } { { "ALTPLL_RECFG.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/ALTPLL_RECFG.v" 1459 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trigreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrigReg " "Info: Found entity 1: TrigReg" {  } { { "TrigReg.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/TrigReg.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_latch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_LATCH " "Info: Found entity 1: ADD_LATCH" {  } { { "ADD_LATCH.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/ADD_LATCH.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testoutput.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testoutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestOutput " "Info: Found entity 1: TestOutput" {  } { { "TestOutput.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/TestOutput.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomseq.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file randomseq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RandomSeq " "Info: Found entity 1: RandomSeq" {  } { { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_sw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_SW " "Info: Found entity 1: LED_SW" {  } { { "LED_SW.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/LED_SW.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttop.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uarttop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UartTop " "Info: Found entity 1: UartTop" {  } { { "UartTop.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/UartTop.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_reconfig_top/clkmaker.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file altpll_reconfig_top/clkmaker.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp1 control_sm.v(31) " "Warning (10236): Verilog HDL Implicit Net warning at control_sm.v(31): created implicit net for \"temp1\"" {  } { { "altpll_reconfig_TOP/control_sm.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/control_sm.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AllStore AllStore:inst2 " "Info: Elaborating entity \"AllStore\" for hierarchy \"AllStore:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO AllStore:inst2\|FIFO:inst " "Info: Elaborating entity \"FIFO\" for hierarchy \"AllStore:inst2\|FIFO:inst\"" {  } { { "AllStore.bdf" "inst" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "scfifo_component" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component " "Info: Instantiated megafunction \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 1020 " "Info: Parameter \"almost_full_value\" = \"1020\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Info: Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Info: Parameter \"lpm_width\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Info: Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_h0c1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_h0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_h0c1 " "Info: Found entity 1: scfifo_h0c1" {  } { { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_h0c1 AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated " "Info: Elaborating entity \"scfifo_h0c1\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ku81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_ku81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ku81 " "Info: Found entity 1: a_dpfifo_ku81" {  } { { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ku81 AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo " "Info: Elaborating entity \"a_dpfifo_ku81\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\"" {  } { { "db/scfifo_h0c1.tdf" "dpfifo" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t1g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t1g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t1g1 " "Info: Found entity 1: altsyncram_t1g1" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t1g1 AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram " "Info: Elaborating entity \"altsyncram_t1g1\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\"" {  } { { "db/a_dpfifo_ku81.tdf" "FIFOram" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Info: Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cmpr_ms8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cmpr_ms8:almost_full_comparer " "Info: Elaborating entity \"cmpr_ms8\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ku81.tdf" "almost_full_comparer" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cmpr_ms8:three_comparison " "Info: Elaborating entity \"cmpr_ms8\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_ku81.tdf" "three_comparison" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Info: Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_3ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb " "Info: Elaborating entity \"cntr_3ob\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ku81.tdf" "rd_ptr_msb" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_go7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_go7 " "Info: Found entity 1: cntr_go7" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_go7 AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter " "Info: Elaborating entity \"cntr_go7\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\"" {  } { { "db/a_dpfifo_ku81.tdf" "usedw_counter" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ob " "Info: Found entity 1: cntr_4ob" {  } { { "db/cntr_4ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_4ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ob AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr " "Info: Elaborating entity \"cntr_4ob\" for hierarchy \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\"" {  } { { "db/a_dpfifo_ku81.tdf" "wr_ptr" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux AllStore:inst2\|21mux:inst19 " "Info: Elaborating entity \"21mux\" for hierarchy \"AllStore:inst2\|21mux:inst19\"" {  } { { "AllStore.bdf" "inst19" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 120 864 984 200 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AllStore:inst2\|21mux:inst19 " "Info: Elaborated megafunction instantiation \"AllStore:inst2\|21mux:inst19\"" {  } { { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 120 864 984 200 "inst19" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSignal AllStore:inst2\|QSignal:inst3 " "Info: Elaborating entity \"QSignal\" for hierarchy \"AllStore:inst2\|QSignal:inst3\"" {  } { { "AllStore.bdf" "inst3" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 80 392 552 176 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASignal AllStore:inst2\|QSignal:inst3\|ASignal:inst5 " "Info: Elaborating entity \"ASignal\" for hierarchy \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\"" {  } { { "QSignal.bdf" "inst5" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/QSignal.bdf" { { 104 840 976 200 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cross AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|Cross:inst4 " "Info: Elaborating entity \"Cross\" for hierarchy \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|Cross:inst4\"" {  } { { "ASignal.bdf" "inst4" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/ASignal.bdf" { { 208 544 672 304 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftReg AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst " "Info: Elaborating entity \"ShiftReg\" for hierarchy \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\"" {  } { { "ASignal.bdf" "inst" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/ASignal.bdf" { { 128 232 376 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborating entity \"lpm_shiftreg\" for hierarchy \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "ShiftReg.v" "lpm_shiftreg_component" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/ShiftReg.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Elaborated megafunction instantiation \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\"" {  } { { "ShiftReg.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/ShiftReg.v" 72 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component " "Info: Instantiated megafunction \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Info: Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Info: Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ShiftReg.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/ShiftReg.v" 72 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Reconfig_TOP PLL_Reconfig_TOP:inst " "Info: Elaborating entity \"PLL_Reconfig_TOP\" for hierarchy \"PLL_Reconfig_TOP:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 136 232 456 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_reconfig_rom PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst " "Info: Elaborating entity \"altpll_reconfig_rom\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\"" {  } { { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "inst" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { { 72 400 784 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "the_pll PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1 " "Info: Elaborating entity \"the_pll\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u1" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/altpll_reconfig_rom.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\"" {  } { { "altpll_reconfig_TOP/the_pll.v" "altpll_component" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/the_pll.v" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\"" {  } { { "altpll_reconfig_TOP/the_pll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/the_pll.v" 138 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Info: Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Info: Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2000 " "Info: Parameter \"clk1_phase_shift\" = \"2000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Info: Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Info: Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 4 " "Info: Parameter \"clk3_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 5 " "Info: Parameter \"clk3_multiply_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 8000 " "Info: Parameter \"clk3_phase_shift\" = \"8000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 7 " "Info: Parameter \"clk4_divide_by\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Info: Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 20 " "Info: Parameter \"clk4_multiply_by\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Info: Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK4 " "Info: Parameter \"compensate_clock\" = \"CLK4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=the_pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=the_pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ZERO_DELAY_BUFFER " "Info: Parameter \"operation_mode\" = \"ZERO_DELAY_BUFFER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_USED " "Info: Parameter \"port_configupdate\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Info: Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_USED " "Info: Parameter \"port_scanclkena\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_USED " "Info: Parameter \"port_scandata\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_USED " "Info: Parameter \"port_scandataout\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_USED " "Info: Parameter \"port_scandone\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Info: Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scan_chain_mif_file NewPLL_500MSPS.mif " "Info: Parameter \"scan_chain_mif_file\" = \"NewPLL_500MSPS.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/the_pll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/the_pll.v" 138 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/the_pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/the_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 the_pll_altpll " "Info: Found entity 1: the_pll_altpll" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "the_pll_altpll PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated " "Info: Elaborating entity \"the_pll_altpll\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_circuit PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2 " "Info: Elaborating entity \"pll_reconfig_circuit\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u2" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/altpll_reconfig_rom.v" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_circuit_pllrcfg_go91 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component " "Info: Elaborating entity \"pll_reconfig_circuit_pllrcfg_go91\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "pll_reconfig_circuit_pllrcfg_go91_component" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1560 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "areset_init_state pll_reconfig_circuit.v(120) " "Warning (10036): Verilog HDL or VHDL warning at pll_reconfig_circuit.v(120): object \"areset_init_state\" assigned a value but never read" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4 " "Info: Elaborating entity \"altsyncram\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "altsyncram4" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 360 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 360 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../altpll_reconfig_rom_restored/the_pll_500_mhz.mif " "Info: Parameter \"init_file\" = \"../altpll_reconfig_rom_restored/the_pll_500_mhz.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Info: Parameter \"numwords_a\" = \"144\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 360 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fv01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fv01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fv01 " "Info: Found entity 1: altsyncram_fv01" {  } { { "db/altsyncram_fv01.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_fv01.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fv01 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated " "Info: Elaborating entity \"altsyncram_fv01\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|altsyncram:altsyncram4\|altsyncram_fv01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "add_sub5" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1040 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1040 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info: Parameter \"lpm_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1040 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hpa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_hpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hpa " "Info: Found entity 1: add_sub_hpa" {  } { { "db/add_sub_hpa.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/add_sub_hpa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hpa PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5\|add_sub_hpa:auto_generated " "Info: Elaborating entity \"add_sub_hpa\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub5\|add_sub_hpa:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6 " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "add_sub6" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1063 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1063 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Info: Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1063 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k8a.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k8a " "Info: Found entity 1: add_sub_k8a" {  } { { "db/add_sub_k8a.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/add_sub_k8a.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k8a PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6\|add_sub_k8a:auto_generated " "Info: Elaborating entity \"add_sub_k8a\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_add_sub:add_sub6\|add_sub_k8a:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7 " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "cmpr7" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1087 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1087 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Info: Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1087 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tnd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_tnd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tnd " "Info: Found entity 1: cmpr_tnd" {  } { { "db/cmpr_tnd.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cmpr_tnd.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tnd PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7\|cmpr_tnd:auto_generated " "Info: Elaborating entity \"cmpr_tnd\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_compare:cmpr7\|cmpr_tnd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1 " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "cntr1" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1115 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 144 " "Info: Parameter \"lpm_modulus\" = \"144\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Info: Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1115 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_30l.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_30l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_30l " "Info: Found entity 1: cntr_30l" {  } { { "db/cntr_30l.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_30l.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_30l PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated " "Info: Elaborating entity \"cntr_30l\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13 " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "cntr13" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1177 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info: Parameter \"lpm_width\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Info: Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1177 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qij.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_qij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qij " "Info: Found entity 1: cntr_qij" {  } { { "db/cntr_qij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_qij.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qij PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13\|cntr_qij:auto_generated " "Info: Elaborating entity \"cntr_qij\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr13\|cntr_qij:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14 " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "cntr14" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1207 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Info: Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1207 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sij.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sij " "Info: Found entity 1: cntr_sij" {  } { { "db/cntr_sij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_sij.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sij PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14\|cntr_sij:auto_generated " "Info: Elaborating entity \"cntr_sij\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr14\|cntr_sij:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15 " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "cntr15" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1237 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Info: Parameter \"lpm_width\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Info: Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1237 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pij.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_pij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pij " "Info: Found entity 1: cntr_pij" {  } { { "db/cntr_pij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_pij.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pij PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15\|cntr_pij:auto_generated " "Info: Elaborating entity \"cntr_pij\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr15\|cntr_pij:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2 " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "cntr2" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1298 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1298 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Info: Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1298 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9cj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_9cj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9cj " "Info: Found entity 1: cntr_9cj" {  } { { "db/cntr_9cj.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_9cj.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9cj PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2\|cntr_9cj:auto_generated " "Info: Elaborating entity \"cntr_9cj\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr2\|cntr_9cj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11 " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "decode11" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1349 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11 " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1349 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11 " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 5 " "Info: Parameter \"lpm_decodes\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Info: Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 1349 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2af.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2af " "Info: Found entity 1: decode_2af" {  } { { "db/decode_2af.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_2af.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2af PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11\|decode_2af:auto_generated " "Info: Elaborating entity \"decode_2af\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_decode:decode11\|decode_2af:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_muxer PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3 " "Info: Elaborating entity \"rom_muxer\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u3" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/altpll_reconfig_rom.v" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component\"" {  } { { "altpll_reconfig_TOP/rom_muxer.v" "lpm_mux_component" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_muxer.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component\"" {  } { { "altpll_reconfig_TOP/rom_muxer.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_muxer.v" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Info: Parameter \"lpm_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Info: Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/rom_muxer.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_muxer.v" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6qc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_6qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6qc " "Info: Found entity 1: mux_6qc" {  } { { "db/mux_6qc.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/mux_6qc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6qc PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component\|mux_6qc:auto_generated " "Info: Elaborating entity \"mux_6qc\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_muxer:u3\|lpm_mux:lpm_mux_component\|mux_6qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4 " "Info: Elaborating entity \"rom_1\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u4" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/altpll_reconfig_rom.v" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_1.v" "altsyncram_component" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_1.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_1.v" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NewPLL_500MSPS.mif " "Info: Parameter \"init_file\" = \"NewPLL_500MSPS.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/rom_1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_1.v" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2da1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2da1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2da1 " "Info: Found entity 1: altsyncram_2da1" {  } { { "db/altsyncram_2da1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_2da1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2da1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component\|altsyncram_2da1:auto_generated " "Info: Elaborating entity \"altsyncram_2da1\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component\|altsyncram_2da1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_2 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5 " "Info: Elaborating entity \"rom_2\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u5" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/altpll_reconfig_rom.v" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_2.v" "altsyncram_component" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_2.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_2.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_2.v" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NewPLL_200MSPS.mif " "Info: Parameter \"init_file\" = \"NewPLL_200MSPS.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/rom_2.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_2.v" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vca1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vca1 " "Info: Found entity 1: altsyncram_vca1" {  } { { "db/altsyncram_vca1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_vca1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vca1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component\|altsyncram_vca1:auto_generated " "Info: Elaborating entity \"altsyncram_vca1\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component\|altsyncram_vca1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_3 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6 " "Info: Elaborating entity \"rom_3\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u6" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/altpll_reconfig_rom.v" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_3.v" "altsyncram_component" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_3.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_3.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_3.v" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NewPLL_100MSPS.mif " "Info: Parameter \"init_file\" = \"NewPLL_100MSPS.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/rom_3.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_3.v" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uca1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uca1 " "Info: Found entity 1: altsyncram_uca1" {  } { { "db/altsyncram_uca1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_uca1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uca1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component\|altsyncram_uca1:auto_generated " "Info: Elaborating entity \"altsyncram_uca1\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component\|altsyncram_uca1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_4 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7 " "Info: Elaborating entity \"rom_4\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u7" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/altpll_reconfig_rom.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_4.v" "altsyncram_component" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_4.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\"" {  } { { "altpll_reconfig_TOP/rom_4.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_4.v" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NewPLL_50MSPS.mif " "Info: Parameter \"init_file\" = \"NewPLL_50MSPS.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info: Parameter \"width_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll_reconfig_TOP/rom_4.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_4.v" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iba1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_iba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iba1 " "Info: Found entity 1: altsyncram_iba1" {  } { { "db/altsyncram_iba1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_iba1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iba1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\|altsyncram_iba1:auto_generated " "Info: Elaborating entity \"altsyncram_iba1\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\|altsyncram_iba1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_sm PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12 " "Info: Elaborating entity \"control_sm\" for hierarchy \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\"" {  } { { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "u12" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/altpll_reconfig_rom.v" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "temp_1 control_sm.v(30) " "Info (10035): Verilog HDL or VHDL information at control_sm.v(30): object \"temp_1\" declared but not used" {  } { { "altpll_reconfig_TOP/control_sm.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/control_sm.v" 30 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:inst3 " "Info: Elaborating entity \"Decode\" for hierarchy \"Decode:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 280 1984 2168 472 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 Decode.v(38) " "Info (10662): Verilog HDL Assignment information at Decode.v(38): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 38 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 2 Decode.v(41) " "Warning (10271): Verilog HDL Case Statement warning at Decode.v(41): size of case item expression (32) exceeds the size of the case expression (2)" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 41 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Decode.v(43) " "Warning (10230): Verilog HDL assignment warning at Decode.v(43): truncated value with size 32 to match size of target (2)" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 2 Decode.v(45) " "Warning (10271): Verilog HDL Case Statement warning at Decode.v(45): size of case item expression (32) exceeds the size of the case expression (2)" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 45 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Decode.v(47) " "Warning (10230): Verilog HDL assignment warning at Decode.v(47): truncated value with size 32 to match size of target (2)" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 2 Decode.v(49) " "Warning (10271): Verilog HDL Case Statement warning at Decode.v(49): size of case item expression (32) exceeds the size of the case expression (2)" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 49 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 Decode.v(50) " "Info (10662): Verilog HDL Assignment information at Decode.v(50): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 50 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 2 Decode.v(52) " "Warning (10271): Verilog HDL Case Statement warning at Decode.v(52): size of case item expression (32) exceeds the size of the case expression (2)" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 52 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 Decode.v(53) " "Info (10662): Verilog HDL Assignment information at Decode.v(53): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 53 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 Decode.v(61) " "Info (10662): Verilog HDL Assignment information at Decode.v(61): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 61 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 Decode.v(63) " "Info (10662): Verilog HDL Assignment information at Decode.v(63): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 63 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 Decode.v(65) " "Info (10662): Verilog HDL Assignment information at Decode.v(65): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 65 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(70) " "Info (10662): Verilog HDL Assignment information at Decode.v(70): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 70 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(71) " "Info (10662): Verilog HDL Assignment information at Decode.v(71): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 71 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(72) " "Info (10662): Verilog HDL Assignment information at Decode.v(72): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 72 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(73) " "Info (10662): Verilog HDL Assignment information at Decode.v(73): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 73 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(74) " "Info (10662): Verilog HDL Assignment information at Decode.v(74): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 74 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(75) " "Info (10662): Verilog HDL Assignment information at Decode.v(75): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 75 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(89) " "Info (10662): Verilog HDL Assignment information at Decode.v(89): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 89 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(93) " "Info (10662): Verilog HDL Assignment information at Decode.v(93): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 93 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(97) " "Info (10662): Verilog HDL Assignment information at Decode.v(97): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 97 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(102) " "Info (10662): Verilog HDL Assignment information at Decode.v(102): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 102 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(106) " "Info (10662): Verilog HDL Assignment information at Decode.v(106): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 106 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(109) " "Info (10662): Verilog HDL Assignment information at Decode.v(109): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 109 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(112) " "Info (10662): Verilog HDL Assignment information at Decode.v(112): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 112 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(116) " "Info (10662): Verilog HDL Assignment information at Decode.v(116): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 116 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(117) " "Info (10662): Verilog HDL Assignment information at Decode.v(117): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 117 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(118) " "Info (10662): Verilog HDL Assignment information at Decode.v(118): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 118 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(119) " "Info (10662): Verilog HDL Assignment information at Decode.v(119): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 119 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Decode.v(120) " "Info (10662): Verilog HDL Assignment information at Decode.v(120): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 120 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input CLR Decode.v(6) " "Warning (10862): input port \"CLR\" at Decode.v(6) has no fan-out" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 6 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyRx MyRx:inst1 " "Info: Elaborating entity \"MyRx\" for hierarchy \"MyRx:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 280 1744 1896 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 MyRx.v(16) " "Info (10662): Verilog HDL Assignment information at MyRx.v(16): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 16 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MyRx.v(17) " "Warning (10230): Verilog HDL assignment warning at MyRx.v(17): truncated value with size 32 to match size of target (4)" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 MyRx.v(19) " "Info (10662): Verilog HDL Assignment information at MyRx.v(19): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 19 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 4 MyRx.v(23) " "Warning (10271): Verilog HDL Case Statement warning at MyRx.v(23): size of case item expression (32) exceeds the size of the case expression (4)" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 23 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MyRx.v(25) " "Warning (10230): Verilog HDL assignment warning at MyRx.v(25): truncated value with size 32 to match size of target (4)" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 MyRx.v(26) " "Info (10662): Verilog HDL Assignment information at MyRx.v(26): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 26 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 4 MyRx.v(29) " "Warning (10271): Verilog HDL Case Statement warning at MyRx.v(29): size of case item expression (32) exceeds the size of the case expression (4)" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 29 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MyRx.v(30) " "Warning (10230): Verilog HDL assignment warning at MyRx.v(30): truncated value with size 32 to match size of target (4)" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 4 MyRx.v(33) " "Warning (10271): Verilog HDL Case Statement warning at MyRx.v(33): size of case item expression (32) exceeds the size of the case expression (4)" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 33 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MyRx.v(34) " "Warning (10230): Verilog HDL assignment warning at MyRx.v(34): truncated value with size 32 to match size of target (4)" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 4 MyRx.v(36) " "Warning (10271): Verilog HDL Case Statement warning at MyRx.v(36): size of case item expression (32) exceeds the size of the case expression (4)" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 36 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MyRx.v(37) " "Warning (10230): Verilog HDL assignment warning at MyRx.v(37): truncated value with size 32 to match size of target (4)" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 4 MyRx.v(39) " "Warning (10271): Verilog HDL Case Statement warning at MyRx.v(39): size of case item expression (32) exceeds the size of the case expression (4)" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 39 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 MyRx.v(41) " "Warning (10230): Verilog HDL assignment warning at MyRx.v(41): truncated value with size 12 to match size of target (8)" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 MyRx.v(44) " "Info (10662): Verilog HDL Assignment information at MyRx.v(44): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 44 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 MyRx.v(45) " "Info (10662): Verilog HDL Assignment information at MyRx.v(45): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 45 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 MyRx.v(46) " "Info (10662): Verilog HDL Assignment information at MyRx.v(46): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 46 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 MyRx.v(48) " "Info (10662): Verilog HDL Assignment information at MyRx.v(48): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 48 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MyRx.v(49) " "Warning (10230): Verilog HDL assignment warning at MyRx.v(49): truncated value with size 32 to match size of target (4)" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 MyRx.v(53) " "Info (10662): Verilog HDL Assignment information at MyRx.v(53): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 53 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 MyRx.v(57) " "Info (10662): Verilog HDL Assignment information at MyRx.v(57): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 57 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 MyRx.v(58) " "Info (10662): Verilog HDL Assignment information at MyRx.v(58): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 58 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartPLL UartPLL:inst19 " "Info: Elaborating entity \"UartPLL\" for hierarchy \"UartPLL:inst19\"" {  } { { "Block1.bdf" "inst19" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -88 216 472 88 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll UartPLL:inst19\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"UartPLL:inst19\|altpll:altpll_component\"" {  } { { "UartPLL.v" "altpll_component" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/UartPLL.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UartPLL:inst19\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"UartPLL:inst19\|altpll:altpll_component\"" {  } { { "UartPLL.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/UartPLL.v" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UartPLL:inst19\|altpll:altpll_component " "Info: Instantiated megafunction \"UartPLL:inst19\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 434 " "Info: Parameter \"clk0_divide_by\" = \"434\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 217 " "Info: Parameter \"clk1_divide_by\" = \"217\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Info: Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=UartPLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=UartPLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Info: Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "UartPLL.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/UartPLL.v" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/uartpll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/uartpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartPLL_altpll " "Info: Found entity 1: UartPLL_altpll" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartPLL_altpll UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated " "Info: Elaborating entity \"UartPLL_altpll\" for hierarchy \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:inst14 " "Info: Elaborating entity \"core\" for hierarchy \"core:inst14\"" {  } { { "Block1.bdf" "inst14" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 584 376 528 744 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 core.v(29) " "Info (10662): Verilog HDL Assignment information at core.v(29): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 29 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 core.v(34) " "Info (10662): Verilog HDL Assignment information at core.v(34): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 34 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 core.v(39) " "Info (10662): Verilog HDL Assignment information at core.v(39): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 39 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 core.v(40) " "Info (10662): Verilog HDL Assignment information at core.v(40): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 40 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 core.v(45) " "Info (10662): Verilog HDL Assignment information at core.v(45): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 45 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 core.v(50) " "Info (10662): Verilog HDL Assignment information at core.v(50): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 50 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core.v(55) " "Warning (10230): Verilog HDL assignment warning at core.v(55): truncated value with size 32 to match size of target (4)" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 4 core.v(58) " "Info (10662): Verilog HDL Assignment information at core.v(58): truncated unsized constant literal with size 32 to size 4 with no loss of information" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 58 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 core.v(67) " "Info (10662): Verilog HDL Assignment information at core.v(67): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 67 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 core.v(69) " "Info (10662): Verilog HDL Assignment information at core.v(69): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 69 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 core.v(75) " "Info (10662): Verilog HDL Assignment information at core.v(75): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 75 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 core.v(77) " "Info (10662): Verilog HDL Assignment information at core.v(77): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 77 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 core.v(83) " "Info (10662): Verilog HDL Assignment information at core.v(83): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 83 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 core.v(85) " "Info (10662): Verilog HDL Assignment information at core.v(85): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 85 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 core.v(91) " "Info (10662): Verilog HDL Assignment information at core.v(91): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 91 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 core.v(93) " "Info (10662): Verilog HDL Assignment information at core.v(93): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 93 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputController OutputController:inst13 " "Info: Elaborating entity \"OutputController\" for hierarchy \"OutputController:inst13\"" {  } { { "Block1.bdf" "inst13" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 80 1664 1864 208 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 8 OutputConTroller.v(32) " "Warning (10230): Verilog HDL assignment warning at OutputConTroller.v(32): truncated value with size 128 to match size of target (8)" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 OutputConTroller.v(33) " "Warning (10230): Verilog HDL assignment warning at OutputConTroller.v(33): truncated value with size 32 to match size of target (5)" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 OutputConTroller.v(38) " "Info (10662): Verilog HDL Assignment information at OutputConTroller.v(38): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 38 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 OutputConTroller.v(47) " "Info (10662): Verilog HDL Assignment information at OutputConTroller.v(47): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 47 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 OutputConTroller.v(49) " "Info (10662): Verilog HDL Assignment information at OutputConTroller.v(49): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 49 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 OutputConTroller.v(67) " "Info (10662): Verilog HDL Assignment information at OutputConTroller.v(67): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 67 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 OutputConTroller.v(69) " "Info (10662): Verilog HDL Assignment information at OutputConTroller.v(69): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 69 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyUart MyUart:inst15 " "Info: Elaborating entity \"MyUart\" for hierarchy \"MyUart:inst15\"" {  } { { "Block1.bdf" "inst15" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 8 1992 2144 136 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 Myuart.v(14) " "Info (10662): Verilog HDL Assignment information at Myuart.v(14): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 14 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 8 Myuart.v(15) " "Info (10662): Verilog HDL Assignment information at Myuart.v(15): truncated unsized constant literal with size 32 to size 8 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 15 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Myuart.v(16) " "Info (10662): Verilog HDL Assignment information at Myuart.v(16): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 16 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Myuart.v(17) " "Info (10662): Verilog HDL Assignment information at Myuart.v(17): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 17 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 Myuart.v(29) " "Info (10662): Verilog HDL Assignment information at Myuart.v(29): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 29 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 Myuart.v(32) " "Warning (10271): Verilog HDL Case Statement warning at Myuart.v(32): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 32 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Myuart.v(32) " "Info (10662): Verilog HDL Assignment information at Myuart.v(32): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 32 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 Myuart.v(33) " "Warning (10271): Verilog HDL Case Statement warning at Myuart.v(33): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 33 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Myuart.v(33) " "Info (10662): Verilog HDL Assignment information at Myuart.v(33): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 33 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 Myuart.v(34) " "Warning (10271): Verilog HDL Case Statement warning at Myuart.v(34): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 34 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Myuart.v(34) " "Info (10662): Verilog HDL Assignment information at Myuart.v(34): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 34 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 Myuart.v(35) " "Warning (10271): Verilog HDL Case Statement warning at Myuart.v(35): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 35 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Myuart.v(35) " "Info (10662): Verilog HDL Assignment information at Myuart.v(35): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 35 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 Myuart.v(36) " "Warning (10271): Verilog HDL Case Statement warning at Myuart.v(36): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 36 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Myuart.v(36) " "Info (10662): Verilog HDL Assignment information at Myuart.v(36): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 36 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 Myuart.v(37) " "Warning (10271): Verilog HDL Case Statement warning at Myuart.v(37): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 37 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Myuart.v(37) " "Info (10662): Verilog HDL Assignment information at Myuart.v(37): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 37 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 Myuart.v(38) " "Warning (10271): Verilog HDL Case Statement warning at Myuart.v(38): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 38 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Myuart.v(38) " "Info (10662): Verilog HDL Assignment information at Myuart.v(38): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 38 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 5 Myuart.v(39) " "Warning (10271): Verilog HDL Case Statement warning at Myuart.v(39): size of case item expression (32) exceeds the size of the case expression (5)" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 39 0 0 } }  } 0 10271 "Verilog HDL Case Statement warning at %3!s!: size of case item expression (%1!d!) exceeds the size of the case expression (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Myuart.v(39) " "Info (10662): Verilog HDL Assignment information at Myuart.v(39): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 39 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 Myuart.v(44) " "Info (10662): Verilog HDL Assignment information at Myuart.v(44): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 44 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Myuart.v(46) " "Warning (10230): Verilog HDL assignment warning at Myuart.v(46): truncated value with size 32 to match size of target (5)" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Myuart.v(49) " "Info (10662): Verilog HDL Assignment information at Myuart.v(49): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 49 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 Myuart.v(50) " "Info (10662): Verilog HDL Assignment information at Myuart.v(50): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 50 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Myuart.v(56) " "Info (10662): Verilog HDL Assignment information at Myuart.v(56): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 56 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Myuart.v(58) " "Info (10662): Verilog HDL Assignment information at Myuart.v(58): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 58 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TrigClrDelay TrigClrDelay:inst25 " "Info: Elaborating entity \"TrigClrDelay\" for hierarchy \"TrigClrDelay:inst25\"" {  } { { "Block1.bdf" "inst25" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 528 1416 1568 688 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 12 trigclrdelay.v(16) " "Info (10662): Verilog HDL Assignment information at trigclrdelay.v(16): truncated unsized constant literal with size 32 to size 12 with no loss of information" {  } { { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 16 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 trigclrdelay.v(28) " "Warning (10230): Verilog HDL assignment warning at trigclrdelay.v(28): truncated value with size 32 to match size of target (4)" {  } { { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 trigclrdelay.v(38) " "Warning (10230): Verilog HDL assignment warning at trigclrdelay.v(38): truncated value with size 32 to match size of target (12)" {  } { { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 12 trigclrdelay.v(46) " "Info (10662): Verilog HDL Assignment information at trigclrdelay.v(46): truncated unsized constant literal with size 32 to size 12 with no loss of information" {  } { { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 46 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 trigclrdelay.v(51) " "Info (10662): Verilog HDL Assignment information at trigclrdelay.v(51): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 51 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 trigclrdelay.v(53) " "Info (10662): Verilog HDL Assignment information at trigclrdelay.v(53): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 53 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16Trig 16Trig:inst4 " "Info: Elaborating entity \"16Trig\" for hierarchy \"16Trig:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 616 1120 1280 872 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QTrig 16Trig:inst4\|QTrig:inst7 " "Info: Elaborating entity \"QTrig\" for hierarchy \"16Trig:inst4\|QTrig:inst7\"" {  } { { "16Trig.bdf" "inst7" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/16Trig.bdf" { { 152 432 592 344 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig 16Trig:inst4\|QTrig:inst7\|trig:inst " "Info: Elaborating entity \"trig\" for hierarchy \"16Trig:inst4\|QTrig:inst7\|trig:inst\"" {  } { { "QTrig.bdf" "inst" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/QTrig.bdf" { { 8 248 392 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Trig.v(42) " "Info (10662): Verilog HDL Assignment information at Trig.v(42): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Trig.v" 42 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Trig.v(47) " "Info (10662): Verilog HDL Assignment information at Trig.v(47): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Trig.v" 47 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Trig.v(49) " "Info (10662): Verilog HDL Assignment information at Trig.v(49): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Trig.v" 49 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 Trig.v(53) " "Info (10662): Verilog HDL Assignment information at Trig.v(53): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "Trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Trig.v" 53 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input wCMD\[2\] Trig.v(19) " "Warning (10862): input port \"wCMD\[2\]\" at Trig.v(19) has no fan-out" {  } { { "Trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Trig.v" 19 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode24 16Trig:inst4\|QTrig:inst7\|Decode24:inst4 " "Info: Elaborating entity \"Decode24\" for hierarchy \"16Trig:inst4\|QTrig:inst7\|Decode24:inst4\"" {  } { { "QTrig.bdf" "inst4" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/QTrig.bdf" { { -112 248 376 0 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode 16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "Decode24.v" "lpm_decode_component" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode24.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "Decode24.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode24.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Info: Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Decode24.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode24.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cdi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_cdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cdi " "Info: Found entity 1: decode_cdi" {  } { { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cdi 16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated " "Info: Elaborating entity \"decode_cdi\" for hierarchy \"16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:inst28 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:inst28\"" {  } { { "Block1.bdf" "inst28" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 936 40 200 1032 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_SW LED_SW:inst17 " "Info: Elaborating entity \"LED_SW\" for hierarchy \"LED_SW:inst17\"" {  } { { "Block1.bdf" "inst17" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 288 1144 1240 512 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKD16 CLKD16:inst21 " "Info: Elaborating entity \"CLKD16\" for hierarchy \"CLKD16:inst21\"" {  } { { "Block1.bdf" "inst21" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 56 1152 1272 152 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CLKD16.v(29) " "Warning (10230): Verilog HDL assignment warning at CLKD16.v(29): truncated value with size 32 to match size of target (3)" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomSeq RandomSeq:inst8 " "Info: Elaborating entity \"RandomSeq\" for hierarchy \"RandomSeq:inst8\"" {  } { { "Block1.bdf" "inst8" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TestOutput RandomSeq:inst8\|TestOutput:inst4 " "Info: Elaborating entity \"TestOutput\" for hierarchy \"RandomSeq:inst8\|TestOutput:inst4\"" {  } { { "RandomSeq.bdf" "inst4" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -104 432 560 -8 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "randomplls.v 1 1 " "Warning: Using design file randomplls.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RandomPLLs " "Info: Found entity 1: RandomPLLs" {  } { { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomPLLs RandomSeq:inst8\|RandomPLLs:inst " "Info: Elaborating entity \"RandomPLLs\" for hierarchy \"RandomSeq:inst8\|RandomPLLs:inst\"" {  } { { "RandomSeq.bdf" "inst" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\"" {  } { { "randomplls.v" "altpll_component" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\"" {  } { { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component " "Info: Instantiated megafunction \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Info: Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Info: Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 500000 " "Info: Parameter \"clk1_phase_shift\" = \"500000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 20000 " "Info: Parameter \"clk2_divide_by\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 20 " "Info: Parameter \"clk3_divide_by\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Info: Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Info: Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK3 " "Info: Parameter \"compensate_clock\" = \"CLK3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=RandomPLLs " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=RandomPLLs\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Info: Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Info: Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/randomplls_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/randomplls_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 RandomPLLs_altpll " "Info: Found entity 1: RandomPLLs_altpll" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomPLLs_altpll RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated " "Info: Elaborating entity \"RandomPLLs_altpll\" for hierarchy \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "data lpm_mux_component 4 8 " "Warning (12010): Port \"data\" on the entity instantiation of \"lpm_mux_component\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "altpll_reconfig_TOP/rom_muxer.v" "lpm_mux_component" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_muxer.v" 73 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "sel lpm_mux_component 2 3 " "Warning (12010): Port \"sel\" on the entity instantiation of \"lpm_mux_component\" is connected to a signal of width 2. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "altpll_reconfig_TOP/rom_muxer.v" "lpm_mux_component" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_muxer.v" 73 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "TrigClrDelay:inst25\|tdelay\[11\] data_in GND " "Warning (14130): Reduced register \"TrigClrDelay:inst25\|tdelay\[11\]\" with stuck data_in port to stuck value GND" {  } { { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 19 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|counter_param_latch_reg\[2\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|counter_param_latch_reg\[2\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 529 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|counter_param_latch_reg\[1\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|counter_param_latch_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 529 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|counter_param_latch_reg\[0\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|counter_param_latch_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 529 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|counter_type_latch_reg\[3\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|counter_type_latch_reg\[3\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 536 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|counter_type_latch_reg\[2\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|counter_type_latch_reg\[2\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 536 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|counter_type_latch_reg\[1\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|counter_type_latch_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 536 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|counter_type_latch_reg\[0\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|counter_type_latch_reg\[0\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 536 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data8\[0\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data8\[0\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 606 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data9\[0\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data9\[0\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 613 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data10\[0\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data10\[0\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 620 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data11\[0\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data11\[0\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 627 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data12\[0\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data12\[0\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 634 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data13\[0\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data13\[0\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 641 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data14\[0\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data14\[0\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 648 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data15\[0\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data15\[0\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 655 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data16\[0\] data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data16\[0\]\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 662 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_init_nominal_state data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_init_nominal_state\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 167 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_init_state data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_init_state\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 169 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_first_nominal_state data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_first_nominal_state\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 163 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_first_state data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_first_state\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 165 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|write_init_nominal_state data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|write_init_nominal_state\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 224 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|write_init_state data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|write_init_state\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 226 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Warning: Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_Reconfig_TOP:inst\|the_pll:inst8\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Warning (14320): Synthesized away node \"PLL_Reconfig_TOP:inst\|the_pll:inst8\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 110 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "altpll_reconfig_TOP/the_pll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/the_pll.v" 138 0 0 } } { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { { 112 1104 1440 328 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 136 232 456 296 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_Reconfig_TOP:inst\|rom_4:inst7\|altsyncram:altsyncram_component\|altsyncram_iba1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"PLL_Reconfig_TOP:inst\|rom_4:inst7\|altsyncram:altsyncram_component\|altsyncram_iba1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_iba1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_iba1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altpll_reconfig_TOP/rom_4.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_4.v" 76 0 0 } } { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { { 344 824 1040 480 "inst7" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 136 232 456 296 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_Reconfig_TOP:inst\|rom_3:inst6\|altsyncram:altsyncram_component\|altsyncram_uca1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"PLL_Reconfig_TOP:inst\|rom_3:inst6\|altsyncram:altsyncram_component\|altsyncram_uca1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_uca1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_uca1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altpll_reconfig_TOP/rom_3.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_3.v" 76 0 0 } } { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { { 344 600 816 480 "inst6" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 136 232 456 296 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_Reconfig_TOP:inst\|rom_2:inst5\|altsyncram:altsyncram_component\|altsyncram_vca1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"PLL_Reconfig_TOP:inst\|rom_2:inst5\|altsyncram:altsyncram_component\|altsyncram_vca1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_vca1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_vca1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altpll_reconfig_TOP/rom_2.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_2.v" 76 0 0 } } { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { { 344 376 592 480 "inst5" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 136 232 456 296 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL_Reconfig_TOP:inst\|rom_1:inst4\|altsyncram:altsyncram_component\|altsyncram_2da1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"PLL_Reconfig_TOP:inst\|rom_1:inst4\|altsyncram:altsyncram_component\|altsyncram_2da1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2da1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_2da1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altpll_reconfig_TOP/rom_1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/rom_1.v" 76 0 0 } } { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { { 344 152 368 480 "inst4" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 136 232 456 296 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WSUTIL_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TAN" "" "Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" {  } {  } 0 0 "Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component\|altsyncram_2da1:auto_generated\|rden_a_store PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\|altsyncram_iba1:auto_generated\|rden_a_store " "Info (13350): Duplicate register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_1:u4\|altsyncram:altsyncram_component\|altsyncram_2da1:auto_generated\|rden_a_store\" merged to single register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\|altsyncram_iba1:auto_generated\|rden_a_store\"" {  } { { "db/altsyncram_2da1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_2da1.tdf" 35 2 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_REG_INFO" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component\|altsyncram_vca1:auto_generated\|rden_a_store PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\|altsyncram_iba1:auto_generated\|rden_a_store " "Info (13350): Duplicate register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_2:u5\|altsyncram:altsyncram_component\|altsyncram_vca1:auto_generated\|rden_a_store\" merged to single register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\|altsyncram_iba1:auto_generated\|rden_a_store\"" {  } { { "db/altsyncram_vca1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_vca1.tdf" 35 2 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_REG_INFO" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component\|altsyncram_uca1:auto_generated\|rden_a_store PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\|altsyncram_iba1:auto_generated\|rden_a_store " "Info (13350): Duplicate register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_3:u6\|altsyncram:altsyncram_component\|altsyncram_uca1:auto_generated\|rden_a_store\" merged to single register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|rom_4:u7\|altsyncram:altsyncram_component\|altsyncram_iba1:auto_generated\|rden_a_store\"" {  } { { "db/altsyncram_uca1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_uca1.tdf" 35 2 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_REG_INFO" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|write_data_state PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_data_nominal_state " "Info (13350): Duplicate register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|write_data_state\" merged to single register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_data_nominal_state\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 222 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_REG_INFO" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|write_nominal_state PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_data_nominal_state " "Info (13350): Duplicate register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|write_nominal_state\" merged to single register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_data_nominal_state\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 228 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_REG_INFO" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_data_state PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_data_nominal_state " "Info (13350): Duplicate register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_data_state\" merged to single register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_data_nominal_state\"" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 161 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "MyRx:inst1\|state\[3\] data_in GND " "Warning (14130): Reduced register \"MyRx:inst1\|state\[3\]\" with stuck data_in port to stuck value GND" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 14 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_data_nominal_state data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_data_nominal_state\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 159 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_last_nominal_state data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_last_nominal_state\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 171 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_last_state data_in GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|read_last_state\" with stuck data_in port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 173 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[4\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[4\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_pij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_pij.tdf" 59 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[4\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[4\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/cntr_pij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_pij.tdf" 59 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[3\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[3\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_pij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_pij.tdf" 59 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[3\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[3\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/cntr_pij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_pij.tdf" 59 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[2\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[2\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_pij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_pij.tdf" 59 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[2\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[2\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/cntr_pij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_pij.tdf" 59 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[1\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[1\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_pij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_pij.tdf" 59 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[1\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[1\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/cntr_pij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_pij.tdf" 59 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[0\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_pij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_pij.tdf" 59 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr3\|cntr_pij:auto_generated\|counter_reg_bit\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "db/cntr_pij.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_pij.tdf" 59 17 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[7\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[7\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_30l.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_30l.tdf" 74 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[6\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[6\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_30l.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_30l.tdf" 74 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[5\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[5\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_30l.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_30l.tdf" 74 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[4\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[4\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_30l.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_30l.tdf" 74 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[3\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[3\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_30l.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_30l.tdf" 74 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[2\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[2\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_30l.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_30l.tdf" 74 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[1\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[1\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_30l.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_30l.tdf" 74 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|lpm_counter:cntr1\|cntr_30l:auto_generated\|counter_reg_bit\[0\]\" register due to stuck clock or clock enable" {  } { { "db/cntr_30l.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_30l.tdf" 74 17 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg17\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg17\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 976 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg17\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg17\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 976 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg0\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg0\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 823 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg0\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg0\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 823 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg1\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg1\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 832 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg1\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg1\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 832 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg2\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg2\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 841 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg2\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg2\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 841 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg3\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg3\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 850 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg3\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg3\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 850 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg4\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg4\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 859 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg4\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg4\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 859 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg5\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg5\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 868 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg5\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg5\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 868 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg6\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg6\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 877 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg6\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg6\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 877 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg7\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg7\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 886 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg7\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg7\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 886 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg8\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg8\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 895 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg8\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg8\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 895 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg9\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg9\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 904 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg9\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg9\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 904 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg10\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg10\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 913 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg10\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg10\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 913 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg11\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg11\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 922 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg11\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg11\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 922 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg12\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg12\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 931 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg12\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg12\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 931 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg13\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg13\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 940 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg13\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg13\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 940 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg14\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg14\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 949 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg14\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg14\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 949 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg15\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg15\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 958 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg15\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg15\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 958 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg16\[0\] " "Warning (14110): No clock transition on \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg16\[0\]\" register due to stuck clock or clock enable" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 967 -1 0 } }  } 0 14110 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg16\[0\] clock_enable GND " "Warning (14130): Reduced register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|shift_reg16\[0\]\" with stuck clock_enable port to stuck value GND" {  } { { "altpll_reconfig_TOP/pll_reconfig_circuit.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/pll_reconfig_circuit.v" 967 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "AllStore:inst2\|21mux:inst16\|5~synth " "Warning: Found clock multiplexer AllStore:inst2\|21mux:inst16\|5~synth" {  } { { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|Block1\|PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\|state " "Info: State machine \"\|Block1\|PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\|state\" will be implemented as a safe state machine." {  } { { "altpll_reconfig_TOP/control_sm.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/control_sm.v" 24 -1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "core:inst14\|state\[0\] data_in GND " "Warning (14130): Reduced register \"core:inst14\|state\[0\]\" with stuck data_in port to stuck value GND" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 -1}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Info: Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ALTSYNCRAM 512 " "Info: Converted the following logical RAM block \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ALTSYNCRAM\" slices to smaller maximum block depth of 512" { { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a48 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a48\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1575 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a40 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a40\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1319 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a32 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1063 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a56 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a56\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1831 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a72 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a72\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2343 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a80 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a80\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2599 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a64 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a64\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2087 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a88 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a88\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2855 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a8 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 295 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a16 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 551 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a0 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 39 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a24 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 807 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a112 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a112\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3623 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a104 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a104\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3367 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a96 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a96\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3111 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a120 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a120\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3879 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a51 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a51\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1671 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a83 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a83\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2695 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a19 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 647 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a115 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a115\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3719 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a75 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a75\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2439 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a43 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a43\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1415 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a11 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 391 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a107 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a107\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3463 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a35 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1159 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a67 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a67\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2183 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a3 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 135 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a99 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a99\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3207 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a91 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a91\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2951 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a59 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a59\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1927 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a27 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 903 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a123 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a123\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3975 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a41 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a41\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1351 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a73 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a73\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2375 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a9 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 327 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a105 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a105\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3399 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a81 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a81\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2631 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a49 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a49\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1607 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a17 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 583 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a113 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a113\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3655 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a65 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a65\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2119 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a33 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1095 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a1 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 71 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a97 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a97\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3143 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a57 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a57\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1863 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a89 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a89\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2887 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a25 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 839 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a121 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a121\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3911 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a82 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a82\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2663 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a74 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a74\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2407 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a66 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a66\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2151 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a90 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a90\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2919 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a42 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a42\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1383 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a50 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a50\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1639 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a34 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1127 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a58 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a58\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1895 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a18 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 615 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a10 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 359 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a2 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 103 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a26 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 871 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a106 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a106\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3431 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a114 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a114\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3687 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a98 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a98\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3175 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a122 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a122\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3943 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a52 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a52\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1703 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a44 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a44\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1447 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a36 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a36\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1191 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a60 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a60\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1959 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a76 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a76\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2471 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a84 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a84\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2727 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a68 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a68\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2215 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a92 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a92\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2983 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a12 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 423 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a20 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 679 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a4 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 167 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a28 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 935 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a116 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a116\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3751 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a108 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a108\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3495 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a100 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a100\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3239 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a124 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a124\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 4007 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a55 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a55\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1799 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a87 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a87\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2823 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a23 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 775 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a119 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a119\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3847 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a79 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a79\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2567 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a47 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a47\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1543 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a15 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 519 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a111 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a111\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3591 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a39 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a39\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1287 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a71 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a71\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2311 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a7 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 263 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a103 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a103\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3335 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a95 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a95\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3079 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a63 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a63\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2055 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a31 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1031 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a127 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a127\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 4103 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a45 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a45\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1479 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a77 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a77\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2503 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a13 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 455 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a109 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a109\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3527 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a85 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a85\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2759 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a53 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a53\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1735 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a21 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 711 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a117 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a117\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3783 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a69 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a69\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2247 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a37 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a37\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1223 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a5 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 199 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a101 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a101\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3271 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a61 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a61\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1991 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a93 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a93\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3015 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a29 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 967 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a125 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a125\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 4039 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a86 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a86\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2791 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a78 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a78\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2535 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a70 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a70\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2279 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a94 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a94\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3047 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a46 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a46\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1511 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a54 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a54\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1767 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a38 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a38\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 1255 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a62 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a62\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 2023 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a22 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 743 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a14 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 487 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a6 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 231 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a30 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 999 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a110 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a110\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3559 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a118 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a118\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3815 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a102 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a102\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 3303 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IBAL_BAL_RAM_SLICE" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a126 " "Info: RAM block slice \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|ram_block1a126\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 4071 2 0 } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 46 2 0 } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "FIFO.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/FIFO.v" 89 0 0 } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 176 1112 1272 336 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 344 304 512 536 "inst2" "" } } } }  } 0 0 "RAM block slice \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "" 0 -1}  } {  } 0 0 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0 " "Info: Elaborated megafunction instantiation \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\"" {  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 39 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0 " "Info: Instantiated megafunction \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Info: Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Info: Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Info: Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Info: Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Info: Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Info: Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Info: Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B UNUSED " "Info: Parameter \"INDATA_REG_B\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Info: Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Info: Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Info: Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info: Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Info: Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Info: Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Info: Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Info: Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Info: Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Info: Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Info: Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_B " "Info: Parameter \"INIT_FILE_LAYOUT\" = \"PORT_B\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 512 " "Info: Parameter \"MAXIMUM_DEPTH\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Info: Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Info: Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Info: Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Info: Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Info: Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B BYPASS " "Info: Parameter \"CLOCK_ENABLE_CORE_B\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_WITH_NBE_READ " "Info: Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_WITH_NBE_READ " "Info: Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_ECC_STATUS NORMAL " "Info: Parameter \"CLOCK_ENABLE_ECC_STATUS\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_t1g1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_t1g1.tdf" 39 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sch3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sch3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sch3 " "Info: Found entity 1: altsyncram_sch3" {  } { { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Info: Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_dra.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0pb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0pb " "Info: Found entity 1: mux_0pb" {  } { { "db/mux_0pb.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/mux_0pb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 78 " "Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 78 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 0 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 57 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0_DP GND " "Warning (13410): Pin \"HEX0_DP\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 976 312 488 992 "HEX0_DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[6\] GND " "Warning (13410): Pin \"LED\[6\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[4\] VCC " "Warning (13410): Pin \"LED\[4\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[3\] GND " "Warning (13410): Pin \"LED\[3\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "core:inst14\|state\[3\] High " "Critical Warning (18010): Register core:inst14\|state\[3\] will power up to High" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OutputController:inst13\|tIndex\[4\] Low " "Critical Warning (18010): Register OutputController:inst13\|tIndex\[4\] will power up to Low" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OutputController:inst13\|tIndex\[1\] Low " "Critical Warning (18010): Register OutputController:inst13\|tIndex\[1\] will power up to Low" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OutputController:inst13\|tIndex\[2\] Low " "Critical Warning (18010): Register OutputController:inst13\|tIndex\[2\] will power up to Low" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "OutputController:inst13\|tIndex\[3\] Low " "Critical Warning (18010): Register OutputController:inst13\|tIndex\[3\] will power up to Low" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 17 " "Info: 17 registers lost all their fanouts during netlist optimizations. The first 17 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|rom_4:inst7\|altsyncram:altsyncram_component\|altsyncram_iba1:auto_generated\|rden_a_store " "Info: Register \"PLL_Reconfig_TOP:inst\|rom_4:inst7\|altsyncram:altsyncram_component\|altsyncram_iba1:auto_generated\|rden_a_store\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|rom_3:inst6\|altsyncram:altsyncram_component\|altsyncram_uca1:auto_generated\|rden_a_store " "Info: Register \"PLL_Reconfig_TOP:inst\|rom_3:inst6\|altsyncram:altsyncram_component\|altsyncram_uca1:auto_generated\|rden_a_store\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|rom_2:inst5\|altsyncram:altsyncram_component\|altsyncram_vca1:auto_generated\|rden_a_store " "Info: Register \"PLL_Reconfig_TOP:inst\|rom_2:inst5\|altsyncram:altsyncram_component\|altsyncram_vca1:auto_generated\|rden_a_store\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|rom_1:inst4\|altsyncram:altsyncram_component\|altsyncram_2da1:auto_generated\|rden_a_store " "Info: Register \"PLL_Reconfig_TOP:inst\|rom_1:inst4\|altsyncram:altsyncram_component\|altsyncram_2da1:auto_generated\|rden_a_store\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data17\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data17\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data7\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data7\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data6\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data6\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data5\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data5\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data4\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data4\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data3\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data3\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data2\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data1\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data0\[0\] " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|nominal_data0\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\|state~4 " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\|state~5 " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\|state~6 " "Info: Register \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|control_sm:u12\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|wren_a_store " "Info: Register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|wren_a_store\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_DID_REM_USR_WIRE" "" "Info: Removed the following redundant logic cells" { { "Info" "ISCL_SCL_CELL_NAME" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|cuda_combout_wire\[0\] " "Info (17048): Logic cell \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|cuda_combout_wire\[0\]\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|cuda_combout_wire\[1\] " "Info (17048): Logic cell \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|cuda_combout_wire\[1\]\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|cuda_combout_wire\[2\] " "Info (17048): Logic cell \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|cuda_combout_wire\[2\]\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed the following redundant logic cells" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 CLK\[3\] clk3_multiply_by clk3_divide_by " "Warning: PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "altpll_reconfig_TOP/the_pll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/the_pll.v" 138 0 0 } } { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/altpll_reconfig_rom.v" 84 0 0 } } { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { { 72 400 784 328 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 136 232 456 296 "inst" "" } } } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 compensate_clock clock3 CLK\[3\] " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock3 but port CLK\[3\] is not connected" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } }  } 0 0 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 CLK\[3\] clk3_multiply_by clk3_divide_by " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } }  } 0 0 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1850 " "Info: Implemented 1850 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Info: Implemented 85 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1222 " "Info: Implemented 1222 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "517 " "Info: Implemented 517 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Info: Implemented 3 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 12:55:05 2011 " "Info: Processing ended: Sat Nov 12 12:55:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 12:55:06 2011 " "Info: Processing started: Sat Nov 12 12:55:06 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Default EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"DE0_Default\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_YGR_PLL_SET_PLL_COMPENSATE" "CLKUN CLK\[4\] PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 " "Info: Compensating output pin \"CLKUN\", which is fed by CLK\[4\] port of PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1\"" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 296 632 808 312 "CLKUN" "" } { 216 456 512 232 "CLKUN" "" } } } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "altpll_reconfig_TOP/the_pll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/the_pll.v" 138 0 0 } } { "altpll_reconfig_TOP/altpll_reconfig_rom.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/altpll_reconfig_rom.v" 84 0 0 } } { "altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/altpll_reconfig_TOP/PLL_Reconfig_TOP.bdf" { { 72 400 784 328 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 136 232 456 296 "inst" "" } } } }  } 0 0 "Compensating output pin \"%1!s!\", which is fed by %2!s! port of PLL \"%3!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Info: Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 5 1 180 2000 " "Info: Implementing clock multiplication of 5, clock division of 1, and phase shift of 180 degrees (2000 ps) for PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 5 4 0 0 " "Info: Implementing clock multiplication of 5, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] 20 7 0 0 " "Info: Implementing clock multiplication of 20, clock division of 7, and phase shift of 0 degrees (0 ps) for PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 110 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_MISMATCH" "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/NewPLL_500MSPS.mif PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 " "Warning: The contents of the scan chain Memory Initialization File Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/NewPLL_500MSPS.mif for PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1\" do not match the initial state of the scan chain for the PLL" { { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "clk3 Counter Bypass " "Warning: The value for the clk3 Counter Bypass parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file Not Bypassed " "Info: The value in the parameter value source scan chain initialization file: Not Bypassed" {  } {  } 0 0 "The value in the parameter value source %1!s!: %2!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node Bypassed " "Info: The value in the parameter value source PLL node: Bypassed" {  } {  } 0 0 "The value in the parameter value source %1!s!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "clk3 Counter High Count " "Warning: The value for the clk3 Counter High Count parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file 8 " "Info: The value in the parameter value source scan chain initialization file: 8" {  } {  } 0 0 "The value in the parameter value source %1!s!: %2!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node 0 " "Info: The value in the parameter value source PLL node: 0" {  } {  } 0 0 "The value in the parameter value source %1!s!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_MISMATCH" "clk3 Counter Low Count " "Warning: The value for the clk3 Counter Low Count parameter does not match the value of the initial state of the scan chain for the PLL" { { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "scan chain initialization file 8 " "Info: The value in the parameter value source scan chain initialization file: 8" {  } {  } 0 0 "The value in the parameter value source %1!s!: %2!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SCAN_MIF_FILE_PARAMETER_VALUE" "PLL node 0 " "Info: The value in the parameter value source PLL node: 0" {  } {  } 0 0 "The value in the parameter value source %1!s!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The value for the %1!s! parameter does not match the value of the initial state of the scan chain for the PLL" 0 0 "" 0 -1}  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 110 -1 0 } }  } 0 0 "The contents of the scan chain Memory Initialization File %1!s! for PLL \"%2!s!\" do not match the initial state of the scan chain for the PLL" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 434 0 0 " "Info: Implementing clock multiplication of 1, clock division of 434, and phase shift of 0 degrees (0 ps) for UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2 217 0 0 " "Info: Implementing clock multiplication of 2, clock division of 217, and phase shift of 0 degrees (0 ps) for UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clock0 " "Warning: Compensate clock of PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" has been set to clock0" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 80 -1 0 } }  } 0 0 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Info: Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 1 50 180 500000 " "Info: Implementing clock multiplication of 1, clock division of 50, and phase shift of 180 degrees (500000 ps) for RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 1 20000 0 0 " "Info: Implementing clock multiplication of 1, clock division of 20000, and phase shift of 0 degrees (0 ps) for RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 15512 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 15514 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 15516 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 15518 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 15520 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 108 " "Critical Warning: No exact pin location assignment(s) for 26 pins of 108 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EN_FIFO " "Info: Pin EN_FIFO not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { EN_FIFO } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN_FIFO" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 432 592 768 448 "EN_FIFO" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_FIFO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1142 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[10\] " "Info: Pin Wrusedw0\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[10] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[10\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1049 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[9\] " "Info: Pin Wrusedw0\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[9] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[9\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1050 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[8\] " "Info: Pin Wrusedw0\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[8] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[8\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1051 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[7\] " "Info: Pin Wrusedw0\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[7] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[7\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1052 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[6\] " "Info: Pin Wrusedw0\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[6] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[6\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1053 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[5\] " "Info: Pin Wrusedw0\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[5] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[5\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1054 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[4\] " "Info: Pin Wrusedw0\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[4] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[4\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1055 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[3\] " "Info: Pin Wrusedw0\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[3] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[3\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1056 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[2\] " "Info: Pin Wrusedw0\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[2] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[2\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1057 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[1\] " "Info: Pin Wrusedw0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[1] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[1\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1058 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wrusedw0\[0\] " "Info: Pin Wrusedw0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Wrusedw0[0] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wrusedw0\[0\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wrusedw0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1059 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addEN " "Info: Pin addEN not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { addEN } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "addEN" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 336 2232 2408 352 "addEN" "" } { 664 1056 1120 680 "adden" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { addEN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1151 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TrigEN_CMD " "Info: Pin TrigEN_CMD not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TrigEN_CMD } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrigEN_CMD" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 368 2232 2408 384 "TrigEN_CMD" "" } { 760 1056 1127 776 "TrigEN_CMD" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrigEN_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1153 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SetInit " "Info: Pin SetInit not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SetInit } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SetInit" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 352 2232 2408 368 "SetInit" "" } { 792 1056 1120 808 "SetInit" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetInit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1155 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SetTrigTime " "Info: Pin SetTrigTime not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SetTrigTime } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SetTrigTime" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 384 2232 2408 400 "SetTrigTime" "" } { 624 1360 1425 640 "SetTrigTime" "" } { 376 2168 2243 392 "SetTrigTime" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetTrigTime } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1156 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKUN " "Info: Pin CLKUN not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLKUN } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKUN" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 296 632 808 312 "CLKUN" "" } { 216 456 512 232 "CLKUN" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKUN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1167 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PLLbusy " "Info: Pin PLLbusy not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { PLLbusy } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLLbusy" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 312 632 808 328 "PLLbusy" "" } { 248 456 512 264 "PLLbusy" "" } { 304 1080 1144 320 "PLLbusy" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLLbusy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[7\] " "Info: Pin TX_DATAOUT\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[7] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[7\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1134 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[6\] " "Info: Pin TX_DATAOUT\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[6] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[6\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1135 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[5\] " "Info: Pin TX_DATAOUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[5] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[5\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1136 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[4\] " "Info: Pin TX_DATAOUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[4] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[4\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1137 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[3\] " "Info: Pin TX_DATAOUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[3] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[3\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1138 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[2\] " "Info: Pin TX_DATAOUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[2] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[2\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1139 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[1\] " "Info: Pin TX_DATAOUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[1] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[1\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1140 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TX_DATAOUT\[0\] " "Info: Pin TX_DATAOUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TX_DATAOUT[0] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TX_DATAOUT\[0\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX_DATAOUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1141 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 " "Warning: The input ports of the PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 and the PLL PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 ARESET " "Warning: PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 and PLL PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0} { 0 { 0 ""} 0 843 3016 4146 0}  }  } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 FBIN " "Warning: PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 and PLL PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 have different input signals for input port FBIN" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0} { 0 { 0 ""} 0 843 3016 4146 0}  }  } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 SCANDATA " "Warning: PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 and PLL PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 have different input signals for input port SCANDATA" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0} { 0 { 0 ""} 0 843 3016 4146 0}  }  } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 SCANCLK " "Warning: PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 and PLL PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 have different input signals for input port SCANCLK" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0} { 0 { 0 ""} 0 843 3016 4146 0}  }  } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 SCANCLKENA " "Warning: PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 and PLL PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 have different input signals for input port SCANCLKENA" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0} { 0 { 0 ""} 0 843 3016 4146 0}  }  } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 CONFIGUPDATE " "Warning: PLL UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 and PLL PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 have different input signals for input port CONFIGUPDATE" {  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0} { 0 { 0 ""} 0 843 3016 4146 0}  }  } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1}  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0} { 0 { 0 ""} 0 843 3016 4146 0}  }  } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 0 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "TestOut\[11\] RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 3.3-V LVTTL 8mA 0 -0 MHz 250 MHz " "Critical Warning: Output pin \"TestOut\[11\]\" (external output clock of PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVTTL, has current strength 8mA, output load 0pF, and output clock frequency of -0 MHz, but target device can support only maximum output clock frequency of 250 MHz for this combination of I/O standard, current strength and load" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0} { 0 { 0 ""} 0 1122 3016 4146 0}  }  } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TestOut\[11\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[11] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[11] } } }  } 1 0 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "TestOut\[10\] RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 3.3-V LVTTL 8mA 0 -0 MHz 250 MHz " "Critical Warning: Output pin \"TestOut\[10\]\" (external output clock of PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVTTL, has current strength 8mA, output load 0pF, and output clock frequency of -0 MHz, but target device can support only maximum output clock frequency of 250 MHz for this combination of I/O standard, current strength and load" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0} { 0 { 0 ""} 0 1123 3016 4146 0}  }  } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TestOut\[10\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[10] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[10] } } }  } 1 0 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "TestOut\[9\] RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 3.3-V LVTTL 8mA 0 -0 MHz 250 MHz " "Critical Warning: Output pin \"TestOut\[9\]\" (external output clock of PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVTTL, has current strength 8mA, output load 0pF, and output clock frequency of -0 MHz, but target device can support only maximum output clock frequency of 250 MHz for this combination of I/O standard, current strength and load" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0} { 0 { 0 ""} 0 1124 3016 4146 0}  }  } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TestOut\[9\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[9] } } }  } 1 0 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "TestOut\[8\] RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 3.3-V LVTTL 8mA 0 -0 MHz 250 MHz " "Critical Warning: Output pin \"TestOut\[8\]\" (external output clock of PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVTTL, has current strength 8mA, output load 0pF, and output clock frequency of -0 MHz, but target device can support only maximum output clock frequency of 250 MHz for this combination of I/O standard, current strength and load" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0} { 0 { 0 ""} 0 1125 3016 4146 0}  }  } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TestOut\[8\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TestOut[8] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TestOut[8] } } }  } 1 0 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1 0 Pin_G21 " "Critical Warning: PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_G21\"" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -88 216 472 88 "inst19" "" } } } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0}  }  } }  } 1 0 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKIN~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node CLKIN~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:inst14\|ENWFIFO " "Info: Destination node core:inst14\|ENWFIFO" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ENWFIFO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 521 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 15490 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_2) " "Info: Automatically promoted node PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 843 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_2) " "Info: Automatically promoted node PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 843 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2) " "Info: Automatically promoted node PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 843 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C0 of PLL_2) " "Info: Automatically promoted node PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL2E0 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 843 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Info: Automatically promoted node RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3) " "Info: Automatically promoted node RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_3) " "Info: Automatically promoted node RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Info: Automatically promoted node UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_4) " "Info: Automatically promoted node UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 80 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AllStore:inst2\|21mux:inst16\|5  " "Info: Automatically promoted node AllStore:inst2\|21mux:inst16\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1587 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MyUart:inst15\|RdCLK  " "Info: Automatically promoted node MyUart:inst15\|RdCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputController:inst13\|RD " "Info: Destination node OutputController:inst13\|RD" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 12 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputController:inst13|RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 503 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyUart:inst15|RdCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 352 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MyRx:inst1\|DataReady  " "Info: Automatically promoted node MyRx:inst1\|DataReady " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decode:inst3\|SetTrigTime " "Info: Destination node Decode:inst3\|SetTrigTime" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 14 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|SetTrigTime } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 615 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decode:inst3\|SoftReload " "Info: Destination node Decode:inst3\|SoftReload" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 16 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|SoftReload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 616 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyRx:inst1|DataReady } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 590 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decode:inst3\|SetTrigTime  " "Info: Automatically promoted node Decode:inst3\|SetTrigTime " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Decode:inst3\|SetTrigTime~0 " "Info: Destination node Decode:inst3\|SetTrigTime~0" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 14 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|SetTrigTime~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3250 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SetTrigTime~output " "Info: Destination node SetTrigTime~output" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 384 2232 2408 400 "SetTrigTime" "" } { 624 1360 1425 640 "SetTrigTime" "" } { 376 2168 2243 392 "SetTrigTime" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetTrigTime~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 15418 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 14 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|SetTrigTime } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 615 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKD16:inst22\|CLKout  " "Info: Automatically promoted node CLKD16:inst22\|CLKout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst22\|CLKout~0 " "Info: Destination node CLKD16:inst22\|CLKout~0" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst22|CLKout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3473 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst22|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1172 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKD16:inst10\|CLKout  " "Info: Automatically promoted node CLKD16:inst10\|CLKout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst12\|CLKout " "Info: Destination node CLKD16:inst12\|CLKout" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst12|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1196 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst10\|CLKout~0 " "Info: Destination node CLKD16:inst10\|CLKout~0" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst10|CLKout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3674 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst10|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1190 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKD16:inst12\|CLKout  " "Info: Automatically promoted node CLKD16:inst12\|CLKout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst21\|CLKout " "Info: Destination node CLKD16:inst21\|CLKout" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst21|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst12\|CLKout~0 " "Info: Destination node CLKD16:inst12\|CLKout~0" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst12|CLKout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3476 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst12|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1196 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKD16:inst21\|CLKout  " "Info: Automatically promoted node CLKD16:inst21\|CLKout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst22\|CLKout " "Info: Destination node CLKD16:inst22\|CLKout" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst22|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1172 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst21\|CLKout~0 " "Info: Destination node CLKD16:inst21\|CLKout~0" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst21|CLKout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3297 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[1\]~output " "Info: Destination node LED\[1\]~output" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED[1]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 15462 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst21|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKD16:inst5\|CLKout  " "Info: Automatically promoted node CLKD16:inst5\|CLKout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst10\|CLKout " "Info: Destination node CLKD16:inst10\|CLKout" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst10|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1190 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKD16:inst5\|CLKout~0 " "Info: Destination node CLKD16:inst5\|CLKout~0" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst5|CLKout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 4035 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst5|CLKout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1184 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "core:inst14\|ENOUT  " "Info: Automatically promoted node core:inst14\|ENOUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MyUart:inst15\|Tx~1 " "Info: Destination node MyUart:inst15\|Tx~1" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 7 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyUart:inst15|Tx~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3279 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MyUart:inst15\|index~10 " "Info: Destination node MyUart:inst15\|index~10" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 10 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyUart:inst15|index~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3435 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MyUart:inst15\|always0~1 " "Info: Destination node MyUart:inst15\|always0~1" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyUart:inst15|always0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3443 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OutputController:inst13\|DataOut\[1\]~10 " "Info: Destination node OutputController:inst13\|DataOut\[1\]~10" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 28 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputController:inst13|DataOut[1]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3599 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MyUart:inst15\|Tx~5 " "Info: Destination node MyUart:inst15\|Tx~5" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 7 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyUart:inst15|Tx~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 4062 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 23 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ENOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 526 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "16Trig:inst4\|inst40~0  " "Info: Automatically promoted node 16Trig:inst4\|inst40~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0 " "Info: Destination node AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0" {  } { { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3242 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:inst14\|always2~2 " "Info: Destination node core:inst14\|always2~2" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|always2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3295 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:inst14\|timecalc\[3\]~2 " "Info: Destination node core:inst14\|timecalc\[3\]~2" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|timecalc[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3338 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "16Trig:inst4\|QTrig:inst7\|trig:inst\|CMD\[0\]~1 " "Info: Destination node 16Trig:inst4\|QTrig:inst7\|trig:inst\|CMD\[0\]~1" {  } { { "Trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Trig.v" 27 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16Trig:inst4|QTrig:inst7|trig:inst|CMD[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3515 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "16Trig:inst4\|QTrig:inst7\|trig:inst1\|CMD\[3\]~1 " "Info: Destination node 16Trig:inst4\|QTrig:inst7\|trig:inst1\|CMD\[3\]~1" {  } { { "Trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Trig.v" 27 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16Trig:inst4|QTrig:inst7|trig:inst1|CMD[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3519 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "16Trig:inst4\|QTrig:inst7\|trig:inst2\|CMD\[1\]~1 " "Info: Destination node 16Trig:inst4\|QTrig:inst7\|trig:inst2\|CMD\[1\]~1" {  } { { "Trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Trig.v" 27 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16Trig:inst4|QTrig:inst7|trig:inst2|CMD[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3521 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "16Trig:inst4\|QTrig:inst7\|trig:inst3\|CMD\[0\]~1 " "Info: Destination node 16Trig:inst4\|QTrig:inst7\|trig:inst3\|CMD\[0\]~1" {  } { { "Trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Trig.v" 27 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16Trig:inst4|QTrig:inst7|trig:inst3|CMD[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3527 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\]~1 " "Info: Destination node 16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\]~1" {  } { { "Trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Trig.v" 27 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3529 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "16Trig:inst4\|QTrig:inst8\|trig:inst1\|CMD\[3\]~1 " "Info: Destination node 16Trig:inst4\|QTrig:inst8\|trig:inst1\|CMD\[3\]~1" {  } { { "Trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Trig.v" 27 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16Trig:inst4|QTrig:inst8|trig:inst1|CMD[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3535 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "16Trig:inst4\|QTrig:inst8\|trig:inst2\|CMD\[3\]~1 " "Info: Destination node 16Trig:inst4\|QTrig:inst8\|trig:inst2\|CMD\[3\]~1" {  } { { "Trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Trig.v" 27 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16Trig:inst4|QTrig:inst8|trig:inst2|CMD[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3537 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "16Trig.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/16Trig.bdf" { { 1080 520 584 1128 "inst40" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16Trig:inst4|inst40~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 3241 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_MISSING_SCAN_REMAPPING_LCELLS_FOR_NON_PHASE_DYNAMIC_RECONFIG_PLL" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 " "Warning: No remapping logic cells found for PLL PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll1 with non-phase dynamic reconfiguration enabled" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 110 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 843 3016 4146 0}  }  } }  } 0 0 "No remapping logic cells found for PLL %1!s! with non-phase dynamic reconfiguration enabled" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Extra Info: Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 I/O Output Buffer " "Extra Info: Packed 26 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "26 " "Extra Info: Created 26 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 3.3V 0 25 0 " "Info: Number of I/O pins in group: 25 (unused VREF, 3.3V VCCIO, 0 input, 25 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 18 15 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 17 29 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 15 26 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 2 44 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 34 13 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 0 " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } }  } 0 0 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[0\] TestOut\[3\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"TestOut\[3\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[0\] TestOut\[2\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"TestOut\[2\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[0\] TestOut\[1\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"TestOut\[1\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[0\] TestOut\[0\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"TestOut\[0\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[1\] TestOut\[7\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"TestOut\[7\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[1\] TestOut\[6\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"TestOut\[6\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[1\] TestOut\[5\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"TestOut\[5\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[1\] TestOut\[4\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"TestOut\[4\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[2\] TestOut\[11\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"TestOut\[11\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[2\] TestOut\[10\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"TestOut\[10\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[2\] TestOut\[9\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"TestOut\[9\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1 clk\[2\] TestOut\[8\]~output " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"TestOut\[8\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "randomplls.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/randomplls.v" 106 0 0 } } { "RandomSeq.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/RandomSeq.bdf" { { -136 80 352 64 "inst" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -56 1088 1272 40 "inst8" "" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Block1\|core:inst14\|ENOUT~clkctrl " "Info: Asynchronous signal \|Block1\|core:inst14\|ENOUT~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Block1\|PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|pll_areset~0 " "Info: Asynchronous signal \|Block1\|PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|pll_reconfig_circuit:u2\|pll_reconfig_circuit_pllrcfg_go91:pll_reconfig_circuit_pllrcfg_go91_component\|pll_areset~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Block1\|core:inst14\|ClrFIFO " "Info: Asynchronous signal \|Block1\|core:inst14\|ClrFIFO" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Block1\|16Trig:inst4\|inst40~0clkctrl " "Info: Asynchronous signal \|Block1\|16Trig:inst4\|inst40~0clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Block1\|core:inst14\|state\[3\]~_Duplicate_1 " "Info: Asynchronous signal \|Block1\|core:inst14\|state\[3\]~_Duplicate_1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "5 0 " "Info: Found 5 asynchronous signals of which 0 will be pipelined" {  } {  } 0 0 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1}  } {  } 0 0 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 921 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 921 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:08 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:01:08" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLKD4P0 " "Warning: Ignored I/O standard assignment to node \"CLKD4P0\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD4P0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLKD4P1 " "Warning: Ignored I/O standard assignment to node \"CLKD4P1\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD4P1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLKP0 " "Warning: Ignored I/O standard assignment to node \"CLKP0\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKP0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLKP1 " "Warning: Ignored I/O standard assignment to node \"CLKP1\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKP1" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENOUT " "Warning: Ignored I/O standard assignment to node \"ENOUT\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENOUT" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENTrig " "Warning: Ignored I/O standard assignment to node \"ENTrig\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENTrig" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ENWFIFO " "Warning: Ignored I/O standard assignment to node \"ENWFIFO\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENWFIFO" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[0\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[0\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[1\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[1\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[2\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[2\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[3\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[3\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[4\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[4\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[5\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[5\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[6\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[6\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_Data_For_TXOUT\[7\] " "Warning: Ignored I/O standard assignment to node \"OPC_Data_For_TXOUT\[7\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_Data_For_TXOUT\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_FinishRD " "Warning: Ignored I/O standard assignment to node \"OPC_FinishRD\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_FinishRD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_RD " "Warning: Ignored I/O standard assignment to node \"OPC_RD\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_RD" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[0\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[0\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[10\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[10\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[11\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[11\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[12\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[12\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[13\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[13\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[14\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[14\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[15\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[15\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[16\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[16\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[17\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[17\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[18\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[18\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[19\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[19\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[1\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[1\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[20\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[20\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[21\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[21\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[22\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[22\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[23\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[23\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[24\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[24\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[25\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[25\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[26\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[26\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[27\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[27\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[28\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[28\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[29\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[29\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[2\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[2\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[30\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[30\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[31\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[31\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[3\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[3\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[4\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[4\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[5\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[5\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[6\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[6\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[7\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[7\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[8\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[8\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_TDataOut\[9\] " "Warning: Ignored I/O standard assignment to node \"OPC_TDataOut\[9\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_TDataOut\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_tIndex\[0\] " "Warning: Ignored I/O standard assignment to node \"OPC_tIndex\[0\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_tIndex\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_tIndex\[1\] " "Warning: Ignored I/O standard assignment to node \"OPC_tIndex\[1\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_tIndex\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_tIndex\[2\] " "Warning: Ignored I/O standard assignment to node \"OPC_tIndex\[2\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_tIndex\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_tIndex\[3\] " "Warning: Ignored I/O standard assignment to node \"OPC_tIndex\[3\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_tIndex\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OPC_tIndex\[4\] " "Warning: Ignored I/O standard assignment to node \"OPC_tIndex\[4\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OPC_tIndex\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "OutCLK " "Warning: Ignored I/O standard assignment to node \"OutCLK\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OutCLK" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ResTri " "Warning: Ignored I/O standard assignment to node \"ResTri\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ResTri" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[0\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[0\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[10\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[10\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[10\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[11\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[11\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[11\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[12\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[12\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[12\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[13\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[13\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[13\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[14\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[14\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[14\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[15\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[15\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[15\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[16\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[16\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[16\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[17\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[17\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[17\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[18\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[18\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[18\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[19\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[19\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[19\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[1\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[1\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[20\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[20\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[20\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[21\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[21\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[21\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[22\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[22\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[22\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[23\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[23\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[23\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[24\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[24\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[24\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[25\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[25\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[25\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[26\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[26\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[26\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[27\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[27\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[27\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[28\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[28\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[28\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[29\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[29\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[29\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[2\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[2\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[30\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[30\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[30\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[31\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[31\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[31\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[3\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[3\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[4\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[4\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[4\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[5\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[5\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[5\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[6\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[6\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[6\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[7\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[7\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[7\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[8\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[8\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[8\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SOUT\[9\] " "Warning: Ignored I/O standard assignment to node \"SOUT\[9\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SOUT\[9\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "SoftReload " "Warning: Ignored I/O standard assignment to node \"SoftReload\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoftReload" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "aclr " "Warning: Ignored I/O standard assignment to node \"aclr\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "aclr" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "state\[0\] " "Warning: Ignored I/O standard assignment to node \"state\[0\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[0\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "state\[1\] " "Warning: Ignored I/O standard assignment to node \"state\[1\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[1\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "state\[2\] " "Warning: Ignored I/O standard assignment to node \"state\[2\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[2\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "state\[3\] " "Warning: Ignored I/O standard assignment to node \"state\[3\]\"" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[3\]" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_4uf:auto_generated\|eq_node\[1\]~1 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_4uf:auto_generated\|eq_node\[1\]~1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|lpm_decode:wdecoder\|decode_4uf:auto_generated\|eq_node\[1\]~1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|xraddr\[0\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|xraddr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|xraddr\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|buffer_write_enable_delayed~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|bypass_reg_out~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|condition_delay_reg\[0\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|condition_delay_reg\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|condition_delay_reg\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|condition_delay_reg\[2\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|condition_delay_reg\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|condition_delay_reg\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~2 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|current_segment_delayed\[0\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|current_segment_delayed\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|current_segment_delayed\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~10 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~10\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~10" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~14 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~14\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~14" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~2 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~5 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~5\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~66 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~66\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~66" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~67 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~67\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~67" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~7 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~7\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~70 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~70\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~70" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~71 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~71\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~71" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~72 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~72\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|_~72" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[0\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[10\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[12\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[15\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[2\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[3\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[4\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[5\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[7\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|lpm_shiftreg:status_register\|dffs\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|reset_all " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|reset_all\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|reset_all" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sdr~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sdr~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sdr~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[5\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|full_go\[0\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|full_go\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|full_go\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|full_go\[0\]~2 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|full_go\[0\]~2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_trigger_flow_mgr:\\builtin:ela_trigger_flow_mgr_entity\|full_go\[0\]~2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal1~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal1~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal1~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal3~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal3~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal3~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_advance_pointer_counter\|cntr_5fi:auto_generated\|counter_reg_bit\[3\]~6 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_advance_pointer_counter\|cntr_5fi:auto_generated\|counter_reg_bit\[3\]~6\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_advance_pointer_counter\|cntr_5fi:auto_generated\|counter_reg_bit\[3\]~6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~64 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~64\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~64" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~65 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~65\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~65" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~66 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~66\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~66" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~67 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~67\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~67" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~68 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~68\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~68" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~72 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~72\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~72" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~75 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~75\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~75" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~76 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~76\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|_~76" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[10\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[13\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[14\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[2\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[3\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[4\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[5\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[6\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\|dffs\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_ram_shift_load~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_ram_shift_load~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_ram_shift_load~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Add0~0 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Add0~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Add0~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Add0~1 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Add0~1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|Add0~1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[0\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[1\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[2\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\]~22 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\]~22\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR\[3\]~22" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~14 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~14\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~14" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~15 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~15\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~15" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~16 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~16\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~16" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~17 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~17\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~17" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~18 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~18\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~18" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~19 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~19\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~19" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~20 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~20\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~20" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~21 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~21\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|WORD_SR~21" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|clear_signal " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|clear_signal\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|clear_signal" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]~20 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]~20\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]~20" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]~24 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]~24\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[0\]~24" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[1\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[2\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[3\] " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~21 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~21\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~21" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~22 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~22\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~22" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~23 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~23\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~23" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~25 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~25\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\|word_counter~25" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_load_on~1 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_load_on~1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_load_on~1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_load_on~2 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_load_on~2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_load_on~2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~3 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~4 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~4\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~4\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~5 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~5\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~6 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~6\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~7 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~7\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~8 " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~8\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|tdo~8" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena " "Warning: Node \"SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SignalTap:inst16\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|Equal6~0 " "Warning: Node \"sld_hub:sld_hub_inst\|Equal6~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|Equal6~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|Equal6~1 " "Warning: Node \"sld_hub:sld_hub_inst\|Equal6~1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|Equal6~1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|clr_reg " "Warning: Node \"sld_hub:sld_hub_inst\|clr_reg\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|clr_reg_proc~0 " "Warning: Node \"sld_hub:sld_hub_inst\|clr_reg_proc~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg_proc~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM227 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM227\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM227" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM229 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM229\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM229" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM231 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM231\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM231" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM233 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM233\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]_OTERM233" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]~16 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[0\]~16\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[0\]~16" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM219 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM219\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM219" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM221 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM221\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM221" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM223_OTERM265 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM223_OTERM265\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM223_OTERM265" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM225 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM225\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]_OTERM225" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~12 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~12\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~12" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~13 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~13\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~13" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~14 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~14\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[1\]~14" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg\[2\] " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|hub_mode_reg~15 " "Warning: Node \"sld_hub:sld_hub_inst\|hub_mode_reg~15\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|hub_mode_reg~15" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_proc~2 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_proc~2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_proc~2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~57 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~57\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~57" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~58 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~58\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~58" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~59 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~59\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[0\]~59" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[3\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[4\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[6\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg\[1\]\[7\] " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg\[1\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg\[1\]\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~56 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~56\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~56" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~60 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~60\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~60" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~61 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~61\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~61" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~62 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~62\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~62" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~63 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~63\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~63" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~64 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~64\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~64" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~65 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~65\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~65" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irf_reg~66 " "Warning: Node \"sld_hub:sld_hub_inst\|irf_reg~66\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irf_reg~66" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[0\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[0\]~46 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[0\]~46\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[0\]~46" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[1\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[2\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[3\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[3\]~49 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[3\]~49\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[3\]~49" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[3\]~50 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[3\]~50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[3\]~50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[3\]~51 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[3\]~51\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[3\]~51" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[3\]~52 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[3\]~52\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[3\]~52" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[4\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[4\]~45 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[4\]~45\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[4\]~45" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[5\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[6\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg\[7\] " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg~44 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg~44\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg~44" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg~47 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg~47\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg~47" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg~48 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg~48\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg~48" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg~53 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg~53\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg~53" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg~54 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg~54\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg~54" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg~55 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg~55\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg~55" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|irsr_reg~56 " "Warning: Node \"sld_hub:sld_hub_inst\|irsr_reg~56\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|irsr_reg~56" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|node_ena_proc~0 " "Warning: Node \"sld_hub:sld_hub_inst\|node_ena_proc~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|node_ena_proc~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|node_ena_proc~1 " "Warning: Node \"sld_hub:sld_hub_inst\|node_ena_proc~1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|node_ena_proc~1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|node_ena~7 " "Warning: Node \"sld_hub:sld_hub_inst\|node_ena~7\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|node_ena~7" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|node_ena~8 " "Warning: Node \"sld_hub:sld_hub_inst\|node_ena~8\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|node_ena~8" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|node_ena~9 " "Warning: Node \"sld_hub:sld_hub_inst\|node_ena~9\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|node_ena~9" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|reset_ena_reg " "Warning: Node \"sld_hub:sld_hub_inst\|reset_ena_reg\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|reset_ena_reg" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|reset_ena_reg_proc~2 " "Warning: Node \"sld_hub:sld_hub_inst\|reset_ena_reg_proc~2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|reset_ena_reg_proc~2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM251 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM251\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM251" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM297 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM297\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM297" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM299 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM299\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]_OTERM299" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~49 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~49\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~49" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~50 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~50\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[0\]~50" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM249 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM249\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM249" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM293 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM293\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM293" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM295 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM295\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[1\]_OTERM295" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM247 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM247\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM247" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM289 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM289\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM289" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM291 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM291\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[2\]_OTERM291" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM245 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM245\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM245" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM285 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM285\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM285" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM287 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM287\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[3\]_OTERM287" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM243 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM243\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM243" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM281 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM281\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM281" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM283 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM283\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[4\]_OTERM283" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM241 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM241\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM241" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM277 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM277\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM277" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM279 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM279\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[5\]_OTERM279" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM239 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM239\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM239" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM273 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM273\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM273" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM275 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM275\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[6\]_OTERM275" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM237 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM237\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM237" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM267 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM267\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM267" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM343 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM343\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM343" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM345 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM345\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM345" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM347 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM347\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM269_OTERM347" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM271 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM271\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg\[1\]\[7\]_OTERM271" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~48 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~48\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~48" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~51 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~51\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~51" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~52 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~52\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~52" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~53 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~53\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~53" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~54 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~54\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~54" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~55 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~55\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~55" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~56 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~56\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~56" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|shadow_irf_reg~57 " "Warning: Node \"sld_hub:sld_hub_inst\|shadow_irf_reg~57\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|shadow_irf_reg~57" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\]~29 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\]~29\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[0\]~29" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[1\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[2\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~16 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~16\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~16" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~17 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~17\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~17" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~18 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~18\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~18" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~19 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~19\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~19" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~20 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~20\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~20" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~21 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~21\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~21" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~22 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~22\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~22" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~23 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~23\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~23" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~24 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~24\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~24" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~25 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~25\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~25" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~26 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~26\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~26" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~27 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~27\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~28 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~28\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|WORD_SR~28" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|clear_signal " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|clear_signal\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|clear_signal" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]~25 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]~25\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]~25" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]~26 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]~26\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[0\]~26" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]~29 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]~29\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]~29" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]~30 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]~30\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[1\]~30" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]~31 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]~31\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]~31" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]~32 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]~32\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[2\]~32" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~27 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~27\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~28 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~28\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~28" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~33 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~33\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~33" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~34 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~34\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[3\]~34" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[4\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[4\]~35 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[4\]~35\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_rom_sr:hub_info_reg\|word_counter\[4\]~35" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[10\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[12\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[13\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[14\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[6\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[7\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~13 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~13\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~13" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~15 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~15\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~15" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~19 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~19\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~19" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~24 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~24\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~24" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~26 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~26\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~26" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~29" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~30 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~30\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~30" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~31 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~31\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~31" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~32 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~32\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~32" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~8 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~8\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~8" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\] " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]_NEW479_RTM0481 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]_NEW479_RTM0481\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]_NEW479_RTM0481" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]_OTERM499 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]_OTERM499\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt\[2\]_OTERM499" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt~0 " "Warning: Node \"sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|tms_cnt~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo " "Warning: Node \"sld_hub:sld_hub_inst\|tdo\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo_bypass_reg " "Warning: Node \"sld_hub:sld_hub_inst\|tdo_bypass_reg\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo_bypass_reg" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo_bypass_reg~0 " "Warning: Node \"sld_hub:sld_hub_inst\|tdo_bypass_reg~0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo_bypass_reg~0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo~3 " "Warning: Node \"sld_hub:sld_hub_inst\|tdo~3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo~3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo~4 " "Warning: Node \"sld_hub:sld_hub_inst\|tdo~4\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo~4" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo~5 " "Warning: Node \"sld_hub:sld_hub_inst\|tdo~5\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo~5" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo~6 " "Warning: Node \"sld_hub:sld_hub_inst\|tdo~6\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo~6" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sld_hub:sld_hub_inst\|tdo~_wirecell " "Warning: Node \"sld_hub:sld_hub_inst\|tdo~_wirecell\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|tdo~_wirecell" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:05 " "Info: Fitter preparation operations ending: elapsed time is 00:01:05" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:38 " "Info: Fitter placement operations ending: elapsed time is 00:00:38" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 0 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Info: Starting physical synthesis algorithm register retiming" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 189 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 189 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 1884 " "Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 1884 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:02:41 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:02:41" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.617 ns register pin " "Info: Estimated most critical path is register to pin delay of 3.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|dffe_af~_Duplicate_6 1 REG LAB_X20_Y24_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X20_Y24_N0; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|dffe_af~_Duplicate_6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.012 ns) + CELL(0.342 ns) 0.330 ns 16Trig:inst4\|inst6~0 2 COMB LAB_X20_Y24_N0 4 " "Info: 2: + IC(-0.012 ns) + CELL(0.342 ns) = 0.330 ns; Loc. = LAB_X20_Y24_N0; Fanout = 4; COMB Node = '16Trig:inst4\|inst6~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.330 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 16Trig:inst4|inst6~0 } "NODE_NAME" } } { "16Trig.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/16Trig.bdf" { { 992 520 584 1072 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(2.115 ns) 3.617 ns LED\[5\]~output 3 COMB IOOBUF_X0_Y24_N16 1 " "Info: 3: + IC(1.172 ns) + CELL(2.115 ns) = 3.617 ns; Loc. = IOOBUF_X0_Y24_N16; Fanout = 1; COMB Node = 'LED\[5\]~output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.287 ns" { 16Trig:inst4|inst6~0 LED[5]~output } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.617 ns LED\[5\] 4 PIN PIN_E1 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 3.617 ns; Loc. = PIN_E1; Fanout = 0; PIN Node = 'LED\[5\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { LED[5]~output LED[5] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.457 ns ( 67.93 % ) " "Info: Total cell delay = 2.457 ns ( 67.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 32.07 % ) " "Info: Total interconnect delay = 1.160 ns ( 32.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.617 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 16Trig:inst4|inst6~0 LED[5]~output LED[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "261 5510 " "Info: 261 (of 5510) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Info: Average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X10_Y10 X20_Y19 " "Info: Peak interconnect usage is 26% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:26 " "Info: Fitter routing operations ending: elapsed time is 00:02:26" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "23 " "Warning: 23 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TrigEN_SW 3.3-V LVTTL H5 " "Info: Pin TrigEN_SW uses I/O standard 3.3-V LVTTL at H5" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TrigEN_SW } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TrigEN_SW" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 888 1056 800 "TrigEN_SW" "" } { 776 1056 1120 792 "TrigEN_SW" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrigEN_SW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1154 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW2 3.3-V LVCMOS H6 " "Info: Pin SW2 uses I/O standard 3.3-V LVCMOS at H6" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SW2 } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW2" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -88 944 1112 -72 "SW2" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLKIN 3.3-V LVTTL G21 " "Info: Pin CLKIN uses I/O standard 3.3-V LVTTL at G21" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLKIN } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKIN" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1144 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Reload2 3.3-V LVTTL J6 " "Info: Pin Reload2 uses I/O standard 3.3-V LVTTL at J6" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Reload2 } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reload2" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 736 -24 144 752 "Reload2" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reload2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1158 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Reload1 3.3-V LVTTL H2 " "Info: Pin Reload1 uses I/O standard 3.3-V LVTTL at H2" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Reload1 } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reload1" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 704 -24 144 720 "Reload1" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reload1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1161 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLKIN2 3.3-V LVCMOS B12 " "Info: Pin CLKIN2 uses I/O standard 3.3-V LVCMOS at B12" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLKIN2 } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKIN2" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 304 -56 112 320 "CLKIN2" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rx 3.3-V LVTTL U22 " "Info: Pin Rx uses I/O standard 3.3-V LVTTL at U22" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Rx } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rx" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 304 1504 1672 320 "Rx" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1145 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[0\] 3.3-V LVTTL AB13 " "Info: Pin Xin\[0\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[0] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[0\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1075 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[2\] 3.3-V LVTTL AA10 " "Info: Pin Xin\[2\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[2] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[2\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1073 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[1\] 3.3-V LVTTL AA13 " "Info: Pin Xin\[1\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[1] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[1\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1074 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[4\] 3.3-V LVTTL AB5 " "Info: Pin Xin\[4\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[4] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[4\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1071 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[3\] 3.3-V LVTTL AB8 " "Info: Pin Xin\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[3] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[3\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1072 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[6\] 3.3-V LVTTL AB4 " "Info: Pin Xin\[6\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[6] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[6\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1069 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[5\] 3.3-V LVTTL AA5 " "Info: Pin Xin\[5\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[5] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[5\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1070 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[15\] 3.3-V LVTTL V8 " "Info: Pin Xin\[15\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[15] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[15\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1060 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[8\] 3.3-V LVTTL V14 " "Info: Pin Xin\[8\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[8] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[8\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1067 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[7\] 3.3-V LVTTL AA4 " "Info: Pin Xin\[7\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[7] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[7\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1068 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[10\] 3.3-V LVTTL W13 " "Info: Pin Xin\[10\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[10] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[10\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1065 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[9\] 3.3-V LVTTL Y13 " "Info: Pin Xin\[9\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[9] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[9\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1066 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[12\] 3.3-V LVTTL R10 " "Info: Pin Xin\[12\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[12] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[12\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1063 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[11\] 3.3-V LVTTL V12 " "Info: Pin Xin\[11\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[11] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[11\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1064 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[14\] 3.3-V LVTTL W10 " "Info: Pin Xin\[14\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[14] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[14\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1061 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Xin\[13\] 3.3-V LVTTL Y10 " "Info: Pin Xin\[13\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { Xin[13] } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Xin\[13\]" } } } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/" 0 { } { { 0 { 0 ""} 0 1062 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/DE0_Default.fit.smsg " "Info: Generated suppressed messages file Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/DE0_Default.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 402 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 402 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Info: Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 13:01:06 2011 " "Info: Processing ended: Sat Nov 12 13:01:06 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:06:00 " "Info: Elapsed time: 00:06:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:16 " "Info: Total CPU time (on all processors): 00:07:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 13:01:07 2011 " "Info: Processing started: Sat Nov 12 13:01:07 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info: Starting Vectorless Power Activity Estimation" {  } {  } 0 0 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info: Completed Vectorless Power Activity Estimation" {  } {  } 0 0 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 13:01:14 2011 " "Info: Processing ended: Sat Nov 12 13:01:14 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 13:01:15 2011 " "Info: Processing started: Sat Nov 12 13:01:15 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 250.0 MHz 500.0 MHz " "Warning: PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" input frequency requirement of 250.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 250.0 MHz 500.0 MHz " "Warning: PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" input frequency requirement of 250.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 62.5 MHz 500.0 MHz " "Warning: PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" input frequency requirement of 62.5 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] 142.86 MHz 500.0 MHz " "Warning: PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\]\" input frequency requirement of 142.86 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 0.12 MHz 500.0 MHz " "Warning: PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" input frequency requirement of 0.12 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 0.46 MHz 500.0 MHz " "Warning: PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" input frequency requirement of 0.46 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] 20.0 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\]\" input frequency requirement of 20.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 1.0 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" input frequency requirement of 1.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 0.0 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\" input frequency requirement of 0.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst5\|CLKout " "Info: Detected ripple clock \"CLKD16:inst5\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst5\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst10\|CLKout " "Info: Detected ripple clock \"CLKD16:inst10\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst10\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst12\|CLKout " "Info: Detected ripple clock \"CLKD16:inst12\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst12\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst21\|CLKout " "Info: Detected ripple clock \"CLKD16:inst21\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst21\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst22\|CLKout " "Info: Detected ripple clock \"CLKD16:inst22\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst22\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Decode:inst3\|SetTrigTime " "Info: Detected ripple clock \"Decode:inst3\|SetTrigTime\" as buffer" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 14 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decode:inst3\|SetTrigTime" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Decode:inst3\|SoftReload " "Info: Detected ripple clock \"Decode:inst3\|SoftReload\" as buffer" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 16 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decode:inst3\|SoftReload" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MyUart:inst15\|RdCLK " "Info: Detected ripple clock \"MyUart:inst15\|RdCLK\" as buffer" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MyUart:inst15\|RdCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OutputController:inst13\|RD " "Info: Detected ripple clock \"OutputController:inst13\|RD\" as buffer" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 12 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OutputController:inst13\|RD" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AllStore:inst2\|21mux:inst16\|5 " "Info: Detected gated clock \"AllStore:inst2\|21mux:inst16\|5\" as buffer" {  } { { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AllStore:inst2\|21mux:inst16\|5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "core:inst14\|ENWFIFO " "Info: Detected ripple clock \"core:inst14\|ENWFIFO\" as buffer" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst14\|ENWFIFO" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll_lock_sync " "Info: Detected ripple clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll_lock_sync\" as buffer" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 65 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll_lock_sync" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AllStore:inst2\|inst2~0 " "Info: Detected gated clock \"AllStore:inst2\|inst2~0\" as buffer" {  } { { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AllStore:inst2\|inst2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MyRx:inst1\|DataReady " "Info: Detected ripple clock \"MyRx:inst1\|DataReady\" as buffer" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MyRx:inst1\|DataReady" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] register AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 1.921 ns " "Info: Slack time is 1.921 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" and destination register \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "481.0 MHz 2.079 ns " "Info: Fmax is 481.0 MHz (period= 2.079 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.814 ns + Largest register register " "Info: + Largest register to register requirement is 3.814 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.000 ns + " "Info: + Setup relationship between source and destination is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.534 ns) 3.348 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG FF_X14_Y14_N1 4 " "Info: 3: + IC(0.960 ns) + CELL(0.534 ns) = 3.348 ns; Loc. = FF_X14_Y14_N1; Fanout = 4; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.95 % ) " "Info: Total cell delay = 0.534 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.814 ns ( 84.05 % ) " "Info: Total interconnect delay = 2.814 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] source 3.350 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 3.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.534 ns) 3.350 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X20_Y14_N19 5 " "Info: 3: + IC(0.962 ns) + CELL(0.534 ns) = 3.350 ns; Loc. = FF_X20_Y14_N19; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.94 % ) " "Info: Total cell delay = 0.534 ns ( 15.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.816 ns ( 84.06 % ) " "Info: Total interconnect delay = 2.816 ns ( 84.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.350 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.350 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.350 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.893 ns - Longest register register " "Info: - Longest register to register delay is 1.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 1 REG FF_X20_Y14_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X20_Y14_N19; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.672 ns) + CELL(0.130 ns) 1.802 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X14_Y14_N0 1 " "Info: 2: + IC(1.672 ns) + CELL(0.130 ns) = 1.802 ns; Loc. = LCCOMB_X14_Y14_N0; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.893 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG FF_X14_Y14_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 1.893 ns; Loc. = FF_X14_Y14_N1; Fanout = 4; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.221 ns ( 11.67 % ) " "Info: Total cell delay = 0.221 ns ( 11.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.672 ns ( 88.33 % ) " "Info: Total interconnect delay = 1.672 ns ( 88.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.893 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.672ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.350 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.893 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.893 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.672ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] register AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] register AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1.724 ns " "Info: Slack time is 1.724 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" and destination register \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "439.37 MHz 2.276 ns " "Info: Fmax is 439.37 MHz (period= 2.276 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.881 ns + Largest register register " "Info: + Largest register to register requirement is 3.881 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.000 ns + " "Info: + Setup relationship between source and destination is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.000 ns " "Info: + Latch edge is 6.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 4.000 ns 2.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 4.000 ns with  offset of 2.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.000 ns " "Info: - Launch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 4.000 ns 2.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 4.000 ns with  offset of 2.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.042 ns + Largest " "Info: + Largest clock skew is 0.042 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] destination 3.335 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 3.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G8 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G8; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.534 ns) 3.335 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X14_Y13_N3 5 " "Info: 3: + IC(0.947 ns) + CELL(0.534 ns) = 3.335 ns; Loc. = FF_X14_Y13_N3; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 16.01 % ) " "Info: Total cell delay = 0.534 ns ( 16.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.801 ns ( 83.99 % ) " "Info: Total interconnect delay = 2.801 ns ( 83.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.947ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.293 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G8 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G8; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.448 ns) 3.293 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG FF_X23_Y0_N24 5 " "Info: 3: + IC(0.991 ns) + CELL(0.448 ns) = 3.293 ns; Loc. = FF_X23_Y0_N24; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.448 ns ( 13.60 % ) " "Info: Total cell delay = 0.448 ns ( 13.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.845 ns ( 86.40 % ) " "Info: Total interconnect delay = 2.845 ns ( 86.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.293 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.293 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.854ns 0.991ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.947ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.293 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.293 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.854ns 0.991ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.947ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.293 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.293 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.854ns 0.991ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.157 ns - Longest register register " "Info: - Longest register to register delay is 2.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.418 ns) 0.418 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 1 REG FF_X23_Y0_N24 5 " "Info: 1: + IC(0.000 ns) + CELL(0.418 ns) = 0.418 ns; Loc. = FF_X23_Y0_N24; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.243 ns) 2.066 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]~feeder 2 COMB LCCOMB_X14_Y13_N2 1 " "Info: 2: + IC(1.405 ns) + CELL(0.243 ns) = 2.066 ns; Loc. = LCCOMB_X14_Y13_N2; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 2.157 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X14_Y13_N3 5 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 2.157 ns; Loc. = FF_X14_Y13_N3; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.752 ns ( 34.86 % ) " "Info: Total cell delay = 0.752 ns ( 34.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.405 ns ( 65.14 % ) " "Info: Total interconnect delay = 1.405 ns ( 65.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.157 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.405ns 0.000ns } { 0.418ns 0.243ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.947ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.293 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.293 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.854ns 0.991ns } { 0.000ns 0.000ns 0.448ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.157 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.405ns 0.000ns } { 0.418ns 0.243ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|dffe_af~_Duplicate_6 register TrigClrDelay:inst25\|delaytime\[9\]_OTERM235 -5.758 ns " "Info: Slack time is -5.758 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|dffe_af~_Duplicate_6\" and destination register \"TrigClrDelay:inst25\|delaytime\[9\]_OTERM235\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-3.755 ns + Largest register register " "Info: + Largest register to register requirement is -3.755 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.000 ns + " "Info: + Setup relationship between source and destination is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.571 ns + Largest " "Info: + Largest clock skew is -7.571 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination -0.297 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is -0.297 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 150 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G9; Fanout = 150; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.534 ns) -0.297 ns TrigClrDelay:inst25\|delaytime\[9\]_OTERM235 3 REG FF_X22_Y24_N15 1 " "Info: 3: + IC(0.962 ns) + CELL(0.534 ns) = -0.297 ns; Loc. = FF_X22_Y24_N15; Fanout = 1; REG Node = 'TrigClrDelay:inst25\|delaytime\[9\]_OTERM235'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[9]_OTERM235 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.95 % ) " "Info: Total cell delay = 0.534 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.815 ns ( 84.05 % ) " "Info: Total interconnect delay = 2.815 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[9]_OTERM235 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} TrigClrDelay:inst25|delaytime[9]_OTERM235 {} } { 0.000ns 1.853ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 7.274 ns - Longest register " "Info: - Longest clock path from clock \"CLKIN\" to source register is 7.274 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Late " "Info: + Late clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.733 ns) 2.383 ns core:inst14\|ENWFIFO 3 REG FF_X40_Y18_N11 13 " "Info: 3: + IC(0.659 ns) + CELL(0.733 ns) = 2.383 ns; Loc. = FF_X40_Y18_N11; Fanout = 13; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { CLKIN~input core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.130 ns) 2.818 ns AllStore:inst2\|inst2~0 4 COMB LCCOMB_X40_Y18_N22 38 " "Info: 4: + IC(0.305 ns) + CELL(0.130 ns) = 2.818 ns; Loc. = LCCOMB_X40_Y18_N22; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.130 ns) 4.331 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X22_Y21_N20 1 " "Info: 5: + IC(1.383 ns) + CELL(0.130 ns) = 4.331 ns; Loc. = LCCOMB_X22_Y21_N20; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.000 ns) 5.786 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G16 711 " "Info: 6: + IC(1.455 ns) + CELL(0.000 ns) = 5.786 ns; Loc. = CLKCTRL_G16; Fanout = 711; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.534 ns) 7.274 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|dffe_af~_Duplicate_6 7 REG FF_X20_Y24_N23 1 " "Info: 7: + IC(0.954 ns) + CELL(0.534 ns) = 7.274 ns; Loc. = FF_X20_Y24_N23; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|dffe_af~_Duplicate_6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.518 ns ( 34.62 % ) " "Info: Total cell delay = 2.518 ns ( 34.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.756 ns ( 65.38 % ) " "Info: Total interconnect delay = 4.756 ns ( 65.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.274 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.274 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 {} } { 0.000ns 0.000ns 0.659ns 0.305ns 1.383ns 1.455ns 0.954ns } { 0.000ns 0.991ns 0.733ns 0.130ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[9]_OTERM235 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} TrigClrDelay:inst25|delaytime[9]_OTERM235 {} } { 0.000ns 1.853ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.274 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.274 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 {} } { 0.000ns 0.000ns 0.659ns 0.305ns 1.383ns 1.455ns 0.954ns } { 0.000ns 0.991ns 0.733ns 0.130ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[9]_OTERM235 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} TrigClrDelay:inst25|delaytime[9]_OTERM235 {} } { 0.000ns 1.853ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.274 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.274 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 {} } { 0.000ns 0.000ns 0.659ns 0.305ns 1.383ns 1.455ns 0.954ns } { 0.000ns 0.991ns 0.733ns 0.130ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.003 ns - Longest register register " "Info: - Longest register to register delay is 2.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|dffe_af~_Duplicate_6 1 REG FF_X20_Y24_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X20_Y24_N23; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|dffe_af~_Duplicate_6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 0.369 ns 16Trig:inst4\|inst6~0 2 COMB LCCOMB_X20_Y24_N22 4 " "Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X20_Y24_N22; Fanout = 4; COMB Node = '16Trig:inst4\|inst6~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 16Trig:inst4|inst6~0 } "NODE_NAME" } } { "16Trig.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/16Trig.bdf" { { 992 520 584 1072 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.130 ns) 1.154 ns TrigClrDelay:inst25\|delaytime\[10\]~28_Duplicate_33 3 COMB LCCOMB_X22_Y24_N20 8 " "Info: 3: + IC(0.655 ns) + CELL(0.130 ns) = 1.154 ns; Loc. = LCCOMB_X22_Y24_N20; Fanout = 8; COMB Node = 'TrigClrDelay:inst25\|delaytime\[10\]~28_Duplicate_33'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { 16Trig:inst4|inst6~0 TrigClrDelay:inst25|delaytime[10]~28_Duplicate_33 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.610 ns) 2.003 ns TrigClrDelay:inst25\|delaytime\[9\]_OTERM235 4 REG FF_X22_Y24_N15 1 " "Info: 4: + IC(0.239 ns) + CELL(0.610 ns) = 2.003 ns; Loc. = FF_X22_Y24_N15; Fanout = 1; REG Node = 'TrigClrDelay:inst25\|delaytime\[9\]_OTERM235'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { TrigClrDelay:inst25|delaytime[10]~28_Duplicate_33 TrigClrDelay:inst25|delaytime[9]_OTERM235 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.109 ns ( 55.37 % ) " "Info: Total cell delay = 1.109 ns ( 55.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.894 ns ( 44.63 % ) " "Info: Total interconnect delay = 0.894 ns ( 44.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 16Trig:inst4|inst6~0 TrigClrDelay:inst25|delaytime[10]~28_Duplicate_33 TrigClrDelay:inst25|delaytime[9]_OTERM235 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.003 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 {} 16Trig:inst4|inst6~0 {} TrigClrDelay:inst25|delaytime[10]~28_Duplicate_33 {} TrigClrDelay:inst25|delaytime[9]_OTERM235 {} } { 0.000ns 0.000ns 0.655ns 0.239ns } { 0.000ns 0.369ns 0.130ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[9]_OTERM235 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} TrigClrDelay:inst25|delaytime[9]_OTERM235 {} } { 0.000ns 1.853ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.274 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.274 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 {} } { 0.000ns 0.000ns 0.659ns 0.305ns 1.383ns 1.455ns 0.954ns } { 0.000ns 0.991ns 0.733ns 0.130ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 16Trig:inst4|inst6~0 TrigClrDelay:inst25|delaytime[10]~28_Duplicate_33 TrigClrDelay:inst25|delaytime[9]_OTERM235 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.003 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|dffe_af~_Duplicate_6 {} 16Trig:inst4|inst6~0 {} TrigClrDelay:inst25|delaytime[10]~28_Duplicate_33 {} TrigClrDelay:inst25|delaytime[9]_OTERM235 {} } { 0.000ns 0.000ns 0.655ns 0.239ns } { 0.000ns 0.369ns 0.130ns 0.610ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]' 5717 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]' along 5717 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] " "Info: No valid register-to-register data paths exist for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[0\]~_Duplicate_1 register OutputController:inst13\|tDataIn\[80\] 1.356 ns " "Info: Slack time is 1.356 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[0\]~_Duplicate_1\" and destination register \"OutputController:inst13\|tDataIn\[80\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.518 ns + Largest register register " "Info: + Largest register to register requirement is 6.518 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.000 ns + " "Info: + Setup relationship between source and destination is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 8680.000 ns 4340.000 ns inverted 50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 8680.000 ns with inverted offset of 4340.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 16.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.702 ns + Largest " "Info: + Largest clock skew is 2.702 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 5.492 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 5.492 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 16 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.733 ns) 1.182 ns MyUart:inst15\|RdCLK 3 REG FF_X21_Y17_N17 2 " "Info: 3: + IC(0.971 ns) + CELL(0.733 ns) = 1.182 ns; Loc. = FF_X21_Y17_N17; Fanout = 2; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.817 ns) + CELL(0.000 ns) 3.999 ns MyUart:inst15\|RdCLK~clkctrl 4 COMB CLKCTRL_G17 141 " "Info: 4: + IC(2.817 ns) + CELL(0.000 ns) = 3.999 ns; Loc. = CLKCTRL_G17; Fanout = 141; COMB Node = 'MyUart:inst15\|RdCLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.534 ns) 5.492 ns OutputController:inst13\|tDataIn\[80\] 5 REG FF_X12_Y10_N11 1 " "Info: 5: + IC(0.959 ns) + CELL(0.534 ns) = 5.492 ns; Loc. = FF_X12_Y10_N11; Fanout = 1; REG Node = 'OutputController:inst13\|tDataIn\[80\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[80] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 16.06 % ) " "Info: Total cell delay = 1.267 ns ( 16.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.623 ns ( 83.94 % ) " "Info: Total interconnect delay = 6.623 ns ( 83.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.492 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[80] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.492 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tDataIn[80] {} } { 0.000ns 1.876ns 0.971ns 2.817ns 0.959ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source 2.790 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is 2.790 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 150 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G9; Fanout = 150; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.308 ns) -0.153 ns AllStore:inst2\|21mux:inst16\|5 3 COMB LCCOMB_X22_Y21_N20 1 " "Info: 3: + IC(1.332 ns) + CELL(0.308 ns) = -0.153 ns; Loc. = LCCOMB_X22_Y21_N20; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.000 ns) 1.302 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 4 COMB CLKCTRL_G16 711 " "Info: 4: + IC(1.455 ns) + CELL(0.000 ns) = 1.302 ns; Loc. = CLKCTRL_G16; Fanout = 711; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.534 ns) 2.790 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[0\]~_Duplicate_1 5 REG FF_X21_Y21_N27 5 " "Info: 5: + IC(0.954 ns) + CELL(0.534 ns) = 2.790 ns; Loc. = FF_X21_Y21_N27; Fanout = 5; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[0\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1 } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.842 ns ( 13.08 % ) " "Info: Total cell delay = 0.842 ns ( 13.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.594 ns ( 86.92 % ) " "Info: Total interconnect delay = 5.594 ns ( 86.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1 {} } { 0.000ns 1.853ns 1.332ns 1.455ns 0.954ns } { 0.000ns 0.000ns 0.308ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.492 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[80] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.492 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tDataIn[80] {} } { 0.000ns 1.876ns 0.971ns 2.817ns 0.959ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1 {} } { 0.000ns 1.853ns 1.332ns 1.455ns 0.954ns } { 0.000ns 0.000ns 0.308ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.492 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[80] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.492 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tDataIn[80] {} } { 0.000ns 1.876ns 0.971ns 2.817ns 0.959ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1 {} } { 0.000ns 1.853ns 1.332ns 1.455ns 0.954ns } { 0.000ns 0.000ns 0.308ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.162 ns - Longest register register " "Info: - Longest register to register delay is 5.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[0\]~_Duplicate_1 1 REG FF_X21_Y21_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X21_Y21_N27; Fanout = 5; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[0\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1 } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.130 ns) 1.868 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~4 2 COMB LCCOMB_X22_Y21_N4 2 " "Info: 2: + IC(1.738 ns) + CELL(0.130 ns) = 1.868 ns; Loc. = LCCOMB_X22_Y21_N4; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4 } "NODE_NAME" } } { "db/scfifo_h0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_h0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.355 ns) 2.485 ns OutputController:inst13\|always2~0 3 COMB LCCOMB_X22_Y21_N28 80 " "Info: 3: + IC(0.262 ns) + CELL(0.355 ns) = 2.485 ns; Loc. = LCCOMB_X22_Y21_N28; Fanout = 80; COMB Node = 'OutputController:inst13\|always2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4 OutputController:inst13|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.219 ns) + CELL(0.367 ns) 5.071 ns OutputController:inst13\|tDataIn~18 4 COMB LCCOMB_X12_Y10_N10 1 " "Info: 4: + IC(2.219 ns) + CELL(0.367 ns) = 5.071 ns; Loc. = LCCOMB_X12_Y10_N10; Fanout = 1; COMB Node = 'OutputController:inst13\|tDataIn~18'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.586 ns" { OutputController:inst13|always2~0 OutputController:inst13|tDataIn~18 } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 5.162 ns OutputController:inst13\|tDataIn\[80\] 5 REG FF_X12_Y10_N11 1 " "Info: 5: + IC(0.000 ns) + CELL(0.091 ns) = 5.162 ns; Loc. = FF_X12_Y10_N11; Fanout = 1; REG Node = 'OutputController:inst13\|tDataIn\[80\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { OutputController:inst13|tDataIn~18 OutputController:inst13|tDataIn[80] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.943 ns ( 18.27 % ) " "Info: Total cell delay = 0.943 ns ( 18.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.219 ns ( 81.73 % ) " "Info: Total interconnect delay = 4.219 ns ( 81.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4 OutputController:inst13|always2~0 OutputController:inst13|tDataIn~18 OutputController:inst13|tDataIn[80] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.162 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4 {} OutputController:inst13|always2~0 {} OutputController:inst13|tDataIn~18 {} OutputController:inst13|tDataIn[80] {} } { 0.000ns 1.738ns 0.262ns 2.219ns 0.000ns } { 0.000ns 0.130ns 0.355ns 0.367ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.492 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[80] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.492 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} MyUart:inst15|RdCLK~clkctrl {} OutputController:inst13|tDataIn[80] {} } { 0.000ns 1.876ns 0.971ns 2.817ns 0.959ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1 {} } { 0.000ns 1.853ns 1.332ns 1.455ns 0.954ns } { 0.000ns 0.000ns 0.308ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4 OutputController:inst13|always2~0 OutputController:inst13|tDataIn~18 OutputController:inst13|tDataIn[80] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.162 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~4 {} OutputController:inst13|always2~0 {} OutputController:inst13|tDataIn~18 {} OutputController:inst13|tDataIn[80] {} } { 0.000ns 1.738ns 0.262ns 2.219ns 0.000ns } { 0.000ns 0.130ns 0.355ns 0.367ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register Decode:inst3\|state\[1\]~_Duplicate_1 register Decode:inst3\|SetInit_S~_Duplicate_7 1.079 us " "Info: Slack time is 1.079 us for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"Decode:inst3\|state\[1\]~_Duplicate_1\" and destination register \"Decode:inst3\|SetInit_S~_Duplicate_7\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "88.86 MHz 11.254 ns " "Info: Fmax is 88.86 MHz (period= 11.254 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1084.816 ns + Largest register register " "Info: + Largest register to register requirement is 1084.816 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1085.000 ns + " "Info: + Setup relationship between source and destination is 1085.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1085.000 ns " "Info: + Latch edge is 1085.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 1085.000 ns inverted 50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with inverted offset of 1085.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 6.187 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 6.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 81 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 81; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.733 ns) 3.579 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y26_N9 3 " "Info: 3: + IC(0.970 ns) + CELL(0.733 ns) = 3.579 ns; Loc. = FF_X23_Y26_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.697 ns MyRx:inst1\|DataReady~clkctrl 4 COMB CLKCTRL_G12 82 " "Info: 4: + IC(1.118 ns) + CELL(0.000 ns) = 4.697 ns; Loc. = CLKCTRL_G12; Fanout = 82; COMB Node = 'MyRx:inst1\|DataReady~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.534 ns) 6.187 ns Decode:inst3\|SetInit_S~_Duplicate_7 5 REG FF_X26_Y15_N11 1 " "Info: 5: + IC(0.956 ns) + CELL(0.534 ns) = 6.187 ns; Loc. = FF_X26_Y15_N11; Fanout = 1; REG Node = 'Decode:inst3\|SetInit_S~_Duplicate_7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { MyRx:inst1|DataReady~clkctrl Decode:inst3|SetInit_S~_Duplicate_7 } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 20.48 % ) " "Info: Total cell delay = 1.267 ns ( 20.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.920 ns ( 79.52 % ) " "Info: Total interconnect delay = 4.920 ns ( 79.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|SetInit_S~_Duplicate_7 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|SetInit_S~_Duplicate_7 {} } { 0.000ns 1.876ns 0.970ns 1.118ns 0.956ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 6.187 ns - Longest register " "Info: - Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 6.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 81 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 81; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.733 ns) 3.579 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y26_N9 3 " "Info: 3: + IC(0.970 ns) + CELL(0.733 ns) = 3.579 ns; Loc. = FF_X23_Y26_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.697 ns MyRx:inst1\|DataReady~clkctrl 4 COMB CLKCTRL_G12 82 " "Info: 4: + IC(1.118 ns) + CELL(0.000 ns) = 4.697 ns; Loc. = CLKCTRL_G12; Fanout = 82; COMB Node = 'MyRx:inst1\|DataReady~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.534 ns) 6.187 ns Decode:inst3\|state\[1\]~_Duplicate_1 5 REG FF_X31_Y27_N23 4 " "Info: 5: + IC(0.956 ns) + CELL(0.534 ns) = 6.187 ns; Loc. = FF_X31_Y27_N23; Fanout = 4; REG Node = 'Decode:inst3\|state\[1\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { MyRx:inst1|DataReady~clkctrl Decode:inst3|state[1]~_Duplicate_1 } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 20.48 % ) " "Info: Total cell delay = 1.267 ns ( 20.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.920 ns ( 79.52 % ) " "Info: Total interconnect delay = 4.920 ns ( 79.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|state[1]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.970ns 1.118ns 0.956ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|SetInit_S~_Duplicate_7 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|SetInit_S~_Duplicate_7 {} } { 0.000ns 1.876ns 0.970ns 1.118ns 0.956ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|state[1]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.970ns 1.118ns 0.956ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|SetInit_S~_Duplicate_7 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|SetInit_S~_Duplicate_7 {} } { 0.000ns 1.876ns 0.970ns 1.118ns 0.956ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|state[1]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.970ns 1.118ns 0.956ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.443 ns - Longest register register " "Info: - Longest register to register delay is 5.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Decode:inst3\|state\[1\]~_Duplicate_1 1 REG FF_X31_Y27_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X31_Y27_N23; Fanout = 4; REG Node = 'Decode:inst3\|state\[1\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|state[1]~_Duplicate_1 } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.367 ns) 1.655 ns Decode:inst3\|Equal3~0 2 COMB LCCOMB_X26_Y25_N30 5 " "Info: 2: + IC(1.288 ns) + CELL(0.367 ns) = 1.655 ns; Loc. = LCCOMB_X26_Y25_N30; Fanout = 5; COMB Node = 'Decode:inst3\|Equal3~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { Decode:inst3|state[1]~_Duplicate_1 Decode:inst3|Equal3~0 } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.347 ns) 3.449 ns Decode:inst3\|SetInit_S~1 3 COMB LCCOMB_X22_Y18_N2 8 " "Info: 3: + IC(1.447 ns) + CELL(0.347 ns) = 3.449 ns; Loc. = LCCOMB_X22_Y18_N2; Fanout = 8; COMB Node = 'Decode:inst3\|SetInit_S~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { Decode:inst3|Equal3~0 Decode:inst3|SetInit_S~1 } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.652 ns) + CELL(0.342 ns) 5.443 ns Decode:inst3\|SetInit_S~_Duplicate_7 4 REG FF_X26_Y15_N11 1 " "Info: 4: + IC(1.652 ns) + CELL(0.342 ns) = 5.443 ns; Loc. = FF_X26_Y15_N11; Fanout = 1; REG Node = 'Decode:inst3\|SetInit_S~_Duplicate_7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { Decode:inst3|SetInit_S~1 Decode:inst3|SetInit_S~_Duplicate_7 } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.056 ns ( 19.40 % ) " "Info: Total cell delay = 1.056 ns ( 19.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.387 ns ( 80.60 % ) " "Info: Total interconnect delay = 4.387 ns ( 80.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.443 ns" { Decode:inst3|state[1]~_Duplicate_1 Decode:inst3|Equal3~0 Decode:inst3|SetInit_S~1 Decode:inst3|SetInit_S~_Duplicate_7 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.443 ns" { Decode:inst3|state[1]~_Duplicate_1 {} Decode:inst3|Equal3~0 {} Decode:inst3|SetInit_S~1 {} Decode:inst3|SetInit_S~_Duplicate_7 {} } { 0.000ns 1.288ns 1.447ns 1.652ns } { 0.000ns 0.367ns 0.347ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|SetInit_S~_Duplicate_7 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|SetInit_S~_Duplicate_7 {} } { 0.000ns 1.876ns 0.970ns 1.118ns 0.956ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.187 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|state[1]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.970ns 1.118ns 0.956ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.443 ns" { Decode:inst3|state[1]~_Duplicate_1 Decode:inst3|Equal3~0 Decode:inst3|SetInit_S~1 Decode:inst3|SetInit_S~_Duplicate_7 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.443 ns" { Decode:inst3|state[1]~_Duplicate_1 {} Decode:inst3|Equal3~0 {} Decode:inst3|SetInit_S~1 {} Decode:inst3|SetInit_S~_Duplicate_7 {} } { 0.000ns 1.288ns 1.447ns 1.652ns } { 0.000ns 0.367ns 0.347ns 0.342ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] " "Info: No valid register-to-register data paths exist for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] " "Info: No valid register-to-register data paths exist for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] " "Info: No valid register-to-register data paths exist for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN register TrigClrDelay:inst25\|delaytime\[8\]_OTERM237_OTERM475 register core:inst14\|state\[2\] -32 ps " "Info: Slack time is -32 ps for clock \"CLKIN\" between source register \"TrigClrDelay:inst25\|delaytime\[8\]_OTERM237_OTERM475\" and destination register \"core:inst14\|state\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.679 ns + Largest register register " "Info: + Largest register to register requirement is 6.679 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.000 ns + " "Info: + Setup relationship between source and destination is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 16.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.958 ns + Largest " "Info: + Largest clock skew is 2.958 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 2.661 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to destination register is 2.661 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Early " "Info: + Early clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 128 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.488 ns) 2.661 ns core:inst14\|state\[2\] 4 REG DDIOOUTCELL_X32_Y29_N18 1 " "Info: 4: + IC(1.019 ns) + CELL(0.488 ns) = 2.661 ns; Loc. = DDIOOUTCELL_X32_Y29_N18; Fanout = 1; REG Node = 'core:inst14\|state\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { CLKIN~inputclkctrl core:inst14|state[2] } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.479 ns ( 55.58 % ) " "Info: Total cell delay = 1.479 ns ( 55.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.182 ns ( 44.42 % ) " "Info: Total interconnect delay = 1.182 ns ( 44.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} core:inst14|state[2] {} } { 0.000ns 0.000ns 0.163ns 1.019ns } { 0.000ns 0.991ns 0.000ns 0.488ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source -0.297 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is -0.297 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 150 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G9; Fanout = 150; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.534 ns) -0.297 ns TrigClrDelay:inst25\|delaytime\[8\]_OTERM237_OTERM475 3 REG FF_X23_Y24_N1 11 " "Info: 3: + IC(0.962 ns) + CELL(0.534 ns) = -0.297 ns; Loc. = FF_X23_Y24_N1; Fanout = 11; REG Node = 'TrigClrDelay:inst25\|delaytime\[8\]_OTERM237_OTERM475'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[8]_OTERM237_OTERM475 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.95 % ) " "Info: Total cell delay = 0.534 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.815 ns ( 84.05 % ) " "Info: Total interconnect delay = 2.815 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[8]_OTERM237_OTERM475 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} TrigClrDelay:inst25|delaytime[8]_OTERM237_OTERM475 {} } { 0.000ns 1.853ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} core:inst14|state[2] {} } { 0.000ns 0.000ns 0.163ns 1.019ns } { 0.000ns 0.991ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[8]_OTERM237_OTERM475 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} TrigClrDelay:inst25|delaytime[8]_OTERM237_OTERM475 {} } { 0.000ns 1.853ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.080 ns - " "Info: - Micro setup delay of destination is 0.080 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} core:inst14|state[2] {} } { 0.000ns 0.000ns 0.163ns 1.019ns } { 0.000ns 0.991ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[8]_OTERM237_OTERM475 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} TrigClrDelay:inst25|delaytime[8]_OTERM237_OTERM475 {} } { 0.000ns 1.853ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.711 ns - Longest register register " "Info: - Longest register to register delay is 6.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TrigClrDelay:inst25\|delaytime\[8\]_OTERM237_OTERM475 1 REG FF_X23_Y24_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X23_Y24_N1; Fanout = 11; REG Node = 'TrigClrDelay:inst25\|delaytime\[8\]_OTERM237_OTERM475'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TrigClrDelay:inst25|delaytime[8]_OTERM237_OTERM475 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.130 ns) 1.097 ns TrigClrDelay:inst25\|delaytime\[9\]_NEW_REG232_OTERM349 2 COMB LCCOMB_X23_Y24_N26 12 " "Info: 2: + IC(0.967 ns) + CELL(0.130 ns) = 1.097 ns; Loc. = LCCOMB_X23_Y24_N26; Fanout = 12; COMB Node = 'TrigClrDelay:inst25\|delaytime\[9\]_NEW_REG232_OTERM349'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { TrigClrDelay:inst25|delaytime[8]_OTERM237_OTERM475 TrigClrDelay:inst25|delaytime[9]_NEW_REG232_OTERM349 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.347 ns) 1.736 ns TrigClrDelay:inst25\|Add1~4 3 COMB LCCOMB_X23_Y24_N12 4 " "Info: 3: + IC(0.292 ns) + CELL(0.347 ns) = 1.736 ns; Loc. = LCCOMB_X23_Y24_N12; Fanout = 4; COMB Node = 'TrigClrDelay:inst25\|Add1~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { TrigClrDelay:inst25|delaytime[9]_NEW_REG232_OTERM349 TrigClrDelay:inst25|Add1~4 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.347 ns) 2.359 ns TrigClrDelay:inst25\|Trigout~0 4 COMB LCCOMB_X23_Y24_N4 2 " "Info: 4: + IC(0.276 ns) + CELL(0.347 ns) = 2.359 ns; Loc. = LCCOMB_X23_Y24_N4; Fanout = 2; COMB Node = 'TrigClrDelay:inst25\|Trigout~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { TrigClrDelay:inst25|Add1~4 TrigClrDelay:inst25|Trigout~0 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.333 ns) 2.952 ns TrigClrDelay:inst25\|LessThan1~0 5 COMB LCCOMB_X23_Y24_N14 6 " "Info: 5: + IC(0.260 ns) + CELL(0.333 ns) = 2.952 ns; Loc. = LCCOMB_X23_Y24_N14; Fanout = 6; COMB Node = 'TrigClrDelay:inst25\|LessThan1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { TrigClrDelay:inst25|Trigout~0 TrigClrDelay:inst25|LessThan1~0 } "NODE_NAME" } } { "trigclrdelay.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/trigclrdelay.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.241 ns) 3.895 ns core:inst14\|state\[2\]~6_RESYN410_RESYN434_BDD435_Duplicate 6 COMB LCCOMB_X23_Y21_N6 1 " "Info: 6: + IC(0.702 ns) + CELL(0.241 ns) = 3.895 ns; Loc. = LCCOMB_X23_Y21_N6; Fanout = 1; COMB Node = 'core:inst14\|state\[2\]~6_RESYN410_RESYN434_BDD435_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { TrigClrDelay:inst25|LessThan1~0 core:inst14|state[2]~6_RESYN410_RESYN434_BDD435_Duplicate } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.241 ns) 4.758 ns core:inst14\|state\[2\]~8_RESYN420_BDD421_Duplicate 7 COMB LCCOMB_X23_Y25_N16 1 " "Info: 7: + IC(0.622 ns) + CELL(0.241 ns) = 4.758 ns; Loc. = LCCOMB_X23_Y25_N16; Fanout = 1; COMB Node = 'core:inst14\|state\[2\]~8_RESYN420_BDD421_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { core:inst14|state[2]~6_RESYN410_RESYN434_BDD435_Duplicate core:inst14|state[2]~8_RESYN420_BDD421_Duplicate } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.130 ns) 5.705 ns core:inst14\|state\[2\]~8 8 COMB LCCOMB_X32_Y25_N24 2 " "Info: 8: + IC(0.817 ns) + CELL(0.130 ns) = 5.705 ns; Loc. = LCCOMB_X32_Y25_N24; Fanout = 2; COMB Node = 'core:inst14\|state\[2\]~8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { core:inst14|state[2]~8_RESYN420_BDD421_Duplicate core:inst14|state[2]~8 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.408 ns) 6.711 ns core:inst14\|state\[2\] 9 REG DDIOOUTCELL_X32_Y29_N18 1 " "Info: 9: + IC(0.598 ns) + CELL(0.408 ns) = 6.711 ns; Loc. = DDIOOUTCELL_X32_Y29_N18; Fanout = 1; REG Node = 'core:inst14\|state\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { core:inst14|state[2]~8 core:inst14|state[2] } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 32.44 % ) " "Info: Total cell delay = 2.177 ns ( 32.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.534 ns ( 67.56 % ) " "Info: Total interconnect delay = 4.534 ns ( 67.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { TrigClrDelay:inst25|delaytime[8]_OTERM237_OTERM475 TrigClrDelay:inst25|delaytime[9]_NEW_REG232_OTERM349 TrigClrDelay:inst25|Add1~4 TrigClrDelay:inst25|Trigout~0 TrigClrDelay:inst25|LessThan1~0 core:inst14|state[2]~6_RESYN410_RESYN434_BDD435_Duplicate core:inst14|state[2]~8_RESYN420_BDD421_Duplicate core:inst14|state[2]~8 core:inst14|state[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { TrigClrDelay:inst25|delaytime[8]_OTERM237_OTERM475 {} TrigClrDelay:inst25|delaytime[9]_NEW_REG232_OTERM349 {} TrigClrDelay:inst25|Add1~4 {} TrigClrDelay:inst25|Trigout~0 {} TrigClrDelay:inst25|LessThan1~0 {} core:inst14|state[2]~6_RESYN410_RESYN434_BDD435_Duplicate {} core:inst14|state[2]~8_RESYN420_BDD421_Duplicate {} core:inst14|state[2]~8 {} core:inst14|state[2] {} } { 0.000ns 0.967ns 0.292ns 0.276ns 0.260ns 0.702ns 0.622ns 0.817ns 0.598ns } { 0.000ns 0.130ns 0.347ns 0.347ns 0.333ns 0.241ns 0.241ns 0.130ns 0.408ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} core:inst14|state[2] {} } { 0.000ns 0.000ns 0.163ns 1.019ns } { 0.000ns 0.991ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl TrigClrDelay:inst25|delaytime[8]_OTERM237_OTERM475 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.297 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} TrigClrDelay:inst25|delaytime[8]_OTERM237_OTERM475 {} } { 0.000ns 1.853ns 0.962ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { TrigClrDelay:inst25|delaytime[8]_OTERM237_OTERM475 TrigClrDelay:inst25|delaytime[9]_NEW_REG232_OTERM349 TrigClrDelay:inst25|Add1~4 TrigClrDelay:inst25|Trigout~0 TrigClrDelay:inst25|LessThan1~0 core:inst14|state[2]~6_RESYN410_RESYN434_BDD435_Duplicate core:inst14|state[2]~8_RESYN420_BDD421_Duplicate core:inst14|state[2]~8 core:inst14|state[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.711 ns" { TrigClrDelay:inst25|delaytime[8]_OTERM237_OTERM475 {} TrigClrDelay:inst25|delaytime[9]_NEW_REG232_OTERM349 {} TrigClrDelay:inst25|Add1~4 {} TrigClrDelay:inst25|Trigout~0 {} TrigClrDelay:inst25|LessThan1~0 {} core:inst14|state[2]~6_RESYN410_RESYN434_BDD435_Duplicate {} core:inst14|state[2]~8_RESYN420_BDD421_Duplicate {} core:inst14|state[2]~8 {} core:inst14|state[2] {} } { 0.000ns 0.967ns 0.292ns 0.276ns 0.260ns 0.702ns 0.622ns 0.817ns 0.598ns } { 0.000ns 0.130ns 0.347ns 0.347ns 0.333ns 0.241ns 0.241ns 0.130ns 0.408ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'CLKIN' 1 " "Warning: Can't achieve timing requirement Clock Setup: 'CLKIN' along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLKIN2 " "Info: No valid register-to-register data paths exist for clock \"CLKIN2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] register AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 569 ps " "Info: Minimum slack time is 569 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" and destination register \"AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.527 ns + Shortest register register " "Info: + Shortest register to register delay is 0.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1 REG FF_X15_Y14_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y14_N13; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.130 ns) 0.436 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~feeder 2 COMB LCCOMB_X15_Y14_N4 1 " "Info: 2: + IC(0.306 ns) + CELL(0.130 ns) = 0.436 ns; Loc. = LCCOMB_X15_Y14_N4; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.527 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X15_Y14_N5 5 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.527 ns; Loc. = FF_X15_Y14_N5; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.221 ns ( 41.94 % ) " "Info: Total cell delay = 0.221 ns ( 41.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.306 ns ( 58.06 % ) " "Info: Total interconnect delay = 0.306 ns ( 58.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.534 ns) 3.348 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X15_Y14_N5 5 " "Info: 3: + IC(0.960 ns) + CELL(0.534 ns) = 3.348 ns; Loc. = FF_X15_Y14_N5; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.95 % ) " "Info: Total cell delay = 0.534 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.814 ns ( 84.05 % ) " "Info: Total interconnect delay = 2.814 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] source 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.534 ns) 3.348 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X15_Y14_N13 5 " "Info: 3: + IC(0.960 ns) + CELL(0.534 ns) = 3.348 ns; Loc. = FF_X15_Y14_N13; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.95 % ) " "Info: Total cell delay = 0.534 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.814 ns ( 84.05 % ) " "Info: Total interconnect delay = 2.814 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] register AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] register AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 569 ps " "Info: Minimum slack time is 569 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" and destination register \"AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.527 ns + Shortest register register " "Info: + Shortest register to register delay is 0.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1 REG FF_X14_Y13_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X14_Y13_N3; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.130 ns) 0.436 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~feeder 2 COMB LCCOMB_X14_Y13_N0 1 " "Info: 2: + IC(0.306 ns) + CELL(0.130 ns) = 0.436 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.527 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X14_Y13_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.527 ns; Loc. = FF_X14_Y13_N1; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.221 ns ( 41.94 % ) " "Info: Total cell delay = 0.221 ns ( 41.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.306 ns ( 58.06 % ) " "Info: Total interconnect delay = 0.306 ns ( 58.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 4.000 ns 2.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 4.000 ns with  offset of 2.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.000 ns " "Info: - Launch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 4.000 ns 2.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 4.000 ns with  offset of 2.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] destination 3.335 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 3.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G8 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G8; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.534 ns) 3.335 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X14_Y13_N1 5 " "Info: 3: + IC(0.947 ns) + CELL(0.534 ns) = 3.335 ns; Loc. = FF_X14_Y13_N1; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 16.01 % ) " "Info: Total cell delay = 0.534 ns ( 16.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.801 ns ( 83.99 % ) " "Info: Total interconnect delay = 2.801 ns ( 83.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.947ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.335 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G8 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G8; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.534 ns) 3.335 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X14_Y13_N3 5 " "Info: 3: + IC(0.947 ns) + CELL(0.534 ns) = 3.335 ns; Loc. = FF_X14_Y13_N3; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst5\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 16.01 % ) " "Info: Total cell delay = 0.534 ns ( 16.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.801 ns ( 83.99 % ) " "Info: Total interconnect delay = 2.801 ns ( 83.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.947ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.947ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.947ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.947ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.947ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]~feeder {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.947ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst5|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.854ns 0.947ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register CLKD16:inst5\|step\[0\] register CLKD16:inst5\|step\[0\] 502 ps " "Info: Minimum slack time is 502 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"CLKD16:inst5\|step\[0\]\" and destination register \"CLKD16:inst5\|step\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.460 ns + Shortest register register " "Info: + Shortest register to register delay is 0.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKD16:inst5\|step\[0\] 1 REG FF_X4_Y14_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X4_Y14_N1; Fanout = 4; REG Node = 'CLKD16:inst5\|step\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst5|step[0] } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 0.369 ns CLKD16:inst5\|step\[0\]~0 2 COMB LCCOMB_X4_Y14_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X4_Y14_N0; Fanout = 1; COMB Node = 'CLKD16:inst5\|step\[0\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { CLKD16:inst5|step[0] CLKD16:inst5|step[0]~0 } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.460 ns CLKD16:inst5\|step\[0\] 3 REG FF_X4_Y14_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X4_Y14_N1; Fanout = 4; REG Node = 'CLKD16:inst5\|step\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { CLKD16:inst5|step[0]~0 CLKD16:inst5|step[0] } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 100.00 % ) " "Info: Total cell delay = 0.460 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { CLKD16:inst5|step[0] CLKD16:inst5|step[0]~0 CLKD16:inst5|step[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { CLKD16:inst5|step[0] {} CLKD16:inst5|step[0]~0 {} CLKD16:inst5|step[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 16.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination 3.341 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 3.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 1.853 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 150 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = 1.853 ns; Loc. = CLKCTRL_G9; Fanout = 150; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.534 ns) 3.341 ns CLKD16:inst5\|step\[0\] 3 REG FF_X4_Y14_N1 4 " "Info: 3: + IC(0.954 ns) + CELL(0.534 ns) = 3.341 ns; Loc. = FF_X4_Y14_N1; Fanout = 4; REG Node = 'CLKD16:inst5\|step\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl CLKD16:inst5|step[0] } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.98 % ) " "Info: Total cell delay = 0.534 ns ( 15.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.807 ns ( 84.02 % ) " "Info: Total interconnect delay = 2.807 ns ( 84.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl CLKD16:inst5|step[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} CLKD16:inst5|step[0] {} } { 0.000ns 1.853ns 0.954ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source 3.341 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is 3.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 1.853 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 150 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = 1.853 ns; Loc. = CLKCTRL_G9; Fanout = 150; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.534 ns) 3.341 ns CLKD16:inst5\|step\[0\] 3 REG FF_X4_Y14_N1 4 " "Info: 3: + IC(0.954 ns) + CELL(0.534 ns) = 3.341 ns; Loc. = FF_X4_Y14_N1; Fanout = 4; REG Node = 'CLKD16:inst5\|step\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl CLKD16:inst5|step[0] } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.98 % ) " "Info: Total cell delay = 0.534 ns ( 15.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.807 ns ( 84.02 % ) " "Info: Total interconnect delay = 2.807 ns ( 84.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl CLKD16:inst5|step[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} CLKD16:inst5|step[0] {} } { 0.000ns 1.853ns 0.954ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl CLKD16:inst5|step[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} CLKD16:inst5|step[0] {} } { 0.000ns 1.853ns 0.954ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl CLKD16:inst5|step[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} CLKD16:inst5|step[0] {} } { 0.000ns 1.853ns 0.954ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { CLKD16:inst5|step[0] CLKD16:inst5|step[0]~0 CLKD16:inst5|step[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { CLKD16:inst5|step[0] {} CLKD16:inst5|step[0]~0 {} CLKD16:inst5|step[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl CLKD16:inst5|step[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.341 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} CLKD16:inst5|step[0] {} } { 0.000ns 1.853ns 0.954ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] memory AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a6~porta_datain_reg0 -576 ps " "Info: Minimum slack time is -576 ps for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" and destination memory \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a6~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.211 ns + Shortest register memory " "Info: + Shortest register to memory delay is 6.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 1 REG FF_X15_Y14_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y14_N5; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.134 ns) + CELL(0.077 ns) 6.211 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a6~porta_datain_reg0 2 MEM M9K_X13_Y13_N0 0 " "Info: 2: + IC(6.134 ns) + CELL(0.077 ns) = 6.211 ns; Loc. = M9K_X13_Y13_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.211 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.077 ns ( 1.24 % ) " "Info: Total cell delay = 0.077 ns ( 1.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.134 ns ( 98.76 % ) " "Info: Total interconnect delay = 6.134 ns ( 98.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.211 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.211 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 6.134ns } { 0.000ns 0.077ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.787 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 6.787 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 8680.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 8680.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.000 ns " "Info: - Launch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.799 ns + Smallest " "Info: + Smallest clock skew is 6.799 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 6.501 ns + Longest memory " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination memory is 6.501 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 16 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.733 ns) 1.182 ns MyUart:inst15\|RdCLK 3 REG FF_X21_Y17_N17 2 " "Info: 3: + IC(0.971 ns) + CELL(0.733 ns) = 1.182 ns; Loc. = FF_X21_Y17_N17; Fanout = 2; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.733 ns) 2.687 ns OutputController:inst13\|RD 4 REG FF_X22_Y21_N27 1 " "Info: 4: + IC(0.772 ns) + CELL(0.733 ns) = 2.687 ns; Loc. = FF_X22_Y21_N27; Fanout = 1; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.243 ns) 3.222 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X22_Y21_N20 1 " "Info: 5: + IC(0.292 ns) + CELL(0.243 ns) = 3.222 ns; Loc. = LCCOMB_X22_Y21_N20; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.000 ns) 4.677 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G16 711 " "Info: 6: + IC(1.455 ns) + CELL(0.000 ns) = 4.677 ns; Loc. = CLKCTRL_G16; Fanout = 711; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.878 ns) 6.501 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a6~porta_datain_reg0 7 MEM M9K_X13_Y13_N0 0 " "Info: 7: + IC(0.946 ns) + CELL(0.878 ns) = 6.501 ns; Loc. = M9K_X13_Y13_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.587 ns ( 29.07 % ) " "Info: Total cell delay = 2.587 ns ( 29.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.312 ns ( 70.93 % ) " "Info: Total interconnect delay = 6.312 ns ( 70.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.501 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.501 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.971ns 0.772ns 0.292ns 1.455ns 0.946ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.243ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] source -0.298 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is -0.298 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) -1.792 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = -1.792 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.534 ns) -0.298 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X15_Y14_N5 5 " "Info: 3: + IC(0.960 ns) + CELL(0.534 ns) = -0.298 ns; Loc. = FF_X15_Y14_N5; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.95 % ) " "Info: Total cell delay = 0.534 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.814 ns ( 84.05 % ) " "Info: Total interconnect delay = 2.814 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.501 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.501 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.971ns 0.772ns 0.292ns 1.455ns 0.946ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.243ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.187 ns + " "Info: + Micro hold delay of destination is 0.187 ns" {  } { { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 242 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.501 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.501 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.971ns 0.772ns 0.292ns 1.455ns 0.946ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.243ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.211 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.211 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 6.134ns } { 0.000ns 0.077ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.501 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.501 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.971ns 0.772ns 0.292ns 1.455ns 0.946ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.243ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 463 " "Warning: Can't achieve minimum setup and hold requirement UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] along 463 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register MyRx:inst1\|DataOut\[6\]~_Duplicate_1 register Decode:inst3\|Order\[6\] -2.113 ns " "Info: Minimum slack time is -2.113 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"MyRx:inst1\|DataOut\[6\]~_Duplicate_1\" and destination register \"Decode:inst3\|Order\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.665 ns + Shortest register register " "Info: + Shortest register to register delay is 0.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MyRx:inst1\|DataOut\[6\]~_Duplicate_1 1 REG FF_X24_Y27_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X24_Y27_N29; Fanout = 3; REG Node = 'MyRx:inst1\|DataOut\[6\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyRx:inst1|DataOut[6]~_Duplicate_1 } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.130 ns) 0.574 ns Decode:inst3\|Order\[6\]~feeder 2 COMB LCCOMB_X23_Y27_N24 1 " "Info: 2: + IC(0.444 ns) + CELL(0.130 ns) = 0.574 ns; Loc. = LCCOMB_X23_Y27_N24; Fanout = 1; COMB Node = 'Decode:inst3\|Order\[6\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { MyRx:inst1|DataOut[6]~_Duplicate_1 Decode:inst3|Order[6]~feeder } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.665 ns Decode:inst3\|Order\[6\] 3 REG FF_X23_Y27_N25 6 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.665 ns; Loc. = FF_X23_Y27_N25; Fanout = 6; REG Node = 'Decode:inst3\|Order\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { Decode:inst3|Order[6]~feeder Decode:inst3|Order[6] } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.221 ns ( 33.23 % ) " "Info: Total cell delay = 0.221 ns ( 33.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns ( 66.77 % ) " "Info: Total interconnect delay = 0.444 ns ( 66.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { MyRx:inst1|DataOut[6]~_Duplicate_1 Decode:inst3|Order[6]~feeder Decode:inst3|Order[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.665 ns" { MyRx:inst1|DataOut[6]~_Duplicate_1 {} Decode:inst3|Order[6]~feeder {} Decode:inst3|Order[6] {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.778 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.778 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.820 ns + Smallest " "Info: + Smallest clock skew is 2.820 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 6.201 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 6.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 81 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 81; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.733 ns) 3.579 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y26_N9 3 " "Info: 3: + IC(0.970 ns) + CELL(0.733 ns) = 3.579 ns; Loc. = FF_X23_Y26_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.000 ns) 4.697 ns MyRx:inst1\|DataReady~clkctrl 4 COMB CLKCTRL_G12 82 " "Info: 4: + IC(1.118 ns) + CELL(0.000 ns) = 4.697 ns; Loc. = CLKCTRL_G12; Fanout = 82; COMB Node = 'MyRx:inst1\|DataReady~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.534 ns) 6.201 ns Decode:inst3\|Order\[6\] 5 REG FF_X23_Y27_N25 6 " "Info: 5: + IC(0.970 ns) + CELL(0.534 ns) = 6.201 ns; Loc. = FF_X23_Y27_N25; Fanout = 6; REG Node = 'Decode:inst3\|Order\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { MyRx:inst1|DataReady~clkctrl Decode:inst3|Order[6] } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 20.43 % ) " "Info: Total cell delay = 1.267 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.934 ns ( 79.57 % ) " "Info: Total interconnect delay = 4.934 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Order[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.201 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Order[6] {} } { 0.000ns 1.876ns 0.970ns 1.118ns 0.970ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.381 ns - Shortest register " "Info: - Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 81 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 81; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.534 ns) 3.381 ns MyRx:inst1\|DataOut\[6\]~_Duplicate_1 3 REG FF_X24_Y27_N29 3 " "Info: 3: + IC(0.971 ns) + CELL(0.534 ns) = 3.381 ns; Loc. = FF_X24_Y27_N29; Fanout = 3; REG Node = 'MyRx:inst1\|DataOut\[6\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataOut[6]~_Duplicate_1 } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.79 % ) " "Info: Total cell delay = 0.534 ns ( 15.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.847 ns ( 84.21 % ) " "Info: Total interconnect delay = 2.847 ns ( 84.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataOut[6]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataOut[6]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.971ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Order[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.201 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Order[6] {} } { 0.000ns 1.876ns 0.970ns 1.118ns 0.970ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataOut[6]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataOut[6]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.971ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Order[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.201 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Order[6] {} } { 0.000ns 1.876ns 0.970ns 1.118ns 0.970ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataOut[6]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataOut[6]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.971ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { MyRx:inst1|DataOut[6]~_Duplicate_1 Decode:inst3|Order[6]~feeder Decode:inst3|Order[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.665 ns" { MyRx:inst1|DataOut[6]~_Duplicate_1 {} Decode:inst3|Order[6]~feeder {} Decode:inst3|Order[6] {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.201 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Order[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.201 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Order[6] {} } { 0.000ns 1.876ns 0.970ns 1.118ns 0.970ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataOut[6]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataOut[6]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.971ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 78 " "Warning: Can't achieve minimum setup and hold requirement UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] along 78 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLKIN register AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] memory AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a6~porta_datain_reg0 -1.685 ns " "Info: Minimum slack time is -1.685 ns for clock \"CLKIN\" between source register \"AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" and destination memory \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a6~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.211 ns + Shortest register memory " "Info: + Shortest register to memory delay is 6.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 1 REG FF_X15_Y14_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y14_N5; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.134 ns) + CELL(0.077 ns) 6.211 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a6~porta_datain_reg0 2 MEM M9K_X13_Y13_N0 0 " "Info: 2: + IC(6.134 ns) + CELL(0.077 ns) = 6.211 ns; Loc. = M9K_X13_Y13_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.211 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.077 ns ( 1.24 % ) " "Info: Total cell delay = 0.077 ns ( 1.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.134 ns ( 98.76 % ) " "Info: Total interconnect delay = 6.134 ns ( 98.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.211 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.211 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 6.134ns } { 0.000ns 0.077ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.896 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 7.896 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.000 ns " "Info: - Launch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.908 ns + Smallest " "Info: + Smallest clock skew is 7.908 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 7.610 ns + Longest memory " "Info: + Longest clock path from clock \"CLKIN\" to destination memory is 7.610 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Late " "Info: + Late clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.733 ns) 2.383 ns core:inst14\|ENWFIFO 3 REG FF_X40_Y18_N11 13 " "Info: 3: + IC(0.659 ns) + CELL(0.733 ns) = 2.383 ns; Loc. = FF_X40_Y18_N11; Fanout = 13; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { CLKIN~input core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.130 ns) 2.818 ns AllStore:inst2\|inst2~0 4 COMB LCCOMB_X40_Y18_N22 38 " "Info: 4: + IC(0.305 ns) + CELL(0.130 ns) = 2.818 ns; Loc. = LCCOMB_X40_Y18_N22; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.130 ns) 4.331 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X22_Y21_N20 1 " "Info: 5: + IC(1.383 ns) + CELL(0.130 ns) = 4.331 ns; Loc. = LCCOMB_X22_Y21_N20; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.000 ns) 5.786 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G16 711 " "Info: 6: + IC(1.455 ns) + CELL(0.000 ns) = 5.786 ns; Loc. = CLKCTRL_G16; Fanout = 711; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.878 ns) 7.610 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a6~porta_datain_reg0 7 MEM M9K_X13_Y13_N0 0 " "Info: 7: + IC(0.946 ns) + CELL(0.878 ns) = 7.610 ns; Loc. = M9K_X13_Y13_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.824 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.862 ns ( 37.61 % ) " "Info: Total cell delay = 2.862 ns ( 37.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.748 ns ( 62.39 % ) " "Info: Total interconnect delay = 4.748 ns ( 62.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.610 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.610 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.659ns 0.305ns 1.383ns 1.455ns 0.946ns } { 0.000ns 0.991ns 0.733ns 0.130ns 0.130ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] source -0.298 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is -0.298 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) -1.792 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G7 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = -1.792 ns; Loc. = CLKCTRL_G7; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.534 ns) -0.298 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X15_Y14_N5 5 " "Info: 3: + IC(0.960 ns) + CELL(0.534 ns) = -0.298 ns; Loc. = FF_X15_Y14_N5; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.95 % ) " "Info: Total cell delay = 0.534 ns ( 15.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.814 ns ( 84.05 % ) " "Info: Total interconnect delay = 2.814 ns ( 84.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.610 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.610 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.659ns 0.305ns 1.383ns 1.455ns 0.946ns } { 0.000ns 0.991ns 0.733ns 0.130ns 0.130ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.187 ns + " "Info: + Micro hold delay of destination is 0.187 ns" {  } { { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 242 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.610 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.610 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.659ns 0.305ns 1.383ns 1.455ns 0.946ns } { 0.000ns 0.991ns 0.733ns 0.130ns 0.130ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.211 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.211 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 6.134ns } { 0.000ns 0.077ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.610 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.610 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a6~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.659ns 0.305ns 1.383ns 1.455ns 0.946ns } { 0.000ns 0.991ns 0.733ns 0.130ns 0.130ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.298 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.854ns 0.960ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLKIN 524 " "Warning: Can't achieve minimum setup and hold requirement CLKIN along 524 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tsu 66 " "Warning: Can't achieve timing requirement tsu along 66 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN pin Xin\[7\] register AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] -1.612 ns " "Info: Slack time is -1.612 ns for clock \"CLKIN\" between source pin \"Xin\[7\]\" and destination register \"AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "2.000 ns + register " "Info: + tsu requirement for source pin and destination register is 2.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "3.612 ns - " "Info: - tsu from clock to input pin is 3.612 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.169 ns + Longest pin register " "Info: + Longest pin to register delay is 1.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Xin\[7\] 1 PIN PIN_AA4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA4; Fanout = 1; PIN Node = 'Xin\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[7] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.958 ns) 0.958 ns Xin\[7\]~input 2 COMB IOIBUF_X7_Y0_N8 3 " "Info: 2: + IC(0.000 ns) + CELL(0.958 ns) = 0.958 ns; Loc. = IOIBUF_X7_Y0_N8; Fanout = 3; COMB Node = 'Xin\[7\]~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { Xin[7] Xin[7]~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 416 72 240 432 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.211 ns) 1.169 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG FF_X7_Y0_N10 5 " "Info: 3: + IC(0.000 ns) + CELL(0.211 ns) = 1.169 ns; Loc. = FF_X7_Y0_N10; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.211 ns" { Xin[7]~input AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.169 ns ( 100.00 % ) " "Info: Total cell delay = 1.169 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { Xin[7] Xin[7]~input AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.169 ns" { Xin[7] {} Xin[7]~input {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.958ns 0.211ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLKIN PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] -5.646 ns - " "Info: - Offset between input clock \"CLKIN\" and output clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -5.646 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.088 ns + " "Info: + Micro setup delay of destination is 0.088 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] destination 3.291 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 3.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.000 ns) 1.854 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G8 64 " "Info: 2: + IC(1.854 ns) + CELL(0.000 ns) = 1.854 ns; Loc. = CLKCTRL_G8; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.448 ns) 3.291 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG FF_X7_Y0_N10 5 " "Info: 3: + IC(0.989 ns) + CELL(0.448 ns) = 3.291 ns; Loc. = FF_X7_Y0_N10; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.448 ns ( 13.61 % ) " "Info: Total cell delay = 0.448 ns ( 13.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.843 ns ( 86.39 % ) " "Info: Total interconnect delay = 2.843 ns ( 86.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.291 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.291 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.854ns 0.989ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { Xin[7] Xin[7]~input AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.169 ns" { Xin[7] {} Xin[7]~input {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.958ns 0.211ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.291 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.291 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.854ns 0.989ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { Xin[7] Xin[7]~input AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.169 ns" { Xin[7] {} Xin[7]~input {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.958ns 0.211ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.291 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.291 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.854ns 0.989ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 82 " "Warning: Can't achieve timing requirement tco along 82 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN register CLKD16:inst23\|CLKout pin LED\[2\] -10.226 ns " "Info: Slack time is -10.226 ns for clock \"CLKIN\" between source register \"CLKD16:inst23\|CLKout\" and destination pin \"LED\[2\]\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "3.000 ns + register " "Info: + tco requirement for source register and destination pin is 3.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TCO_RESULT" "13.226 ns - " "Info: - tco from clock to output pin is 13.226 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLKIN PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] -3.646 ns + " "Info: + Offset between input clock \"CLKIN\" and output clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source 11.281 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is 11.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) 1.853 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 150 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = 1.853 ns; Loc. = CLKCTRL_G9; Fanout = 150; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.733 ns) 3.540 ns CLKD16:inst5\|CLKout 3 REG FF_X4_Y14_N13 3 " "Info: 3: + IC(0.954 ns) + CELL(0.733 ns) = 3.540 ns; Loc. = FF_X4_Y14_N13; Fanout = 3; REG Node = 'CLKD16:inst5\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl CLKD16:inst5|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.504 ns) + CELL(0.733 ns) 4.777 ns CLKD16:inst10\|CLKout 4 REG FF_X3_Y14_N11 3 " "Info: 4: + IC(0.504 ns) + CELL(0.733 ns) = 4.777 ns; Loc. = FF_X3_Y14_N11; Fanout = 3; REG Node = 'CLKD16:inst10\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { CLKD16:inst5|CLKout CLKD16:inst10|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.733 ns) 5.984 ns CLKD16:inst12\|CLKout 5 REG FF_X2_Y14_N5 3 " "Info: 5: + IC(0.474 ns) + CELL(0.733 ns) = 5.984 ns; Loc. = FF_X2_Y14_N5; Fanout = 3; REG Node = 'CLKD16:inst12\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.207 ns" { CLKD16:inst10|CLKout CLKD16:inst12|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.733 ns) 7.580 ns CLKD16:inst21\|CLKout 6 REG FF_X1_Y20_N17 4 " "Info: 6: + IC(0.863 ns) + CELL(0.733 ns) = 7.580 ns; Loc. = FF_X1_Y20_N17; Fanout = 4; REG Node = 'CLKD16:inst21\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { CLKD16:inst12|CLKout CLKD16:inst21|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.733 ns) 9.189 ns CLKD16:inst22\|CLKout 7 REG FF_X1_Y14_N15 2 " "Info: 7: + IC(0.876 ns) + CELL(0.733 ns) = 9.189 ns; Loc. = FF_X1_Y14_N15; Fanout = 2; REG Node = 'CLKD16:inst22\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { CLKD16:inst21|CLKout CLKD16:inst22|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.000 ns) 9.832 ns CLKD16:inst22\|CLKout~clkctrl 8 COMB CLKCTRL_G4 5 " "Info: 8: + IC(0.643 ns) + CELL(0.000 ns) = 9.832 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'CLKD16:inst22\|CLKout~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { CLKD16:inst22|CLKout CLKD16:inst22|CLKout~clkctrl } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.488 ns) 11.281 ns CLKD16:inst23\|CLKout 9 REG DDIOOUTCELL_X0_Y21_N25 1 " "Info: 9: + IC(0.961 ns) + CELL(0.488 ns) = 11.281 ns; Loc. = DDIOOUTCELL_X0_Y21_N25; Fanout = 1; REG Node = 'CLKD16:inst23\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { CLKD16:inst22|CLKout~clkctrl CLKD16:inst23|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.153 ns ( 36.81 % ) " "Info: Total cell delay = 4.153 ns ( 36.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.128 ns ( 63.19 % ) " "Info: Total interconnect delay = 7.128 ns ( 63.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.281 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl CLKD16:inst5|CLKout CLKD16:inst10|CLKout CLKD16:inst12|CLKout CLKD16:inst21|CLKout CLKD16:inst22|CLKout CLKD16:inst22|CLKout~clkctrl CLKD16:inst23|CLKout } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.281 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} CLKD16:inst5|CLKout {} CLKD16:inst10|CLKout {} CLKD16:inst12|CLKout {} CLKD16:inst21|CLKout {} CLKD16:inst22|CLKout {} CLKD16:inst22|CLKout~clkctrl {} CLKD16:inst23|CLKout {} } { 0.000ns 1.853ns 0.954ns 0.504ns 0.474ns 0.863ns 0.876ns 0.643ns 0.961ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.000ns 0.488ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.185 ns + " "Info: + Micro clock to output delay of source is 0.185 ns" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.406 ns + Longest register pin " "Info: + Longest register to pin delay is 5.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.192 ns) 0.192 ns CLKD16:inst23\|CLKout 1 REG DDIOOUTCELL_X0_Y21_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.192 ns) = 0.192 ns; Loc. = DDIOOUTCELL_X0_Y21_N25; Fanout = 1; REG Node = 'CLKD16:inst23\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKD16:inst23|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.214 ns) 5.406 ns LED\[2\]~output 2 COMB IOOBUF_X0_Y21_N23 1 " "Info: 2: + IC(0.000 ns) + CELL(5.214 ns) = 5.406 ns; Loc. = IOOBUF_X0_Y21_N23; Fanout = 1; COMB Node = 'LED\[2\]~output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.214 ns" { CLKD16:inst23|CLKout LED[2]~output } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.406 ns LED\[2\] 3 PIN PIN_J3 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 5.406 ns; Loc. = PIN_J3; Fanout = 0; PIN Node = 'LED\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { LED[2]~output LED[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.406 ns ( 100.00 % ) " "Info: Total cell delay = 5.406 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { CLKD16:inst23|CLKout LED[2]~output LED[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { CLKD16:inst23|CLKout {} LED[2]~output {} LED[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.192ns 5.214ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.281 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl CLKD16:inst5|CLKout CLKD16:inst10|CLKout CLKD16:inst12|CLKout CLKD16:inst21|CLKout CLKD16:inst22|CLKout CLKD16:inst22|CLKout~clkctrl CLKD16:inst23|CLKout } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.281 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} CLKD16:inst5|CLKout {} CLKD16:inst10|CLKout {} CLKD16:inst12|CLKout {} CLKD16:inst21|CLKout {} CLKD16:inst22|CLKout {} CLKD16:inst22|CLKout~clkctrl {} CLKD16:inst23|CLKout {} } { 0.000ns 1.853ns 0.954ns 0.504ns 0.474ns 0.863ns 0.876ns 0.643ns 0.961ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { CLKD16:inst23|CLKout LED[2]~output LED[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { CLKD16:inst23|CLKout {} LED[2]~output {} LED[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.192ns 5.214ns 0.000ns } "" } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.281 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl CLKD16:inst5|CLKout CLKD16:inst10|CLKout CLKD16:inst12|CLKout CLKD16:inst21|CLKout CLKD16:inst22|CLKout CLKD16:inst22|CLKout~clkctrl CLKD16:inst23|CLKout } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.281 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} CLKD16:inst5|CLKout {} CLKD16:inst10|CLKout {} CLKD16:inst12|CLKout {} CLKD16:inst21|CLKout {} CLKD16:inst22|CLKout {} CLKD16:inst22|CLKout~clkctrl {} CLKD16:inst23|CLKout {} } { 0.000ns 1.853ns 0.954ns 0.504ns 0.474ns 0.863ns 0.876ns 0.643ns 0.961ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.406 ns" { CLKD16:inst23|CLKout LED[2]~output LED[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.406 ns" { CLKD16:inst23|CLKout {} LED[2]~output {} LED[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.192ns 5.214ns 0.000ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] pin TestOut\[12\] -4.081 ns " "Info: Slack time is -4.081 ns between source register \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" and destination pin \"TestOut\[12\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.000 ns + Longest register pin " "Info: + Longest register to pin requirement is 2.000 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.081 ns - Longest register pin " "Info: - Longest register to pin delay is 6.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 1.879 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G14 6 " "Info: 2: + IC(1.879 ns) + CELL(0.000 ns) = 1.879 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.347 ns) 3.579 ns RandomSeq:inst8\|TestOutput:inst4\|Allout\[12\]~_Duplicate_1 3 COMB LCCOMB_X4_Y1_N24 1 " "Info: 3: + IC(1.353 ns) + CELL(0.347 ns) = 3.579 ns; Loc. = LCCOMB_X4_Y1_N24; Fanout = 1; COMB Node = 'RandomSeq:inst8\|TestOutput:inst4\|Allout\[12\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 } "NODE_NAME" } } { "TestOutput.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/TestOutput.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(2.025 ns) 6.081 ns TestOut\[12\]~output 4 COMB IOOBUF_X3_Y0_N2 1 " "Info: 4: + IC(0.477 ns) + CELL(2.025 ns) = 6.081 ns; Loc. = IOOBUF_X3_Y0_N2; Fanout = 1; COMB Node = 'TestOut\[12\]~output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 TestOut[12]~output } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 6.081 ns TestOut\[12\] 5 PIN PIN_R11 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 6.081 ns; Loc. = PIN_R11; Fanout = 0; PIN Node = 'TestOut\[12\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { TestOut[12]~output TestOut[12] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.372 ns ( 39.01 % ) " "Info: Total cell delay = 2.372 ns ( 39.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.709 ns ( 60.99 % ) " "Info: Total interconnect delay = 3.709 ns ( 60.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.081 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 TestOut[12]~output TestOut[12] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.081 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 {} TestOut[12]~output {} TestOut[12] {} } { 0.000ns 1.879ns 1.353ns 0.477ns 0.000ns } { 0.000ns 0.000ns 0.347ns 2.025ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.081 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 TestOut[12]~output TestOut[12] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.081 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|TestOutput:inst4|Allout[12]~_Duplicate_1 {} TestOut[12]~output {} TestOut[12] {} } { 0.000ns 1.879ns 1.353ns 0.477ns 0.000ns } { 0.000ns 0.000ns 0.347ns 2.025ns 0.000ns } "" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tpd 23 " "Warning: Can't achieve timing requirement tpd along 23 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLKIN pin Reload1 register core:inst14\|timecalc\[2\] 3.062 ns " "Info: Minimum slack time is 3.062 ns for clock \"CLKIN\" between source pin \"Reload1\" and destination register \"core:inst14\|timecalc\[2\]\"" { { "Info" "ITDB_FULL_TH_REQUIREMENT" "3.000 ns + register " "Info: + th requirement for source pin and destination register is 3.000 ns" {  } {  } 0 0 "%2!c! th requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TH_RESULT" "-0.062 ns - " "Info: - th from clock to input pin is -0.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 2.684 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 128 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.534 ns) 2.684 ns core:inst14\|timecalc\[2\] 4 REG FF_X21_Y25_N27 4 " "Info: 4: + IC(0.996 ns) + CELL(0.534 ns) = 2.684 ns; Loc. = FF_X21_Y25_N27; Fanout = 4; REG Node = 'core:inst14\|timecalc\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLKIN~inputclkctrl core:inst14|timecalc[2] } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 56.82 % ) " "Info: Total cell delay = 1.525 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|timecalc[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} core:inst14|timecalc[2] {} } { 0.000ns 0.000ns 0.163ns 0.996ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.903 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reload1 1 PIN PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H2; Fanout = 1; PIN Node = 'Reload1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reload1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 704 -24 144 720 "Reload1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.951 ns) 0.951 ns Reload1~input 2 COMB IOIBUF_X0_Y21_N8 2 " "Info: 2: + IC(0.000 ns) + CELL(0.951 ns) = 0.951 ns; Loc. = IOIBUF_X0_Y21_N8; Fanout = 2; COMB Node = 'Reload1~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { Reload1 Reload1~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 704 -24 144 720 "Reload1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.130 ns) 2.317 ns core:inst14\|Add0~1 3 COMB LCCOMB_X22_Y25_N4 1 " "Info: 3: + IC(1.236 ns) + CELL(0.130 ns) = 2.317 ns; Loc. = LCCOMB_X22_Y25_N4; Fanout = 1; COMB Node = 'core:inst14\|Add0~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { Reload1~input core:inst14|Add0~1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.130 ns) 2.812 ns core:inst14\|Mux1~0 4 COMB LCCOMB_X21_Y25_N26 1 " "Info: 4: + IC(0.365 ns) + CELL(0.130 ns) = 2.812 ns; Loc. = LCCOMB_X21_Y25_N26; Fanout = 1; COMB Node = 'core:inst14\|Mux1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { core:inst14|Add0~1 core:inst14|Mux1~0 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 2.903 ns core:inst14\|timecalc\[2\] 5 REG FF_X21_Y25_N27 4 " "Info: 5: + IC(0.000 ns) + CELL(0.091 ns) = 2.903 ns; Loc. = FF_X21_Y25_N27; Fanout = 4; REG Node = 'core:inst14\|timecalc\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { core:inst14|Mux1~0 core:inst14|timecalc[2] } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.302 ns ( 44.85 % ) " "Info: Total cell delay = 1.302 ns ( 44.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.601 ns ( 55.15 % ) " "Info: Total interconnect delay = 1.601 ns ( 55.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { Reload1 Reload1~input core:inst14|Add0~1 core:inst14|Mux1~0 core:inst14|timecalc[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { Reload1 {} Reload1~input {} core:inst14|Add0~1 {} core:inst14|Mux1~0 {} core:inst14|timecalc[2] {} } { 0.000ns 0.000ns 1.236ns 0.365ns 0.000ns } { 0.000ns 0.951ns 0.130ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|timecalc[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} core:inst14|timecalc[2] {} } { 0.000ns 0.000ns 0.163ns 0.996ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { Reload1 Reload1~input core:inst14|Add0~1 core:inst14|Mux1~0 core:inst14|timecalc[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { Reload1 {} Reload1~input {} core:inst14|Add0~1 {} core:inst14|Mux1~0 {} core:inst14|timecalc[2] {} } { 0.000ns 0.000ns 1.236ns 0.365ns 0.000ns } { 0.000ns 0.951ns 0.130ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! th from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|timecalc[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} core:inst14|timecalc[2] {} } { 0.000ns 0.000ns 0.163ns 0.996ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.903 ns" { Reload1 Reload1~input core:inst14|Add0~1 core:inst14|Mux1~0 core:inst14|timecalc[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.903 ns" { Reload1 {} Reload1~input {} core:inst14|Add0~1 {} core:inst14|Mux1~0 {} core:inst14|timecalc[2] {} } { 0.000ns 0.000ns 1.236ns 0.365ns 0.000ns } { 0.000ns 0.951ns 0.130ns 0.130ns 0.091ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register core:inst14\|ClrFIFO register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[1\] -966 ps " "Info: Slack time is -966 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"core:inst14\|ClrFIFO\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[1\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "7.781 ns - " "Info: - Data arrival time is 7.781 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.684 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to source register is 2.684 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Late " "Info: + Late clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 128 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.534 ns) 2.684 ns core:inst14\|ClrFIFO 4 REG FF_X22_Y25_N21 67 " "Info: 4: + IC(0.996 ns) + CELL(0.534 ns) = 2.684 ns; Loc. = FF_X22_Y25_N21; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 56.82 % ) " "Info: Total cell delay = 1.525 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.898 ns + Longest register register " "Info: + Longest register to register delay is 4.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO 1 REG FF_X22_Y25_N21 67 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y25_N21; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.148 ns) + CELL(0.750 ns) 4.898 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[1\] 2 REG FF_X21_Y16_N29 1 " "Info: 2: + IC(4.148 ns) + CELL(0.750 ns) = 4.898 ns; Loc. = FF_X21_Y16_N29; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 49 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 15.31 % ) " "Info: Total cell delay = 0.750 ns ( 15.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.148 ns ( 84.69 % ) " "Info: Total interconnect delay = 4.148 ns ( 84.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "6.815 ns + " "Info: + Data required time is 6.815 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination 2.800 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 2.800 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 150 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G9; Fanout = 150; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.308 ns) -0.153 ns AllStore:inst2\|21mux:inst16\|5 3 COMB LCCOMB_X22_Y21_N20 1 " "Info: 3: + IC(1.332 ns) + CELL(0.308 ns) = -0.153 ns; Loc. = LCCOMB_X22_Y21_N20; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.000 ns) 1.302 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 4 COMB CLKCTRL_G16 711 " "Info: 4: + IC(1.455 ns) + CELL(0.000 ns) = 1.302 ns; Loc. = CLKCTRL_G16; Fanout = 711; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.534 ns) 2.800 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[1\] 5 REG FF_X21_Y16_N29 1 " "Info: 5: + IC(0.964 ns) + CELL(0.534 ns) = 2.800 ns; Loc. = FF_X21_Y16_N29; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 49 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.842 ns ( 13.06 % ) " "Info: Total cell delay = 0.842 ns ( 13.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.604 ns ( 86.94 % ) " "Info: Total interconnect delay = 5.604 ns ( 86.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 49 14 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Recovery: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]' 67 " "Warning: Can't achieve timing requirement Recovery: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]' along 67 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register core:inst14\|ENOUT register OutputController:inst13\|tDataIn\[48\] 17.901 ns " "Info: Slack time is 17.901 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"core:inst14\|ENOUT\" and destination register \"OutputController:inst13\|tDataIn\[48\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "7.605 ns - " "Info: - Data arrival time is 7.605 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.684 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to source register is 2.684 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Late " "Info: + Late clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 128 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.534 ns) 2.684 ns core:inst14\|ENOUT 4 REG FF_X22_Y25_N31 6 " "Info: 4: + IC(0.996 ns) + CELL(0.534 ns) = 2.684 ns; Loc. = FF_X22_Y25_N31; Fanout = 6; REG Node = 'core:inst14\|ENOUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLKIN~inputclkctrl core:inst14|ENOUT } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 56.82 % ) " "Info: Total cell delay = 1.525 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ENOUT } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.722 ns + Longest register register " "Info: + Longest register to register delay is 4.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ENOUT 1 REG FF_X22_Y25_N31 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y25_N31; Fanout = 6; REG Node = 'core:inst14\|ENOUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ENOUT } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.014 ns) + CELL(0.000 ns) 3.014 ns core:inst14\|ENOUT~clkctrl 2 COMB CLKCTRL_G15 133 " "Info: 2: + IC(3.014 ns) + CELL(0.000 ns) = 3.014 ns; Loc. = CLKCTRL_G15; Fanout = 133; COMB Node = 'core:inst14\|ENOUT~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.014 ns" { core:inst14|ENOUT core:inst14|ENOUT~clkctrl } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.750 ns) 4.722 ns OutputController:inst13\|tDataIn\[48\] 3 REG FF_X14_Y11_N21 1 " "Info: 3: + IC(0.958 ns) + CELL(0.750 ns) = 4.722 ns; Loc. = FF_X14_Y11_N21; Fanout = 1; REG Node = 'OutputController:inst13\|tDataIn\[48\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { core:inst14|ENOUT~clkctrl OutputController:inst13|tDataIn[48] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 15.88 % ) " "Info: Total cell delay = 0.750 ns ( 15.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.972 ns ( 84.12 % ) " "Info: Total interconnect delay = 3.972 ns ( 84.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.722 ns" { core:inst14|ENOUT core:inst14|ENOUT~clkctrl OutputController:inst13|tDataIn[48] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.722 ns" { core:inst14|ENOUT core:inst14|ENOUT~clkctrl OutputController:inst13|tDataIn[48] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ENOUT } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "25.506 ns + " "Info: + Data required time is 25.506 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 8680.000 ns 4340.000 ns inverted 50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 8680.000 ns with inverted offset of 4340.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 5.491 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 5.491 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 16 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.733 ns) 1.182 ns MyUart:inst15\|RdCLK 3 REG FF_X21_Y17_N17 2 " "Info: 3: + IC(0.971 ns) + CELL(0.733 ns) = 1.182 ns; Loc. = FF_X21_Y17_N17; Fanout = 2; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.817 ns) + CELL(0.000 ns) 3.999 ns MyUart:inst15\|RdCLK~clkctrl 4 COMB CLKCTRL_G17 141 " "Info: 4: + IC(2.817 ns) + CELL(0.000 ns) = 3.999 ns; Loc. = CLKCTRL_G17; Fanout = 141; COMB Node = 'MyUart:inst15\|RdCLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 5.491 ns OutputController:inst13\|tDataIn\[48\] 5 REG FF_X14_Y11_N21 1 " "Info: 5: + IC(0.958 ns) + CELL(0.534 ns) = 5.491 ns; Loc. = FF_X14_Y11_N21; Fanout = 1; REG Node = 'OutputController:inst13\|tDataIn\[48\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[48] } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 16.06 % ) " "Info: Total cell delay = 1.267 ns ( 16.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.622 ns ( 83.94 % ) " "Info: Total interconnect delay = 6.622 ns ( 83.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.491 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[48] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.491 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[48] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.722 ns" { core:inst14|ENOUT core:inst14|ENOUT~clkctrl OutputController:inst13|tDataIn[48] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.491 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[48] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ENOUT } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register core:inst14\|state\[3\]~_Duplicate_1 register inst49 9.108 ns " "Info: Slack time is 9.108 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"core:inst14\|state\[3\]~_Duplicate_1\" and destination register \"inst49\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "4.428 ns - " "Info: - Data arrival time is 4.428 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.684 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to source register is 2.684 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Late " "Info: + Late clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 128 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.534 ns) 2.684 ns core:inst14\|state\[3\]~_Duplicate_1 4 REG FF_X22_Y25_N23 15 " "Info: 4: + IC(0.996 ns) + CELL(0.534 ns) = 2.684 ns; Loc. = FF_X22_Y25_N23; Fanout = 15; REG Node = 'core:inst14\|state\[3\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 56.82 % ) " "Info: Total cell delay = 1.525 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.545 ns + Longest register register " "Info: + Longest register to register delay is 1.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|state\[3\]~_Duplicate_1 1 REG FF_X22_Y25_N23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y25_N23; Fanout = 15; REG Node = 'core:inst14\|state\[3\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|state[3]~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.750 ns) 1.545 ns inst49 2 REG FF_X22_Y26_N29 2 " "Info: 2: + IC(0.795 ns) + CELL(0.750 ns) = 1.545 ns; Loc. = FF_X22_Y26_N29; Fanout = 2; REG Node = 'inst49'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { core:inst14|state[3]~_Duplicate_1 inst49 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 48.54 % ) " "Info: Total cell delay = 0.750 ns ( 48.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.795 ns ( 51.46 % ) " "Info: Total interconnect delay = 0.795 ns ( 51.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { core:inst14|state[3]~_Duplicate_1 inst49 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { core:inst14|state[3]~_Duplicate_1 inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "13.536 ns + " "Info: + Data required time is 13.536 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 3.521 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 3.521 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 81 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 81; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.733 ns) 1.181 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y26_N9 3 " "Info: 3: + IC(0.970 ns) + CELL(0.733 ns) = 1.181 ns; Loc. = FF_X23_Y26_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.733 ns) 2.262 ns Decode:inst3\|SoftReload 4 REG FF_X23_Y26_N19 2 " "Info: 4: + IC(0.348 ns) + CELL(0.733 ns) = 2.262 ns; Loc. = FF_X23_Y26_N19; Fanout = 2; REG Node = 'Decode:inst3\|SoftReload'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { MyRx:inst1|DataReady Decode:inst3|SoftReload } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.534 ns) 3.521 ns inst49 5 REG FF_X22_Y26_N29 2 " "Info: 5: + IC(0.725 ns) + CELL(0.534 ns) = 3.521 ns; Loc. = FF_X22_Y26_N29; Fanout = 2; REG Node = 'inst49'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { Decode:inst3|SoftReload inst49 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 33.79 % ) " "Info: Total cell delay = 2.000 ns ( 33.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.919 ns ( 66.21 % ) " "Info: Total interconnect delay = 3.919 ns ( 66.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.521 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.521 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { core:inst14|state[3]~_Duplicate_1 inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.521 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN register core:inst14\|ClrFIFO register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[1\] 19.518 ns " "Info: Slack time is 19.518 ns for clock \"CLKIN\" between source register \"core:inst14\|ClrFIFO\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[1\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "7.781 ns - " "Info: - Data arrival time is 7.781 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.684 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 128 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.534 ns) 2.684 ns core:inst14\|ClrFIFO 4 REG FF_X22_Y25_N21 67 " "Info: 4: + IC(0.996 ns) + CELL(0.534 ns) = 2.684 ns; Loc. = FF_X22_Y25_N21; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 56.82 % ) " "Info: Total cell delay = 1.525 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.898 ns + Longest register register " "Info: + Longest register to register delay is 4.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO 1 REG FF_X22_Y25_N21 67 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y25_N21; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.148 ns) + CELL(0.750 ns) 4.898 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[1\] 2 REG FF_X21_Y16_N29 1 " "Info: 2: + IC(4.148 ns) + CELL(0.750 ns) = 4.898 ns; Loc. = FF_X21_Y16_N29; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 49 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 15.31 % ) " "Info: Total cell delay = 0.750 ns ( 15.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.148 ns ( 84.69 % ) " "Info: Total interconnect delay = 4.148 ns ( 84.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "27.299 ns + " "Info: + Data required time is 27.299 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 7.284 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to destination register is 7.284 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.733 ns) 2.383 ns core:inst14\|ENWFIFO 3 REG FF_X40_Y18_N11 13 " "Info: 3: + IC(0.659 ns) + CELL(0.733 ns) = 2.383 ns; Loc. = FF_X40_Y18_N11; Fanout = 13; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { CLKIN~input core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.130 ns) 2.818 ns AllStore:inst2\|inst2~0 4 COMB LCCOMB_X40_Y18_N22 38 " "Info: 4: + IC(0.305 ns) + CELL(0.130 ns) = 2.818 ns; Loc. = LCCOMB_X40_Y18_N22; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.130 ns) 4.331 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X22_Y21_N20 1 " "Info: 5: + IC(1.383 ns) + CELL(0.130 ns) = 4.331 ns; Loc. = LCCOMB_X22_Y21_N20; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.000 ns) 5.786 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G16 711 " "Info: 6: + IC(1.455 ns) + CELL(0.000 ns) = 5.786 ns; Loc. = CLKCTRL_G16; Fanout = 711; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.534 ns) 7.284 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[1\] 7 REG FF_X21_Y16_N29 1 " "Info: 7: + IC(0.964 ns) + CELL(0.534 ns) = 7.284 ns; Loc. = FF_X21_Y16_N29; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|low_addressa\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 49 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.518 ns ( 34.57 % ) " "Info: Total cell delay = 2.518 ns ( 34.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 65.43 % ) " "Info: Total interconnect delay = 4.766 ns ( 65.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.284 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 49 14 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.284 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.284 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|low_addressa[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register core:inst14\|ClrFIFO register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 15.928 ns " "Info: Minimum slack time is 15.928 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"core:inst14\|ClrFIFO\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "6.818 ns + " "Info: + Data arrival time is 6.818 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.684 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to source register is 2.684 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Early " "Info: + Early clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 128 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.534 ns) 2.684 ns core:inst14\|ClrFIFO 4 REG FF_X22_Y25_N21 67 " "Info: 4: + IC(0.996 ns) + CELL(0.534 ns) = 2.684 ns; Loc. = FF_X22_Y25_N21; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 56.82 % ) " "Info: Total cell delay = 1.525 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.935 ns + Shortest register register " "Info: + Shortest register to register delay is 3.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO 1 REG FF_X22_Y25_N21 67 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y25_N21; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.161 ns) + CELL(0.774 ns) 3.935 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 2 REG DDIOOUTCELL_X16_Y29_N4 1 " "Info: 2: + IC(3.161 ns) + CELL(0.774 ns) = 3.935 ns; Loc. = DDIOOUTCELL_X16_Y29_N4; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 19.67 % ) " "Info: Total cell delay = 0.774 ns ( 19.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.161 ns ( 80.33 % ) " "Info: Total interconnect delay = 3.161 ns ( 80.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "-9.110 ns - " "Info: - Data required time is -9.110 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -12.000 ns " "Info: + Latch edge is -12.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination 2.789 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 2.789 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.000 ns) -1.793 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G9 150 " "Info: 2: + IC(1.853 ns) + CELL(0.000 ns) = -1.793 ns; Loc. = CLKCTRL_G9; Fanout = 150; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.308 ns) -0.153 ns AllStore:inst2\|21mux:inst16\|5 3 COMB LCCOMB_X22_Y21_N20 1 " "Info: 3: + IC(1.332 ns) + CELL(0.308 ns) = -0.153 ns; Loc. = LCCOMB_X22_Y21_N20; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.000 ns) 1.302 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 4 COMB CLKCTRL_G16 711 " "Info: 4: + IC(1.455 ns) + CELL(0.000 ns) = 1.302 ns; Loc. = CLKCTRL_G16; Fanout = 711; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.488 ns) 2.789 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 5 REG DDIOOUTCELL_X16_Y29_N4 1 " "Info: 5: + IC(0.999 ns) + CELL(0.488 ns) = 2.789 ns; Loc. = DDIOOUTCELL_X16_Y29_N4; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.796 ns ( 12.37 % ) " "Info: Total cell delay = 0.796 ns ( 12.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.639 ns ( 87.63 % ) " "Info: Total interconnect delay = 5.639 ns ( 87.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.101 ns + " "Info: + Micro hold delay of destination is 0.101 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.789 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register core:inst14\|ClrFIFO register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 553 ps " "Info: Minimum slack time is 553 ps for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"core:inst14\|ClrFIFO\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "26.818 ns + " "Info: + Data arrival time is 26.818 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 20.000 ns " "Info: + Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.684 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to source register is 2.684 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Early " "Info: + Early clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 128 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.534 ns) 2.684 ns core:inst14\|ClrFIFO 4 REG FF_X22_Y25_N21 67 " "Info: 4: + IC(0.996 ns) + CELL(0.534 ns) = 2.684 ns; Loc. = FF_X22_Y25_N21; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 56.82 % ) " "Info: Total cell delay = 1.525 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.935 ns + Shortest register register " "Info: + Shortest register to register delay is 3.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO 1 REG FF_X22_Y25_N21 67 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y25_N21; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.161 ns) + CELL(0.774 ns) 3.935 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 2 REG DDIOOUTCELL_X16_Y29_N4 1 " "Info: 2: + IC(3.161 ns) + CELL(0.774 ns) = 3.935 ns; Loc. = DDIOOUTCELL_X16_Y29_N4; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 19.67 % ) " "Info: Total cell delay = 0.774 ns ( 19.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.161 ns ( 80.33 % ) " "Info: Total interconnect delay = 3.161 ns ( 80.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "26.265 ns - " "Info: - Data required time is 26.265 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 8680.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 8680.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 6.164 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 6.164 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 16 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.733 ns) 1.182 ns MyUart:inst15\|RdCLK 3 REG FF_X21_Y17_N17 2 " "Info: 3: + IC(0.971 ns) + CELL(0.733 ns) = 1.182 ns; Loc. = FF_X21_Y17_N17; Fanout = 2; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.733 ns) 2.687 ns OutputController:inst13\|RD 4 REG FF_X22_Y21_N27 1 " "Info: 4: + IC(0.772 ns) + CELL(0.733 ns) = 2.687 ns; Loc. = FF_X22_Y21_N27; Fanout = 1; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.243 ns) 3.222 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X22_Y21_N20 1 " "Info: 5: + IC(0.292 ns) + CELL(0.243 ns) = 3.222 ns; Loc. = LCCOMB_X22_Y21_N20; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.000 ns) 4.677 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G16 711 " "Info: 6: + IC(1.455 ns) + CELL(0.000 ns) = 4.677 ns; Loc. = CLKCTRL_G16; Fanout = 711; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.488 ns) 6.164 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 7 REG DDIOOUTCELL_X16_Y29_N4 1 " "Info: 7: + IC(0.999 ns) + CELL(0.488 ns) = 6.164 ns; Loc. = DDIOOUTCELL_X16_Y29_N4; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.197 ns ( 25.66 % ) " "Info: Total cell delay = 2.197 ns ( 25.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.365 ns ( 74.34 % ) " "Info: Total interconnect delay = 6.365 ns ( 74.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.101 ns + " "Info: + Micro hold delay of destination is 0.101 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register core:inst14\|state\[3\]~_Duplicate_1 register inst49 10.75 ns " "Info: Minimum slack time is 10.75 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"core:inst14\|state\[3\]~_Duplicate_1\" and destination register \"inst49\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "24.428 ns + " "Info: + Data arrival time is 24.428 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 20.000 ns " "Info: + Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.684 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to source register is 2.684 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Early " "Info: + Early clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 128 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.534 ns) 2.684 ns core:inst14\|state\[3\]~_Duplicate_1 4 REG FF_X22_Y25_N23 15 " "Info: 4: + IC(0.996 ns) + CELL(0.534 ns) = 2.684 ns; Loc. = FF_X22_Y25_N23; Fanout = 15; REG Node = 'core:inst14\|state\[3\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 56.82 % ) " "Info: Total cell delay = 1.525 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.545 ns + Shortest register register " "Info: + Shortest register to register delay is 1.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|state\[3\]~_Duplicate_1 1 REG FF_X22_Y25_N23 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y25_N23; Fanout = 15; REG Node = 'core:inst14\|state\[3\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|state[3]~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.750 ns) 1.545 ns inst49 2 REG FF_X22_Y26_N29 2 " "Info: 2: + IC(0.795 ns) + CELL(0.750 ns) = 1.545 ns; Loc. = FF_X22_Y26_N29; Fanout = 2; REG Node = 'inst49'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { core:inst14|state[3]~_Duplicate_1 inst49 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 48.54 % ) " "Info: Total cell delay = 0.750 ns ( 48.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.795 ns ( 51.46 % ) " "Info: Total interconnect delay = 0.795 ns ( 51.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { core:inst14|state[3]~_Duplicate_1 inst49 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { core:inst14|state[3]~_Duplicate_1 inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "13.678 ns - " "Info: - Data required time is 13.678 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 3.521 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 3.521 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 81 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 81; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.733 ns) 1.181 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y26_N9 3 " "Info: 3: + IC(0.970 ns) + CELL(0.733 ns) = 1.181 ns; Loc. = FF_X23_Y26_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.733 ns) 2.262 ns Decode:inst3\|SoftReload 4 REG FF_X23_Y26_N19 2 " "Info: 4: + IC(0.348 ns) + CELL(0.733 ns) = 2.262 ns; Loc. = FF_X23_Y26_N19; Fanout = 2; REG Node = 'Decode:inst3\|SoftReload'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { MyRx:inst1|DataReady Decode:inst3|SoftReload } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.534 ns) 3.521 ns inst49 5 REG FF_X22_Y26_N29 2 " "Info: 5: + IC(0.725 ns) + CELL(0.534 ns) = 3.521 ns; Loc. = FF_X22_Y26_N29; Fanout = 2; REG Node = 'inst49'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { Decode:inst3|SoftReload inst49 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 33.79 % ) " "Info: Total cell delay = 2.000 ns ( 33.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.919 ns ( 66.21 % ) " "Info: Total interconnect delay = 3.919 ns ( 66.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.521 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.521 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { core:inst14|state[3]~_Duplicate_1 inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.521 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLKIN register core:inst14\|ClrFIFO register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] -556 ps " "Info: Minimum slack time is -556 ps for clock \"CLKIN\" between source register \"core:inst14\|ClrFIFO\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "6.818 ns + " "Info: + Data arrival time is 6.818 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.684 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to source register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 128 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 128; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.534 ns) 2.684 ns core:inst14\|ClrFIFO 4 REG FF_X22_Y25_N21 67 " "Info: 4: + IC(0.996 ns) + CELL(0.534 ns) = 2.684 ns; Loc. = FF_X22_Y25_N21; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 56.82 % ) " "Info: Total cell delay = 1.525 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.935 ns + Shortest register register " "Info: + Shortest register to register delay is 3.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO 1 REG FF_X22_Y25_N21 67 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y25_N21; Fanout = 67; REG Node = 'core:inst14\|ClrFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.161 ns) + CELL(0.774 ns) 3.935 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 2 REG DDIOOUTCELL_X16_Y29_N4 1 " "Info: 2: + IC(3.161 ns) + CELL(0.774 ns) = 3.935 ns; Loc. = DDIOOUTCELL_X16_Y29_N4; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 19.67 % ) " "Info: Total cell delay = 0.774 ns ( 19.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.161 ns ( 80.33 % ) " "Info: Total interconnect delay = 3.161 ns ( 80.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "7.374 ns - " "Info: - Data required time is 7.374 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 7.273 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to destination register is 7.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 8; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.733 ns) 2.383 ns core:inst14\|ENWFIFO 3 REG FF_X40_Y18_N11 13 " "Info: 3: + IC(0.659 ns) + CELL(0.733 ns) = 2.383 ns; Loc. = FF_X40_Y18_N11; Fanout = 13; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { CLKIN~input core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.130 ns) 2.818 ns AllStore:inst2\|inst2~0 4 COMB LCCOMB_X40_Y18_N22 38 " "Info: 4: + IC(0.305 ns) + CELL(0.130 ns) = 2.818 ns; Loc. = LCCOMB_X40_Y18_N22; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.130 ns) 4.331 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X22_Y21_N20 1 " "Info: 5: + IC(1.383 ns) + CELL(0.130 ns) = 4.331 ns; Loc. = LCCOMB_X22_Y21_N20; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.455 ns) + CELL(0.000 ns) 5.786 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G16 711 " "Info: 6: + IC(1.455 ns) + CELL(0.000 ns) = 5.786 ns; Loc. = CLKCTRL_G16; Fanout = 711; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.488 ns) 7.273 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\] 7 REG DDIOOUTCELL_X16_Y29_N4 1 " "Info: 7: + IC(0.999 ns) + CELL(0.488 ns) = 7.273 ns; Loc. = DDIOOUTCELL_X16_Y29_N4; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_h0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[6\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.472 ns ( 33.99 % ) " "Info: Total cell delay = 2.472 ns ( 33.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.801 ns ( 66.01 % ) " "Info: Total interconnect delay = 4.801 ns ( 66.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.273 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.101 ns + " "Info: + Micro hold delay of destination is 0.101 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.273 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { core:inst14|ClrFIFO AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.273 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_h0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Removal: 'CLKIN' 37 " "Warning: Can't achieve timing requirement Removal: 'CLKIN' along 37 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 22 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 13:01:19 2011 " "Info: Processing ended: Sat Nov 12 13:01:19 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 572 s " "Info: Quartus II Full Compilation was successful. 0 errors, 572 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
