{"vcs1":{"timestamp_begin":1712991157.899490355, "rt":1.27, "ut":0.27, "st":0.18}}
{"vcselab":{"timestamp_begin":1712991159.244711278, "rt":1.32, "ut":0.29, "st":0.10}}
{"link":{"timestamp_begin":1712991160.642448274, "rt":0.39, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712991157.338111403}
{"VCS_COMP_START_TIME": 1712991157.338111403}
{"VCS_COMP_END_TIME": 1712991162.562719558}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329808}}
{"stitch_vcselab": {"peak_mem": 215184}}
