{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512398686720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512398686728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 09:44:46 2017 " "Processing started: Mon Dec 04 09:44:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512398686728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512398686728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512398686729 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1512398686868 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1512398686868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512398687299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512398687300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "F:/FPGA/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512398695631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512398695631 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE0_NANO.v(109) " "Verilog HDL Module Instantiation warning at DE0_NANO.v(109): ignored dangling comma in List of Port Connections" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 109 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512398695640 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE0_NANO DE0_NANO.v(32) " "Verilog Module Declaration warning at DE0_NANO.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE0_NANO\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 32 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512398695642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512398695643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512398695643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "F:/FPGA/spi_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512398695682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512398695682 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512398695867 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "visited DE0_NANO.v(155) " "Verilog HDL or VHDL warning at DE0_NANO.v(155): object \"visited\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512398695872 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unreach DE0_NANO.v(156) " "Verilog HDL or VHDL warning at DE0_NANO.v(156): object \"unreach\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512398695872 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE0_NANO.v(244) " "Verilog HDL assignment warning at DE0_NANO.v(244): truncated value with size 32 to match size of target (4)" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512398696948 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE0_NANO.v(245) " "Verilog HDL assignment warning at DE0_NANO.v(245): truncated value with size 32 to match size of target (4)" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512398696948 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(262) " "Verilog HDL or VHDL warning at the DE0_NANO.v(262): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 262 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398696954 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(263) " "Verilog HDL or VHDL warning at the DE0_NANO.v(263): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 263 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398696964 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(264) " "Verilog HDL or VHDL warning at the DE0_NANO.v(264): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 264 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398696975 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(265) " "Verilog HDL or VHDL warning at the DE0_NANO.v(265): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 265 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398696985 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(266) " "Verilog HDL or VHDL warning at the DE0_NANO.v(266): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 266 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697007 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(267) " "Verilog HDL or VHDL warning at the DE0_NANO.v(267): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 267 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697017 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(268) " "Verilog HDL or VHDL warning at the DE0_NANO.v(268): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 268 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697029 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(269) " "Verilog HDL or VHDL warning at the DE0_NANO.v(269): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 269 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697041 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(271) " "Verilog HDL or VHDL warning at the DE0_NANO.v(271): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 271 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697054 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(272) " "Verilog HDL or VHDL warning at the DE0_NANO.v(272): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 272 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697065 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(273) " "Verilog HDL or VHDL warning at the DE0_NANO.v(273): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 273 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697076 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(274) " "Verilog HDL or VHDL warning at the DE0_NANO.v(274): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 274 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697087 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(275) " "Verilog HDL or VHDL warning at the DE0_NANO.v(275): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 275 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697104 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(276) " "Verilog HDL or VHDL warning at the DE0_NANO.v(276): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 276 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697115 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(277) " "Verilog HDL or VHDL warning at the DE0_NANO.v(277): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 277 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697126 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(278) " "Verilog HDL or VHDL warning at the DE0_NANO.v(278): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 278 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697136 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(280) " "Verilog HDL or VHDL warning at the DE0_NANO.v(280): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 280 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697152 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(281) " "Verilog HDL or VHDL warning at the DE0_NANO.v(281): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 281 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697164 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(282) " "Verilog HDL or VHDL warning at the DE0_NANO.v(282): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 282 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697176 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(283) " "Verilog HDL or VHDL warning at the DE0_NANO.v(283): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 283 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697187 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(284) " "Verilog HDL or VHDL warning at the DE0_NANO.v(284): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 284 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697198 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(285) " "Verilog HDL or VHDL warning at the DE0_NANO.v(285): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 285 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697221 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(286) " "Verilog HDL or VHDL warning at the DE0_NANO.v(286): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 286 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697235 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(287) " "Verilog HDL or VHDL warning at the DE0_NANO.v(287): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 287 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697245 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(289) " "Verilog HDL or VHDL warning at the DE0_NANO.v(289): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 289 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697262 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(290) " "Verilog HDL or VHDL warning at the DE0_NANO.v(290): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 290 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697274 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(291) " "Verilog HDL or VHDL warning at the DE0_NANO.v(291): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 291 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697285 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(292) " "Verilog HDL or VHDL warning at the DE0_NANO.v(292): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 292 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697296 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(293) " "Verilog HDL or VHDL warning at the DE0_NANO.v(293): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 293 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697307 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(294) " "Verilog HDL or VHDL warning at the DE0_NANO.v(294): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 294 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697318 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(295) " "Verilog HDL or VHDL warning at the DE0_NANO.v(295): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 295 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697331 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(296) " "Verilog HDL or VHDL warning at the DE0_NANO.v(296): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 296 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697342 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(298) " "Verilog HDL or VHDL warning at the DE0_NANO.v(298): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 298 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697362 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(299) " "Verilog HDL or VHDL warning at the DE0_NANO.v(299): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 299 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697377 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(300) " "Verilog HDL or VHDL warning at the DE0_NANO.v(300): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 300 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697389 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(301) " "Verilog HDL or VHDL warning at the DE0_NANO.v(301): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 301 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697403 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(302) " "Verilog HDL or VHDL warning at the DE0_NANO.v(302): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 302 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697415 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(303) " "Verilog HDL or VHDL warning at the DE0_NANO.v(303): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 303 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697428 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(304) " "Verilog HDL or VHDL warning at the DE0_NANO.v(304): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 304 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697439 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(305) " "Verilog HDL or VHDL warning at the DE0_NANO.v(305): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 305 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697455 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(307) " "Verilog HDL or VHDL warning at the DE0_NANO.v(307): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 307 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697467 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(308) " "Verilog HDL or VHDL warning at the DE0_NANO.v(308): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 308 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697482 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(309) " "Verilog HDL or VHDL warning at the DE0_NANO.v(309): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 309 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697495 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(310) " "Verilog HDL or VHDL warning at the DE0_NANO.v(310): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 310 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697511 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(311) " "Verilog HDL or VHDL warning at the DE0_NANO.v(311): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 311 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697524 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(312) " "Verilog HDL or VHDL warning at the DE0_NANO.v(312): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 312 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697547 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(313) " "Verilog HDL or VHDL warning at the DE0_NANO.v(313): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 313 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697560 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(314) " "Verilog HDL or VHDL warning at the DE0_NANO.v(314): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 314 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697576 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(316) " "Verilog HDL or VHDL warning at the DE0_NANO.v(316): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 316 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697589 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(317) " "Verilog HDL or VHDL warning at the DE0_NANO.v(317): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 317 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697603 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(318) " "Verilog HDL or VHDL warning at the DE0_NANO.v(318): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 318 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697615 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(319) " "Verilog HDL or VHDL warning at the DE0_NANO.v(319): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 319 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697628 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(320) " "Verilog HDL or VHDL warning at the DE0_NANO.v(320): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 320 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697640 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(321) " "Verilog HDL or VHDL warning at the DE0_NANO.v(321): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 321 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697653 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(322) " "Verilog HDL or VHDL warning at the DE0_NANO.v(322): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 322 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697666 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(323) " "Verilog HDL or VHDL warning at the DE0_NANO.v(323): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 323 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697678 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(325) " "Verilog HDL or VHDL warning at the DE0_NANO.v(325): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 325 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697695 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(326) " "Verilog HDL or VHDL warning at the DE0_NANO.v(326): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 326 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697708 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(327) " "Verilog HDL or VHDL warning at the DE0_NANO.v(327): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 327 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697721 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(328) " "Verilog HDL or VHDL warning at the DE0_NANO.v(328): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 328 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697734 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(329) " "Verilog HDL or VHDL warning at the DE0_NANO.v(329): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 329 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697766 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(330) " "Verilog HDL or VHDL warning at the DE0_NANO.v(330): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 330 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697781 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(331) " "Verilog HDL or VHDL warning at the DE0_NANO.v(331): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 331 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697792 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(332) " "Verilog HDL or VHDL warning at the DE0_NANO.v(332): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 332 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398697805 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE0_NANO.v(449) " "Verilog HDL assignment warning at DE0_NANO.v(449): truncated value with size 32 to match size of target (4)" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512398698375 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE0_NANO.v(450) " "Verilog HDL assignment warning at DE0_NANO.v(450): truncated value with size 32 to match size of target (4)" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512398698378 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(453) " "Verilog HDL or VHDL warning at the DE0_NANO.v(453): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 453 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698379 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(454) " "Verilog HDL or VHDL warning at the DE0_NANO.v(454): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 454 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698393 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(455) " "Verilog HDL or VHDL warning at the DE0_NANO.v(455): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 455 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698407 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(456) " "Verilog HDL or VHDL warning at the DE0_NANO.v(456): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 456 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698422 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(457) " "Verilog HDL or VHDL warning at the DE0_NANO.v(457): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 457 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698435 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(458) " "Verilog HDL or VHDL warning at the DE0_NANO.v(458): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 458 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698450 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(459) " "Verilog HDL or VHDL warning at the DE0_NANO.v(459): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 459 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698466 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(460) " "Verilog HDL or VHDL warning at the DE0_NANO.v(460): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 460 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698482 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(462) " "Verilog HDL or VHDL warning at the DE0_NANO.v(462): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 462 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698501 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(463) " "Verilog HDL or VHDL warning at the DE0_NANO.v(463): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 463 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698516 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(464) " "Verilog HDL or VHDL warning at the DE0_NANO.v(464): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 464 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698551 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(465) " "Verilog HDL or VHDL warning at the DE0_NANO.v(465): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 465 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698563 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(466) " "Verilog HDL or VHDL warning at the DE0_NANO.v(466): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 466 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698576 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(467) " "Verilog HDL or VHDL warning at the DE0_NANO.v(467): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 467 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698590 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(468) " "Verilog HDL or VHDL warning at the DE0_NANO.v(468): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 468 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698603 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(469) " "Verilog HDL or VHDL warning at the DE0_NANO.v(469): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 469 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698616 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(471) " "Verilog HDL or VHDL warning at the DE0_NANO.v(471): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 471 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698628 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(472) " "Verilog HDL or VHDL warning at the DE0_NANO.v(472): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 472 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698689 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(473) " "Verilog HDL or VHDL warning at the DE0_NANO.v(473): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 473 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698702 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(474) " "Verilog HDL or VHDL warning at the DE0_NANO.v(474): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 474 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698715 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(475) " "Verilog HDL or VHDL warning at the DE0_NANO.v(475): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 475 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698728 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(476) " "Verilog HDL or VHDL warning at the DE0_NANO.v(476): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 476 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698740 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(477) " "Verilog HDL or VHDL warning at the DE0_NANO.v(477): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 477 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698754 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(478) " "Verilog HDL or VHDL warning at the DE0_NANO.v(478): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 478 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698768 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(480) " "Verilog HDL or VHDL warning at the DE0_NANO.v(480): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 480 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698784 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(481) " "Verilog HDL or VHDL warning at the DE0_NANO.v(481): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 481 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698798 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(482) " "Verilog HDL or VHDL warning at the DE0_NANO.v(482): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 482 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698814 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(483) " "Verilog HDL or VHDL warning at the DE0_NANO.v(483): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 483 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698827 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(484) " "Verilog HDL or VHDL warning at the DE0_NANO.v(484): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 484 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698839 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(485) " "Verilog HDL or VHDL warning at the DE0_NANO.v(485): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 485 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698852 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(486) " "Verilog HDL or VHDL warning at the DE0_NANO.v(486): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 486 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698864 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(487) " "Verilog HDL or VHDL warning at the DE0_NANO.v(487): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 487 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698877 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(489) " "Verilog HDL or VHDL warning at the DE0_NANO.v(489): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 489 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698889 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(490) " "Verilog HDL or VHDL warning at the DE0_NANO.v(490): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 490 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698904 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(491) " "Verilog HDL or VHDL warning at the DE0_NANO.v(491): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 491 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698931 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(492) " "Verilog HDL or VHDL warning at the DE0_NANO.v(492): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 492 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698946 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(493) " "Verilog HDL or VHDL warning at the DE0_NANO.v(493): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 493 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698961 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(494) " "Verilog HDL or VHDL warning at the DE0_NANO.v(494): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 494 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698976 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(495) " "Verilog HDL or VHDL warning at the DE0_NANO.v(495): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 495 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398698990 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(496) " "Verilog HDL or VHDL warning at the DE0_NANO.v(496): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 496 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699005 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(498) " "Verilog HDL or VHDL warning at the DE0_NANO.v(498): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 498 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699021 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(499) " "Verilog HDL or VHDL warning at the DE0_NANO.v(499): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 499 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699036 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(500) " "Verilog HDL or VHDL warning at the DE0_NANO.v(500): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 500 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699051 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(501) " "Verilog HDL or VHDL warning at the DE0_NANO.v(501): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 501 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699069 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(502) " "Verilog HDL or VHDL warning at the DE0_NANO.v(502): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 502 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699084 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(503) " "Verilog HDL or VHDL warning at the DE0_NANO.v(503): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 503 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699100 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(504) " "Verilog HDL or VHDL warning at the DE0_NANO.v(504): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 504 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699115 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(505) " "Verilog HDL or VHDL warning at the DE0_NANO.v(505): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 505 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699131 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(507) " "Verilog HDL or VHDL warning at the DE0_NANO.v(507): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 507 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699147 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(508) " "Verilog HDL or VHDL warning at the DE0_NANO.v(508): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 508 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699162 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(509) " "Verilog HDL or VHDL warning at the DE0_NANO.v(509): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 509 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699178 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(510) " "Verilog HDL or VHDL warning at the DE0_NANO.v(510): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 510 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699194 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(511) " "Verilog HDL or VHDL warning at the DE0_NANO.v(511): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 511 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699212 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(512) " "Verilog HDL or VHDL warning at the DE0_NANO.v(512): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 512 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699228 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(513) " "Verilog HDL or VHDL warning at the DE0_NANO.v(513): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 513 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699243 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(514) " "Verilog HDL or VHDL warning at the DE0_NANO.v(514): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 514 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699260 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(516) " "Verilog HDL or VHDL warning at the DE0_NANO.v(516): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 516 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699275 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(517) " "Verilog HDL or VHDL warning at the DE0_NANO.v(517): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 517 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699292 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(518) " "Verilog HDL or VHDL warning at the DE0_NANO.v(518): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 518 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699308 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(519) " "Verilog HDL or VHDL warning at the DE0_NANO.v(519): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 519 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699324 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(520) " "Verilog HDL or VHDL warning at the DE0_NANO.v(520): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 520 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699339 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(521) " "Verilog HDL or VHDL warning at the DE0_NANO.v(521): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 521 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699359 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(522) " "Verilog HDL or VHDL warning at the DE0_NANO.v(522): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 522 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699376 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "DE0_NANO.v(523) " "Verilog HDL or VHDL warning at the DE0_NANO.v(523): index expression is not wide enough to address all of the elements in the array" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 523 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1512398699392 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 DE0_NANO.v(568) " "Verilog HDL assignment warning at DE0_NANO.v(568): truncated value with size 10 to match size of target (6)" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512398700303 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 DE0_NANO.v(569) " "Verilog HDL assignment warning at DE0_NANO.v(569): truncated value with size 10 to match size of target (6)" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512398700303 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..1\] DE0_NANO.v(48) " "Output port \"LED\[7..1\]\" at DE0_NANO.v(48) has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512398703755 "|DE0_NANO"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wall_grid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wall_grid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512398816616 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_struc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_struc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1512398816616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:driver " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:driver\"" {  } { { "DE0_NANO.v" "driver" { Text "F:/FPGA/DE0_NANO.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512398825391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(71) " "Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "F:/FPGA/VGA_DRIVER.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512398825401 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(75) " "Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "F:/FPGA/VGA_DRIVER.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512398825404 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:slave " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:slave\"" {  } { { "DE0_NANO.v" "slave" { Text "F:/FPGA/DE0_NANO.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512398825404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio.v 1 1 " "Using design file audio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO " "Found entity 1: AUDIO" {  } { { "audio.v" "" { Text "F:/FPGA/audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512398825422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1512398825422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO AUDIO:audio " "Elaborating entity \"AUDIO\" for hierarchy \"AUDIO:audio\"" {  } { { "DE0_NANO.v" "audio" { Text "F:/FPGA/DE0_NANO.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512398825422 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 audio.v(181) " "Verilog HDL assignment warning at audio.v(181): truncated value with size 33 to match size of target (32)" {  } { { "audio.v" "" { Text "F:/FPGA/audio.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512398825438 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 audio.v(187) " "Verilog HDL assignment warning at audio.v(187): truncated value with size 32 to match size of target (6)" {  } { { "audio.v" "" { Text "F:/FPGA/audio.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512398825438 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 audio.v(189) " "Verilog HDL assignment warning at audio.v(189): truncated value with size 33 to match size of target (32)" {  } { { "audio.v" "" { Text "F:/FPGA/audio.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512398825438 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 audio.v(196) " "Verilog HDL assignment warning at audio.v(196): truncated value with size 32 to match size of target (25)" {  } { { "audio.v" "" { Text "F:/FPGA/audio.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512398825438 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 audio.v(203) " "Verilog HDL assignment warning at audio.v(203): truncated value with size 33 to match size of target (32)" {  } { { "audio.v" "" { Text "F:/FPGA/audio.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512398825438 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tones.data_a 0 audio.v(19) " "Net \"tones.data_a\" at audio.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "F:/FPGA/audio.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512398825442 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tones.waddr_a 0 audio.v(19) " "Net \"tones.waddr_a\" at audio.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "F:/FPGA/audio.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512398825442 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 audio.v(28) " "Net \"rom.data_a\" at audio.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "F:/FPGA/audio.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512398825442 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 audio.v(28) " "Net \"rom.waddr_a\" at audio.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "F:/FPGA/audio.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512398825442 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tones.we_a 0 audio.v(19) " "Net \"tones.we_a\" at audio.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "F:/FPGA/audio.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512398825442 "|DE0_NANO|AUDIO:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 audio.v(28) " "Net \"rom.we_a\" at audio.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "audio.v" "" { Text "F:/FPGA/audio.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512398825442 "|DE0_NANO|AUDIO:audio"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "AUDIO:audio\|tones " "RAM logic \"AUDIO:audio\|tones\" is uninferred due to asynchronous read logic" {  } { { "audio.v" "tones" { Text "F:/FPGA/audio.v" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1512398910457 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1512398910456 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "AUDIO:audio\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AUDIO:audio\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512398917693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512398917693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512398917693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512398917693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512398917693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512398917693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512398917693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512398917693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512398917693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif " "Parameter INIT_FILE set to db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512398917693 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1512398917693 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1512398917693 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE0_NANO.v" "Div1" { Text "F:/FPGA/DE0_NANO.v" 569 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398917697 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE0_NANO.v" "Div0" { Text "F:/FPGA/DE0_NANO.v" 568 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398917697 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1512398917697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AUDIO:audio\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"AUDIO:audio\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512398917748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AUDIO:audio\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"AUDIO:audio\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512398917748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512398917748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512398917748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512398917748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512398917748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512398917748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512398917748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512398917748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512398917748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE0_NANO.ram0_AUDIO_45867c4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512398917748 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512398917748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gd71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gd71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gd71 " "Found entity 1: altsyncram_gd71" {  } { { "db/altsyncram_gd71.tdf" "" { Text "F:/FPGA/db/altsyncram_gd71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512398917790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512398917790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 569 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512398917830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512398917830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512398917830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512398917830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512398917830 ""}  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 569 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512398917830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "F:/FPGA/db/lpm_divide_sim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512398917864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512398917864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "F:/FPGA/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512398917880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512398917880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "F:/FPGA/db/alt_u_div_s6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512398917901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512398917901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/FPGA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512398917947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512398917947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/FPGA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512398917990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512398917990 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[5\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[7\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[9\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[11\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[13\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[15\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[17\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[19\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[21\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0_D\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0_D\[23\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[8\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[10\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[12\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[14\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[16\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[18\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[20\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[22\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1_D\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1_D\[28\]\" and its non-tri-state driver." {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512398918591 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1512398918591 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[26\] " "bidirectional pin \"GPIO_1_D\[26\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[30\] " "bidirectional pin \"GPIO_1_D\[30\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[32\] " "bidirectional pin \"GPIO_1_D\[32\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[0\] " "bidirectional pin \"GPIO_0_D\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[1\] " "bidirectional pin \"GPIO_0_D\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[2\] " "bidirectional pin \"GPIO_0_D\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[3\] " "bidirectional pin \"GPIO_0_D\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[4\] " "bidirectional pin \"GPIO_0_D\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[6\] " "bidirectional pin \"GPIO_0_D\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[8\] " "bidirectional pin \"GPIO_0_D\[8\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[10\] " "bidirectional pin \"GPIO_0_D\[10\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[12\] " "bidirectional pin \"GPIO_0_D\[12\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[14\] " "bidirectional pin \"GPIO_0_D\[14\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[16\] " "bidirectional pin \"GPIO_0_D\[16\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[18\] " "bidirectional pin \"GPIO_0_D\[18\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[20\] " "bidirectional pin \"GPIO_0_D\[20\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[22\] " "bidirectional pin \"GPIO_0_D\[22\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[24\] " "bidirectional pin \"GPIO_0_D\[24\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[25\] " "bidirectional pin \"GPIO_0_D\[25\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[26\] " "bidirectional pin \"GPIO_0_D\[26\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[27\] " "bidirectional pin \"GPIO_0_D\[27\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[28\] " "bidirectional pin \"GPIO_0_D\[28\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[29\] " "bidirectional pin \"GPIO_0_D\[29\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[30\] " "bidirectional pin \"GPIO_0_D\[30\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[31\] " "bidirectional pin \"GPIO_0_D\[31\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[32\] " "bidirectional pin \"GPIO_0_D\[32\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0_D\[33\] " "bidirectional pin \"GPIO_0_D\[33\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[0\] " "bidirectional pin \"GPIO_1_D\[0\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[1\] " "bidirectional pin \"GPIO_1_D\[1\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[2\] " "bidirectional pin \"GPIO_1_D\[2\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[3\] " "bidirectional pin \"GPIO_1_D\[3\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[4\] " "bidirectional pin \"GPIO_1_D\[4\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[5\] " "bidirectional pin \"GPIO_1_D\[5\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[6\] " "bidirectional pin \"GPIO_1_D\[6\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[7\] " "bidirectional pin \"GPIO_1_D\[7\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[9\] " "bidirectional pin \"GPIO_1_D\[9\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[11\] " "bidirectional pin \"GPIO_1_D\[11\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[13\] " "bidirectional pin \"GPIO_1_D\[13\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[15\] " "bidirectional pin \"GPIO_1_D\[15\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[17\] " "bidirectional pin \"GPIO_1_D\[17\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[19\] " "bidirectional pin \"GPIO_1_D\[19\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[21\] " "bidirectional pin \"GPIO_1_D\[21\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[23\] " "bidirectional pin \"GPIO_1_D\[23\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[24\] " "bidirectional pin \"GPIO_1_D\[24\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[25\] " "bidirectional pin \"GPIO_1_D\[25\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[27\] " "bidirectional pin \"GPIO_1_D\[27\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[29\] " "bidirectional pin \"GPIO_1_D\[29\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[31\] " "bidirectional pin \"GPIO_1_D\[31\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1_D\[33\] " "bidirectional pin \"GPIO_1_D\[33\]\" has no driver" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512398918626 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1512398918626 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[5\]~synth " "Node \"GPIO_0_D\[5\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[7\]~synth " "Node \"GPIO_0_D\[7\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[9\]~synth " "Node \"GPIO_0_D\[9\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[11\]~synth " "Node \"GPIO_0_D\[11\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[13\]~synth " "Node \"GPIO_0_D\[13\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[15\]~synth " "Node \"GPIO_0_D\[15\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[17\]~synth " "Node \"GPIO_0_D\[17\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[19\]~synth " "Node \"GPIO_0_D\[19\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[21\]~synth " "Node \"GPIO_0_D\[21\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0_D\[23\]~synth " "Node \"GPIO_0_D\[23\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[8\]~synth " "Node \"GPIO_1_D\[8\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[10\]~synth " "Node \"GPIO_1_D\[10\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[12\]~synth " "Node \"GPIO_1_D\[12\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[14\]~synth " "Node \"GPIO_1_D\[14\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[16\]~synth " "Node \"GPIO_1_D\[16\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[18\]~synth " "Node \"GPIO_1_D\[18\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[20\]~synth " "Node \"GPIO_1_D\[20\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[22\]~synth " "Node \"GPIO_1_D\[22\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1_D\[28\]~synth " "Node \"GPIO_1_D\[28\]~synth\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398924146 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512398924146 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512398924149 "|DE0_NANO|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512398924149 "|DE0_NANO|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512398924149 "|DE0_NANO|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512398924149 "|DE0_NANO|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512398924149 "|DE0_NANO|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512398924149 "|DE0_NANO|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512398924149 "|DE0_NANO|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512398924149 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512398924289 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "93 " "93 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512398929774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512398933267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512398933267 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398934063 "|DE0_NANO|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398934063 "|DE0_NANO|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398934063 "|DE0_NANO|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398934063 "|DE0_NANO|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398934063 "|DE0_NANO|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398934063 "|DE0_NANO|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398934063 "|DE0_NANO|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398934063 "|DE0_NANO|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "F:/FPGA/DE0_NANO.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512398934063 "|DE0_NANO|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512398934063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4826 " "Implemented 4826 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512398934068 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512398934068 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1512398934068 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4731 " "Implemented 4731 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512398934068 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512398934068 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512398934068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 263 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 263 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2317 " "Peak virtual memory: 2317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512398934758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 09:48:54 2017 " "Processing ended: Mon Dec 04 09:48:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512398934758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:08 " "Elapsed time: 00:04:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512398934758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:03 " "Total CPU time (on all processors): 00:04:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512398934758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512398934758 ""}
