// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        data_18_val,
        data_19_val,
        data_20_val,
        data_21_val,
        data_22_val,
        data_24_val,
        data_25_val,
        data_26_val,
        data_27_val,
        data_28_val,
        data_30_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_rst
);


output   ap_ready;
input  [12:0] data_0_val;
input  [12:0] data_1_val;
input  [12:0] data_2_val;
input  [12:0] data_3_val;
input  [12:0] data_6_val;
input  [12:0] data_7_val;
input  [12:0] data_8_val;
input  [12:0] data_11_val;
input  [12:0] data_12_val;
input  [12:0] data_13_val;
input  [12:0] data_14_val;
input  [12:0] data_15_val;
input  [12:0] data_18_val;
input  [12:0] data_19_val;
input  [12:0] data_20_val;
input  [12:0] data_21_val;
input  [12:0] data_22_val;
input  [12:0] data_24_val;
input  [12:0] data_25_val;
input  [12:0] data_26_val;
input  [12:0] data_27_val;
input  [12:0] data_28_val;
input  [12:0] data_30_val;
output  [9:0] ap_return_0;
output  [9:0] ap_return_1;
output  [9:0] ap_return_2;
output  [9:0] ap_return_3;
output  [9:0] ap_return_4;
output  [9:0] ap_return_5;
output  [9:0] ap_return_6;
output  [9:0] ap_return_7;
output  [9:0] ap_return_8;
output  [9:0] ap_return_9;
output  [9:0] ap_return_10;
output  [9:0] ap_return_11;
output  [9:0] ap_return_12;
output  [9:0] ap_return_13;
output  [9:0] ap_return_14;
output  [9:0] ap_return_15;
output  [9:0] ap_return_16;
output  [9:0] ap_return_17;
output  [9:0] ap_return_18;
output  [9:0] ap_return_19;
output  [9:0] ap_return_20;
output  [9:0] ap_return_21;
output  [9:0] ap_return_22;
input   ap_rst;

wire   [0:0] icmp_ln45_fu_200_p2;
wire   [9:0] trunc_ln46_fu_206_p1;
wire   [0:0] icmp_ln45_1_fu_218_p2;
wire   [9:0] trunc_ln46_1_fu_224_p1;
wire   [0:0] icmp_ln45_2_fu_236_p2;
wire   [9:0] trunc_ln46_2_fu_242_p1;
wire   [0:0] icmp_ln45_3_fu_254_p2;
wire   [9:0] trunc_ln46_3_fu_260_p1;
wire   [0:0] icmp_ln45_4_fu_272_p2;
wire   [9:0] trunc_ln46_4_fu_278_p1;
wire   [0:0] icmp_ln45_5_fu_290_p2;
wire   [9:0] trunc_ln46_5_fu_296_p1;
wire   [0:0] icmp_ln45_6_fu_308_p2;
wire   [9:0] trunc_ln46_6_fu_314_p1;
wire   [0:0] icmp_ln45_7_fu_326_p2;
wire   [9:0] trunc_ln46_7_fu_332_p1;
wire   [0:0] icmp_ln45_8_fu_344_p2;
wire   [9:0] trunc_ln46_8_fu_350_p1;
wire   [0:0] icmp_ln45_9_fu_362_p2;
wire   [9:0] trunc_ln46_9_fu_368_p1;
wire   [0:0] icmp_ln45_10_fu_380_p2;
wire   [9:0] trunc_ln46_10_fu_386_p1;
wire   [0:0] icmp_ln45_11_fu_398_p2;
wire   [9:0] trunc_ln46_11_fu_404_p1;
wire   [0:0] icmp_ln45_12_fu_416_p2;
wire   [9:0] trunc_ln46_12_fu_422_p1;
wire   [0:0] icmp_ln45_13_fu_434_p2;
wire   [9:0] trunc_ln46_13_fu_440_p1;
wire   [0:0] icmp_ln45_14_fu_452_p2;
wire   [9:0] trunc_ln46_14_fu_458_p1;
wire   [0:0] icmp_ln45_15_fu_470_p2;
wire   [9:0] trunc_ln46_15_fu_476_p1;
wire   [0:0] icmp_ln45_16_fu_488_p2;
wire   [9:0] trunc_ln46_16_fu_494_p1;
wire   [0:0] icmp_ln45_17_fu_506_p2;
wire   [9:0] trunc_ln46_17_fu_512_p1;
wire   [0:0] icmp_ln45_18_fu_524_p2;
wire   [9:0] trunc_ln46_18_fu_530_p1;
wire   [0:0] icmp_ln45_19_fu_542_p2;
wire   [9:0] trunc_ln46_19_fu_548_p1;
wire   [0:0] icmp_ln45_20_fu_560_p2;
wire   [9:0] trunc_ln46_20_fu_566_p1;
wire   [0:0] icmp_ln45_21_fu_578_p2;
wire   [9:0] trunc_ln46_21_fu_584_p1;
wire   [0:0] icmp_ln45_22_fu_596_p2;
wire   [9:0] trunc_ln46_22_fu_602_p1;
wire   [9:0] select_ln45_fu_210_p3;
wire   [9:0] select_ln45_1_fu_228_p3;
wire   [9:0] select_ln45_2_fu_246_p3;
wire   [9:0] select_ln45_3_fu_264_p3;
wire   [9:0] select_ln45_4_fu_282_p3;
wire   [9:0] select_ln45_5_fu_300_p3;
wire   [9:0] select_ln45_6_fu_318_p3;
wire   [9:0] select_ln45_7_fu_336_p3;
wire   [9:0] select_ln45_8_fu_354_p3;
wire   [9:0] select_ln45_9_fu_372_p3;
wire   [9:0] select_ln45_10_fu_390_p3;
wire   [9:0] select_ln45_11_fu_408_p3;
wire   [9:0] select_ln45_12_fu_426_p3;
wire   [9:0] select_ln45_13_fu_444_p3;
wire   [9:0] select_ln45_14_fu_462_p3;
wire   [9:0] select_ln45_15_fu_480_p3;
wire   [9:0] select_ln45_16_fu_498_p3;
wire   [9:0] select_ln45_17_fu_516_p3;
wire   [9:0] select_ln45_18_fu_534_p3;
wire   [9:0] select_ln45_19_fu_552_p3;
wire   [9:0] select_ln45_20_fu_570_p3;
wire   [9:0] select_ln45_21_fu_588_p3;
wire   [9:0] select_ln45_22_fu_606_p3;

assign ap_ready = 1'b1;

assign select_ln45_10_fu_390_p3 = ((icmp_ln45_10_fu_380_p2[0:0] == 1'b1) ? trunc_ln46_10_fu_386_p1 : 10'd0);

assign select_ln45_11_fu_408_p3 = ((icmp_ln45_11_fu_398_p2[0:0] == 1'b1) ? trunc_ln46_11_fu_404_p1 : 10'd0);

assign select_ln45_12_fu_426_p3 = ((icmp_ln45_12_fu_416_p2[0:0] == 1'b1) ? trunc_ln46_12_fu_422_p1 : 10'd0);

assign select_ln45_13_fu_444_p3 = ((icmp_ln45_13_fu_434_p2[0:0] == 1'b1) ? trunc_ln46_13_fu_440_p1 : 10'd0);

assign select_ln45_14_fu_462_p3 = ((icmp_ln45_14_fu_452_p2[0:0] == 1'b1) ? trunc_ln46_14_fu_458_p1 : 10'd0);

assign select_ln45_15_fu_480_p3 = ((icmp_ln45_15_fu_470_p2[0:0] == 1'b1) ? trunc_ln46_15_fu_476_p1 : 10'd0);

assign select_ln45_16_fu_498_p3 = ((icmp_ln45_16_fu_488_p2[0:0] == 1'b1) ? trunc_ln46_16_fu_494_p1 : 10'd0);

assign select_ln45_17_fu_516_p3 = ((icmp_ln45_17_fu_506_p2[0:0] == 1'b1) ? trunc_ln46_17_fu_512_p1 : 10'd0);

assign select_ln45_18_fu_534_p3 = ((icmp_ln45_18_fu_524_p2[0:0] == 1'b1) ? trunc_ln46_18_fu_530_p1 : 10'd0);

assign select_ln45_19_fu_552_p3 = ((icmp_ln45_19_fu_542_p2[0:0] == 1'b1) ? trunc_ln46_19_fu_548_p1 : 10'd0);

assign select_ln45_1_fu_228_p3 = ((icmp_ln45_1_fu_218_p2[0:0] == 1'b1) ? trunc_ln46_1_fu_224_p1 : 10'd0);

assign select_ln45_20_fu_570_p3 = ((icmp_ln45_20_fu_560_p2[0:0] == 1'b1) ? trunc_ln46_20_fu_566_p1 : 10'd0);

assign select_ln45_21_fu_588_p3 = ((icmp_ln45_21_fu_578_p2[0:0] == 1'b1) ? trunc_ln46_21_fu_584_p1 : 10'd0);

assign select_ln45_22_fu_606_p3 = ((icmp_ln45_22_fu_596_p2[0:0] == 1'b1) ? trunc_ln46_22_fu_602_p1 : 10'd0);

assign select_ln45_2_fu_246_p3 = ((icmp_ln45_2_fu_236_p2[0:0] == 1'b1) ? trunc_ln46_2_fu_242_p1 : 10'd0);

assign select_ln45_3_fu_264_p3 = ((icmp_ln45_3_fu_254_p2[0:0] == 1'b1) ? trunc_ln46_3_fu_260_p1 : 10'd0);

assign select_ln45_4_fu_282_p3 = ((icmp_ln45_4_fu_272_p2[0:0] == 1'b1) ? trunc_ln46_4_fu_278_p1 : 10'd0);

assign select_ln45_5_fu_300_p3 = ((icmp_ln45_5_fu_290_p2[0:0] == 1'b1) ? trunc_ln46_5_fu_296_p1 : 10'd0);

assign select_ln45_6_fu_318_p3 = ((icmp_ln45_6_fu_308_p2[0:0] == 1'b1) ? trunc_ln46_6_fu_314_p1 : 10'd0);

assign select_ln45_7_fu_336_p3 = ((icmp_ln45_7_fu_326_p2[0:0] == 1'b1) ? trunc_ln46_7_fu_332_p1 : 10'd0);

assign select_ln45_8_fu_354_p3 = ((icmp_ln45_8_fu_344_p2[0:0] == 1'b1) ? trunc_ln46_8_fu_350_p1 : 10'd0);

assign select_ln45_9_fu_372_p3 = ((icmp_ln45_9_fu_362_p2[0:0] == 1'b1) ? trunc_ln46_9_fu_368_p1 : 10'd0);

assign select_ln45_fu_210_p3 = ((icmp_ln45_fu_200_p2[0:0] == 1'b1) ? trunc_ln46_fu_206_p1 : 10'd0);

assign trunc_ln46_10_fu_386_p1 = data_14_val[9:0];

assign trunc_ln46_11_fu_404_p1 = data_15_val[9:0];

assign trunc_ln46_12_fu_422_p1 = data_18_val[9:0];

assign trunc_ln46_13_fu_440_p1 = data_19_val[9:0];

assign trunc_ln46_14_fu_458_p1 = data_20_val[9:0];

assign trunc_ln46_15_fu_476_p1 = data_21_val[9:0];

assign trunc_ln46_16_fu_494_p1 = data_22_val[9:0];

assign trunc_ln46_17_fu_512_p1 = data_24_val[9:0];

assign trunc_ln46_18_fu_530_p1 = data_25_val[9:0];

assign trunc_ln46_19_fu_548_p1 = data_26_val[9:0];

assign trunc_ln46_1_fu_224_p1 = data_1_val[9:0];

assign trunc_ln46_20_fu_566_p1 = data_27_val[9:0];

assign trunc_ln46_21_fu_584_p1 = data_28_val[9:0];

assign trunc_ln46_22_fu_602_p1 = data_30_val[9:0];

assign trunc_ln46_2_fu_242_p1 = data_2_val[9:0];

assign trunc_ln46_3_fu_260_p1 = data_3_val[9:0];

assign trunc_ln46_4_fu_278_p1 = data_6_val[9:0];

assign trunc_ln46_5_fu_296_p1 = data_7_val[9:0];

assign trunc_ln46_6_fu_314_p1 = data_8_val[9:0];

assign trunc_ln46_7_fu_332_p1 = data_11_val[9:0];

assign trunc_ln46_8_fu_350_p1 = data_12_val[9:0];

assign trunc_ln46_9_fu_368_p1 = data_13_val[9:0];

assign trunc_ln46_fu_206_p1 = data_0_val[9:0];

assign ap_return_0 = select_ln45_fu_210_p3;

assign ap_return_1 = select_ln45_1_fu_228_p3;

assign ap_return_10 = select_ln45_10_fu_390_p3;

assign ap_return_11 = select_ln45_11_fu_408_p3;

assign ap_return_12 = select_ln45_12_fu_426_p3;

assign ap_return_13 = select_ln45_13_fu_444_p3;

assign ap_return_14 = select_ln45_14_fu_462_p3;

assign ap_return_15 = select_ln45_15_fu_480_p3;

assign ap_return_16 = select_ln45_16_fu_498_p3;

assign ap_return_17 = select_ln45_17_fu_516_p3;

assign ap_return_18 = select_ln45_18_fu_534_p3;

assign ap_return_19 = select_ln45_19_fu_552_p3;

assign ap_return_2 = select_ln45_2_fu_246_p3;

assign ap_return_20 = select_ln45_20_fu_570_p3;

assign ap_return_21 = select_ln45_21_fu_588_p3;

assign ap_return_22 = select_ln45_22_fu_606_p3;

assign ap_return_3 = select_ln45_3_fu_264_p3;

assign ap_return_4 = select_ln45_4_fu_282_p3;

assign ap_return_5 = select_ln45_5_fu_300_p3;

assign ap_return_6 = select_ln45_6_fu_318_p3;

assign ap_return_7 = select_ln45_7_fu_336_p3;

assign ap_return_8 = select_ln45_8_fu_354_p3;

assign ap_return_9 = select_ln45_9_fu_372_p3;

assign icmp_ln45_10_fu_380_p2 = (($signed(data_14_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_11_fu_398_p2 = (($signed(data_15_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_12_fu_416_p2 = (($signed(data_18_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_13_fu_434_p2 = (($signed(data_19_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_14_fu_452_p2 = (($signed(data_20_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_15_fu_470_p2 = (($signed(data_21_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_16_fu_488_p2 = (($signed(data_22_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_17_fu_506_p2 = (($signed(data_24_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_18_fu_524_p2 = (($signed(data_25_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_19_fu_542_p2 = (($signed(data_26_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_1_fu_218_p2 = (($signed(data_1_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_20_fu_560_p2 = (($signed(data_27_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_21_fu_578_p2 = (($signed(data_28_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_22_fu_596_p2 = (($signed(data_30_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_2_fu_236_p2 = (($signed(data_2_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_3_fu_254_p2 = (($signed(data_3_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_4_fu_272_p2 = (($signed(data_6_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_5_fu_290_p2 = (($signed(data_7_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_6_fu_308_p2 = (($signed(data_8_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_7_fu_326_p2 = (($signed(data_11_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_8_fu_344_p2 = (($signed(data_12_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_9_fu_362_p2 = (($signed(data_13_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_200_p2 = (($signed(data_0_val) > $signed(13'd0)) ? 1'b1 : 1'b0);

endmodule //myproject_relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s
