
ros_ip_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014ea8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002dd4  080150a8  080150a8  000250a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017e7c  08017e7c  00030080  2**0
                  CONTENTS
  4 .ARM          00000008  08017e7c  08017e7c  00027e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017e84  08017e84  00030080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017e84  08017e84  00027e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017e88  08017e88  00027e88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08017e8c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000b8a0  20000080  08017f0c  00030080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000b920  08017f0c  0003b920  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00030080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00048249  00000000  00000000  000300ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008486  00000000  00000000  000782f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000024d8  00000000  00000000  00080780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002358  00000000  00000000  00082c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010ec5  00000000  00000000  00084fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00038464  00000000  00000000  00095e75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001242de  00000000  00000000  000ce2d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001f25b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a1fc  00000000  00000000  001f260c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000003c  00000000  00000000  001fc808  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000076  00000000  00000000  001fc844  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000080 	.word	0x20000080
 800021c:	00000000 	.word	0x00000000
 8000220:	08015090 	.word	0x08015090

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000084 	.word	0x20000084
 800023c:	08015090 	.word	0x08015090

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96e 	b.w	80005d4 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468c      	mov	ip, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	f040 8083 	bne.w	8000426 <__udivmoddi4+0x116>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d947      	bls.n	80003b6 <__udivmoddi4+0xa6>
 8000326:	fab2 f282 	clz	r2, r2
 800032a:	b142      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032c:	f1c2 0020 	rsb	r0, r2, #32
 8000330:	fa24 f000 	lsr.w	r0, r4, r0
 8000334:	4091      	lsls	r1, r2
 8000336:	4097      	lsls	r7, r2
 8000338:	ea40 0c01 	orr.w	ip, r0, r1
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbbc f6f8 	udiv	r6, ip, r8
 8000348:	fa1f fe87 	uxth.w	lr, r7
 800034c:	fb08 c116 	mls	r1, r8, r6, ip
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb06 f10e 	mul.w	r1, r6, lr
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18fb      	adds	r3, r7, r3
 800035e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000362:	f080 8119 	bcs.w	8000598 <__udivmoddi4+0x288>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8116 	bls.w	8000598 <__udivmoddi4+0x288>
 800036c:	3e02      	subs	r6, #2
 800036e:	443b      	add	r3, r7
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0f8 	udiv	r0, r3, r8
 8000378:	fb08 3310 	mls	r3, r8, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fe0e 	mul.w	lr, r0, lr
 8000384:	45a6      	cmp	lr, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8105 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f240 8102 	bls.w	800059c <__udivmoddi4+0x28c>
 8000398:	3802      	subs	r0, #2
 800039a:	443c      	add	r4, r7
 800039c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	2600      	movs	r6, #0
 80003a6:	b11d      	cbz	r5, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c5 4300 	strd	r4, r3, [r5]
 80003b0:	4631      	mov	r1, r6
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	b902      	cbnz	r2, 80003ba <__udivmoddi4+0xaa>
 80003b8:	deff      	udf	#255	; 0xff
 80003ba:	fab2 f282 	clz	r2, r2
 80003be:	2a00      	cmp	r2, #0
 80003c0:	d150      	bne.n	8000464 <__udivmoddi4+0x154>
 80003c2:	1bcb      	subs	r3, r1, r7
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	fa1f f887 	uxth.w	r8, r7
 80003cc:	2601      	movs	r6, #1
 80003ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80003d2:	0c21      	lsrs	r1, r4, #16
 80003d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003dc:	fb08 f30c 	mul.w	r3, r8, ip
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0xe4>
 80003e4:	1879      	adds	r1, r7, r1
 80003e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0xe2>
 80003ec:	428b      	cmp	r3, r1
 80003ee:	f200 80e9 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 80003f2:	4684      	mov	ip, r0
 80003f4:	1ac9      	subs	r1, r1, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000400:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000404:	fb08 f800 	mul.w	r8, r8, r0
 8000408:	45a0      	cmp	r8, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x10c>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x10a>
 8000414:	45a0      	cmp	r8, r4
 8000416:	f200 80d9 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 0408 	sub.w	r4, r4, r8
 8000420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000424:	e7bf      	b.n	80003a6 <__udivmoddi4+0x96>
 8000426:	428b      	cmp	r3, r1
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x12e>
 800042a:	2d00      	cmp	r5, #0
 800042c:	f000 80b1 	beq.w	8000592 <__udivmoddi4+0x282>
 8000430:	2600      	movs	r6, #0
 8000432:	e9c5 0100 	strd	r0, r1, [r5]
 8000436:	4630      	mov	r0, r6
 8000438:	4631      	mov	r1, r6
 800043a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043e:	fab3 f683 	clz	r6, r3
 8000442:	2e00      	cmp	r6, #0
 8000444:	d14a      	bne.n	80004dc <__udivmoddi4+0x1cc>
 8000446:	428b      	cmp	r3, r1
 8000448:	d302      	bcc.n	8000450 <__udivmoddi4+0x140>
 800044a:	4282      	cmp	r2, r0
 800044c:	f200 80b8 	bhi.w	80005c0 <__udivmoddi4+0x2b0>
 8000450:	1a84      	subs	r4, r0, r2
 8000452:	eb61 0103 	sbc.w	r1, r1, r3
 8000456:	2001      	movs	r0, #1
 8000458:	468c      	mov	ip, r1
 800045a:	2d00      	cmp	r5, #0
 800045c:	d0a8      	beq.n	80003b0 <__udivmoddi4+0xa0>
 800045e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000464:	f1c2 0320 	rsb	r3, r2, #32
 8000468:	fa20 f603 	lsr.w	r6, r0, r3
 800046c:	4097      	lsls	r7, r2
 800046e:	fa01 f002 	lsl.w	r0, r1, r2
 8000472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000476:	40d9      	lsrs	r1, r3
 8000478:	4330      	orrs	r0, r6
 800047a:	0c03      	lsrs	r3, r0, #16
 800047c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000480:	fa1f f887 	uxth.w	r8, r7
 8000484:	fb0e 1116 	mls	r1, lr, r6, r1
 8000488:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800048c:	fb06 f108 	mul.w	r1, r6, r8
 8000490:	4299      	cmp	r1, r3
 8000492:	fa04 f402 	lsl.w	r4, r4, r2
 8000496:	d909      	bls.n	80004ac <__udivmoddi4+0x19c>
 8000498:	18fb      	adds	r3, r7, r3
 800049a:	f106 3cff 	add.w	ip, r6, #4294967295
 800049e:	f080 808d 	bcs.w	80005bc <__udivmoddi4+0x2ac>
 80004a2:	4299      	cmp	r1, r3
 80004a4:	f240 808a 	bls.w	80005bc <__udivmoddi4+0x2ac>
 80004a8:	3e02      	subs	r6, #2
 80004aa:	443b      	add	r3, r7
 80004ac:	1a5b      	subs	r3, r3, r1
 80004ae:	b281      	uxth	r1, r0
 80004b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004bc:	fb00 f308 	mul.w	r3, r0, r8
 80004c0:	428b      	cmp	r3, r1
 80004c2:	d907      	bls.n	80004d4 <__udivmoddi4+0x1c4>
 80004c4:	1879      	adds	r1, r7, r1
 80004c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004ca:	d273      	bcs.n	80005b4 <__udivmoddi4+0x2a4>
 80004cc:	428b      	cmp	r3, r1
 80004ce:	d971      	bls.n	80005b4 <__udivmoddi4+0x2a4>
 80004d0:	3802      	subs	r0, #2
 80004d2:	4439      	add	r1, r7
 80004d4:	1acb      	subs	r3, r1, r3
 80004d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004da:	e778      	b.n	80003ce <__udivmoddi4+0xbe>
 80004dc:	f1c6 0c20 	rsb	ip, r6, #32
 80004e0:	fa03 f406 	lsl.w	r4, r3, r6
 80004e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e8:	431c      	orrs	r4, r3
 80004ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ee:	fa01 f306 	lsl.w	r3, r1, r6
 80004f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004fa:	431f      	orrs	r7, r3
 80004fc:	0c3b      	lsrs	r3, r7, #16
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fa1f f884 	uxth.w	r8, r4
 8000506:	fb0e 1119 	mls	r1, lr, r9, r1
 800050a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800050e:	fb09 fa08 	mul.w	sl, r9, r8
 8000512:	458a      	cmp	sl, r1
 8000514:	fa02 f206 	lsl.w	r2, r2, r6
 8000518:	fa00 f306 	lsl.w	r3, r0, r6
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x220>
 800051e:	1861      	adds	r1, r4, r1
 8000520:	f109 30ff 	add.w	r0, r9, #4294967295
 8000524:	d248      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 8000526:	458a      	cmp	sl, r1
 8000528:	d946      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800052a:	f1a9 0902 	sub.w	r9, r9, #2
 800052e:	4421      	add	r1, r4
 8000530:	eba1 010a 	sub.w	r1, r1, sl
 8000534:	b2bf      	uxth	r7, r7
 8000536:	fbb1 f0fe 	udiv	r0, r1, lr
 800053a:	fb0e 1110 	mls	r1, lr, r0, r1
 800053e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000542:	fb00 f808 	mul.w	r8, r0, r8
 8000546:	45b8      	cmp	r8, r7
 8000548:	d907      	bls.n	800055a <__udivmoddi4+0x24a>
 800054a:	19e7      	adds	r7, r4, r7
 800054c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000550:	d22e      	bcs.n	80005b0 <__udivmoddi4+0x2a0>
 8000552:	45b8      	cmp	r8, r7
 8000554:	d92c      	bls.n	80005b0 <__udivmoddi4+0x2a0>
 8000556:	3802      	subs	r0, #2
 8000558:	4427      	add	r7, r4
 800055a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800055e:	eba7 0708 	sub.w	r7, r7, r8
 8000562:	fba0 8902 	umull	r8, r9, r0, r2
 8000566:	454f      	cmp	r7, r9
 8000568:	46c6      	mov	lr, r8
 800056a:	4649      	mov	r1, r9
 800056c:	d31a      	bcc.n	80005a4 <__udivmoddi4+0x294>
 800056e:	d017      	beq.n	80005a0 <__udivmoddi4+0x290>
 8000570:	b15d      	cbz	r5, 800058a <__udivmoddi4+0x27a>
 8000572:	ebb3 020e 	subs.w	r2, r3, lr
 8000576:	eb67 0701 	sbc.w	r7, r7, r1
 800057a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800057e:	40f2      	lsrs	r2, r6
 8000580:	ea4c 0202 	orr.w	r2, ip, r2
 8000584:	40f7      	lsrs	r7, r6
 8000586:	e9c5 2700 	strd	r2, r7, [r5]
 800058a:	2600      	movs	r6, #0
 800058c:	4631      	mov	r1, r6
 800058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000592:	462e      	mov	r6, r5
 8000594:	4628      	mov	r0, r5
 8000596:	e70b      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000598:	4606      	mov	r6, r0
 800059a:	e6e9      	b.n	8000370 <__udivmoddi4+0x60>
 800059c:	4618      	mov	r0, r3
 800059e:	e6fd      	b.n	800039c <__udivmoddi4+0x8c>
 80005a0:	4543      	cmp	r3, r8
 80005a2:	d2e5      	bcs.n	8000570 <__udivmoddi4+0x260>
 80005a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a8:	eb69 0104 	sbc.w	r1, r9, r4
 80005ac:	3801      	subs	r0, #1
 80005ae:	e7df      	b.n	8000570 <__udivmoddi4+0x260>
 80005b0:	4608      	mov	r0, r1
 80005b2:	e7d2      	b.n	800055a <__udivmoddi4+0x24a>
 80005b4:	4660      	mov	r0, ip
 80005b6:	e78d      	b.n	80004d4 <__udivmoddi4+0x1c4>
 80005b8:	4681      	mov	r9, r0
 80005ba:	e7b9      	b.n	8000530 <__udivmoddi4+0x220>
 80005bc:	4666      	mov	r6, ip
 80005be:	e775      	b.n	80004ac <__udivmoddi4+0x19c>
 80005c0:	4630      	mov	r0, r6
 80005c2:	e74a      	b.n	800045a <__udivmoddi4+0x14a>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	4439      	add	r1, r7
 80005ca:	e713      	b.n	80003f4 <__udivmoddi4+0xe4>
 80005cc:	3802      	subs	r0, #2
 80005ce:	443c      	add	r4, r7
 80005d0:	e724      	b.n	800041c <__udivmoddi4+0x10c>
 80005d2:	bf00      	nop

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005dc:	f000 fc73 	bl	8000ec6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e0:	f000 f81e 	bl	8000620 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e4:	f000 f910 	bl	8000808 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80005e8:	f000 f8b0 	bl	800074c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005ec:	f000 f8de 	bl	80007ac <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart3);
 80005f0:	4807      	ldr	r0, [pc, #28]	; (8000610 <main+0x38>)
 80005f2:	f000 f9db 	bl	80009ac <RetargetInit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80005f6:	f005 fc31 	bl	8005e5c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005fa:	4a06      	ldr	r2, [pc, #24]	; (8000614 <main+0x3c>)
 80005fc:	2100      	movs	r1, #0
 80005fe:	4806      	ldr	r0, [pc, #24]	; (8000618 <main+0x40>)
 8000600:	f005 fcbe 	bl	8005f80 <osThreadNew>
 8000604:	4603      	mov	r3, r0
 8000606:	4a05      	ldr	r2, [pc, #20]	; (800061c <main+0x44>)
 8000608:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800060a:	f005 fc5b 	bl	8005ec4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800060e:	e7fe      	b.n	800060e <main+0x36>
 8000610:	20004b5c 	.word	0x20004b5c
 8000614:	08017bd0 	.word	0x08017bd0
 8000618:	0800094d 	.word	0x0800094d
 800061c:	20004b58 	.word	0x20004b58

08000620 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b0b8      	sub	sp, #224	; 0xe0
 8000624:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000626:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800062a:	2234      	movs	r2, #52	; 0x34
 800062c:	2100      	movs	r1, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f013 fc34 	bl	8013e9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000634:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000638:	2200      	movs	r2, #0
 800063a:	601a      	str	r2, [r3, #0]
 800063c:	605a      	str	r2, [r3, #4]
 800063e:	609a      	str	r2, [r3, #8]
 8000640:	60da      	str	r2, [r3, #12]
 8000642:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000644:	f107 0308 	add.w	r3, r7, #8
 8000648:	2290      	movs	r2, #144	; 0x90
 800064a:	2100      	movs	r1, #0
 800064c:	4618      	mov	r0, r3
 800064e:	f013 fc25 	bl	8013e9c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000652:	f002 f9fd 	bl	8002a50 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000656:	4b3a      	ldr	r3, [pc, #232]	; (8000740 <SystemClock_Config+0x120>)
 8000658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800065a:	4a39      	ldr	r2, [pc, #228]	; (8000740 <SystemClock_Config+0x120>)
 800065c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000660:	6413      	str	r3, [r2, #64]	; 0x40
 8000662:	4b37      	ldr	r3, [pc, #220]	; (8000740 <SystemClock_Config+0x120>)
 8000664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800066e:	4b35      	ldr	r3, [pc, #212]	; (8000744 <SystemClock_Config+0x124>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000676:	4a33      	ldr	r2, [pc, #204]	; (8000744 <SystemClock_Config+0x124>)
 8000678:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800067c:	6013      	str	r3, [r2, #0]
 800067e:	4b31      	ldr	r3, [pc, #196]	; (8000744 <SystemClock_Config+0x124>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000686:	603b      	str	r3, [r7, #0]
 8000688:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800068a:	2301      	movs	r3, #1
 800068c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000690:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000694:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000698:	2302      	movs	r3, #2
 800069a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800069e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006a2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006a6:	2304      	movs	r3, #4
 80006a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 96;
 80006ac:	2360      	movs	r3, #96	; 0x60
 80006ae:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006b2:	2302      	movs	r3, #2
 80006b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006b8:	2304      	movs	r3, #4
 80006ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006be:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80006c2:	4618      	mov	r0, r3
 80006c4:	f002 fa24 	bl	8002b10 <HAL_RCC_OscConfig>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80006ce:	f000 f967 	bl	80009a0 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80006d2:	f002 f9cd 	bl	8002a70 <HAL_PWREx_EnableOverDrive>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80006dc:	f000 f960 	bl	80009a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e0:	230f      	movs	r3, #15
 80006e2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e6:	2302      	movs	r3, #2
 80006e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006fa:	2300      	movs	r3, #0
 80006fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000700:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000704:	2103      	movs	r1, #3
 8000706:	4618      	mov	r0, r3
 8000708:	f002 fcb0 	bl	800306c <HAL_RCC_ClockConfig>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8000712:	f000 f945 	bl	80009a0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8000716:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <SystemClock_Config+0x128>)
 8000718:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800071a:	2300      	movs	r3, #0
 800071c:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800071e:	2300      	movs	r3, #0
 8000720:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000724:	f107 0308 	add.w	r3, r7, #8
 8000728:	4618      	mov	r0, r3
 800072a:	f002 fed3 	bl	80034d4 <HAL_RCCEx_PeriphCLKConfig>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0x118>
  {
    Error_Handler();
 8000734:	f000 f934 	bl	80009a0 <Error_Handler>
  }
}
 8000738:	bf00      	nop
 800073a:	37e0      	adds	r7, #224	; 0xe0
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	40023800 	.word	0x40023800
 8000744:	40007000 	.word	0x40007000
 8000748:	00200100 	.word	0x00200100

0800074c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000750:	4b14      	ldr	r3, [pc, #80]	; (80007a4 <MX_USART3_UART_Init+0x58>)
 8000752:	4a15      	ldr	r2, [pc, #84]	; (80007a8 <MX_USART3_UART_Init+0x5c>)
 8000754:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000756:	4b13      	ldr	r3, [pc, #76]	; (80007a4 <MX_USART3_UART_Init+0x58>)
 8000758:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800075c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800075e:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <MX_USART3_UART_Init+0x58>)
 8000760:	2200      	movs	r2, #0
 8000762:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000764:	4b0f      	ldr	r3, [pc, #60]	; (80007a4 <MX_USART3_UART_Init+0x58>)
 8000766:	2200      	movs	r2, #0
 8000768:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800076a:	4b0e      	ldr	r3, [pc, #56]	; (80007a4 <MX_USART3_UART_Init+0x58>)
 800076c:	2200      	movs	r2, #0
 800076e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000770:	4b0c      	ldr	r3, [pc, #48]	; (80007a4 <MX_USART3_UART_Init+0x58>)
 8000772:	220c      	movs	r2, #12
 8000774:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000776:	4b0b      	ldr	r3, [pc, #44]	; (80007a4 <MX_USART3_UART_Init+0x58>)
 8000778:	2200      	movs	r2, #0
 800077a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800077c:	4b09      	ldr	r3, [pc, #36]	; (80007a4 <MX_USART3_UART_Init+0x58>)
 800077e:	2200      	movs	r2, #0
 8000780:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000782:	4b08      	ldr	r3, [pc, #32]	; (80007a4 <MX_USART3_UART_Init+0x58>)
 8000784:	2200      	movs	r2, #0
 8000786:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000788:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <MX_USART3_UART_Init+0x58>)
 800078a:	2200      	movs	r2, #0
 800078c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800078e:	4805      	ldr	r0, [pc, #20]	; (80007a4 <MX_USART3_UART_Init+0x58>)
 8000790:	f003 fda8 	bl	80042e4 <HAL_UART_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800079a:	f000 f901 	bl	80009a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20004b5c 	.word	0x20004b5c
 80007a8:	40004800 	.word	0x40004800

080007ac <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80007b0:	4b14      	ldr	r3, [pc, #80]	; (8000804 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007b2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80007b6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80007b8:	4b12      	ldr	r3, [pc, #72]	; (8000804 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007ba:	2206      	movs	r2, #6
 80007bc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80007be:	4b11      	ldr	r3, [pc, #68]	; (8000804 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007c0:	2202      	movs	r2, #2
 80007c2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80007c4:	4b0f      	ldr	r3, [pc, #60]	; (8000804 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80007ca:	4b0e      	ldr	r3, [pc, #56]	; (8000804 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007cc:	2202      	movs	r2, #2
 80007ce:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80007d0:	4b0c      	ldr	r3, [pc, #48]	; (8000804 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007d2:	2201      	movs	r2, #1
 80007d4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80007d6:	4b0b      	ldr	r3, [pc, #44]	; (8000804 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007d8:	2200      	movs	r2, #0
 80007da:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80007dc:	4b09      	ldr	r3, [pc, #36]	; (8000804 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007de:	2200      	movs	r2, #0
 80007e0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80007e2:	4b08      	ldr	r3, [pc, #32]	; (8000804 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007e4:	2201      	movs	r2, #1
 80007e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80007e8:	4b06      	ldr	r3, [pc, #24]	; (8000804 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80007ee:	4805      	ldr	r0, [pc, #20]	; (8000804 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80007f0:	f001 ffe5 	bl	80027be <HAL_PCD_Init>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80007fa:	f000 f8d1 	bl	80009a0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80007fe:	bf00      	nop
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	20004be0 	.word	0x20004be0

08000808 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b08c      	sub	sp, #48	; 0x30
 800080c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080e:	f107 031c 	add.w	r3, r7, #28
 8000812:	2200      	movs	r2, #0
 8000814:	601a      	str	r2, [r3, #0]
 8000816:	605a      	str	r2, [r3, #4]
 8000818:	609a      	str	r2, [r3, #8]
 800081a:	60da      	str	r2, [r3, #12]
 800081c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800081e:	4b46      	ldr	r3, [pc, #280]	; (8000938 <MX_GPIO_Init+0x130>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	4a45      	ldr	r2, [pc, #276]	; (8000938 <MX_GPIO_Init+0x130>)
 8000824:	f043 0304 	orr.w	r3, r3, #4
 8000828:	6313      	str	r3, [r2, #48]	; 0x30
 800082a:	4b43      	ldr	r3, [pc, #268]	; (8000938 <MX_GPIO_Init+0x130>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	f003 0304 	and.w	r3, r3, #4
 8000832:	61bb      	str	r3, [r7, #24]
 8000834:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000836:	4b40      	ldr	r3, [pc, #256]	; (8000938 <MX_GPIO_Init+0x130>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	4a3f      	ldr	r2, [pc, #252]	; (8000938 <MX_GPIO_Init+0x130>)
 800083c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000840:	6313      	str	r3, [r2, #48]	; 0x30
 8000842:	4b3d      	ldr	r3, [pc, #244]	; (8000938 <MX_GPIO_Init+0x130>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800084a:	617b      	str	r3, [r7, #20]
 800084c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800084e:	4b3a      	ldr	r3, [pc, #232]	; (8000938 <MX_GPIO_Init+0x130>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	4a39      	ldr	r2, [pc, #228]	; (8000938 <MX_GPIO_Init+0x130>)
 8000854:	f043 0301 	orr.w	r3, r3, #1
 8000858:	6313      	str	r3, [r2, #48]	; 0x30
 800085a:	4b37      	ldr	r3, [pc, #220]	; (8000938 <MX_GPIO_Init+0x130>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085e:	f003 0301 	and.w	r3, r3, #1
 8000862:	613b      	str	r3, [r7, #16]
 8000864:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000866:	4b34      	ldr	r3, [pc, #208]	; (8000938 <MX_GPIO_Init+0x130>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	4a33      	ldr	r2, [pc, #204]	; (8000938 <MX_GPIO_Init+0x130>)
 800086c:	f043 0302 	orr.w	r3, r3, #2
 8000870:	6313      	str	r3, [r2, #48]	; 0x30
 8000872:	4b31      	ldr	r3, [pc, #196]	; (8000938 <MX_GPIO_Init+0x130>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	f003 0302 	and.w	r3, r3, #2
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800087e:	4b2e      	ldr	r3, [pc, #184]	; (8000938 <MX_GPIO_Init+0x130>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	4a2d      	ldr	r2, [pc, #180]	; (8000938 <MX_GPIO_Init+0x130>)
 8000884:	f043 0308 	orr.w	r3, r3, #8
 8000888:	6313      	str	r3, [r2, #48]	; 0x30
 800088a:	4b2b      	ldr	r3, [pc, #172]	; (8000938 <MX_GPIO_Init+0x130>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	f003 0308 	and.w	r3, r3, #8
 8000892:	60bb      	str	r3, [r7, #8]
 8000894:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000896:	4b28      	ldr	r3, [pc, #160]	; (8000938 <MX_GPIO_Init+0x130>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	4a27      	ldr	r2, [pc, #156]	; (8000938 <MX_GPIO_Init+0x130>)
 800089c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008a0:	6313      	str	r3, [r2, #48]	; 0x30
 80008a2:	4b25      	ldr	r3, [pc, #148]	; (8000938 <MX_GPIO_Init+0x130>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008aa:	607b      	str	r3, [r7, #4]
 80008ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80008ae:	2200      	movs	r2, #0
 80008b0:	f244 0181 	movw	r1, #16513	; 0x4081
 80008b4:	4821      	ldr	r0, [pc, #132]	; (800093c <MX_GPIO_Init+0x134>)
 80008b6:	f001 ff69 	bl	800278c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80008ba:	2200      	movs	r2, #0
 80008bc:	2140      	movs	r1, #64	; 0x40
 80008be:	4820      	ldr	r0, [pc, #128]	; (8000940 <MX_GPIO_Init+0x138>)
 80008c0:	f001 ff64 	bl	800278c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80008c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008ca:	4b1e      	ldr	r3, [pc, #120]	; (8000944 <MX_GPIO_Init+0x13c>)
 80008cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80008d2:	f107 031c 	add.w	r3, r7, #28
 80008d6:	4619      	mov	r1, r3
 80008d8:	481b      	ldr	r0, [pc, #108]	; (8000948 <MX_GPIO_Init+0x140>)
 80008da:	f001 fdab 	bl	8002434 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80008de:	f244 0381 	movw	r3, #16513	; 0x4081
 80008e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e4:	2301      	movs	r3, #1
 80008e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ec:	2300      	movs	r3, #0
 80008ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f0:	f107 031c 	add.w	r3, r7, #28
 80008f4:	4619      	mov	r1, r3
 80008f6:	4811      	ldr	r0, [pc, #68]	; (800093c <MX_GPIO_Init+0x134>)
 80008f8:	f001 fd9c 	bl	8002434 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80008fc:	2340      	movs	r3, #64	; 0x40
 80008fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000900:	2301      	movs	r3, #1
 8000902:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000904:	2300      	movs	r3, #0
 8000906:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000908:	2300      	movs	r3, #0
 800090a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800090c:	f107 031c 	add.w	r3, r7, #28
 8000910:	4619      	mov	r1, r3
 8000912:	480b      	ldr	r0, [pc, #44]	; (8000940 <MX_GPIO_Init+0x138>)
 8000914:	f001 fd8e 	bl	8002434 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000918:	2380      	movs	r3, #128	; 0x80
 800091a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800091c:	2300      	movs	r3, #0
 800091e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000924:	f107 031c 	add.w	r3, r7, #28
 8000928:	4619      	mov	r1, r3
 800092a:	4805      	ldr	r0, [pc, #20]	; (8000940 <MX_GPIO_Init+0x138>)
 800092c:	f001 fd82 	bl	8002434 <HAL_GPIO_Init>

}
 8000930:	bf00      	nop
 8000932:	3730      	adds	r7, #48	; 0x30
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	40023800 	.word	0x40023800
 800093c:	40020400 	.word	0x40020400
 8000940:	40021800 	.word	0x40021800
 8000944:	10110000 	.word	0x10110000
 8000948:	40020800 	.word	0x40020800

0800094c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8000954:	f004 fcfa 	bl	800534c <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    printf("DHCP worked! IP: %s\r\n",ip4addr_ntoa(&gnetif.ip_addr));
 8000958:	4806      	ldr	r0, [pc, #24]	; (8000974 <StartDefaultTask+0x28>)
 800095a:	f012 f9cd 	bl	8012cf8 <ip4addr_ntoa>
 800095e:	4603      	mov	r3, r0
 8000960:	4619      	mov	r1, r3
 8000962:	4805      	ldr	r0, [pc, #20]	; (8000978 <StartDefaultTask+0x2c>)
 8000964:	f013 faa2 	bl	8013eac <iprintf>
    osDelay(1000);
 8000968:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800096c:	f005 fbae 	bl	80060cc <osDelay>
    printf("DHCP worked! IP: %s\r\n",ip4addr_ntoa(&gnetif.ip_addr));
 8000970:	e7f2      	b.n	8000958 <StartDefaultTask+0xc>
 8000972:	bf00      	nop
 8000974:	2000506c 	.word	0x2000506c
 8000978:	080150b4 	.word	0x080150b4

0800097c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a04      	ldr	r2, [pc, #16]	; (800099c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d101      	bne.n	8000992 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800098e:	f000 faa7 	bl	8000ee0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40001000 	.word	0x40001000

080009a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009a4:	b672      	cpsid	i
}
 80009a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a8:	e7fe      	b.n	80009a8 <Error_Handler+0x8>
	...

080009ac <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 80009b4:	4a07      	ldr	r2, [pc, #28]	; (80009d4 <RetargetInit+0x28>)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80009ba:	4b07      	ldr	r3, [pc, #28]	; (80009d8 <RetargetInit+0x2c>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	6898      	ldr	r0, [r3, #8]
 80009c0:	2300      	movs	r3, #0
 80009c2:	2202      	movs	r2, #2
 80009c4:	2100      	movs	r1, #0
 80009c6:	f013 fac9 	bl	8013f5c <setvbuf>
}
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	20004fe4 	.word	0x20004fe4
 80009d8:	2000001c 	.word	0x2000001c

080009dc <_isatty>:

int _isatty(int fd) {
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	db04      	blt.n	80009f4 <_isatty+0x18>
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	2b02      	cmp	r3, #2
 80009ee:	dc01      	bgt.n	80009f4 <_isatty+0x18>
    return 1;
 80009f0:	2301      	movs	r3, #1
 80009f2:	e003      	b.n	80009fc <_isatty+0x20>

  errno = EBADF;
 80009f4:	4b04      	ldr	r3, [pc, #16]	; (8000a08 <_isatty+0x2c>)
 80009f6:	2209      	movs	r2, #9
 80009f8:	601a      	str	r2, [r3, #0]
  return 0;
 80009fa:	2300      	movs	r3, #0
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr
 8000a08:	2000b90c 	.word	0x2000b90c

08000a0c <_write>:

int _write(int fd, char* ptr, int len) {
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b086      	sub	sp, #24
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	60f8      	str	r0, [r7, #12]
 8000a14:	60b9      	str	r1, [r7, #8]
 8000a16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d002      	beq.n	8000a24 <_write+0x18>
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	2b02      	cmp	r3, #2
 8000a22:	d111      	bne.n	8000a48 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000a24:	4b0d      	ldr	r3, [pc, #52]	; (8000a5c <_write+0x50>)
 8000a26:	6818      	ldr	r0, [r3, #0]
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	b29a      	uxth	r2, r3
 8000a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a30:	68b9      	ldr	r1, [r7, #8]
 8000a32:	f003 fca5 	bl	8004380 <HAL_UART_Transmit>
 8000a36:	4603      	mov	r3, r0
 8000a38:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000a3a:	7dfb      	ldrb	r3, [r7, #23]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d101      	bne.n	8000a44 <_write+0x38>
      return len;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	e006      	b.n	8000a52 <_write+0x46>
    else
      return EIO;
 8000a44:	2305      	movs	r3, #5
 8000a46:	e004      	b.n	8000a52 <_write+0x46>
  }
  errno = EBADF;
 8000a48:	4b05      	ldr	r3, [pc, #20]	; (8000a60 <_write+0x54>)
 8000a4a:	2209      	movs	r2, #9
 8000a4c:	601a      	str	r2, [r3, #0]
  return -1;
 8000a4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3718      	adds	r7, #24
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	20004fe4 	.word	0x20004fe4
 8000a60:	2000b90c 	.word	0x2000b90c

08000a64 <_close>:

int _close(int fd) {
 8000a64:	b480      	push	{r7}
 8000a66:	b083      	sub	sp, #12
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	db04      	blt.n	8000a7c <_close+0x18>
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	2b02      	cmp	r3, #2
 8000a76:	dc01      	bgt.n	8000a7c <_close+0x18>
    return 0;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	e004      	b.n	8000a86 <_close+0x22>

  errno = EBADF;
 8000a7c:	4b05      	ldr	r3, [pc, #20]	; (8000a94 <_close+0x30>)
 8000a7e:	2209      	movs	r2, #9
 8000a80:	601a      	str	r2, [r3, #0]
  return -1;
 8000a82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	2000b90c 	.word	0x2000b90c

08000a98 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8000a98:	b480      	push	{r7}
 8000a9a:	b085      	sub	sp, #20
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	60f8      	str	r0, [r7, #12]
 8000aa0:	60b9      	str	r1, [r7, #8]
 8000aa2:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8000aa4:	4b05      	ldr	r3, [pc, #20]	; (8000abc <_lseek+0x24>)
 8000aa6:	2209      	movs	r2, #9
 8000aa8:	601a      	str	r2, [r3, #0]
  return -1;
 8000aaa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3714      	adds	r7, #20
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	2000b90c 	.word	0x2000b90c

08000ac0 <_read>:

int _read(int fd, char* ptr, int len) {
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	60f8      	str	r0, [r7, #12]
 8000ac8:	60b9      	str	r1, [r7, #8]
 8000aca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d110      	bne.n	8000af4 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8000ad2:	4b0d      	ldr	r3, [pc, #52]	; (8000b08 <_read+0x48>)
 8000ad4:	6818      	ldr	r0, [r3, #0]
 8000ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8000ada:	2201      	movs	r2, #1
 8000adc:	68b9      	ldr	r1, [r7, #8]
 8000ade:	f003 fce2 	bl	80044a6 <HAL_UART_Receive>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000ae6:	7dfb      	ldrb	r3, [r7, #23]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d101      	bne.n	8000af0 <_read+0x30>
      return 1;
 8000aec:	2301      	movs	r3, #1
 8000aee:	e006      	b.n	8000afe <_read+0x3e>
    else
      return EIO;
 8000af0:	2305      	movs	r3, #5
 8000af2:	e004      	b.n	8000afe <_read+0x3e>
  }
  errno = EBADF;
 8000af4:	4b05      	ldr	r3, [pc, #20]	; (8000b0c <_read+0x4c>)
 8000af6:	2209      	movs	r2, #9
 8000af8:	601a      	str	r2, [r3, #0]
  return -1;
 8000afa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	3718      	adds	r7, #24
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	20004fe4 	.word	0x20004fe4
 8000b0c:	2000b90c 	.word	0x2000b90c

08000b10 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
 8000b18:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	db08      	blt.n	8000b32 <_fstat+0x22>
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	2b02      	cmp	r3, #2
 8000b24:	dc05      	bgt.n	8000b32 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b2c:	605a      	str	r2, [r3, #4]
    return 0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	e003      	b.n	8000b3a <_fstat+0x2a>
  }

  errno = EBADF;
 8000b32:	4b05      	ldr	r3, [pc, #20]	; (8000b48 <_fstat+0x38>)
 8000b34:	2209      	movs	r2, #9
 8000b36:	601a      	str	r2, [r3, #0]
  return 0;
 8000b38:	2300      	movs	r3, #0
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	370c      	adds	r7, #12
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	2000b90c 	.word	0x2000b90c

08000b4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000b52:	4b11      	ldr	r3, [pc, #68]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b56:	4a10      	ldr	r2, [pc, #64]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b5c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b5e:	4b0e      	ldr	r3, [pc, #56]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b66:	607b      	str	r3, [r7, #4]
 8000b68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6a:	4b0b      	ldr	r3, [pc, #44]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b6e:	4a0a      	ldr	r2, [pc, #40]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b74:	6453      	str	r3, [r2, #68]	; 0x44
 8000b76:	4b08      	ldr	r3, [pc, #32]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b7e:	603b      	str	r3, [r7, #0]
 8000b80:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b82:	2200      	movs	r2, #0
 8000b84:	210f      	movs	r1, #15
 8000b86:	f06f 0001 	mvn.w	r0, #1
 8000b8a:	f000 faa5 	bl	80010d8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	3708      	adds	r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	40023800 	.word	0x40023800

08000b9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b08a      	sub	sp, #40	; 0x28
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba4:	f107 0314 	add.w	r3, r7, #20
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]
 8000bb2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a17      	ldr	r2, [pc, #92]	; (8000c18 <HAL_UART_MspInit+0x7c>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d128      	bne.n	8000c10 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000bbe:	4b17      	ldr	r3, [pc, #92]	; (8000c1c <HAL_UART_MspInit+0x80>)
 8000bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc2:	4a16      	ldr	r2, [pc, #88]	; (8000c1c <HAL_UART_MspInit+0x80>)
 8000bc4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bc8:	6413      	str	r3, [r2, #64]	; 0x40
 8000bca:	4b14      	ldr	r3, [pc, #80]	; (8000c1c <HAL_UART_MspInit+0x80>)
 8000bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000bd2:	613b      	str	r3, [r7, #16]
 8000bd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bd6:	4b11      	ldr	r3, [pc, #68]	; (8000c1c <HAL_UART_MspInit+0x80>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bda:	4a10      	ldr	r2, [pc, #64]	; (8000c1c <HAL_UART_MspInit+0x80>)
 8000bdc:	f043 0308 	orr.w	r3, r3, #8
 8000be0:	6313      	str	r3, [r2, #48]	; 0x30
 8000be2:	4b0e      	ldr	r3, [pc, #56]	; (8000c1c <HAL_UART_MspInit+0x80>)
 8000be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be6:	f003 0308 	and.w	r3, r3, #8
 8000bea:	60fb      	str	r3, [r7, #12]
 8000bec:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000bee:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000bf2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c00:	2307      	movs	r3, #7
 8000c02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c04:	f107 0314 	add.w	r3, r7, #20
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4805      	ldr	r0, [pc, #20]	; (8000c20 <HAL_UART_MspInit+0x84>)
 8000c0c:	f001 fc12 	bl	8002434 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000c10:	bf00      	nop
 8000c12:	3728      	adds	r7, #40	; 0x28
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	40004800 	.word	0x40004800
 8000c1c:	40023800 	.word	0x40023800
 8000c20:	40020c00 	.word	0x40020c00

08000c24 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b08a      	sub	sp, #40	; 0x28
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
 8000c34:	605a      	str	r2, [r3, #4]
 8000c36:	609a      	str	r2, [r3, #8]
 8000c38:	60da      	str	r2, [r3, #12]
 8000c3a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000c44:	d141      	bne.n	8000cca <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c46:	4b23      	ldr	r3, [pc, #140]	; (8000cd4 <HAL_PCD_MspInit+0xb0>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	4a22      	ldr	r2, [pc, #136]	; (8000cd4 <HAL_PCD_MspInit+0xb0>)
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	6313      	str	r3, [r2, #48]	; 0x30
 8000c52:	4b20      	ldr	r3, [pc, #128]	; (8000cd4 <HAL_PCD_MspInit+0xb0>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c56:	f003 0301 	and.w	r3, r3, #1
 8000c5a:	613b      	str	r3, [r7, #16]
 8000c5c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000c5e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000c62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c64:	2302      	movs	r3, #2
 8000c66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c6c:	2303      	movs	r3, #3
 8000c6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000c70:	230a      	movs	r3, #10
 8000c72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c74:	f107 0314 	add.w	r3, r7, #20
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4817      	ldr	r0, [pc, #92]	; (8000cd8 <HAL_PCD_MspInit+0xb4>)
 8000c7c:	f001 fbda 	bl	8002434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000c80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c86:	2300      	movs	r3, #0
 8000c88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000c8e:	f107 0314 	add.w	r3, r7, #20
 8000c92:	4619      	mov	r1, r3
 8000c94:	4810      	ldr	r0, [pc, #64]	; (8000cd8 <HAL_PCD_MspInit+0xb4>)
 8000c96:	f001 fbcd 	bl	8002434 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	; (8000cd4 <HAL_PCD_MspInit+0xb0>)
 8000c9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c9e:	4a0d      	ldr	r2, [pc, #52]	; (8000cd4 <HAL_PCD_MspInit+0xb0>)
 8000ca0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ca4:	6353      	str	r3, [r2, #52]	; 0x34
 8000ca6:	4b0b      	ldr	r3, [pc, #44]	; (8000cd4 <HAL_PCD_MspInit+0xb0>)
 8000ca8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cae:	60fb      	str	r3, [r7, #12]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	4b08      	ldr	r3, [pc, #32]	; (8000cd4 <HAL_PCD_MspInit+0xb0>)
 8000cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cb6:	4a07      	ldr	r2, [pc, #28]	; (8000cd4 <HAL_PCD_MspInit+0xb0>)
 8000cb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cbc:	6453      	str	r3, [r2, #68]	; 0x44
 8000cbe:	4b05      	ldr	r3, [pc, #20]	; (8000cd4 <HAL_PCD_MspInit+0xb0>)
 8000cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cc6:	60bb      	str	r3, [r7, #8]
 8000cc8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000cca:	bf00      	nop
 8000ccc:	3728      	adds	r7, #40	; 0x28
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40023800 	.word	0x40023800
 8000cd8:	40020000 	.word	0x40020000

08000cdc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b08c      	sub	sp, #48	; 0x30
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000cec:	2200      	movs	r2, #0
 8000cee:	6879      	ldr	r1, [r7, #4]
 8000cf0:	2036      	movs	r0, #54	; 0x36
 8000cf2:	f000 f9f1 	bl	80010d8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000cf6:	2036      	movs	r0, #54	; 0x36
 8000cf8:	f000 fa0a 	bl	8001110 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000cfc:	4b1f      	ldr	r3, [pc, #124]	; (8000d7c <HAL_InitTick+0xa0>)
 8000cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d00:	4a1e      	ldr	r2, [pc, #120]	; (8000d7c <HAL_InitTick+0xa0>)
 8000d02:	f043 0310 	orr.w	r3, r3, #16
 8000d06:	6413      	str	r3, [r2, #64]	; 0x40
 8000d08:	4b1c      	ldr	r3, [pc, #112]	; (8000d7c <HAL_InitTick+0xa0>)
 8000d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d0c:	f003 0310 	and.w	r3, r3, #16
 8000d10:	60fb      	str	r3, [r7, #12]
 8000d12:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d14:	f107 0210 	add.w	r2, r7, #16
 8000d18:	f107 0314 	add.w	r3, r7, #20
 8000d1c:	4611      	mov	r1, r2
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f002 fba6 	bl	8003470 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000d24:	f002 fb7c 	bl	8003420 <HAL_RCC_GetPCLK1Freq>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	005b      	lsls	r3, r3, #1
 8000d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d30:	4a13      	ldr	r2, [pc, #76]	; (8000d80 <HAL_InitTick+0xa4>)
 8000d32:	fba2 2303 	umull	r2, r3, r2, r3
 8000d36:	0c9b      	lsrs	r3, r3, #18
 8000d38:	3b01      	subs	r3, #1
 8000d3a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d3c:	4b11      	ldr	r3, [pc, #68]	; (8000d84 <HAL_InitTick+0xa8>)
 8000d3e:	4a12      	ldr	r2, [pc, #72]	; (8000d88 <HAL_InitTick+0xac>)
 8000d40:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d42:	4b10      	ldr	r3, [pc, #64]	; (8000d84 <HAL_InitTick+0xa8>)
 8000d44:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d48:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d4a:	4a0e      	ldr	r2, [pc, #56]	; (8000d84 <HAL_InitTick+0xa8>)
 8000d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d4e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d50:	4b0c      	ldr	r3, [pc, #48]	; (8000d84 <HAL_InitTick+0xa8>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d56:	4b0b      	ldr	r3, [pc, #44]	; (8000d84 <HAL_InitTick+0xa8>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000d5c:	4809      	ldr	r0, [pc, #36]	; (8000d84 <HAL_InitTick+0xa8>)
 8000d5e:	f002 ffe1 	bl	8003d24 <HAL_TIM_Base_Init>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d104      	bne.n	8000d72 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000d68:	4806      	ldr	r0, [pc, #24]	; (8000d84 <HAL_InitTick+0xa8>)
 8000d6a:	f003 f83d 	bl	8003de8 <HAL_TIM_Base_Start_IT>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	e000      	b.n	8000d74 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000d72:	2301      	movs	r3, #1
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	3730      	adds	r7, #48	; 0x30
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	40023800 	.word	0x40023800
 8000d80:	431bde83 	.word	0x431bde83
 8000d84:	20004fe8 	.word	0x20004fe8
 8000d88:	40001000 	.word	0x40001000

08000d8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d90:	e7fe      	b.n	8000d90 <NMI_Handler+0x4>

08000d92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d92:	b480      	push	{r7}
 8000d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d96:	e7fe      	b.n	8000d96 <HardFault_Handler+0x4>

08000d98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d9c:	e7fe      	b.n	8000d9c <MemManage_Handler+0x4>

08000d9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d9e:	b480      	push	{r7}
 8000da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000da2:	e7fe      	b.n	8000da2 <BusFault_Handler+0x4>

08000da4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000da8:	e7fe      	b.n	8000da8 <UsageFault_Handler+0x4>

08000daa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000daa:	b480      	push	{r7}
 8000dac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dae:	bf00      	nop
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr

08000db8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000dbc:	4802      	ldr	r0, [pc, #8]	; (8000dc8 <TIM6_DAC_IRQHandler+0x10>)
 8000dbe:	f003 f88b 	bl	8003ed8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	20004fe8 	.word	0x20004fe8

08000dcc <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8000dd0:	4802      	ldr	r0, [pc, #8]	; (8000ddc <ETH_IRQHandler+0x10>)
 8000dd2:	f000 fd8d 	bl	80018f0 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8000dd6:	bf00      	nop
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	20006980 	.word	0x20006980

08000de0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b087      	sub	sp, #28
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000de8:	4a14      	ldr	r2, [pc, #80]	; (8000e3c <_sbrk+0x5c>)
 8000dea:	4b15      	ldr	r3, [pc, #84]	; (8000e40 <_sbrk+0x60>)
 8000dec:	1ad3      	subs	r3, r2, r3
 8000dee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000df4:	4b13      	ldr	r3, [pc, #76]	; (8000e44 <_sbrk+0x64>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d102      	bne.n	8000e02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dfc:	4b11      	ldr	r3, [pc, #68]	; (8000e44 <_sbrk+0x64>)
 8000dfe:	4a12      	ldr	r2, [pc, #72]	; (8000e48 <_sbrk+0x68>)
 8000e00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e02:	4b10      	ldr	r3, [pc, #64]	; (8000e44 <_sbrk+0x64>)
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4413      	add	r3, r2
 8000e0a:	693a      	ldr	r2, [r7, #16]
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	d205      	bcs.n	8000e1c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8000e10:	4b0e      	ldr	r3, [pc, #56]	; (8000e4c <_sbrk+0x6c>)
 8000e12:	220c      	movs	r2, #12
 8000e14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e16:	f04f 33ff 	mov.w	r3, #4294967295
 8000e1a:	e009      	b.n	8000e30 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e1c:	4b09      	ldr	r3, [pc, #36]	; (8000e44 <_sbrk+0x64>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e22:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <_sbrk+0x64>)
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4413      	add	r3, r2
 8000e2a:	4a06      	ldr	r2, [pc, #24]	; (8000e44 <_sbrk+0x64>)
 8000e2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e2e:	68fb      	ldr	r3, [r7, #12]
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	371c      	adds	r7, #28
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr
 8000e3c:	20080000 	.word	0x20080000
 8000e40:	00000400 	.word	0x00000400
 8000e44:	2000009c 	.word	0x2000009c
 8000e48:	2000b920 	.word	0x2000b920
 8000e4c:	2000b90c 	.word	0x2000b90c

08000e50 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e54:	4b06      	ldr	r3, [pc, #24]	; (8000e70 <SystemInit+0x20>)
 8000e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e5a:	4a05      	ldr	r2, [pc, #20]	; (8000e70 <SystemInit+0x20>)
 8000e5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	e000ed00 	.word	0xe000ed00

08000e74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000eac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e78:	480d      	ldr	r0, [pc, #52]	; (8000eb0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e7a:	490e      	ldr	r1, [pc, #56]	; (8000eb4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000e7c:	4a0e      	ldr	r2, [pc, #56]	; (8000eb8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e80:	e002      	b.n	8000e88 <LoopCopyDataInit>

08000e82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e86:	3304      	adds	r3, #4

08000e88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e8c:	d3f9      	bcc.n	8000e82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e8e:	4a0b      	ldr	r2, [pc, #44]	; (8000ebc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e90:	4c0b      	ldr	r4, [pc, #44]	; (8000ec0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e94:	e001      	b.n	8000e9a <LoopFillZerobss>

08000e96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e98:	3204      	adds	r2, #4

08000e9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e9c:	d3fb      	bcc.n	8000e96 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e9e:	f7ff ffd7 	bl	8000e50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ea2:	f012 ffbb 	bl	8013e1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ea6:	f7ff fb97 	bl	80005d8 <main>
  bx  lr    
 8000eaa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000eac:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000eb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eb4:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8000eb8:	08017e8c 	.word	0x08017e8c
  ldr r2, =_sbss
 8000ebc:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8000ec0:	2000b920 	.word	0x2000b920

08000ec4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ec4:	e7fe      	b.n	8000ec4 <ADC_IRQHandler>

08000ec6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eca:	2003      	movs	r0, #3
 8000ecc:	f000 f8f9 	bl	80010c2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	f7ff ff03 	bl	8000cdc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000ed6:	f7ff fe39 	bl	8000b4c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000eda:	2300      	movs	r3, #0
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ee4:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <HAL_IncTick+0x20>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	461a      	mov	r2, r3
 8000eea:	4b06      	ldr	r3, [pc, #24]	; (8000f04 <HAL_IncTick+0x24>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4413      	add	r3, r2
 8000ef0:	4a04      	ldr	r2, [pc, #16]	; (8000f04 <HAL_IncTick+0x24>)
 8000ef2:	6013      	str	r3, [r2, #0]
}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	20000008 	.word	0x20000008
 8000f04:	20005034 	.word	0x20005034

08000f08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f0c:	4b03      	ldr	r3, [pc, #12]	; (8000f1c <HAL_GetTick+0x14>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	20005034 	.word	0x20005034

08000f20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f28:	f7ff ffee 	bl	8000f08 <HAL_GetTick>
 8000f2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f38:	d005      	beq.n	8000f46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f3a:	4b0a      	ldr	r3, [pc, #40]	; (8000f64 <HAL_Delay+0x44>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	461a      	mov	r2, r3
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	4413      	add	r3, r2
 8000f44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f46:	bf00      	nop
 8000f48:	f7ff ffde 	bl	8000f08 <HAL_GetTick>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	68fa      	ldr	r2, [r7, #12]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d8f7      	bhi.n	8000f48 <HAL_Delay+0x28>
  {
  }
}
 8000f58:	bf00      	nop
 8000f5a:	bf00      	nop
 8000f5c:	3710      	adds	r7, #16
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000008 	.word	0x20000008

08000f68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	f003 0307 	and.w	r3, r3, #7
 8000f76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f78:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <__NVIC_SetPriorityGrouping+0x40>)
 8000f7a:	68db      	ldr	r3, [r3, #12]
 8000f7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f7e:	68ba      	ldr	r2, [r7, #8]
 8000f80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f84:	4013      	ands	r3, r2
 8000f86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000f90:	4b06      	ldr	r3, [pc, #24]	; (8000fac <__NVIC_SetPriorityGrouping+0x44>)
 8000f92:	4313      	orrs	r3, r2
 8000f94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f96:	4a04      	ldr	r2, [pc, #16]	; (8000fa8 <__NVIC_SetPriorityGrouping+0x40>)
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	60d3      	str	r3, [r2, #12]
}
 8000f9c:	bf00      	nop
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	e000ed00 	.word	0xe000ed00
 8000fac:	05fa0000 	.word	0x05fa0000

08000fb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fb4:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	0a1b      	lsrs	r3, r3, #8
 8000fba:	f003 0307 	and.w	r3, r3, #7
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	e000ed00 	.word	0xe000ed00

08000fcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	db0b      	blt.n	8000ff6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	f003 021f 	and.w	r2, r3, #31
 8000fe4:	4907      	ldr	r1, [pc, #28]	; (8001004 <__NVIC_EnableIRQ+0x38>)
 8000fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fea:	095b      	lsrs	r3, r3, #5
 8000fec:	2001      	movs	r0, #1
 8000fee:	fa00 f202 	lsl.w	r2, r0, r2
 8000ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	e000e100 	.word	0xe000e100

08001008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	6039      	str	r1, [r7, #0]
 8001012:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001018:	2b00      	cmp	r3, #0
 800101a:	db0a      	blt.n	8001032 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	b2da      	uxtb	r2, r3
 8001020:	490c      	ldr	r1, [pc, #48]	; (8001054 <__NVIC_SetPriority+0x4c>)
 8001022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001026:	0112      	lsls	r2, r2, #4
 8001028:	b2d2      	uxtb	r2, r2
 800102a:	440b      	add	r3, r1
 800102c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001030:	e00a      	b.n	8001048 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	b2da      	uxtb	r2, r3
 8001036:	4908      	ldr	r1, [pc, #32]	; (8001058 <__NVIC_SetPriority+0x50>)
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	f003 030f 	and.w	r3, r3, #15
 800103e:	3b04      	subs	r3, #4
 8001040:	0112      	lsls	r2, r2, #4
 8001042:	b2d2      	uxtb	r2, r2
 8001044:	440b      	add	r3, r1
 8001046:	761a      	strb	r2, [r3, #24]
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	e000e100 	.word	0xe000e100
 8001058:	e000ed00 	.word	0xe000ed00

0800105c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800105c:	b480      	push	{r7}
 800105e:	b089      	sub	sp, #36	; 0x24
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	f003 0307 	and.w	r3, r3, #7
 800106e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	f1c3 0307 	rsb	r3, r3, #7
 8001076:	2b04      	cmp	r3, #4
 8001078:	bf28      	it	cs
 800107a:	2304      	movcs	r3, #4
 800107c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	3304      	adds	r3, #4
 8001082:	2b06      	cmp	r3, #6
 8001084:	d902      	bls.n	800108c <NVIC_EncodePriority+0x30>
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	3b03      	subs	r3, #3
 800108a:	e000      	b.n	800108e <NVIC_EncodePriority+0x32>
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001090:	f04f 32ff 	mov.w	r2, #4294967295
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43da      	mvns	r2, r3
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	401a      	ands	r2, r3
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010a4:	f04f 31ff 	mov.w	r1, #4294967295
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	fa01 f303 	lsl.w	r3, r1, r3
 80010ae:	43d9      	mvns	r1, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b4:	4313      	orrs	r3, r2
         );
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3724      	adds	r7, #36	; 0x24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr

080010c2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f7ff ff4c 	bl	8000f68 <__NVIC_SetPriorityGrouping>
}
 80010d0:	bf00      	nop
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
 80010e4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80010e6:	2300      	movs	r3, #0
 80010e8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010ea:	f7ff ff61 	bl	8000fb0 <__NVIC_GetPriorityGrouping>
 80010ee:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010f0:	687a      	ldr	r2, [r7, #4]
 80010f2:	68b9      	ldr	r1, [r7, #8]
 80010f4:	6978      	ldr	r0, [r7, #20]
 80010f6:	f7ff ffb1 	bl	800105c <NVIC_EncodePriority>
 80010fa:	4602      	mov	r2, r0
 80010fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001100:	4611      	mov	r1, r2
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff ff80 	bl	8001008 <__NVIC_SetPriority>
}
 8001108:	bf00      	nop
 800110a:	3718      	adds	r7, #24
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800111a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff ff54 	bl	8000fcc <__NVIC_EnableIRQ>
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b088      	sub	sp, #32
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	61fb      	str	r3, [r7, #28]
 8001138:	2300      	movs	r3, #0
 800113a:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 800113c:	4ba9      	ldr	r3, [pc, #676]	; (80013e4 <HAL_ETH_Init+0x2b8>)
 800113e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 8001140:	2300      	movs	r3, #0
 8001142:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8001144:	2300      	movs	r3, #0
 8001146:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d101      	bne.n	8001152 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800114e:	2301      	movs	r3, #1
 8001150:	e181      	b.n	8001456 <HAL_ETH_Init+0x32a>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001158:	b2db      	uxtb	r3, r3
 800115a:	2b00      	cmp	r3, #0
 800115c:	d106      	bne.n	800116c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2200      	movs	r2, #0
 8001162:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f004 fa52 	bl	8005610 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800116c:	4b9e      	ldr	r3, [pc, #632]	; (80013e8 <HAL_ETH_Init+0x2bc>)
 800116e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001170:	4a9d      	ldr	r2, [pc, #628]	; (80013e8 <HAL_ETH_Init+0x2bc>)
 8001172:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001176:	6453      	str	r3, [r2, #68]	; 0x44
 8001178:	4b9b      	ldr	r3, [pc, #620]	; (80013e8 <HAL_ETH_Init+0x2bc>)
 800117a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800117c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001180:	60bb      	str	r3, [r7, #8]
 8001182:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001184:	4b99      	ldr	r3, [pc, #612]	; (80013ec <HAL_ETH_Init+0x2c0>)
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	4a98      	ldr	r2, [pc, #608]	; (80013ec <HAL_ETH_Init+0x2c0>)
 800118a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800118e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001190:	4b96      	ldr	r3, [pc, #600]	; (80013ec <HAL_ETH_Init+0x2c0>)
 8001192:	685a      	ldr	r2, [r3, #4]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6a1b      	ldr	r3, [r3, #32]
 8001198:	4994      	ldr	r1, [pc, #592]	; (80013ec <HAL_ETH_Init+0x2c0>)
 800119a:	4313      	orrs	r3, r2
 800119c:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f042 0201 	orr.w	r2, r2, #1
 80011b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011b4:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80011b6:	f7ff fea7 	bl	8000f08 <HAL_GetTick>
 80011ba:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80011bc:	e011      	b.n	80011e2 <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 80011be:	f7ff fea3 	bl	8000f08 <HAL_GetTick>
 80011c2:	4602      	mov	r2, r0
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80011cc:	d909      	bls.n	80011e2 <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2203      	movs	r2, #3
 80011d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	2200      	movs	r2, #0
 80011da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 80011de:	2303      	movs	r3, #3
 80011e0:	e139      	b.n	8001456 <HAL_ETH_Init+0x32a>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 0301 	and.w	r3, r3, #1
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1e4      	bne.n	80011be <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	691b      	ldr	r3, [r3, #16]
 80011fa:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	f023 031c 	bic.w	r3, r3, #28
 8001202:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001204:	f002 f900 	bl	8003408 <HAL_RCC_GetHCLKFreq>
 8001208:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	4a78      	ldr	r2, [pc, #480]	; (80013f0 <HAL_ETH_Init+0x2c4>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d908      	bls.n	8001224 <HAL_ETH_Init+0xf8>
 8001212:	69bb      	ldr	r3, [r7, #24]
 8001214:	4a77      	ldr	r2, [pc, #476]	; (80013f4 <HAL_ETH_Init+0x2c8>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d804      	bhi.n	8001224 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	f043 0308 	orr.w	r3, r3, #8
 8001220:	61fb      	str	r3, [r7, #28]
 8001222:	e027      	b.n	8001274 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	4a73      	ldr	r2, [pc, #460]	; (80013f4 <HAL_ETH_Init+0x2c8>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d908      	bls.n	800123e <HAL_ETH_Init+0x112>
 800122c:	69bb      	ldr	r3, [r7, #24]
 800122e:	4a6d      	ldr	r2, [pc, #436]	; (80013e4 <HAL_ETH_Init+0x2b8>)
 8001230:	4293      	cmp	r3, r2
 8001232:	d204      	bcs.n	800123e <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	f043 030c 	orr.w	r3, r3, #12
 800123a:	61fb      	str	r3, [r7, #28]
 800123c:	e01a      	b.n	8001274 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	4a68      	ldr	r2, [pc, #416]	; (80013e4 <HAL_ETH_Init+0x2b8>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d303      	bcc.n	800124e <HAL_ETH_Init+0x122>
 8001246:	69bb      	ldr	r3, [r7, #24]
 8001248:	4a6b      	ldr	r2, [pc, #428]	; (80013f8 <HAL_ETH_Init+0x2cc>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d911      	bls.n	8001272 <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	4a69      	ldr	r2, [pc, #420]	; (80013f8 <HAL_ETH_Init+0x2cc>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d908      	bls.n	8001268 <HAL_ETH_Init+0x13c>
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	4a68      	ldr	r2, [pc, #416]	; (80013fc <HAL_ETH_Init+0x2d0>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d804      	bhi.n	8001268 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	f043 0304 	orr.w	r3, r3, #4
 8001264:	61fb      	str	r3, [r7, #28]
 8001266:	e005      	b.n	8001274 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	f043 0310 	orr.w	r3, r3, #16
 800126e:	61fb      	str	r3, [r7, #28]
 8001270:	e000      	b.n	8001274 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8001272:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	69fa      	ldr	r2, [r7, #28]
 800127a:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800127c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001280:	2100      	movs	r1, #0
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f000 fc17 	bl	8001ab6 <HAL_ETH_WritePHYRegister>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d00b      	beq.n	80012a6 <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8001292:	6939      	ldr	r1, [r7, #16]
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f000 fdcd 	bl	8001e34 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2201      	movs	r2, #1
 800129e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e0d7      	b.n	8001456 <HAL_ETH_Init+0x32a>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 80012a6:	20ff      	movs	r0, #255	; 0xff
 80012a8:	f7ff fe3a 	bl	8000f20 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	f000 80a5 	beq.w	8001400 <HAL_ETH_Init+0x2d4>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80012b6:	f7ff fe27 	bl	8000f08 <HAL_GetTick>
 80012ba:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80012bc:	f107 030c 	add.w	r3, r7, #12
 80012c0:	461a      	mov	r2, r3
 80012c2:	2101      	movs	r1, #1
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f000 fb8e 	bl	80019e6 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80012ca:	f7ff fe1d 	bl	8000f08 <HAL_GetTick>
 80012ce:	4602      	mov	r2, r0
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80012d8:	4293      	cmp	r3, r2
 80012da:	d90f      	bls.n	80012fc <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80012e0:	6939      	ldr	r1, [r7, #16]
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f000 fda6 	bl	8001e34 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2201      	movs	r2, #1
 80012ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2200      	movs	r2, #0
 80012f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80012f8:	2303      	movs	r3, #3
 80012fa:	e0ac      	b.n	8001456 <HAL_ETH_Init+0x32a>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	f003 0304 	and.w	r3, r3, #4
 8001302:	2b00      	cmp	r3, #0
 8001304:	d0da      	beq.n	80012bc <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8001306:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800130a:	2100      	movs	r1, #0
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f000 fbd2 	bl	8001ab6 <HAL_ETH_WritePHYRegister>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d00b      	beq.n	8001330 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800131c:	6939      	ldr	r1, [r7, #16]
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f000 fd88 	bl	8001e34 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2201      	movs	r2, #1
 8001328:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800132c:	2301      	movs	r3, #1
 800132e:	e092      	b.n	8001456 <HAL_ETH_Init+0x32a>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8001330:	f7ff fdea 	bl	8000f08 <HAL_GetTick>
 8001334:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8001336:	f107 030c 	add.w	r3, r7, #12
 800133a:	461a      	mov	r2, r3
 800133c:	2101      	movs	r1, #1
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f000 fb51 	bl	80019e6 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8001344:	f7ff fde0 	bl	8000f08 <HAL_GetTick>
 8001348:	4602      	mov	r2, r0
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001352:	4293      	cmp	r3, r2
 8001354:	d90f      	bls.n	8001376 <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800135a:	6939      	ldr	r1, [r7, #16]
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f000 fd69 	bl	8001e34 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2201      	movs	r2, #1
 8001366:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2200      	movs	r2, #0
 800136e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e06f      	b.n	8001456 <HAL_ETH_Init+0x32a>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	f003 0320 	and.w	r3, r3, #32
 800137c:	2b00      	cmp	r3, #0
 800137e:	d0da      	beq.n	8001336 <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8001380:	f107 030c 	add.w	r3, r7, #12
 8001384:	461a      	mov	r2, r3
 8001386:	2110      	movs	r1, #16
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f000 fb2c 	bl	80019e6 <HAL_ETH_ReadPHYRegister>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d00b      	beq.n	80013ac <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001398:	6939      	ldr	r1, [r7, #16]
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f000 fd4a 	bl	8001e34 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2201      	movs	r2, #1
 80013a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 80013a8:	2301      	movs	r3, #1
 80013aa:	e054      	b.n	8001456 <HAL_ETH_Init+0x32a>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	f003 0304 	and.w	r3, r3, #4
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d004      	beq.n	80013c0 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80013bc:	60da      	str	r2, [r3, #12]
 80013be:	e002      	b.n	80013c6 <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	f003 0302 	and.w	r3, r3, #2
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d003      	beq.n	80013d8 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2200      	movs	r2, #0
 80013d4:	609a      	str	r2, [r3, #8]
 80013d6:	e035      	b.n	8001444 <HAL_ETH_Init+0x318>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	e030      	b.n	8001444 <HAL_ETH_Init+0x318>
 80013e2:	bf00      	nop
 80013e4:	03938700 	.word	0x03938700
 80013e8:	40023800 	.word	0x40023800
 80013ec:	40013800 	.word	0x40013800
 80013f0:	01312cff 	.word	0x01312cff
 80013f4:	02160ebf 	.word	0x02160ebf
 80013f8:	05f5e0ff 	.word	0x05f5e0ff
 80013fc:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	08db      	lsrs	r3, r3, #3
 8001406:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	085b      	lsrs	r3, r3, #1
 800140e:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8001410:	4313      	orrs	r3, r2
 8001412:	b29b      	uxth	r3, r3
 8001414:	461a      	mov	r2, r3
 8001416:	2100      	movs	r1, #0
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f000 fb4c 	bl	8001ab6 <HAL_ETH_WritePHYRegister>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d00b      	beq.n	800143c <HAL_ETH_Init+0x310>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8001428:	6939      	ldr	r1, [r7, #16]
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f000 fd02 	bl	8001e34 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2201      	movs	r2, #1
 8001434:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	e00c      	b.n	8001456 <HAL_ETH_Init+0x32a>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800143c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8001440:	f7ff fd6e 	bl	8000f20 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8001444:	6939      	ldr	r1, [r7, #16]
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f000 fcf4 	bl	8001e34 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2201      	movs	r2, #1
 8001450:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3720      	adds	r7, #32
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop

08001460 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8001460:	b480      	push	{r7}
 8001462:	b087      	sub	sp, #28
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	60b9      	str	r1, [r7, #8]
 800146a:	607a      	str	r2, [r7, #4]
 800146c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001478:	2b01      	cmp	r3, #1
 800147a:	d101      	bne.n	8001480 <HAL_ETH_DMATxDescListInit+0x20>
 800147c:	2302      	movs	r3, #2
 800147e:	e052      	b.n	8001526 <HAL_ETH_DMATxDescListInit+0xc6>
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	2201      	movs	r2, #1
 8001484:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2202      	movs	r2, #2
 800148c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	68ba      	ldr	r2, [r7, #8]
 8001494:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 8001496:	2300      	movs	r3, #0
 8001498:	617b      	str	r3, [r7, #20]
 800149a:	e030      	b.n	80014fe <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the member (i) of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	015b      	lsls	r3, r3, #5
 80014a0:	68ba      	ldr	r2, [r7, #8]
 80014a2:	4413      	add	r3, r2
 80014a4:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80014ac:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80014b4:	fb02 f303 	mul.w	r3, r2, r3
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	4413      	add	r3, r2
 80014bc:	461a      	mov	r2, r3
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	69db      	ldr	r3, [r3, #28]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d105      	bne.n	80014d6 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80014d2:	693b      	ldr	r3, [r7, #16]
 80014d4:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	3b01      	subs	r3, #1
 80014da:	697a      	ldr	r2, [r7, #20]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d208      	bcs.n	80014f2 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	3301      	adds	r3, #1
 80014e4:	015b      	lsls	r3, r3, #5
 80014e6:	68ba      	ldr	r2, [r7, #8]
 80014e8:	4413      	add	r3, r2
 80014ea:	461a      	mov	r2, r3
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	60da      	str	r2, [r3, #12]
 80014f0:	e002      	b.n	80014f8 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 80014f2:	68ba      	ldr	r2, [r7, #8]
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	3301      	adds	r3, #1
 80014fc:	617b      	str	r3, [r7, #20]
 80014fe:	697a      	ldr	r2, [r7, #20]
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	429a      	cmp	r2, r3
 8001504:	d3ca      	bcc.n	800149c <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	6819      	ldr	r1, [r3, #0]
 800150a:	68ba      	ldr	r2, [r7, #8]
 800150c:	f241 0310 	movw	r3, #4112	; 0x1010
 8001510:	440b      	add	r3, r1
 8001512:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	2201      	movs	r2, #1
 8001518:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	2200      	movs	r2, #0
 8001520:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	371c      	adds	r7, #28
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8001532:	b480      	push	{r7}
 8001534:	b087      	sub	sp, #28
 8001536:	af00      	add	r7, sp, #0
 8001538:	60f8      	str	r0, [r7, #12]
 800153a:	60b9      	str	r1, [r7, #8]
 800153c:	607a      	str	r2, [r7, #4]
 800153e:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800154a:	2b01      	cmp	r3, #1
 800154c:	d101      	bne.n	8001552 <HAL_ETH_DMARxDescListInit+0x20>
 800154e:	2302      	movs	r3, #2
 8001550:	e056      	b.n	8001600 <HAL_ETH_DMARxDescListInit+0xce>
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	2201      	movs	r2, #1
 8001556:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	2202      	movs	r2, #2
 800155e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	68ba      	ldr	r2, [r7, #8]
 8001566:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 8001568:	2300      	movs	r3, #0
 800156a:	617b      	str	r3, [r7, #20]
 800156c:	e034      	b.n	80015d8 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the member (i) of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	015b      	lsls	r3, r3, #5
 8001572:	68ba      	ldr	r2, [r7, #8]
 8001574:	4413      	add	r3, r2
 8001576:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8001578:	693b      	ldr	r3, [r7, #16]
 800157a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800157e:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8001586:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800158e:	fb02 f303 	mul.w	r3, r2, r3
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	4413      	add	r3, r2
 8001596:	461a      	mov	r2, r3
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d105      	bne.n	80015b0 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	3b01      	subs	r3, #1
 80015b4:	697a      	ldr	r2, [r7, #20]
 80015b6:	429a      	cmp	r2, r3
 80015b8:	d208      	bcs.n	80015cc <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	3301      	adds	r3, #1
 80015be:	015b      	lsls	r3, r3, #5
 80015c0:	68ba      	ldr	r2, [r7, #8]
 80015c2:	4413      	add	r3, r2
 80015c4:	461a      	mov	r2, r3
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	60da      	str	r2, [r3, #12]
 80015ca:	e002      	b.n	80015d2 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 80015cc:	68ba      	ldr	r2, [r7, #8]
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	3301      	adds	r3, #1
 80015d6:	617b      	str	r3, [r7, #20]
 80015d8:	697a      	ldr	r2, [r7, #20]
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	429a      	cmp	r2, r3
 80015de:	d3c6      	bcc.n	800156e <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	6819      	ldr	r1, [r3, #0]
 80015e4:	68ba      	ldr	r2, [r7, #8]
 80015e6:	f241 030c 	movw	r3, #4108	; 0x100c
 80015ea:	440b      	add	r3, r1
 80015ec:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	2201      	movs	r2, #1
 80015f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	2200      	movs	r2, #0
 80015fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80015fe:	2300      	movs	r3, #0
}
 8001600:	4618      	mov	r0, r3
 8001602:	371c      	adds	r7, #28
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr

0800160c <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 800160c:	b480      	push	{r7}
 800160e:	b087      	sub	sp, #28
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 8001616:	2300      	movs	r3, #0
 8001618:	617b      	str	r3, [r7, #20]
 800161a:	2300      	movs	r3, #0
 800161c:	60fb      	str	r3, [r7, #12]
 800161e:	2300      	movs	r3, #0
 8001620:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001628:	2b01      	cmp	r3, #1
 800162a:	d101      	bne.n	8001630 <HAL_ETH_TransmitFrame+0x24>
 800162c:	2302      	movs	r3, #2
 800162e:	e0cd      	b.n	80017cc <HAL_ETH_TransmitFrame+0x1c0>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2201      	movs	r2, #1
 8001634:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2202      	movs	r2, #2
 800163c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0) 
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d109      	bne.n	800165a <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2201      	movs	r2, #1
 800164a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2200      	movs	r2, #0
 8001652:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8001656:	2301      	movs	r3, #1
 8001658:	e0b8      	b.n	80017cc <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	da09      	bge.n	8001678 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2212      	movs	r2, #18
 8001668:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2200      	movs	r2, #0
 8001670:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e0a9      	b.n	80017cc <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800167e:	4293      	cmp	r3, r2
 8001680:	d915      	bls.n	80016ae <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	4a54      	ldr	r2, [pc, #336]	; (80017d8 <HAL_ETH_TransmitFrame+0x1cc>)
 8001686:	fba2 2303 	umull	r2, r3, r2, r3
 800168a:	0a9b      	lsrs	r3, r3, #10
 800168c:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 800168e:	683a      	ldr	r2, [r7, #0]
 8001690:	4b51      	ldr	r3, [pc, #324]	; (80017d8 <HAL_ETH_TransmitFrame+0x1cc>)
 8001692:	fba3 1302 	umull	r1, r3, r3, r2
 8001696:	0a9b      	lsrs	r3, r3, #10
 8001698:	f240 51f4 	movw	r1, #1524	; 0x5f4
 800169c:	fb01 f303 	mul.w	r3, r1, r3
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d005      	beq.n	80016b2 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	3301      	adds	r3, #1
 80016aa:	617b      	str	r3, [r7, #20]
 80016ac:	e001      	b.n	80016b2 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 80016ae:	2301      	movs	r3, #1
 80016b0:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	2b01      	cmp	r3, #1
 80016b6:	d11c      	bne.n	80016f2 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016c2:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80016c6:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80016d2:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016de:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80016e2:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	461a      	mov	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	62da      	str	r2, [r3, #44]	; 0x2c
 80016f0:	e04b      	b.n	800178a <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 80016f2:	2300      	movs	r3, #0
 80016f4:	613b      	str	r3, [r7, #16]
 80016f6:	e044      	b.n	8001782 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001702:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001706:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d107      	bne.n	800171e <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001718:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800171c:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001722:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001726:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	3b01      	subs	r3, #1
 800172c:	693a      	ldr	r2, [r7, #16]
 800172e:	429a      	cmp	r2, r3
 8001730:	d116      	bne.n	8001760 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800173c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001740:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	4a25      	ldr	r2, [pc, #148]	; (80017dc <HAL_ETH_TransmitFrame+0x1d0>)
 8001746:	fb02 f203 	mul.w	r2, r2, r3
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	4413      	add	r3, r2
 800174e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8001752:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001758:	68fa      	ldr	r2, [r7, #12]
 800175a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800175e:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800176a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800176e:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	461a      	mov	r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	3301      	adds	r3, #1
 8001780:	613b      	str	r3, [r7, #16]
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	429a      	cmp	r2, r3
 8001788:	d3b6      	bcc.n	80016f8 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	f241 0314 	movw	r3, #4116	; 0x1014
 8001792:	4413      	add	r3, r2
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0304 	and.w	r3, r3, #4
 800179a:	2b00      	cmp	r3, #0
 800179c:	d00d      	beq.n	80017ba <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	f241 0314 	movw	r3, #4116	; 0x1014
 80017a6:	4413      	add	r3, r2
 80017a8:	2204      	movs	r2, #4
 80017aa:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	f241 0304 	movw	r3, #4100	; 0x1004
 80017b4:	4413      	add	r3, r2
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2201      	movs	r2, #1
 80017be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2200      	movs	r2, #0
 80017c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 80017ca:	2300      	movs	r3, #0
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	371c      	adds	r7, #28
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	ac02b00b 	.word	0xac02b00b
 80017dc:	fffffa0c 	.word	0xfffffa0c

080017e0 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0;
 80017e8:	2300      	movs	r3, #0
 80017ea:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d101      	bne.n	80017fa <HAL_ETH_GetReceivedFrame_IT+0x1a>
 80017f6:	2302      	movs	r3, #2
 80017f8:	e074      	b.n	80018e4 <HAL_ETH_GetReceivedFrame_IT+0x104>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2201      	movs	r2, #1
 80017fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2202      	movs	r2, #2
 8001806:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800180a:	e05a      	b.n	80018c2 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	3301      	adds	r3, #1
 8001810:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800181c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001820:	d10d      	bne.n	800183e <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1;   
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2201      	movs	r2, #1
 800182e:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001834:	68db      	ldr	r3, [r3, #12]
 8001836:	461a      	mov	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	629a      	str	r2, [r3, #40]	; 0x28
 800183c:	e041      	b.n	80018c2 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001848:	2b00      	cmp	r3, #0
 800184a:	d10b      	bne.n	8001864 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001850:	1c5a      	adds	r2, r3, #1
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	461a      	mov	r2, r3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	629a      	str	r2, [r3, #40]	; 0x28
 8001862:	e02e      	b.n	80018c2 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001870:	1c5a      	adds	r2, r3, #1
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800187a:	2b01      	cmp	r3, #1
 800187c:	d103      	bne.n	8001886 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001892:	1f1a      	subs	r2, r3, #4
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189c:	689a      	ldr	r2, [r3, #8]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	461a      	mov	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2201      	movs	r2, #1
 80018b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2200      	movs	r2, #0
 80018ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 80018be:	2300      	movs	r3, #0
 80018c0:	e010      	b.n	80018e4 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	db02      	blt.n	80018d2 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	2b03      	cmp	r3, #3
 80018d0:	d99c      	bls.n	800180c <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2201      	movs	r2, #1
 80018d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2200      	movs	r2, #0
 80018de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3714      	adds	r7, #20
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681a      	ldr	r2, [r3, #0]
 80018fc:	f241 0314 	movw	r3, #4116	; 0x1014
 8001900:	4413      	add	r3, r2
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001908:	2b40      	cmp	r3, #64	; 0x40
 800190a:	d112      	bne.n	8001932 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f003 ff3f 	bl	8005790 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	f241 0314 	movw	r3, #4116	; 0x1014
 800191a:	4413      	add	r3, r2
 800191c:	2240      	movs	r2, #64	; 0x40
 800191e:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2201      	movs	r2, #1
 8001924:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001930:	e01b      	b.n	800196a <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	f241 0314 	movw	r3, #4116	; 0x1014
 800193a:	4413      	add	r3, r2
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	2b01      	cmp	r3, #1
 8001944:	d111      	bne.n	800196a <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f000 f839 	bl	80019be <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	f241 0314 	movw	r3, #4116	; 0x1014
 8001954:	4413      	add	r3, r2
 8001956:	2201      	movs	r2, #1
 8001958:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2201      	movs	r2, #1
 800195e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2200      	movs	r2, #0
 8001966:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	f241 0314 	movw	r3, #4116	; 0x1014
 8001972:	4413      	add	r3, r2
 8001974:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001978:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	f241 0314 	movw	r3, #4116	; 0x1014
 8001982:	4413      	add	r3, r2
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800198a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800198e:	d112      	bne.n	80019b6 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f000 f81e 	bl	80019d2 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	f241 0314 	movw	r3, #4116	; 0x1014
 800199e:	4413      	add	r3, r2
 80019a0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80019a4:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2201      	movs	r2, #1
 80019aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2200      	movs	r2, #0
 80019b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 80019b6:	bf00      	nop
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80019be:	b480      	push	{r7}
 80019c0:	b083      	sub	sp, #12
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 80019c6:	bf00      	nop
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80019d2:	b480      	push	{r7}
 80019d4:	b083      	sub	sp, #12
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 80019da:	bf00      	nop
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b086      	sub	sp, #24
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	460b      	mov	r3, r1
 80019f0:	607a      	str	r2, [r7, #4]
 80019f2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 80019f4:	2300      	movs	r3, #0
 80019f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 80019f8:	2300      	movs	r3, #0
 80019fa:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	2b82      	cmp	r3, #130	; 0x82
 8001a06:	d101      	bne.n	8001a0c <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	e050      	b.n	8001aae <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2282      	movs	r2, #130	; 0x82
 8001a10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	691b      	ldr	r3, [r3, #16]
 8001a1a:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	f003 031c 	and.w	r3, r3, #28
 8001a22:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	8a1b      	ldrh	r3, [r3, #16]
 8001a28:	02db      	lsls	r3, r3, #11
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	697a      	ldr	r2, [r7, #20]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8001a32:	897b      	ldrh	r3, [r7, #10]
 8001a34:	019b      	lsls	r3, r3, #6
 8001a36:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8001a3a:	697a      	ldr	r2, [r7, #20]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	f023 0302 	bic.w	r3, r3, #2
 8001a46:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	f043 0301 	orr.w	r3, r3, #1
 8001a4e:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	697a      	ldr	r2, [r7, #20]
 8001a56:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8001a58:	f7ff fa56 	bl	8000f08 <HAL_GetTick>
 8001a5c:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001a5e:	e015      	b.n	8001a8c <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8001a60:	f7ff fa52 	bl	8000f08 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a6e:	d309      	bcc.n	8001a84 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2201      	movs	r2, #1
 8001a74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e014      	b.n	8001aae <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	691b      	ldr	r3, [r3, #16]
 8001a8a:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	f003 0301 	and.w	r3, r3, #1
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d1e4      	bne.n	8001a60 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	695b      	ldr	r3, [r3, #20]
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8001aac:	2300      	movs	r3, #0
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3718      	adds	r7, #24
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b086      	sub	sp, #24
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	60f8      	str	r0, [r7, #12]
 8001abe:	460b      	mov	r3, r1
 8001ac0:	607a      	str	r2, [r7, #4]
 8001ac2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	2b42      	cmp	r3, #66	; 0x42
 8001ad6:	d101      	bne.n	8001adc <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8001ad8:	2302      	movs	r3, #2
 8001ada:	e04e      	b.n	8001b7a <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2242      	movs	r2, #66	; 0x42
 8001ae0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	691b      	ldr	r3, [r3, #16]
 8001aea:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	f003 031c 	and.w	r3, r3, #28
 8001af2:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	8a1b      	ldrh	r3, [r3, #16]
 8001af8:	02db      	lsls	r3, r3, #11
 8001afa:	b29b      	uxth	r3, r3
 8001afc:	697a      	ldr	r2, [r7, #20]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8001b02:	897b      	ldrh	r3, [r7, #10]
 8001b04:	019b      	lsls	r3, r3, #6
 8001b06:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8001b0a:	697a      	ldr	r2, [r7, #20]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	f043 0302 	orr.w	r3, r3, #2
 8001b16:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	f043 0301 	orr.w	r3, r3, #1
 8001b1e:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	b29a      	uxth	r2, r3
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	697a      	ldr	r2, [r7, #20]
 8001b30:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8001b32:	f7ff f9e9 	bl	8000f08 <HAL_GetTick>
 8001b36:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001b38:	e015      	b.n	8001b66 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8001b3a:	f7ff f9e5 	bl	8000f08 <HAL_GetTick>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b48:	d309      	bcc.n	8001b5e <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2200      	movs	r2, #0
 8001b56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e00d      	b.n	8001b7a <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	691b      	ldr	r3, [r3, #16]
 8001b64:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d1e4      	bne.n	8001b3a <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2201      	movs	r2, #1
 8001b74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3718      	adds	r7, #24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8001b82:	b580      	push	{r7, lr}
 8001b84:	b082      	sub	sp, #8
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d101      	bne.n	8001b98 <HAL_ETH_Start+0x16>
 8001b94:	2302      	movs	r3, #2
 8001b96:	e01f      	b.n	8001bd8 <HAL_ETH_Start+0x56>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2202      	movs	r2, #2
 8001ba4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f000 fb45 	bl	8002238 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f000 fb7c 	bl	80022ac <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f000 fc13 	bl	80023e0 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f000 fbb0 	bl	8002320 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f000 fbdd 	bl	8002380 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2201      	movs	r2, #1
 8001bca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8001bd6:	2300      	movs	r3, #0
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3708      	adds	r7, #8
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d101      	bne.n	8001bf6 <HAL_ETH_Stop+0x16>
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	e01f      	b.n	8001c36 <HAL_ETH_Stop+0x56>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2202      	movs	r2, #2
 8001c02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f000 fba2 	bl	8002350 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f000 fbcf 	bl	80023b0 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f000 fb67 	bl	80022e6 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f000 fbe1 	bl	80023e0 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f000 fb27 	bl	8002272 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d101      	bne.n	8001c5c <HAL_ETH_ConfigMAC+0x1c>
 8001c58:	2302      	movs	r3, #2
 8001c5a:	e0e4      	b.n	8001e26 <HAL_ETH_ConfigMAC+0x1e6>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2201      	movs	r2, #1
 8001c60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2202      	movs	r2, #2
 8001c68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	f000 80b1 	beq.w	8001dd6 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 8001c7c:	68fa      	ldr	r2, [r7, #12]
 8001c7e:	4b6c      	ldr	r3, [pc, #432]	; (8001e30 <HAL_ETH_ConfigMAC+0x1f0>)
 8001c80:	4013      	ands	r3, r2
 8001c82:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	685b      	ldr	r3, [r3, #4]
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8001c8c:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 8001c92:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 8001c98:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 8001c9e:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8001ca4:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 8001caa:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8001cb0:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8001cb6:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8001cbc:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8001cc2:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8001cc8:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 8001cce:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 8001cd0:	68fa      	ldr	r2, [r7, #12]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ce6:	2001      	movs	r0, #1
 8001ce8:	f7ff f91a 	bl	8000f20 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	68fa      	ldr	r2, [r7, #12]
 8001cf2:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8001cfc:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8001d02:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8001d08:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 8001d0e:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8001d14:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8001d1a:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8001d26:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8001d28:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFFR;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d32:	2001      	movs	r0, #1
 8001d34:	f7ff f8f4 	bl	8000f20 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	68fa      	ldr	r2, [r7, #12]
 8001d3e:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	683a      	ldr	r2, [r7, #0]
 8001d46:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001d48:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	683a      	ldr	r2, [r7, #0]
 8001d50:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001d52:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg = (heth->Instance)->MACFCR;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8001d5c:	68fa      	ldr	r2, [r7, #12]
 8001d5e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001d62:	4013      	ands	r3, r2
 8001d64:	60fb      	str	r3, [r7, #12]
     
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d6a:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8001d70:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 8001d76:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8001d7c:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 8001d82:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 8001d88:	4313      	orrs	r3, r2
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8001d8a:	68fa      	ldr	r2, [r7, #12]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	68fa      	ldr	r2, [r7, #12]
 8001d96:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFCR;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	699b      	ldr	r3, [r3, #24]
 8001d9e:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8001da0:	2001      	movs	r0, #1
 8001da2:	f7ff f8bd 	bl	8000f20 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	68fa      	ldr	r2, [r7, #12]
 8001dac:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg = (heth->Instance)->MACVLANTR;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	69db      	ldr	r3, [r3, #28]
 8001dc4:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8001dc6:	2001      	movs	r0, #1
 8001dc8:	f7ff f8aa 	bl	8000f20 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	68fa      	ldr	r2, [r7, #12]
 8001dd2:	61da      	str	r2, [r3, #28]
 8001dd4:	e01e      	b.n	8001e14 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg &= ~((uint32_t)0x00004800);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001de4:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	689a      	ldr	r2, [r3, #8]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	68db      	ldr	r3, [r3, #12]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	68fa      	ldr	r2, [r7, #12]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	68fa      	ldr	r2, [r7, #12]
 8001dfc:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e06:	2001      	movs	r0, #1
 8001e08:	f7ff f88a 	bl	8000f20 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2201      	movs	r2, #1
 8001e18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8001e24:	2300      	movs	r3, #0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3710      	adds	r7, #16
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	ff20810f 	.word	0xff20810f

08001e34 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b0b0      	sub	sp, #192	; 0xc0
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d007      	beq.n	8001e5a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e50:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e58:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8001e62:	2300      	movs	r3, #0
 8001e64:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 8001e66:	2300      	movs	r3, #0
 8001e68:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	69db      	ldr	r3, [r3, #28]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d103      	bne.n	8001e82 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 8001e7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e7e:	663b      	str	r3, [r7, #96]	; 0x60
 8001e80:	e001      	b.n	8001e86 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8001e82:	2300      	movs	r3, #0
 8001e84:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 8001e86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e8a:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001e90:	2300      	movs	r3, #0
 8001e92:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8001e94:	2300      	movs	r3, #0
 8001e96:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8001ea0:	2340      	movs	r3, #64	; 0x40
 8001ea2:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8001ed4:	2380      	movs	r3, #128	; 0x80
 8001ed6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001eda:	2300      	movs	r3, #0
 8001edc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8001eec:	2300      	movs	r3, #0
 8001eee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8001f08:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001f0c:	4bab      	ldr	r3, [pc, #684]	; (80021bc <ETH_MACDMAConfig+0x388>)
 8001f0e:	4013      	ands	r3, r2
 8001f10:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8001f14:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8001f16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8001f18:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8001f1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8001f1c:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8001f1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8001f20:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8001f26:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8001f28:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8001f2a:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8001f2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8001f2e:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8001f34:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8001f36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8001f38:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8001f3a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8001f3c:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8001f3e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8001f40:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8001f42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8001f44:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8001f46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8001f48:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8001f4a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001f5c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f68:	2001      	movs	r0, #1
 8001f6a:	f7fe ffd9 	bl	8000f20 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001f76:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001f78:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8001f7a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001f7c:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8001f7e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8001f80:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8001f82:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8001f86:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8001f88:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8001f8c:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8001f8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8001f92:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8001f94:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8001f98:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8001f9c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8001fa4:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8001fa6:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8001fb2:	2001      	movs	r0, #1
 8001fb4:	f7fe ffb4 	bl	8000f20 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001fc0:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001fca:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001fd4:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8001fe0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001fe4:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001fe8:	4013      	ands	r3, r2
 8001fea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8001fee:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001ff2:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8001ff4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8001ff8:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8001ffa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8001ffe:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8002000:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8002004:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8002006:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800200a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800200c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8002010:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8002012:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002016:	4313      	orrs	r3, r2
 8002018:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002024:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8002030:	2001      	movs	r0, #1
 8002032:	f7fe ff75 	bl	8000f20 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800203e:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8002040:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8002044:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	430a      	orrs	r2, r1
 800204e:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	69db      	ldr	r3, [r3, #28]
 8002056:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800205a:	2001      	movs	r0, #1
 800205c:	f7fe ff60 	bl	8000f20 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002068:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800206a:	2300      	movs	r3, #0
 800206c:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800206e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002072:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8002074:	2300      	movs	r3, #0
 8002076:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8002078:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800207c:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800207e:	2300      	movs	r3, #0
 8002080:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8002082:	2300      	movs	r3, #0
 8002084:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8002086:	2300      	movs	r3, #0
 8002088:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800208a:	2300      	movs	r3, #0
 800208c:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800208e:	2304      	movs	r3, #4
 8002090:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8002092:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002096:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8002098:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800209c:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800209e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80020a2:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80020a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020a8:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80020aa:	2380      	movs	r3, #128	; 0x80
 80020ac:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 80020ae:	2300      	movs	r3, #0
 80020b0:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80020b2:	2300      	movs	r3, #0
 80020b4:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	f241 0318 	movw	r3, #4120	; 0x1018
 80020be:	4413      	add	r3, r2
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 80020c6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80020ca:	4b3d      	ldr	r3, [pc, #244]	; (80021c0 <ETH_MACDMAConfig+0x38c>)
 80020cc:	4013      	ands	r3, r2
 80020ce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80020d2:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 80020d4:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80020d6:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 80020d8:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 80020da:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 80020dc:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 80020de:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 80020e0:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 80020e2:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 80020e4:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 80020e6:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 80020e8:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 80020ea:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 80020ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 80020ee:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 80020f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 80020f2:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 80020f4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80020f8:	4313      	orrs	r3, r2
 80020fa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	f241 0318 	movw	r3, #4120	; 0x1018
 8002106:	4413      	add	r3, r2
 8002108:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800210c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	f241 0318 	movw	r3, #4120	; 0x1018
 8002116:	4413      	add	r3, r2
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800211e:	2001      	movs	r0, #1
 8002120:	f7fe fefe 	bl	8000f20 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	f241 0318 	movw	r3, #4120	; 0x1018
 800212c:	4413      	add	r3, r2
 800212e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8002132:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002134:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8002136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002138:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800213a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 800213c:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800213e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8002140:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8002142:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8002144:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 8002146:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002148:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800214a:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 800214c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 800214e:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002158:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800215c:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800216c:	2001      	movs	r0, #1
 800216e:	f7fe fed7 	bl	8000f20 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800217a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800217e:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	699b      	ldr	r3, [r3, #24]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d10d      	bne.n	80021a4 <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	f241 031c 	movw	r3, #4124	; 0x101c
 8002190:	4413      	add	r3, r2
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	6811      	ldr	r1, [r2, #0]
 8002198:	4a0a      	ldr	r2, [pc, #40]	; (80021c4 <ETH_MACDMAConfig+0x390>)
 800219a:	431a      	orrs	r2, r3
 800219c:	f241 031c 	movw	r3, #4124	; 0x101c
 80021a0:	440b      	add	r3, r1
 80021a2:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	695b      	ldr	r3, [r3, #20]
 80021a8:	461a      	mov	r2, r3
 80021aa:	2100      	movs	r1, #0
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f000 f80b 	bl	80021c8 <ETH_MACAddressConfig>
}
 80021b2:	bf00      	nop
 80021b4:	37c0      	adds	r7, #192	; 0xc0
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	ff20810f 	.word	0xff20810f
 80021c0:	f8de3f23 	.word	0xf8de3f23
 80021c4:	00010040 	.word	0x00010040

080021c8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b087      	sub	sp, #28
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	3305      	adds	r3, #5
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	021b      	lsls	r3, r3, #8
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	3204      	adds	r2, #4
 80021e0:	7812      	ldrb	r2, [r2, #0]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 80021e6:	68ba      	ldr	r2, [r7, #8]
 80021e8:	4b11      	ldr	r3, [pc, #68]	; (8002230 <ETH_MACAddressConfig+0x68>)
 80021ea:	4413      	add	r3, r2
 80021ec:	461a      	mov	r2, r3
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	3303      	adds	r3, #3
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	061a      	lsls	r2, r3, #24
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	3302      	adds	r3, #2
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	041b      	lsls	r3, r3, #16
 8002202:	431a      	orrs	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	3301      	adds	r3, #1
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	021b      	lsls	r3, r3, #8
 800220c:	4313      	orrs	r3, r2
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	7812      	ldrb	r2, [r2, #0]
 8002212:	4313      	orrs	r3, r2
 8002214:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8002216:	68ba      	ldr	r2, [r7, #8]
 8002218:	4b06      	ldr	r3, [pc, #24]	; (8002234 <ETH_MACAddressConfig+0x6c>)
 800221a:	4413      	add	r3, r2
 800221c:	461a      	mov	r2, r3
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	6013      	str	r3, [r2, #0]
}
 8002222:	bf00      	nop
 8002224:	371c      	adds	r7, #28
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	40028040 	.word	0x40028040
 8002234:	40028044 	.word	0x40028044

08002238 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 8002240:	2300      	movs	r3, #0
 8002242:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f042 0208 	orr.w	r2, r2, #8
 8002252:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800225c:	2001      	movs	r0, #1
 800225e:	f7fe fe5f 	bl	8000f20 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	601a      	str	r2, [r3, #0]
}
 800226a:	bf00      	nop
 800226c:	3710      	adds	r7, #16
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8002272:	b580      	push	{r7, lr}
 8002274:	b084      	sub	sp, #16
 8002276:	af00      	add	r7, sp, #0
 8002278:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800227a:	2300      	movs	r3, #0
 800227c:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f022 0208 	bic.w	r2, r2, #8
 800228c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002296:	2001      	movs	r0, #1
 8002298:	f7fe fe42 	bl	8000f20 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	68fa      	ldr	r2, [r7, #12]
 80022a2:	601a      	str	r2, [r3, #0]
}
 80022a4:	bf00      	nop
 80022a6:	3710      	adds	r7, #16
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80022b4:	2300      	movs	r3, #0
 80022b6:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f042 0204 	orr.w	r2, r2, #4
 80022c6:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80022d0:	2001      	movs	r0, #1
 80022d2:	f7fe fe25 	bl	8000f20 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68fa      	ldr	r2, [r7, #12]
 80022dc:	601a      	str	r2, [r3, #0]
}
 80022de:	bf00      	nop
 80022e0:	3710      	adds	r7, #16
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b084      	sub	sp, #16
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80022ee:	2300      	movs	r3, #0
 80022f0:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f022 0204 	bic.w	r2, r2, #4
 8002300:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800230a:	2001      	movs	r0, #1
 800230c:	f7fe fe08 	bl	8000f20 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	68fa      	ldr	r2, [r7, #12]
 8002316:	601a      	str	r2, [r3, #0]
}
 8002318:	bf00      	nop
 800231a:	3710      	adds	r7, #16
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002330:	4413      	add	r3, r2
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	6811      	ldr	r1, [r2, #0]
 8002338:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800233c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002340:	440b      	add	r3, r1
 8002342:	601a      	str	r2, [r3, #0]
}
 8002344:	bf00      	nop
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002360:	4413      	add	r3, r2
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	6811      	ldr	r1, [r2, #0]
 8002368:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800236c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002370:	440b      	add	r3, r1
 8002372:	601a      	str	r2, [r3, #0]
}
 8002374:	bf00      	nop
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002390:	4413      	add	r3, r2
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	6811      	ldr	r1, [r2, #0]
 8002398:	f043 0202 	orr.w	r2, r3, #2
 800239c:	f241 0318 	movw	r3, #4120	; 0x1018
 80023a0:	440b      	add	r3, r1
 80023a2:	601a      	str	r2, [r3, #0]
}
 80023a4:	bf00      	nop
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	f241 0318 	movw	r3, #4120	; 0x1018
 80023c0:	4413      	add	r3, r2
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	6811      	ldr	r1, [r2, #0]
 80023c8:	f023 0202 	bic.w	r2, r3, #2
 80023cc:	f241 0318 	movw	r3, #4120	; 0x1018
 80023d0:	440b      	add	r3, r1
 80023d2:	601a      	str	r2, [r3, #0]
}
 80023d4:	bf00      	nop
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80023e8:	2300      	movs	r3, #0
 80023ea:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	f241 0318 	movw	r3, #4120	; 0x1018
 80023f4:	4413      	add	r3, r2
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	6811      	ldr	r1, [r2, #0]
 80023fc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002400:	f241 0318 	movw	r3, #4120	; 0x1018
 8002404:	440b      	add	r3, r1
 8002406:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	f241 0318 	movw	r3, #4120	; 0x1018
 8002410:	4413      	add	r3, r2
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002416:	2001      	movs	r0, #1
 8002418:	f7fe fd82 	bl	8000f20 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6819      	ldr	r1, [r3, #0]
 8002420:	68fa      	ldr	r2, [r7, #12]
 8002422:	f241 0318 	movw	r3, #4120	; 0x1018
 8002426:	440b      	add	r3, r1
 8002428:	601a      	str	r2, [r3, #0]
}
 800242a:	bf00      	nop
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
	...

08002434 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002434:	b480      	push	{r7}
 8002436:	b089      	sub	sp, #36	; 0x24
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800243e:	2300      	movs	r3, #0
 8002440:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002442:	2300      	movs	r3, #0
 8002444:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002446:	2300      	movs	r3, #0
 8002448:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800244a:	2300      	movs	r3, #0
 800244c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800244e:	2300      	movs	r3, #0
 8002450:	61fb      	str	r3, [r7, #28]
 8002452:	e175      	b.n	8002740 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002454:	2201      	movs	r2, #1
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	fa02 f303 	lsl.w	r3, r2, r3
 800245c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	697a      	ldr	r2, [r7, #20]
 8002464:	4013      	ands	r3, r2
 8002466:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	429a      	cmp	r2, r3
 800246e:	f040 8164 	bne.w	800273a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	2b01      	cmp	r3, #1
 8002478:	d00b      	beq.n	8002492 <HAL_GPIO_Init+0x5e>
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	2b02      	cmp	r3, #2
 8002480:	d007      	beq.n	8002492 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002486:	2b11      	cmp	r3, #17
 8002488:	d003      	beq.n	8002492 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	2b12      	cmp	r3, #18
 8002490:	d130      	bne.n	80024f4 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	2203      	movs	r2, #3
 800249e:	fa02 f303 	lsl.w	r3, r2, r3
 80024a2:	43db      	mvns	r3, r3
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	4013      	ands	r3, r2
 80024a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	68da      	ldr	r2, [r3, #12]
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	fa02 f303 	lsl.w	r3, r2, r3
 80024b6:	69ba      	ldr	r2, [r7, #24]
 80024b8:	4313      	orrs	r3, r2
 80024ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024c8:	2201      	movs	r2, #1
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	fa02 f303 	lsl.w	r3, r2, r3
 80024d0:	43db      	mvns	r3, r3
 80024d2:	69ba      	ldr	r2, [r7, #24]
 80024d4:	4013      	ands	r3, r2
 80024d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	091b      	lsrs	r3, r3, #4
 80024de:	f003 0201 	and.w	r2, r3, #1
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	69ba      	ldr	r2, [r7, #24]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	2203      	movs	r2, #3
 8002500:	fa02 f303 	lsl.w	r3, r2, r3
 8002504:	43db      	mvns	r3, r3
 8002506:	69ba      	ldr	r2, [r7, #24]
 8002508:	4013      	ands	r3, r2
 800250a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	69ba      	ldr	r2, [r7, #24]
 800251a:	4313      	orrs	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	69ba      	ldr	r2, [r7, #24]
 8002522:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	2b02      	cmp	r3, #2
 800252a:	d003      	beq.n	8002534 <HAL_GPIO_Init+0x100>
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	2b12      	cmp	r3, #18
 8002532:	d123      	bne.n	800257c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002534:	69fb      	ldr	r3, [r7, #28]
 8002536:	08da      	lsrs	r2, r3, #3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	3208      	adds	r2, #8
 800253c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002540:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	f003 0307 	and.w	r3, r3, #7
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	220f      	movs	r2, #15
 800254c:	fa02 f303 	lsl.w	r3, r2, r3
 8002550:	43db      	mvns	r3, r3
 8002552:	69ba      	ldr	r2, [r7, #24]
 8002554:	4013      	ands	r3, r2
 8002556:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	691a      	ldr	r2, [r3, #16]
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	f003 0307 	and.w	r3, r3, #7
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	4313      	orrs	r3, r2
 800256c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	08da      	lsrs	r2, r3, #3
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	3208      	adds	r2, #8
 8002576:	69b9      	ldr	r1, [r7, #24]
 8002578:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	2203      	movs	r2, #3
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	43db      	mvns	r3, r3
 800258e:	69ba      	ldr	r2, [r7, #24]
 8002590:	4013      	ands	r3, r2
 8002592:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f003 0203 	and.w	r2, r3, #3
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	f000 80be 	beq.w	800273a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025be:	4b66      	ldr	r3, [pc, #408]	; (8002758 <HAL_GPIO_Init+0x324>)
 80025c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c2:	4a65      	ldr	r2, [pc, #404]	; (8002758 <HAL_GPIO_Init+0x324>)
 80025c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025c8:	6453      	str	r3, [r2, #68]	; 0x44
 80025ca:	4b63      	ldr	r3, [pc, #396]	; (8002758 <HAL_GPIO_Init+0x324>)
 80025cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80025d6:	4a61      	ldr	r2, [pc, #388]	; (800275c <HAL_GPIO_Init+0x328>)
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	089b      	lsrs	r3, r3, #2
 80025dc:	3302      	adds	r3, #2
 80025de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	f003 0303 	and.w	r3, r3, #3
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	220f      	movs	r2, #15
 80025ee:	fa02 f303 	lsl.w	r3, r2, r3
 80025f2:	43db      	mvns	r3, r3
 80025f4:	69ba      	ldr	r2, [r7, #24]
 80025f6:	4013      	ands	r3, r2
 80025f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a58      	ldr	r2, [pc, #352]	; (8002760 <HAL_GPIO_Init+0x32c>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d037      	beq.n	8002672 <HAL_GPIO_Init+0x23e>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a57      	ldr	r2, [pc, #348]	; (8002764 <HAL_GPIO_Init+0x330>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d031      	beq.n	800266e <HAL_GPIO_Init+0x23a>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a56      	ldr	r2, [pc, #344]	; (8002768 <HAL_GPIO_Init+0x334>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d02b      	beq.n	800266a <HAL_GPIO_Init+0x236>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a55      	ldr	r2, [pc, #340]	; (800276c <HAL_GPIO_Init+0x338>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d025      	beq.n	8002666 <HAL_GPIO_Init+0x232>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a54      	ldr	r2, [pc, #336]	; (8002770 <HAL_GPIO_Init+0x33c>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d01f      	beq.n	8002662 <HAL_GPIO_Init+0x22e>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a53      	ldr	r2, [pc, #332]	; (8002774 <HAL_GPIO_Init+0x340>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d019      	beq.n	800265e <HAL_GPIO_Init+0x22a>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a52      	ldr	r2, [pc, #328]	; (8002778 <HAL_GPIO_Init+0x344>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d013      	beq.n	800265a <HAL_GPIO_Init+0x226>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a51      	ldr	r2, [pc, #324]	; (800277c <HAL_GPIO_Init+0x348>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d00d      	beq.n	8002656 <HAL_GPIO_Init+0x222>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a50      	ldr	r2, [pc, #320]	; (8002780 <HAL_GPIO_Init+0x34c>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d007      	beq.n	8002652 <HAL_GPIO_Init+0x21e>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a4f      	ldr	r2, [pc, #316]	; (8002784 <HAL_GPIO_Init+0x350>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d101      	bne.n	800264e <HAL_GPIO_Init+0x21a>
 800264a:	2309      	movs	r3, #9
 800264c:	e012      	b.n	8002674 <HAL_GPIO_Init+0x240>
 800264e:	230a      	movs	r3, #10
 8002650:	e010      	b.n	8002674 <HAL_GPIO_Init+0x240>
 8002652:	2308      	movs	r3, #8
 8002654:	e00e      	b.n	8002674 <HAL_GPIO_Init+0x240>
 8002656:	2307      	movs	r3, #7
 8002658:	e00c      	b.n	8002674 <HAL_GPIO_Init+0x240>
 800265a:	2306      	movs	r3, #6
 800265c:	e00a      	b.n	8002674 <HAL_GPIO_Init+0x240>
 800265e:	2305      	movs	r3, #5
 8002660:	e008      	b.n	8002674 <HAL_GPIO_Init+0x240>
 8002662:	2304      	movs	r3, #4
 8002664:	e006      	b.n	8002674 <HAL_GPIO_Init+0x240>
 8002666:	2303      	movs	r3, #3
 8002668:	e004      	b.n	8002674 <HAL_GPIO_Init+0x240>
 800266a:	2302      	movs	r3, #2
 800266c:	e002      	b.n	8002674 <HAL_GPIO_Init+0x240>
 800266e:	2301      	movs	r3, #1
 8002670:	e000      	b.n	8002674 <HAL_GPIO_Init+0x240>
 8002672:	2300      	movs	r3, #0
 8002674:	69fa      	ldr	r2, [r7, #28]
 8002676:	f002 0203 	and.w	r2, r2, #3
 800267a:	0092      	lsls	r2, r2, #2
 800267c:	4093      	lsls	r3, r2
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	4313      	orrs	r3, r2
 8002682:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002684:	4935      	ldr	r1, [pc, #212]	; (800275c <HAL_GPIO_Init+0x328>)
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	089b      	lsrs	r3, r3, #2
 800268a:	3302      	adds	r3, #2
 800268c:	69ba      	ldr	r2, [r7, #24]
 800268e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002692:	4b3d      	ldr	r3, [pc, #244]	; (8002788 <HAL_GPIO_Init+0x354>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	43db      	mvns	r3, r3
 800269c:	69ba      	ldr	r2, [r7, #24]
 800269e:	4013      	ands	r3, r2
 80026a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d003      	beq.n	80026b6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026b6:	4a34      	ldr	r2, [pc, #208]	; (8002788 <HAL_GPIO_Init+0x354>)
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80026bc:	4b32      	ldr	r3, [pc, #200]	; (8002788 <HAL_GPIO_Init+0x354>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	43db      	mvns	r3, r3
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	4013      	ands	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d003      	beq.n	80026e0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80026d8:	69ba      	ldr	r2, [r7, #24]
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	4313      	orrs	r3, r2
 80026de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026e0:	4a29      	ldr	r2, [pc, #164]	; (8002788 <HAL_GPIO_Init+0x354>)
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026e6:	4b28      	ldr	r3, [pc, #160]	; (8002788 <HAL_GPIO_Init+0x354>)
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	43db      	mvns	r3, r3
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	4013      	ands	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d003      	beq.n	800270a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002702:	69ba      	ldr	r2, [r7, #24]
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	4313      	orrs	r3, r2
 8002708:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800270a:	4a1f      	ldr	r2, [pc, #124]	; (8002788 <HAL_GPIO_Init+0x354>)
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002710:	4b1d      	ldr	r3, [pc, #116]	; (8002788 <HAL_GPIO_Init+0x354>)
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	43db      	mvns	r3, r3
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	4013      	ands	r3, r2
 800271e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002728:	2b00      	cmp	r3, #0
 800272a:	d003      	beq.n	8002734 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	4313      	orrs	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002734:	4a14      	ldr	r2, [pc, #80]	; (8002788 <HAL_GPIO_Init+0x354>)
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	3301      	adds	r3, #1
 800273e:	61fb      	str	r3, [r7, #28]
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	2b0f      	cmp	r3, #15
 8002744:	f67f ae86 	bls.w	8002454 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002748:	bf00      	nop
 800274a:	bf00      	nop
 800274c:	3724      	adds	r7, #36	; 0x24
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	40023800 	.word	0x40023800
 800275c:	40013800 	.word	0x40013800
 8002760:	40020000 	.word	0x40020000
 8002764:	40020400 	.word	0x40020400
 8002768:	40020800 	.word	0x40020800
 800276c:	40020c00 	.word	0x40020c00
 8002770:	40021000 	.word	0x40021000
 8002774:	40021400 	.word	0x40021400
 8002778:	40021800 	.word	0x40021800
 800277c:	40021c00 	.word	0x40021c00
 8002780:	40022000 	.word	0x40022000
 8002784:	40022400 	.word	0x40022400
 8002788:	40013c00 	.word	0x40013c00

0800278c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	460b      	mov	r3, r1
 8002796:	807b      	strh	r3, [r7, #2]
 8002798:	4613      	mov	r3, r2
 800279a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800279c:	787b      	ldrb	r3, [r7, #1]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d003      	beq.n	80027aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027a2:	887a      	ldrh	r2, [r7, #2]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80027a8:	e003      	b.n	80027b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80027aa:	887b      	ldrh	r3, [r7, #2]
 80027ac:	041a      	lsls	r2, r3, #16
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	619a      	str	r2, [r3, #24]
}
 80027b2:	bf00      	nop
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr

080027be <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80027be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027c0:	b08f      	sub	sp, #60	; 0x3c
 80027c2:	af0a      	add	r7, sp, #40	; 0x28
 80027c4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d101      	bne.n	80027d0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e116      	b.n	80029fe <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d106      	bne.n	80027f0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f7fe fa1a 	bl	8000c24 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2203      	movs	r2, #3
 80027f4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002800:	2b00      	cmp	r3, #0
 8002802:	d102      	bne.n	800280a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4618      	mov	r0, r3
 8002810:	f002 fb3c 	bl	8004e8c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	603b      	str	r3, [r7, #0]
 800281a:	687e      	ldr	r6, [r7, #4]
 800281c:	466d      	mov	r5, sp
 800281e:	f106 0410 	add.w	r4, r6, #16
 8002822:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002824:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002826:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002828:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800282a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800282e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002832:	1d33      	adds	r3, r6, #4
 8002834:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002836:	6838      	ldr	r0, [r7, #0]
 8002838:	f002 fad0 	bl	8004ddc <USB_CoreInit>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d005      	beq.n	800284e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2202      	movs	r2, #2
 8002846:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e0d7      	b.n	80029fe <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2100      	movs	r1, #0
 8002854:	4618      	mov	r0, r3
 8002856:	f002 fb2a 	bl	8004eae <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800285a:	2300      	movs	r3, #0
 800285c:	73fb      	strb	r3, [r7, #15]
 800285e:	e04a      	b.n	80028f6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002860:	7bfa      	ldrb	r2, [r7, #15]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	1a9b      	subs	r3, r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	333d      	adds	r3, #61	; 0x3d
 8002870:	2201      	movs	r2, #1
 8002872:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002874:	7bfa      	ldrb	r2, [r7, #15]
 8002876:	6879      	ldr	r1, [r7, #4]
 8002878:	4613      	mov	r3, r2
 800287a:	00db      	lsls	r3, r3, #3
 800287c:	1a9b      	subs	r3, r3, r2
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	440b      	add	r3, r1
 8002882:	333c      	adds	r3, #60	; 0x3c
 8002884:	7bfa      	ldrb	r2, [r7, #15]
 8002886:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002888:	7bfa      	ldrb	r2, [r7, #15]
 800288a:	7bfb      	ldrb	r3, [r7, #15]
 800288c:	b298      	uxth	r0, r3
 800288e:	6879      	ldr	r1, [r7, #4]
 8002890:	4613      	mov	r3, r2
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	1a9b      	subs	r3, r3, r2
 8002896:	009b      	lsls	r3, r3, #2
 8002898:	440b      	add	r3, r1
 800289a:	3342      	adds	r3, #66	; 0x42
 800289c:	4602      	mov	r2, r0
 800289e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80028a0:	7bfa      	ldrb	r2, [r7, #15]
 80028a2:	6879      	ldr	r1, [r7, #4]
 80028a4:	4613      	mov	r3, r2
 80028a6:	00db      	lsls	r3, r3, #3
 80028a8:	1a9b      	subs	r3, r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	440b      	add	r3, r1
 80028ae:	333f      	adds	r3, #63	; 0x3f
 80028b0:	2200      	movs	r2, #0
 80028b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80028b4:	7bfa      	ldrb	r2, [r7, #15]
 80028b6:	6879      	ldr	r1, [r7, #4]
 80028b8:	4613      	mov	r3, r2
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	1a9b      	subs	r3, r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	440b      	add	r3, r1
 80028c2:	3344      	adds	r3, #68	; 0x44
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80028c8:	7bfa      	ldrb	r2, [r7, #15]
 80028ca:	6879      	ldr	r1, [r7, #4]
 80028cc:	4613      	mov	r3, r2
 80028ce:	00db      	lsls	r3, r3, #3
 80028d0:	1a9b      	subs	r3, r3, r2
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	440b      	add	r3, r1
 80028d6:	3348      	adds	r3, #72	; 0x48
 80028d8:	2200      	movs	r2, #0
 80028da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80028dc:	7bfa      	ldrb	r2, [r7, #15]
 80028de:	6879      	ldr	r1, [r7, #4]
 80028e0:	4613      	mov	r3, r2
 80028e2:	00db      	lsls	r3, r3, #3
 80028e4:	1a9b      	subs	r3, r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	440b      	add	r3, r1
 80028ea:	3350      	adds	r3, #80	; 0x50
 80028ec:	2200      	movs	r2, #0
 80028ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028f0:	7bfb      	ldrb	r3, [r7, #15]
 80028f2:	3301      	adds	r3, #1
 80028f4:	73fb      	strb	r3, [r7, #15]
 80028f6:	7bfa      	ldrb	r2, [r7, #15]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d3af      	bcc.n	8002860 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002900:	2300      	movs	r3, #0
 8002902:	73fb      	strb	r3, [r7, #15]
 8002904:	e044      	b.n	8002990 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002906:	7bfa      	ldrb	r2, [r7, #15]
 8002908:	6879      	ldr	r1, [r7, #4]
 800290a:	4613      	mov	r3, r2
 800290c:	00db      	lsls	r3, r3, #3
 800290e:	1a9b      	subs	r3, r3, r2
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	440b      	add	r3, r1
 8002914:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002918:	2200      	movs	r2, #0
 800291a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800291c:	7bfa      	ldrb	r2, [r7, #15]
 800291e:	6879      	ldr	r1, [r7, #4]
 8002920:	4613      	mov	r3, r2
 8002922:	00db      	lsls	r3, r3, #3
 8002924:	1a9b      	subs	r3, r3, r2
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	440b      	add	r3, r1
 800292a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800292e:	7bfa      	ldrb	r2, [r7, #15]
 8002930:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002932:	7bfa      	ldrb	r2, [r7, #15]
 8002934:	6879      	ldr	r1, [r7, #4]
 8002936:	4613      	mov	r3, r2
 8002938:	00db      	lsls	r3, r3, #3
 800293a:	1a9b      	subs	r3, r3, r2
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	440b      	add	r3, r1
 8002940:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002944:	2200      	movs	r2, #0
 8002946:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002948:	7bfa      	ldrb	r2, [r7, #15]
 800294a:	6879      	ldr	r1, [r7, #4]
 800294c:	4613      	mov	r3, r2
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	1a9b      	subs	r3, r3, r2
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	440b      	add	r3, r1
 8002956:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800295a:	2200      	movs	r2, #0
 800295c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800295e:	7bfa      	ldrb	r2, [r7, #15]
 8002960:	6879      	ldr	r1, [r7, #4]
 8002962:	4613      	mov	r3, r2
 8002964:	00db      	lsls	r3, r3, #3
 8002966:	1a9b      	subs	r3, r3, r2
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	440b      	add	r3, r1
 800296c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002974:	7bfa      	ldrb	r2, [r7, #15]
 8002976:	6879      	ldr	r1, [r7, #4]
 8002978:	4613      	mov	r3, r2
 800297a:	00db      	lsls	r3, r3, #3
 800297c:	1a9b      	subs	r3, r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	440b      	add	r3, r1
 8002982:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002986:	2200      	movs	r2, #0
 8002988:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800298a:	7bfb      	ldrb	r3, [r7, #15]
 800298c:	3301      	adds	r3, #1
 800298e:	73fb      	strb	r3, [r7, #15]
 8002990:	7bfa      	ldrb	r2, [r7, #15]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	429a      	cmp	r2, r3
 8002998:	d3b5      	bcc.n	8002906 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	603b      	str	r3, [r7, #0]
 80029a0:	687e      	ldr	r6, [r7, #4]
 80029a2:	466d      	mov	r5, sp
 80029a4:	f106 0410 	add.w	r4, r6, #16
 80029a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029b0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80029b4:	e885 0003 	stmia.w	r5, {r0, r1}
 80029b8:	1d33      	adds	r3, r6, #4
 80029ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029bc:	6838      	ldr	r0, [r7, #0]
 80029be:	f002 faa1 	bl	8004f04 <USB_DevInit>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d005      	beq.n	80029d4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2202      	movs	r2, #2
 80029cc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e014      	b.n	80029fe <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d102      	bne.n	80029f2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 f80b 	bl	8002a08 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f002 fc53 	bl	80052a2 <USB_DevDisconnect>

  return HAL_OK;
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3714      	adds	r7, #20
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002a08 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2201      	movs	r2, #1
 8002a1a:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a36:	4b05      	ldr	r3, [pc, #20]	; (8002a4c <HAL_PCDEx_ActivateLPM+0x44>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	68fa      	ldr	r2, [r7, #12]
 8002a3c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002a3e:	2300      	movs	r3, #0
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr
 8002a4c:	10000003 	.word	0x10000003

08002a50 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a54:	4b05      	ldr	r3, [pc, #20]	; (8002a6c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a04      	ldr	r2, [pc, #16]	; (8002a6c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002a5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a5e:	6013      	str	r3, [r2, #0]
}
 8002a60:	bf00      	nop
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	40007000 	.word	0x40007000

08002a70 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002a76:	2300      	movs	r3, #0
 8002a78:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a7a:	4b23      	ldr	r3, [pc, #140]	; (8002b08 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7e:	4a22      	ldr	r2, [pc, #136]	; (8002b08 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a84:	6413      	str	r3, [r2, #64]	; 0x40
 8002a86:	4b20      	ldr	r3, [pc, #128]	; (8002b08 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a8e:	603b      	str	r3, [r7, #0]
 8002a90:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002a92:	4b1e      	ldr	r3, [pc, #120]	; (8002b0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a1d      	ldr	r2, [pc, #116]	; (8002b0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a9c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a9e:	f7fe fa33 	bl	8000f08 <HAL_GetTick>
 8002aa2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002aa4:	e009      	b.n	8002aba <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002aa6:	f7fe fa2f 	bl	8000f08 <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ab4:	d901      	bls.n	8002aba <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e022      	b.n	8002b00 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002aba:	4b14      	ldr	r3, [pc, #80]	; (8002b0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ac2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ac6:	d1ee      	bne.n	8002aa6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002ac8:	4b10      	ldr	r3, [pc, #64]	; (8002b0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a0f      	ldr	r2, [pc, #60]	; (8002b0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ace:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ad2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ad4:	f7fe fa18 	bl	8000f08 <HAL_GetTick>
 8002ad8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ada:	e009      	b.n	8002af0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002adc:	f7fe fa14 	bl	8000f08 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002aea:	d901      	bls.n	8002af0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002aec:	2303      	movs	r3, #3
 8002aee:	e007      	b.n	8002b00 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002af0:	4b06      	ldr	r3, [pc, #24]	; (8002b0c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002af8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002afc:	d1ee      	bne.n	8002adc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3708      	adds	r7, #8
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40023800 	.word	0x40023800
 8002b0c:	40007000 	.word	0x40007000

08002b10 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d101      	bne.n	8002b26 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e29b      	b.n	800305e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	f000 8087 	beq.w	8002c42 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b34:	4b96      	ldr	r3, [pc, #600]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f003 030c 	and.w	r3, r3, #12
 8002b3c:	2b04      	cmp	r3, #4
 8002b3e:	d00c      	beq.n	8002b5a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b40:	4b93      	ldr	r3, [pc, #588]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f003 030c 	and.w	r3, r3, #12
 8002b48:	2b08      	cmp	r3, #8
 8002b4a:	d112      	bne.n	8002b72 <HAL_RCC_OscConfig+0x62>
 8002b4c:	4b90      	ldr	r3, [pc, #576]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b58:	d10b      	bne.n	8002b72 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b5a:	4b8d      	ldr	r3, [pc, #564]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d06c      	beq.n	8002c40 <HAL_RCC_OscConfig+0x130>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d168      	bne.n	8002c40 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e275      	b.n	800305e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b7a:	d106      	bne.n	8002b8a <HAL_RCC_OscConfig+0x7a>
 8002b7c:	4b84      	ldr	r3, [pc, #528]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a83      	ldr	r2, [pc, #524]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002b82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b86:	6013      	str	r3, [r2, #0]
 8002b88:	e02e      	b.n	8002be8 <HAL_RCC_OscConfig+0xd8>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d10c      	bne.n	8002bac <HAL_RCC_OscConfig+0x9c>
 8002b92:	4b7f      	ldr	r3, [pc, #508]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a7e      	ldr	r2, [pc, #504]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002b98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b9c:	6013      	str	r3, [r2, #0]
 8002b9e:	4b7c      	ldr	r3, [pc, #496]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a7b      	ldr	r2, [pc, #492]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002ba4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ba8:	6013      	str	r3, [r2, #0]
 8002baa:	e01d      	b.n	8002be8 <HAL_RCC_OscConfig+0xd8>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002bb4:	d10c      	bne.n	8002bd0 <HAL_RCC_OscConfig+0xc0>
 8002bb6:	4b76      	ldr	r3, [pc, #472]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a75      	ldr	r2, [pc, #468]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002bbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bc0:	6013      	str	r3, [r2, #0]
 8002bc2:	4b73      	ldr	r3, [pc, #460]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a72      	ldr	r2, [pc, #456]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002bc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bcc:	6013      	str	r3, [r2, #0]
 8002bce:	e00b      	b.n	8002be8 <HAL_RCC_OscConfig+0xd8>
 8002bd0:	4b6f      	ldr	r3, [pc, #444]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a6e      	ldr	r2, [pc, #440]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002bd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bda:	6013      	str	r3, [r2, #0]
 8002bdc:	4b6c      	ldr	r3, [pc, #432]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a6b      	ldr	r2, [pc, #428]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002be2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002be6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d013      	beq.n	8002c18 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf0:	f7fe f98a 	bl	8000f08 <HAL_GetTick>
 8002bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bf6:	e008      	b.n	8002c0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bf8:	f7fe f986 	bl	8000f08 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b64      	cmp	r3, #100	; 0x64
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e229      	b.n	800305e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c0a:	4b61      	ldr	r3, [pc, #388]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d0f0      	beq.n	8002bf8 <HAL_RCC_OscConfig+0xe8>
 8002c16:	e014      	b.n	8002c42 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c18:	f7fe f976 	bl	8000f08 <HAL_GetTick>
 8002c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c1e:	e008      	b.n	8002c32 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c20:	f7fe f972 	bl	8000f08 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b64      	cmp	r3, #100	; 0x64
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e215      	b.n	800305e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c32:	4b57      	ldr	r3, [pc, #348]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d1f0      	bne.n	8002c20 <HAL_RCC_OscConfig+0x110>
 8002c3e:	e000      	b.n	8002c42 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0302 	and.w	r3, r3, #2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d069      	beq.n	8002d22 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c4e:	4b50      	ldr	r3, [pc, #320]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	f003 030c 	and.w	r3, r3, #12
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d00b      	beq.n	8002c72 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c5a:	4b4d      	ldr	r3, [pc, #308]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	f003 030c 	and.w	r3, r3, #12
 8002c62:	2b08      	cmp	r3, #8
 8002c64:	d11c      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x190>
 8002c66:	4b4a      	ldr	r3, [pc, #296]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d116      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c72:	4b47      	ldr	r3, [pc, #284]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d005      	beq.n	8002c8a <HAL_RCC_OscConfig+0x17a>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d001      	beq.n	8002c8a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e1e9      	b.n	800305e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c8a:	4b41      	ldr	r3, [pc, #260]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	493d      	ldr	r1, [pc, #244]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c9e:	e040      	b.n	8002d22 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d023      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ca8:	4b39      	ldr	r3, [pc, #228]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a38      	ldr	r2, [pc, #224]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb4:	f7fe f928 	bl	8000f08 <HAL_GetTick>
 8002cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cba:	e008      	b.n	8002cce <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cbc:	f7fe f924 	bl	8000f08 <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e1c7      	b.n	800305e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cce:	4b30      	ldr	r3, [pc, #192]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d0f0      	beq.n	8002cbc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cda:	4b2d      	ldr	r3, [pc, #180]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	691b      	ldr	r3, [r3, #16]
 8002ce6:	00db      	lsls	r3, r3, #3
 8002ce8:	4929      	ldr	r1, [pc, #164]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002cea:	4313      	orrs	r3, r2
 8002cec:	600b      	str	r3, [r1, #0]
 8002cee:	e018      	b.n	8002d22 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cf0:	4b27      	ldr	r3, [pc, #156]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a26      	ldr	r2, [pc, #152]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002cf6:	f023 0301 	bic.w	r3, r3, #1
 8002cfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cfc:	f7fe f904 	bl	8000f08 <HAL_GetTick>
 8002d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d02:	e008      	b.n	8002d16 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d04:	f7fe f900 	bl	8000f08 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e1a3      	b.n	800305e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d16:	4b1e      	ldr	r3, [pc, #120]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0302 	and.w	r3, r3, #2
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d1f0      	bne.n	8002d04 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 0308 	and.w	r3, r3, #8
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d038      	beq.n	8002da0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d019      	beq.n	8002d6a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d36:	4b16      	ldr	r3, [pc, #88]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002d38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d3a:	4a15      	ldr	r2, [pc, #84]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002d3c:	f043 0301 	orr.w	r3, r3, #1
 8002d40:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d42:	f7fe f8e1 	bl	8000f08 <HAL_GetTick>
 8002d46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d48:	e008      	b.n	8002d5c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d4a:	f7fe f8dd 	bl	8000f08 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d901      	bls.n	8002d5c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e180      	b.n	800305e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d5c:	4b0c      	ldr	r3, [pc, #48]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002d5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d60:	f003 0302 	and.w	r3, r3, #2
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d0f0      	beq.n	8002d4a <HAL_RCC_OscConfig+0x23a>
 8002d68:	e01a      	b.n	8002da0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d6a:	4b09      	ldr	r3, [pc, #36]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002d6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d6e:	4a08      	ldr	r2, [pc, #32]	; (8002d90 <HAL_RCC_OscConfig+0x280>)
 8002d70:	f023 0301 	bic.w	r3, r3, #1
 8002d74:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d76:	f7fe f8c7 	bl	8000f08 <HAL_GetTick>
 8002d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d7c:	e00a      	b.n	8002d94 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d7e:	f7fe f8c3 	bl	8000f08 <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d903      	bls.n	8002d94 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	e166      	b.n	800305e <HAL_RCC_OscConfig+0x54e>
 8002d90:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d94:	4b92      	ldr	r3, [pc, #584]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002d96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d98:	f003 0302 	and.w	r3, r3, #2
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d1ee      	bne.n	8002d7e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f003 0304 	and.w	r3, r3, #4
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	f000 80a4 	beq.w	8002ef6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dae:	4b8c      	ldr	r3, [pc, #560]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d10d      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dba:	4b89      	ldr	r3, [pc, #548]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbe:	4a88      	ldr	r2, [pc, #544]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002dc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dc4:	6413      	str	r3, [r2, #64]	; 0x40
 8002dc6:	4b86      	ldr	r3, [pc, #536]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dce:	60bb      	str	r3, [r7, #8]
 8002dd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dd6:	4b83      	ldr	r3, [pc, #524]	; (8002fe4 <HAL_RCC_OscConfig+0x4d4>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d118      	bne.n	8002e14 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002de2:	4b80      	ldr	r3, [pc, #512]	; (8002fe4 <HAL_RCC_OscConfig+0x4d4>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a7f      	ldr	r2, [pc, #508]	; (8002fe4 <HAL_RCC_OscConfig+0x4d4>)
 8002de8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dee:	f7fe f88b 	bl	8000f08 <HAL_GetTick>
 8002df2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002df4:	e008      	b.n	8002e08 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002df6:	f7fe f887 	bl	8000f08 <HAL_GetTick>
 8002dfa:	4602      	mov	r2, r0
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	2b64      	cmp	r3, #100	; 0x64
 8002e02:	d901      	bls.n	8002e08 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002e04:	2303      	movs	r3, #3
 8002e06:	e12a      	b.n	800305e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e08:	4b76      	ldr	r3, [pc, #472]	; (8002fe4 <HAL_RCC_OscConfig+0x4d4>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d0f0      	beq.n	8002df6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d106      	bne.n	8002e2a <HAL_RCC_OscConfig+0x31a>
 8002e1c:	4b70      	ldr	r3, [pc, #448]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002e1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e20:	4a6f      	ldr	r2, [pc, #444]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002e22:	f043 0301 	orr.w	r3, r3, #1
 8002e26:	6713      	str	r3, [r2, #112]	; 0x70
 8002e28:	e02d      	b.n	8002e86 <HAL_RCC_OscConfig+0x376>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d10c      	bne.n	8002e4c <HAL_RCC_OscConfig+0x33c>
 8002e32:	4b6b      	ldr	r3, [pc, #428]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002e34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e36:	4a6a      	ldr	r2, [pc, #424]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002e38:	f023 0301 	bic.w	r3, r3, #1
 8002e3c:	6713      	str	r3, [r2, #112]	; 0x70
 8002e3e:	4b68      	ldr	r3, [pc, #416]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e42:	4a67      	ldr	r2, [pc, #412]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002e44:	f023 0304 	bic.w	r3, r3, #4
 8002e48:	6713      	str	r3, [r2, #112]	; 0x70
 8002e4a:	e01c      	b.n	8002e86 <HAL_RCC_OscConfig+0x376>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	2b05      	cmp	r3, #5
 8002e52:	d10c      	bne.n	8002e6e <HAL_RCC_OscConfig+0x35e>
 8002e54:	4b62      	ldr	r3, [pc, #392]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002e56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e58:	4a61      	ldr	r2, [pc, #388]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002e5a:	f043 0304 	orr.w	r3, r3, #4
 8002e5e:	6713      	str	r3, [r2, #112]	; 0x70
 8002e60:	4b5f      	ldr	r3, [pc, #380]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002e62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e64:	4a5e      	ldr	r2, [pc, #376]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002e66:	f043 0301 	orr.w	r3, r3, #1
 8002e6a:	6713      	str	r3, [r2, #112]	; 0x70
 8002e6c:	e00b      	b.n	8002e86 <HAL_RCC_OscConfig+0x376>
 8002e6e:	4b5c      	ldr	r3, [pc, #368]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002e70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e72:	4a5b      	ldr	r2, [pc, #364]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002e74:	f023 0301 	bic.w	r3, r3, #1
 8002e78:	6713      	str	r3, [r2, #112]	; 0x70
 8002e7a:	4b59      	ldr	r3, [pc, #356]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002e7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e7e:	4a58      	ldr	r2, [pc, #352]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002e80:	f023 0304 	bic.w	r3, r3, #4
 8002e84:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d015      	beq.n	8002eba <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e8e:	f7fe f83b 	bl	8000f08 <HAL_GetTick>
 8002e92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e94:	e00a      	b.n	8002eac <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e96:	f7fe f837 	bl	8000f08 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e0d8      	b.n	800305e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eac:	4b4c      	ldr	r3, [pc, #304]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002eae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002eb0:	f003 0302 	and.w	r3, r3, #2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d0ee      	beq.n	8002e96 <HAL_RCC_OscConfig+0x386>
 8002eb8:	e014      	b.n	8002ee4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eba:	f7fe f825 	bl	8000f08 <HAL_GetTick>
 8002ebe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ec0:	e00a      	b.n	8002ed8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ec2:	f7fe f821 	bl	8000f08 <HAL_GetTick>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d901      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e0c2      	b.n	800305e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ed8:	4b41      	ldr	r3, [pc, #260]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002eda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002edc:	f003 0302 	and.w	r3, r3, #2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d1ee      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ee4:	7dfb      	ldrb	r3, [r7, #23]
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d105      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eea:	4b3d      	ldr	r3, [pc, #244]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	4a3c      	ldr	r2, [pc, #240]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002ef0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ef4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	699b      	ldr	r3, [r3, #24]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	f000 80ae 	beq.w	800305c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f00:	4b37      	ldr	r3, [pc, #220]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f003 030c 	and.w	r3, r3, #12
 8002f08:	2b08      	cmp	r3, #8
 8002f0a:	d06d      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	699b      	ldr	r3, [r3, #24]
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d14b      	bne.n	8002fac <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f14:	4b32      	ldr	r3, [pc, #200]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a31      	ldr	r2, [pc, #196]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002f1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f20:	f7fd fff2 	bl	8000f08 <HAL_GetTick>
 8002f24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f26:	e008      	b.n	8002f3a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f28:	f7fd ffee 	bl	8000f08 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e091      	b.n	800305e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f3a:	4b29      	ldr	r3, [pc, #164]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1f0      	bne.n	8002f28 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	69da      	ldr	r2, [r3, #28]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a1b      	ldr	r3, [r3, #32]
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f54:	019b      	lsls	r3, r3, #6
 8002f56:	431a      	orrs	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f5c:	085b      	lsrs	r3, r3, #1
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	041b      	lsls	r3, r3, #16
 8002f62:	431a      	orrs	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f68:	061b      	lsls	r3, r3, #24
 8002f6a:	431a      	orrs	r2, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f70:	071b      	lsls	r3, r3, #28
 8002f72:	491b      	ldr	r1, [pc, #108]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002f74:	4313      	orrs	r3, r2
 8002f76:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f78:	4b19      	ldr	r3, [pc, #100]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a18      	ldr	r2, [pc, #96]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002f7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f84:	f7fd ffc0 	bl	8000f08 <HAL_GetTick>
 8002f88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f8a:	e008      	b.n	8002f9e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f8c:	f7fd ffbc 	bl	8000f08 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e05f      	b.n	800305e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f9e:	4b10      	ldr	r3, [pc, #64]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d0f0      	beq.n	8002f8c <HAL_RCC_OscConfig+0x47c>
 8002faa:	e057      	b.n	800305c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fac:	4b0c      	ldr	r3, [pc, #48]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a0b      	ldr	r2, [pc, #44]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002fb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb8:	f7fd ffa6 	bl	8000f08 <HAL_GetTick>
 8002fbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fbe:	e008      	b.n	8002fd2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fc0:	f7fd ffa2 	bl	8000f08 <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d901      	bls.n	8002fd2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002fce:	2303      	movs	r3, #3
 8002fd0:	e045      	b.n	800305e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fd2:	4b03      	ldr	r3, [pc, #12]	; (8002fe0 <HAL_RCC_OscConfig+0x4d0>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d1f0      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x4b0>
 8002fde:	e03d      	b.n	800305c <HAL_RCC_OscConfig+0x54c>
 8002fe0:	40023800 	.word	0x40023800
 8002fe4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002fe8:	4b1f      	ldr	r3, [pc, #124]	; (8003068 <HAL_RCC_OscConfig+0x558>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d030      	beq.n	8003058 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003000:	429a      	cmp	r2, r3
 8003002:	d129      	bne.n	8003058 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800300e:	429a      	cmp	r2, r3
 8003010:	d122      	bne.n	8003058 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003012:	68fa      	ldr	r2, [r7, #12]
 8003014:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003018:	4013      	ands	r3, r2
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800301e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003020:	4293      	cmp	r3, r2
 8003022:	d119      	bne.n	8003058 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800302e:	085b      	lsrs	r3, r3, #1
 8003030:	3b01      	subs	r3, #1
 8003032:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003034:	429a      	cmp	r2, r3
 8003036:	d10f      	bne.n	8003058 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003042:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003044:	429a      	cmp	r2, r3
 8003046:	d107      	bne.n	8003058 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003052:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003054:	429a      	cmp	r2, r3
 8003056:	d001      	beq.n	800305c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e000      	b.n	800305e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3718      	adds	r7, #24
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	40023800 	.word	0x40023800

0800306c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003076:	2300      	movs	r3, #0
 8003078:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d101      	bne.n	8003084 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e0d0      	b.n	8003226 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003084:	4b6a      	ldr	r3, [pc, #424]	; (8003230 <HAL_RCC_ClockConfig+0x1c4>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 030f 	and.w	r3, r3, #15
 800308c:	683a      	ldr	r2, [r7, #0]
 800308e:	429a      	cmp	r2, r3
 8003090:	d910      	bls.n	80030b4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003092:	4b67      	ldr	r3, [pc, #412]	; (8003230 <HAL_RCC_ClockConfig+0x1c4>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f023 020f 	bic.w	r2, r3, #15
 800309a:	4965      	ldr	r1, [pc, #404]	; (8003230 <HAL_RCC_ClockConfig+0x1c4>)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	4313      	orrs	r3, r2
 80030a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030a2:	4b63      	ldr	r3, [pc, #396]	; (8003230 <HAL_RCC_ClockConfig+0x1c4>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 030f 	and.w	r3, r3, #15
 80030aa:	683a      	ldr	r2, [r7, #0]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d001      	beq.n	80030b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e0b8      	b.n	8003226 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d020      	beq.n	8003102 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0304 	and.w	r3, r3, #4
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d005      	beq.n	80030d8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030cc:	4b59      	ldr	r3, [pc, #356]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	4a58      	ldr	r2, [pc, #352]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 80030d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80030d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0308 	and.w	r3, r3, #8
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d005      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030e4:	4b53      	ldr	r3, [pc, #332]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	4a52      	ldr	r2, [pc, #328]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 80030ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80030ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030f0:	4b50      	ldr	r3, [pc, #320]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	494d      	ldr	r1, [pc, #308]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b00      	cmp	r3, #0
 800310c:	d040      	beq.n	8003190 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d107      	bne.n	8003126 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003116:	4b47      	ldr	r3, [pc, #284]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d115      	bne.n	800314e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e07f      	b.n	8003226 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	2b02      	cmp	r3, #2
 800312c:	d107      	bne.n	800313e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800312e:	4b41      	ldr	r3, [pc, #260]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d109      	bne.n	800314e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e073      	b.n	8003226 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800313e:	4b3d      	ldr	r3, [pc, #244]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e06b      	b.n	8003226 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800314e:	4b39      	ldr	r3, [pc, #228]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f023 0203 	bic.w	r2, r3, #3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	4936      	ldr	r1, [pc, #216]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 800315c:	4313      	orrs	r3, r2
 800315e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003160:	f7fd fed2 	bl	8000f08 <HAL_GetTick>
 8003164:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003166:	e00a      	b.n	800317e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003168:	f7fd fece 	bl	8000f08 <HAL_GetTick>
 800316c:	4602      	mov	r2, r0
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	1ad3      	subs	r3, r2, r3
 8003172:	f241 3288 	movw	r2, #5000	; 0x1388
 8003176:	4293      	cmp	r3, r2
 8003178:	d901      	bls.n	800317e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e053      	b.n	8003226 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800317e:	4b2d      	ldr	r3, [pc, #180]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f003 020c 	and.w	r2, r3, #12
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	429a      	cmp	r2, r3
 800318e:	d1eb      	bne.n	8003168 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003190:	4b27      	ldr	r3, [pc, #156]	; (8003230 <HAL_RCC_ClockConfig+0x1c4>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 030f 	and.w	r3, r3, #15
 8003198:	683a      	ldr	r2, [r7, #0]
 800319a:	429a      	cmp	r2, r3
 800319c:	d210      	bcs.n	80031c0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800319e:	4b24      	ldr	r3, [pc, #144]	; (8003230 <HAL_RCC_ClockConfig+0x1c4>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f023 020f 	bic.w	r2, r3, #15
 80031a6:	4922      	ldr	r1, [pc, #136]	; (8003230 <HAL_RCC_ClockConfig+0x1c4>)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ae:	4b20      	ldr	r3, [pc, #128]	; (8003230 <HAL_RCC_ClockConfig+0x1c4>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 030f 	and.w	r3, r3, #15
 80031b6:	683a      	ldr	r2, [r7, #0]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d001      	beq.n	80031c0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e032      	b.n	8003226 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0304 	and.w	r3, r3, #4
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d008      	beq.n	80031de <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031cc:	4b19      	ldr	r3, [pc, #100]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	4916      	ldr	r1, [pc, #88]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0308 	and.w	r3, r3, #8
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d009      	beq.n	80031fe <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80031ea:	4b12      	ldr	r3, [pc, #72]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	00db      	lsls	r3, r3, #3
 80031f8:	490e      	ldr	r1, [pc, #56]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031fe:	f000 f821 	bl	8003244 <HAL_RCC_GetSysClockFreq>
 8003202:	4602      	mov	r2, r0
 8003204:	4b0b      	ldr	r3, [pc, #44]	; (8003234 <HAL_RCC_ClockConfig+0x1c8>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	091b      	lsrs	r3, r3, #4
 800320a:	f003 030f 	and.w	r3, r3, #15
 800320e:	490a      	ldr	r1, [pc, #40]	; (8003238 <HAL_RCC_ClockConfig+0x1cc>)
 8003210:	5ccb      	ldrb	r3, [r1, r3]
 8003212:	fa22 f303 	lsr.w	r3, r2, r3
 8003216:	4a09      	ldr	r2, [pc, #36]	; (800323c <HAL_RCC_ClockConfig+0x1d0>)
 8003218:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800321a:	4b09      	ldr	r3, [pc, #36]	; (8003240 <HAL_RCC_ClockConfig+0x1d4>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4618      	mov	r0, r3
 8003220:	f7fd fd5c 	bl	8000cdc <HAL_InitTick>

  return HAL_OK;
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	40023c00 	.word	0x40023c00
 8003234:	40023800 	.word	0x40023800
 8003238:	08017bf4 	.word	0x08017bf4
 800323c:	20000000 	.word	0x20000000
 8003240:	20000004 	.word	0x20000004

08003244 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003244:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003248:	b084      	sub	sp, #16
 800324a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800324c:	2300      	movs	r3, #0
 800324e:	607b      	str	r3, [r7, #4]
 8003250:	2300      	movs	r3, #0
 8003252:	60fb      	str	r3, [r7, #12]
 8003254:	2300      	movs	r3, #0
 8003256:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003258:	2300      	movs	r3, #0
 800325a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800325c:	4b67      	ldr	r3, [pc, #412]	; (80033fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f003 030c 	and.w	r3, r3, #12
 8003264:	2b08      	cmp	r3, #8
 8003266:	d00d      	beq.n	8003284 <HAL_RCC_GetSysClockFreq+0x40>
 8003268:	2b08      	cmp	r3, #8
 800326a:	f200 80bd 	bhi.w	80033e8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800326e:	2b00      	cmp	r3, #0
 8003270:	d002      	beq.n	8003278 <HAL_RCC_GetSysClockFreq+0x34>
 8003272:	2b04      	cmp	r3, #4
 8003274:	d003      	beq.n	800327e <HAL_RCC_GetSysClockFreq+0x3a>
 8003276:	e0b7      	b.n	80033e8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003278:	4b61      	ldr	r3, [pc, #388]	; (8003400 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800327a:	60bb      	str	r3, [r7, #8]
      break;
 800327c:	e0b7      	b.n	80033ee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800327e:	4b61      	ldr	r3, [pc, #388]	; (8003404 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003280:	60bb      	str	r3, [r7, #8]
      break;
 8003282:	e0b4      	b.n	80033ee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003284:	4b5d      	ldr	r3, [pc, #372]	; (80033fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800328c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800328e:	4b5b      	ldr	r3, [pc, #364]	; (80033fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d04d      	beq.n	8003336 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800329a:	4b58      	ldr	r3, [pc, #352]	; (80033fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	099b      	lsrs	r3, r3, #6
 80032a0:	461a      	mov	r2, r3
 80032a2:	f04f 0300 	mov.w	r3, #0
 80032a6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80032aa:	f04f 0100 	mov.w	r1, #0
 80032ae:	ea02 0800 	and.w	r8, r2, r0
 80032b2:	ea03 0901 	and.w	r9, r3, r1
 80032b6:	4640      	mov	r0, r8
 80032b8:	4649      	mov	r1, r9
 80032ba:	f04f 0200 	mov.w	r2, #0
 80032be:	f04f 0300 	mov.w	r3, #0
 80032c2:	014b      	lsls	r3, r1, #5
 80032c4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80032c8:	0142      	lsls	r2, r0, #5
 80032ca:	4610      	mov	r0, r2
 80032cc:	4619      	mov	r1, r3
 80032ce:	ebb0 0008 	subs.w	r0, r0, r8
 80032d2:	eb61 0109 	sbc.w	r1, r1, r9
 80032d6:	f04f 0200 	mov.w	r2, #0
 80032da:	f04f 0300 	mov.w	r3, #0
 80032de:	018b      	lsls	r3, r1, #6
 80032e0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80032e4:	0182      	lsls	r2, r0, #6
 80032e6:	1a12      	subs	r2, r2, r0
 80032e8:	eb63 0301 	sbc.w	r3, r3, r1
 80032ec:	f04f 0000 	mov.w	r0, #0
 80032f0:	f04f 0100 	mov.w	r1, #0
 80032f4:	00d9      	lsls	r1, r3, #3
 80032f6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80032fa:	00d0      	lsls	r0, r2, #3
 80032fc:	4602      	mov	r2, r0
 80032fe:	460b      	mov	r3, r1
 8003300:	eb12 0208 	adds.w	r2, r2, r8
 8003304:	eb43 0309 	adc.w	r3, r3, r9
 8003308:	f04f 0000 	mov.w	r0, #0
 800330c:	f04f 0100 	mov.w	r1, #0
 8003310:	0259      	lsls	r1, r3, #9
 8003312:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003316:	0250      	lsls	r0, r2, #9
 8003318:	4602      	mov	r2, r0
 800331a:	460b      	mov	r3, r1
 800331c:	4610      	mov	r0, r2
 800331e:	4619      	mov	r1, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	461a      	mov	r2, r3
 8003324:	f04f 0300 	mov.w	r3, #0
 8003328:	f7fc ffda 	bl	80002e0 <__aeabi_uldivmod>
 800332c:	4602      	mov	r2, r0
 800332e:	460b      	mov	r3, r1
 8003330:	4613      	mov	r3, r2
 8003332:	60fb      	str	r3, [r7, #12]
 8003334:	e04a      	b.n	80033cc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003336:	4b31      	ldr	r3, [pc, #196]	; (80033fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	099b      	lsrs	r3, r3, #6
 800333c:	461a      	mov	r2, r3
 800333e:	f04f 0300 	mov.w	r3, #0
 8003342:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003346:	f04f 0100 	mov.w	r1, #0
 800334a:	ea02 0400 	and.w	r4, r2, r0
 800334e:	ea03 0501 	and.w	r5, r3, r1
 8003352:	4620      	mov	r0, r4
 8003354:	4629      	mov	r1, r5
 8003356:	f04f 0200 	mov.w	r2, #0
 800335a:	f04f 0300 	mov.w	r3, #0
 800335e:	014b      	lsls	r3, r1, #5
 8003360:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003364:	0142      	lsls	r2, r0, #5
 8003366:	4610      	mov	r0, r2
 8003368:	4619      	mov	r1, r3
 800336a:	1b00      	subs	r0, r0, r4
 800336c:	eb61 0105 	sbc.w	r1, r1, r5
 8003370:	f04f 0200 	mov.w	r2, #0
 8003374:	f04f 0300 	mov.w	r3, #0
 8003378:	018b      	lsls	r3, r1, #6
 800337a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800337e:	0182      	lsls	r2, r0, #6
 8003380:	1a12      	subs	r2, r2, r0
 8003382:	eb63 0301 	sbc.w	r3, r3, r1
 8003386:	f04f 0000 	mov.w	r0, #0
 800338a:	f04f 0100 	mov.w	r1, #0
 800338e:	00d9      	lsls	r1, r3, #3
 8003390:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003394:	00d0      	lsls	r0, r2, #3
 8003396:	4602      	mov	r2, r0
 8003398:	460b      	mov	r3, r1
 800339a:	1912      	adds	r2, r2, r4
 800339c:	eb45 0303 	adc.w	r3, r5, r3
 80033a0:	f04f 0000 	mov.w	r0, #0
 80033a4:	f04f 0100 	mov.w	r1, #0
 80033a8:	0299      	lsls	r1, r3, #10
 80033aa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80033ae:	0290      	lsls	r0, r2, #10
 80033b0:	4602      	mov	r2, r0
 80033b2:	460b      	mov	r3, r1
 80033b4:	4610      	mov	r0, r2
 80033b6:	4619      	mov	r1, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	461a      	mov	r2, r3
 80033bc:	f04f 0300 	mov.w	r3, #0
 80033c0:	f7fc ff8e 	bl	80002e0 <__aeabi_uldivmod>
 80033c4:	4602      	mov	r2, r0
 80033c6:	460b      	mov	r3, r1
 80033c8:	4613      	mov	r3, r2
 80033ca:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80033cc:	4b0b      	ldr	r3, [pc, #44]	; (80033fc <HAL_RCC_GetSysClockFreq+0x1b8>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	0c1b      	lsrs	r3, r3, #16
 80033d2:	f003 0303 	and.w	r3, r3, #3
 80033d6:	3301      	adds	r3, #1
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80033dc:	68fa      	ldr	r2, [r7, #12]
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033e4:	60bb      	str	r3, [r7, #8]
      break;
 80033e6:	e002      	b.n	80033ee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80033e8:	4b05      	ldr	r3, [pc, #20]	; (8003400 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80033ea:	60bb      	str	r3, [r7, #8]
      break;
 80033ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033ee:	68bb      	ldr	r3, [r7, #8]
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3710      	adds	r7, #16
 80033f4:	46bd      	mov	sp, r7
 80033f6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80033fa:	bf00      	nop
 80033fc:	40023800 	.word	0x40023800
 8003400:	00f42400 	.word	0x00f42400
 8003404:	007a1200 	.word	0x007a1200

08003408 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003408:	b480      	push	{r7}
 800340a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800340c:	4b03      	ldr	r3, [pc, #12]	; (800341c <HAL_RCC_GetHCLKFreq+0x14>)
 800340e:	681b      	ldr	r3, [r3, #0]
}
 8003410:	4618      	mov	r0, r3
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	20000000 	.word	0x20000000

08003420 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003424:	f7ff fff0 	bl	8003408 <HAL_RCC_GetHCLKFreq>
 8003428:	4602      	mov	r2, r0
 800342a:	4b05      	ldr	r3, [pc, #20]	; (8003440 <HAL_RCC_GetPCLK1Freq+0x20>)
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	0a9b      	lsrs	r3, r3, #10
 8003430:	f003 0307 	and.w	r3, r3, #7
 8003434:	4903      	ldr	r1, [pc, #12]	; (8003444 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003436:	5ccb      	ldrb	r3, [r1, r3]
 8003438:	fa22 f303 	lsr.w	r3, r2, r3
}
 800343c:	4618      	mov	r0, r3
 800343e:	bd80      	pop	{r7, pc}
 8003440:	40023800 	.word	0x40023800
 8003444:	08017c04 	.word	0x08017c04

08003448 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800344c:	f7ff ffdc 	bl	8003408 <HAL_RCC_GetHCLKFreq>
 8003450:	4602      	mov	r2, r0
 8003452:	4b05      	ldr	r3, [pc, #20]	; (8003468 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	0b5b      	lsrs	r3, r3, #13
 8003458:	f003 0307 	and.w	r3, r3, #7
 800345c:	4903      	ldr	r1, [pc, #12]	; (800346c <HAL_RCC_GetPCLK2Freq+0x24>)
 800345e:	5ccb      	ldrb	r3, [r1, r3]
 8003460:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003464:	4618      	mov	r0, r3
 8003466:	bd80      	pop	{r7, pc}
 8003468:	40023800 	.word	0x40023800
 800346c:	08017c04 	.word	0x08017c04

08003470 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	220f      	movs	r2, #15
 800347e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003480:	4b12      	ldr	r3, [pc, #72]	; (80034cc <HAL_RCC_GetClockConfig+0x5c>)
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	f003 0203 	and.w	r2, r3, #3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800348c:	4b0f      	ldr	r3, [pc, #60]	; (80034cc <HAL_RCC_GetClockConfig+0x5c>)
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003498:	4b0c      	ldr	r3, [pc, #48]	; (80034cc <HAL_RCC_GetClockConfig+0x5c>)
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80034a4:	4b09      	ldr	r3, [pc, #36]	; (80034cc <HAL_RCC_GetClockConfig+0x5c>)
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	08db      	lsrs	r3, r3, #3
 80034aa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80034b2:	4b07      	ldr	r3, [pc, #28]	; (80034d0 <HAL_RCC_GetClockConfig+0x60>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 020f 	and.w	r2, r3, #15
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	601a      	str	r2, [r3, #0]
}
 80034be:	bf00      	nop
 80034c0:	370c      	adds	r7, #12
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop
 80034cc:	40023800 	.word	0x40023800
 80034d0:	40023c00 	.word	0x40023c00

080034d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b088      	sub	sp, #32
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80034dc:	2300      	movs	r3, #0
 80034de:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80034e0:	2300      	movs	r3, #0
 80034e2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80034e4:	2300      	movs	r3, #0
 80034e6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80034e8:	2300      	movs	r3, #0
 80034ea:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80034ec:	2300      	movs	r3, #0
 80034ee:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0301 	and.w	r3, r3, #1
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d012      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80034fc:	4b69      	ldr	r3, [pc, #420]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	4a68      	ldr	r2, [pc, #416]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003502:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003506:	6093      	str	r3, [r2, #8]
 8003508:	4b66      	ldr	r3, [pc, #408]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800350a:	689a      	ldr	r2, [r3, #8]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003510:	4964      	ldr	r1, [pc, #400]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003512:	4313      	orrs	r3, r2
 8003514:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800351a:	2b00      	cmp	r3, #0
 800351c:	d101      	bne.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800351e:	2301      	movs	r3, #1
 8003520:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d017      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800352e:	4b5d      	ldr	r3, [pc, #372]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003530:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003534:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800353c:	4959      	ldr	r1, [pc, #356]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800353e:	4313      	orrs	r3, r2
 8003540:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003548:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800354c:	d101      	bne.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800354e:	2301      	movs	r3, #1
 8003550:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003556:	2b00      	cmp	r3, #0
 8003558:	d101      	bne.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800355a:	2301      	movs	r3, #1
 800355c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d017      	beq.n	800359a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800356a:	4b4e      	ldr	r3, [pc, #312]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800356c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003570:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003578:	494a      	ldr	r1, [pc, #296]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800357a:	4313      	orrs	r3, r2
 800357c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003584:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003588:	d101      	bne.n	800358e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800358a:	2301      	movs	r3, #1
 800358c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003592:	2b00      	cmp	r3, #0
 8003594:	d101      	bne.n	800359a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003596:	2301      	movs	r3, #1
 8003598:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d001      	beq.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80035a6:	2301      	movs	r3, #1
 80035a8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0320 	and.w	r3, r3, #32
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f000 808b 	beq.w	80036ce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80035b8:	4b3a      	ldr	r3, [pc, #232]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035bc:	4a39      	ldr	r2, [pc, #228]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035c2:	6413      	str	r3, [r2, #64]	; 0x40
 80035c4:	4b37      	ldr	r3, [pc, #220]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035cc:	60bb      	str	r3, [r7, #8]
 80035ce:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80035d0:	4b35      	ldr	r3, [pc, #212]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a34      	ldr	r2, [pc, #208]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80035d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035dc:	f7fd fc94 	bl	8000f08 <HAL_GetTick>
 80035e0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80035e2:	e008      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035e4:	f7fd fc90 	bl	8000f08 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	2b64      	cmp	r3, #100	; 0x64
 80035f0:	d901      	bls.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e38f      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80035f6:	4b2c      	ldr	r3, [pc, #176]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d0f0      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003602:	4b28      	ldr	r3, [pc, #160]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003606:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800360a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d035      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003616:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800361a:	693a      	ldr	r2, [r7, #16]
 800361c:	429a      	cmp	r2, r3
 800361e:	d02e      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003620:	4b20      	ldr	r3, [pc, #128]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003624:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003628:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800362a:	4b1e      	ldr	r3, [pc, #120]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800362c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800362e:	4a1d      	ldr	r2, [pc, #116]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003630:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003634:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003636:	4b1b      	ldr	r3, [pc, #108]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003638:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800363a:	4a1a      	ldr	r2, [pc, #104]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800363c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003640:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003642:	4a18      	ldr	r2, [pc, #96]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003648:	4b16      	ldr	r3, [pc, #88]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800364a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800364c:	f003 0301 	and.w	r3, r3, #1
 8003650:	2b01      	cmp	r3, #1
 8003652:	d114      	bne.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003654:	f7fd fc58 	bl	8000f08 <HAL_GetTick>
 8003658:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800365a:	e00a      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800365c:	f7fd fc54 	bl	8000f08 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	f241 3288 	movw	r2, #5000	; 0x1388
 800366a:	4293      	cmp	r3, r2
 800366c:	d901      	bls.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e351      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003672:	4b0c      	ldr	r3, [pc, #48]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	2b00      	cmp	r3, #0
 800367c:	d0ee      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003682:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003686:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800368a:	d111      	bne.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800368c:	4b05      	ldr	r3, [pc, #20]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003698:	4b04      	ldr	r3, [pc, #16]	; (80036ac <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800369a:	400b      	ands	r3, r1
 800369c:	4901      	ldr	r1, [pc, #4]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	608b      	str	r3, [r1, #8]
 80036a2:	e00b      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80036a4:	40023800 	.word	0x40023800
 80036a8:	40007000 	.word	0x40007000
 80036ac:	0ffffcff 	.word	0x0ffffcff
 80036b0:	4bb3      	ldr	r3, [pc, #716]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	4ab2      	ldr	r2, [pc, #712]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036b6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80036ba:	6093      	str	r3, [r2, #8]
 80036bc:	4bb0      	ldr	r3, [pc, #704]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036be:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036c8:	49ad      	ldr	r1, [pc, #692]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036ca:	4313      	orrs	r3, r2
 80036cc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0310 	and.w	r3, r3, #16
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d010      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80036da:	4ba9      	ldr	r3, [pc, #676]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80036e0:	4aa7      	ldr	r2, [pc, #668]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80036e6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80036ea:	4ba5      	ldr	r3, [pc, #660]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036ec:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f4:	49a2      	ldr	r1, [pc, #648]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00a      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003708:	4b9d      	ldr	r3, [pc, #628]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800370a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800370e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003716:	499a      	ldr	r1, [pc, #616]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003718:	4313      	orrs	r3, r2
 800371a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d00a      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800372a:	4b95      	ldr	r3, [pc, #596]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800372c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003730:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003738:	4991      	ldr	r1, [pc, #580]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800373a:	4313      	orrs	r3, r2
 800373c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003748:	2b00      	cmp	r3, #0
 800374a:	d00a      	beq.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800374c:	4b8c      	ldr	r3, [pc, #560]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800374e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003752:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800375a:	4989      	ldr	r1, [pc, #548]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800375c:	4313      	orrs	r3, r2
 800375e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00a      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800376e:	4b84      	ldr	r3, [pc, #528]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003770:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003774:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800377c:	4980      	ldr	r1, [pc, #512]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800377e:	4313      	orrs	r3, r2
 8003780:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800378c:	2b00      	cmp	r3, #0
 800378e:	d00a      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003790:	4b7b      	ldr	r3, [pc, #492]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003792:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003796:	f023 0203 	bic.w	r2, r3, #3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800379e:	4978      	ldr	r1, [pc, #480]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00a      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037b2:	4b73      	ldr	r3, [pc, #460]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037b8:	f023 020c 	bic.w	r2, r3, #12
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037c0:	496f      	ldr	r1, [pc, #444]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d00a      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037d4:	4b6a      	ldr	r3, [pc, #424]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037da:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037e2:	4967      	ldr	r1, [pc, #412]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037e4:	4313      	orrs	r3, r2
 80037e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d00a      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037f6:	4b62      	ldr	r3, [pc, #392]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80037f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037fc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003804:	495e      	ldr	r1, [pc, #376]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003806:	4313      	orrs	r3, r2
 8003808:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003814:	2b00      	cmp	r3, #0
 8003816:	d00a      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003818:	4b59      	ldr	r3, [pc, #356]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800381a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800381e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003826:	4956      	ldr	r1, [pc, #344]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003828:	4313      	orrs	r3, r2
 800382a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00a      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800383a:	4b51      	ldr	r3, [pc, #324]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800383c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003840:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003848:	494d      	ldr	r1, [pc, #308]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800384a:	4313      	orrs	r3, r2
 800384c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d00a      	beq.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800385c:	4b48      	ldr	r3, [pc, #288]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800385e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003862:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800386a:	4945      	ldr	r1, [pc, #276]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800386c:	4313      	orrs	r3, r2
 800386e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00a      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800387e:	4b40      	ldr	r3, [pc, #256]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003880:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003884:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800388c:	493c      	ldr	r1, [pc, #240]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800388e:	4313      	orrs	r3, r2
 8003890:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00a      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80038a0:	4b37      	ldr	r3, [pc, #220]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80038a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038a6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038ae:	4934      	ldr	r1, [pc, #208]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80038b0:	4313      	orrs	r3, r2
 80038b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d011      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80038c2:	4b2f      	ldr	r3, [pc, #188]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80038c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038c8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038d0:	492b      	ldr	r1, [pc, #172]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80038e0:	d101      	bne.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80038e2:	2301      	movs	r3, #1
 80038e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0308 	and.w	r3, r3, #8
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d001      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80038f2:	2301      	movs	r3, #1
 80038f4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d00a      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003902:	4b1f      	ldr	r3, [pc, #124]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003904:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003908:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003910:	491b      	ldr	r1, [pc, #108]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003912:	4313      	orrs	r3, r2
 8003914:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d00b      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003924:	4b16      	ldr	r3, [pc, #88]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003926:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800392a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003934:	4912      	ldr	r1, [pc, #72]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003936:	4313      	orrs	r3, r2
 8003938:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d00b      	beq.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003948:	4b0d      	ldr	r3, [pc, #52]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800394a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800394e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003958:	4909      	ldr	r1, [pc, #36]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800395a:	4313      	orrs	r3, r2
 800395c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003968:	2b00      	cmp	r3, #0
 800396a:	d00f      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800396c:	4b04      	ldr	r3, [pc, #16]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800396e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003972:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800397c:	e002      	b.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800397e:	bf00      	nop
 8003980:	40023800 	.word	0x40023800
 8003984:	4986      	ldr	r1, [pc, #536]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003986:	4313      	orrs	r3, r2
 8003988:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d00b      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003998:	4b81      	ldr	r3, [pc, #516]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800399a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800399e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039a8:	497d      	ldr	r1, [pc, #500]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d006      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f000 80d6 	beq.w	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80039c4:	4b76      	ldr	r3, [pc, #472]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a75      	ldr	r2, [pc, #468]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039ca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80039ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039d0:	f7fd fa9a 	bl	8000f08 <HAL_GetTick>
 80039d4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80039d6:	e008      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80039d8:	f7fd fa96 	bl	8000f08 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b64      	cmp	r3, #100	; 0x64
 80039e4:	d901      	bls.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e195      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80039ea:	4b6d      	ldr	r3, [pc, #436]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d1f0      	bne.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d021      	beq.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d11d      	bne.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003a0a:	4b65      	ldr	r3, [pc, #404]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a10:	0c1b      	lsrs	r3, r3, #16
 8003a12:	f003 0303 	and.w	r3, r3, #3
 8003a16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003a18:	4b61      	ldr	r3, [pc, #388]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a1e:	0e1b      	lsrs	r3, r3, #24
 8003a20:	f003 030f 	and.w	r3, r3, #15
 8003a24:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	019a      	lsls	r2, r3, #6
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	041b      	lsls	r3, r3, #16
 8003a30:	431a      	orrs	r2, r3
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	061b      	lsls	r3, r3, #24
 8003a36:	431a      	orrs	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	071b      	lsls	r3, r3, #28
 8003a3e:	4958      	ldr	r1, [pc, #352]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d004      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a5a:	d00a      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d02e      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a70:	d129      	bne.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003a72:	4b4b      	ldr	r3, [pc, #300]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a78:	0c1b      	lsrs	r3, r3, #16
 8003a7a:	f003 0303 	and.w	r3, r3, #3
 8003a7e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003a80:	4b47      	ldr	r3, [pc, #284]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a86:	0f1b      	lsrs	r3, r3, #28
 8003a88:	f003 0307 	and.w	r3, r3, #7
 8003a8c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	019a      	lsls	r2, r3, #6
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	041b      	lsls	r3, r3, #16
 8003a98:	431a      	orrs	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	061b      	lsls	r3, r3, #24
 8003aa0:	431a      	orrs	r2, r3
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	071b      	lsls	r3, r3, #28
 8003aa6:	493e      	ldr	r1, [pc, #248]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003aae:	4b3c      	ldr	r3, [pc, #240]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ab0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ab4:	f023 021f 	bic.w	r2, r3, #31
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003abc:	3b01      	subs	r3, #1
 8003abe:	4938      	ldr	r1, [pc, #224]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d01d      	beq.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003ad2:	4b33      	ldr	r3, [pc, #204]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ad4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ad8:	0e1b      	lsrs	r3, r3, #24
 8003ada:	f003 030f 	and.w	r3, r3, #15
 8003ade:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003ae0:	4b2f      	ldr	r3, [pc, #188]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ae2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ae6:	0f1b      	lsrs	r3, r3, #28
 8003ae8:	f003 0307 	and.w	r3, r3, #7
 8003aec:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	019a      	lsls	r2, r3, #6
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	691b      	ldr	r3, [r3, #16]
 8003af8:	041b      	lsls	r3, r3, #16
 8003afa:	431a      	orrs	r2, r3
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	061b      	lsls	r3, r3, #24
 8003b00:	431a      	orrs	r2, r3
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	071b      	lsls	r3, r3, #28
 8003b06:	4926      	ldr	r1, [pc, #152]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d011      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	019a      	lsls	r2, r3, #6
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	691b      	ldr	r3, [r3, #16]
 8003b24:	041b      	lsls	r3, r3, #16
 8003b26:	431a      	orrs	r2, r3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	061b      	lsls	r3, r3, #24
 8003b2e:	431a      	orrs	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	071b      	lsls	r3, r3, #28
 8003b36:	491a      	ldr	r1, [pc, #104]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003b3e:	4b18      	ldr	r3, [pc, #96]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a17      	ldr	r2, [pc, #92]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b44:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b4a:	f7fd f9dd 	bl	8000f08 <HAL_GetTick>
 8003b4e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b50:	e008      	b.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003b52:	f7fd f9d9 	bl	8000f08 <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	2b64      	cmp	r3, #100	; 0x64
 8003b5e:	d901      	bls.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e0d8      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b64:	4b0e      	ldr	r3, [pc, #56]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d0f0      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	f040 80ce 	bne.w	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003b78:	4b09      	ldr	r3, [pc, #36]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a08      	ldr	r2, [pc, #32]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b82:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b84:	f7fd f9c0 	bl	8000f08 <HAL_GetTick>
 8003b88:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003b8a:	e00b      	b.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003b8c:	f7fd f9bc 	bl	8000f08 <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	2b64      	cmp	r3, #100	; 0x64
 8003b98:	d904      	bls.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e0bb      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003b9e:	bf00      	nop
 8003ba0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003ba4:	4b5e      	ldr	r3, [pc, #376]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003bac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bb0:	d0ec      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d003      	beq.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d009      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d02e      	beq.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d12a      	bne.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003bda:	4b51      	ldr	r3, [pc, #324]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003be0:	0c1b      	lsrs	r3, r3, #16
 8003be2:	f003 0303 	and.w	r3, r3, #3
 8003be6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003be8:	4b4d      	ldr	r3, [pc, #308]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bee:	0f1b      	lsrs	r3, r3, #28
 8003bf0:	f003 0307 	and.w	r3, r3, #7
 8003bf4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	695b      	ldr	r3, [r3, #20]
 8003bfa:	019a      	lsls	r2, r3, #6
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	041b      	lsls	r3, r3, #16
 8003c00:	431a      	orrs	r2, r3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	699b      	ldr	r3, [r3, #24]
 8003c06:	061b      	lsls	r3, r3, #24
 8003c08:	431a      	orrs	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	071b      	lsls	r3, r3, #28
 8003c0e:	4944      	ldr	r1, [pc, #272]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c10:	4313      	orrs	r3, r2
 8003c12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003c16:	4b42      	ldr	r3, [pc, #264]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c1c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c24:	3b01      	subs	r3, #1
 8003c26:	021b      	lsls	r3, r3, #8
 8003c28:	493d      	ldr	r1, [pc, #244]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d022      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c44:	d11d      	bne.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003c46:	4b36      	ldr	r3, [pc, #216]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c4c:	0e1b      	lsrs	r3, r3, #24
 8003c4e:	f003 030f 	and.w	r3, r3, #15
 8003c52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003c54:	4b32      	ldr	r3, [pc, #200]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c5a:	0f1b      	lsrs	r3, r3, #28
 8003c5c:	f003 0307 	and.w	r3, r3, #7
 8003c60:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	019a      	lsls	r2, r3, #6
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a1b      	ldr	r3, [r3, #32]
 8003c6c:	041b      	lsls	r3, r3, #16
 8003c6e:	431a      	orrs	r2, r3
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	061b      	lsls	r3, r3, #24
 8003c74:	431a      	orrs	r2, r3
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	071b      	lsls	r3, r3, #28
 8003c7a:	4929      	ldr	r1, [pc, #164]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0308 	and.w	r3, r3, #8
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d028      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003c8e:	4b24      	ldr	r3, [pc, #144]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c94:	0e1b      	lsrs	r3, r3, #24
 8003c96:	f003 030f 	and.w	r3, r3, #15
 8003c9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003c9c:	4b20      	ldr	r3, [pc, #128]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ca2:	0c1b      	lsrs	r3, r3, #16
 8003ca4:	f003 0303 	and.w	r3, r3, #3
 8003ca8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	695b      	ldr	r3, [r3, #20]
 8003cae:	019a      	lsls	r2, r3, #6
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	041b      	lsls	r3, r3, #16
 8003cb4:	431a      	orrs	r2, r3
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	061b      	lsls	r3, r3, #24
 8003cba:	431a      	orrs	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	69db      	ldr	r3, [r3, #28]
 8003cc0:	071b      	lsls	r3, r3, #28
 8003cc2:	4917      	ldr	r1, [pc, #92]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003cca:	4b15      	ldr	r3, [pc, #84]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ccc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003cd0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd8:	4911      	ldr	r1, [pc, #68]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003ce0:	4b0f      	ldr	r3, [pc, #60]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4a0e      	ldr	r2, [pc, #56]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ce6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cec:	f7fd f90c 	bl	8000f08 <HAL_GetTick>
 8003cf0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003cf2:	e008      	b.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003cf4:	f7fd f908 	bl	8000f08 <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	2b64      	cmp	r3, #100	; 0x64
 8003d00:	d901      	bls.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e007      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003d06:	4b06      	ldr	r3, [pc, #24]	; (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d0e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d12:	d1ef      	bne.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003d14:	2300      	movs	r3, #0
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3720      	adds	r7, #32
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	40023800 	.word	0x40023800

08003d24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d101      	bne.n	8003d36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e049      	b.n	8003dca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d106      	bne.n	8003d50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f000 f841 	bl	8003dd2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2202      	movs	r2, #2
 8003d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	3304      	adds	r3, #4
 8003d60:	4619      	mov	r1, r3
 8003d62:	4610      	mov	r0, r2
 8003d64:	f000 fa00 	bl	8004168 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3708      	adds	r7, #8
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}

08003dd2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	b083      	sub	sp, #12
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003dda:	bf00      	nop
 8003ddc:	370c      	adds	r7, #12
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
	...

08003de8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d001      	beq.n	8003e00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e054      	b.n	8003eaa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2202      	movs	r2, #2
 8003e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	68da      	ldr	r2, [r3, #12]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f042 0201 	orr.w	r2, r2, #1
 8003e16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a26      	ldr	r2, [pc, #152]	; (8003eb8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d022      	beq.n	8003e68 <HAL_TIM_Base_Start_IT+0x80>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e2a:	d01d      	beq.n	8003e68 <HAL_TIM_Base_Start_IT+0x80>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a22      	ldr	r2, [pc, #136]	; (8003ebc <HAL_TIM_Base_Start_IT+0xd4>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d018      	beq.n	8003e68 <HAL_TIM_Base_Start_IT+0x80>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a21      	ldr	r2, [pc, #132]	; (8003ec0 <HAL_TIM_Base_Start_IT+0xd8>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d013      	beq.n	8003e68 <HAL_TIM_Base_Start_IT+0x80>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a1f      	ldr	r2, [pc, #124]	; (8003ec4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d00e      	beq.n	8003e68 <HAL_TIM_Base_Start_IT+0x80>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a1e      	ldr	r2, [pc, #120]	; (8003ec8 <HAL_TIM_Base_Start_IT+0xe0>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d009      	beq.n	8003e68 <HAL_TIM_Base_Start_IT+0x80>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a1c      	ldr	r2, [pc, #112]	; (8003ecc <HAL_TIM_Base_Start_IT+0xe4>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d004      	beq.n	8003e68 <HAL_TIM_Base_Start_IT+0x80>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a1b      	ldr	r2, [pc, #108]	; (8003ed0 <HAL_TIM_Base_Start_IT+0xe8>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d115      	bne.n	8003e94 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689a      	ldr	r2, [r3, #8]
 8003e6e:	4b19      	ldr	r3, [pc, #100]	; (8003ed4 <HAL_TIM_Base_Start_IT+0xec>)
 8003e70:	4013      	ands	r3, r2
 8003e72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2b06      	cmp	r3, #6
 8003e78:	d015      	beq.n	8003ea6 <HAL_TIM_Base_Start_IT+0xbe>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e80:	d011      	beq.n	8003ea6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f042 0201 	orr.w	r2, r2, #1
 8003e90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e92:	e008      	b.n	8003ea6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f042 0201 	orr.w	r2, r2, #1
 8003ea2:	601a      	str	r2, [r3, #0]
 8003ea4:	e000      	b.n	8003ea8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ea6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3714      	adds	r7, #20
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	40010000 	.word	0x40010000
 8003ebc:	40000400 	.word	0x40000400
 8003ec0:	40000800 	.word	0x40000800
 8003ec4:	40000c00 	.word	0x40000c00
 8003ec8:	40010400 	.word	0x40010400
 8003ecc:	40014000 	.word	0x40014000
 8003ed0:	40001800 	.word	0x40001800
 8003ed4:	00010007 	.word	0x00010007

08003ed8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d122      	bne.n	8003f34 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	2b02      	cmp	r3, #2
 8003efa:	d11b      	bne.n	8003f34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f06f 0202 	mvn.w	r2, #2
 8003f04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	f003 0303 	and.w	r3, r3, #3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d003      	beq.n	8003f22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f000 f905 	bl	800412a <HAL_TIM_IC_CaptureCallback>
 8003f20:	e005      	b.n	8003f2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 f8f7 	bl	8004116 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 f908 	bl	800413e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	f003 0304 	and.w	r3, r3, #4
 8003f3e:	2b04      	cmp	r3, #4
 8003f40:	d122      	bne.n	8003f88 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	f003 0304 	and.w	r3, r3, #4
 8003f4c:	2b04      	cmp	r3, #4
 8003f4e:	d11b      	bne.n	8003f88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f06f 0204 	mvn.w	r2, #4
 8003f58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2202      	movs	r2, #2
 8003f5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	699b      	ldr	r3, [r3, #24]
 8003f66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d003      	beq.n	8003f76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 f8db 	bl	800412a <HAL_TIM_IC_CaptureCallback>
 8003f74:	e005      	b.n	8003f82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f000 f8cd 	bl	8004116 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 f8de 	bl	800413e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	f003 0308 	and.w	r3, r3, #8
 8003f92:	2b08      	cmp	r3, #8
 8003f94:	d122      	bne.n	8003fdc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	f003 0308 	and.w	r3, r3, #8
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	d11b      	bne.n	8003fdc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f06f 0208 	mvn.w	r2, #8
 8003fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2204      	movs	r2, #4
 8003fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	f003 0303 	and.w	r3, r3, #3
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f000 f8b1 	bl	800412a <HAL_TIM_IC_CaptureCallback>
 8003fc8:	e005      	b.n	8003fd6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 f8a3 	bl	8004116 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	f000 f8b4 	bl	800413e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	f003 0310 	and.w	r3, r3, #16
 8003fe6:	2b10      	cmp	r3, #16
 8003fe8:	d122      	bne.n	8004030 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	f003 0310 	and.w	r3, r3, #16
 8003ff4:	2b10      	cmp	r3, #16
 8003ff6:	d11b      	bne.n	8004030 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f06f 0210 	mvn.w	r2, #16
 8004000:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2208      	movs	r2, #8
 8004006:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	69db      	ldr	r3, [r3, #28]
 800400e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004012:	2b00      	cmp	r3, #0
 8004014:	d003      	beq.n	800401e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 f887 	bl	800412a <HAL_TIM_IC_CaptureCallback>
 800401c:	e005      	b.n	800402a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 f879 	bl	8004116 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f000 f88a 	bl	800413e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	691b      	ldr	r3, [r3, #16]
 8004036:	f003 0301 	and.w	r3, r3, #1
 800403a:	2b01      	cmp	r3, #1
 800403c:	d10e      	bne.n	800405c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	f003 0301 	and.w	r3, r3, #1
 8004048:	2b01      	cmp	r3, #1
 800404a:	d107      	bne.n	800405c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f06f 0201 	mvn.w	r2, #1
 8004054:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f7fc fc90 	bl	800097c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004066:	2b80      	cmp	r3, #128	; 0x80
 8004068:	d10e      	bne.n	8004088 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004074:	2b80      	cmp	r3, #128	; 0x80
 8004076:	d107      	bne.n	8004088 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004080:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 f91a 	bl	80042bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004092:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004096:	d10e      	bne.n	80040b6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040a2:	2b80      	cmp	r3, #128	; 0x80
 80040a4:	d107      	bne.n	80040b6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80040ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f000 f90d 	bl	80042d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	691b      	ldr	r3, [r3, #16]
 80040bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040c0:	2b40      	cmp	r3, #64	; 0x40
 80040c2:	d10e      	bne.n	80040e2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ce:	2b40      	cmp	r3, #64	; 0x40
 80040d0:	d107      	bne.n	80040e2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f000 f838 	bl	8004152 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	691b      	ldr	r3, [r3, #16]
 80040e8:	f003 0320 	and.w	r3, r3, #32
 80040ec:	2b20      	cmp	r3, #32
 80040ee:	d10e      	bne.n	800410e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	f003 0320 	and.w	r3, r3, #32
 80040fa:	2b20      	cmp	r3, #32
 80040fc:	d107      	bne.n	800410e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f06f 0220 	mvn.w	r2, #32
 8004106:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f000 f8cd 	bl	80042a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800410e:	bf00      	nop
 8004110:	3708      	adds	r7, #8
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004116:	b480      	push	{r7}
 8004118:	b083      	sub	sp, #12
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800411e:	bf00      	nop
 8004120:	370c      	adds	r7, #12
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr

0800412a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800412a:	b480      	push	{r7}
 800412c:	b083      	sub	sp, #12
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004132:	bf00      	nop
 8004134:	370c      	adds	r7, #12
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr

0800413e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800413e:	b480      	push	{r7}
 8004140:	b083      	sub	sp, #12
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004146:	bf00      	nop
 8004148:	370c      	adds	r7, #12
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr

08004152 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004152:	b480      	push	{r7}
 8004154:	b083      	sub	sp, #12
 8004156:	af00      	add	r7, sp, #0
 8004158:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800415a:	bf00      	nop
 800415c:	370c      	adds	r7, #12
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr
	...

08004168 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	4a40      	ldr	r2, [pc, #256]	; (800427c <TIM_Base_SetConfig+0x114>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d013      	beq.n	80041a8 <TIM_Base_SetConfig+0x40>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004186:	d00f      	beq.n	80041a8 <TIM_Base_SetConfig+0x40>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	4a3d      	ldr	r2, [pc, #244]	; (8004280 <TIM_Base_SetConfig+0x118>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d00b      	beq.n	80041a8 <TIM_Base_SetConfig+0x40>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a3c      	ldr	r2, [pc, #240]	; (8004284 <TIM_Base_SetConfig+0x11c>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d007      	beq.n	80041a8 <TIM_Base_SetConfig+0x40>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	4a3b      	ldr	r2, [pc, #236]	; (8004288 <TIM_Base_SetConfig+0x120>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d003      	beq.n	80041a8 <TIM_Base_SetConfig+0x40>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	4a3a      	ldr	r2, [pc, #232]	; (800428c <TIM_Base_SetConfig+0x124>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d108      	bne.n	80041ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	68fa      	ldr	r2, [r7, #12]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a2f      	ldr	r2, [pc, #188]	; (800427c <TIM_Base_SetConfig+0x114>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d02b      	beq.n	800421a <TIM_Base_SetConfig+0xb2>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041c8:	d027      	beq.n	800421a <TIM_Base_SetConfig+0xb2>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a2c      	ldr	r2, [pc, #176]	; (8004280 <TIM_Base_SetConfig+0x118>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d023      	beq.n	800421a <TIM_Base_SetConfig+0xb2>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4a2b      	ldr	r2, [pc, #172]	; (8004284 <TIM_Base_SetConfig+0x11c>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d01f      	beq.n	800421a <TIM_Base_SetConfig+0xb2>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a2a      	ldr	r2, [pc, #168]	; (8004288 <TIM_Base_SetConfig+0x120>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d01b      	beq.n	800421a <TIM_Base_SetConfig+0xb2>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a29      	ldr	r2, [pc, #164]	; (800428c <TIM_Base_SetConfig+0x124>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d017      	beq.n	800421a <TIM_Base_SetConfig+0xb2>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a28      	ldr	r2, [pc, #160]	; (8004290 <TIM_Base_SetConfig+0x128>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d013      	beq.n	800421a <TIM_Base_SetConfig+0xb2>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a27      	ldr	r2, [pc, #156]	; (8004294 <TIM_Base_SetConfig+0x12c>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d00f      	beq.n	800421a <TIM_Base_SetConfig+0xb2>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4a26      	ldr	r2, [pc, #152]	; (8004298 <TIM_Base_SetConfig+0x130>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d00b      	beq.n	800421a <TIM_Base_SetConfig+0xb2>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4a25      	ldr	r2, [pc, #148]	; (800429c <TIM_Base_SetConfig+0x134>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d007      	beq.n	800421a <TIM_Base_SetConfig+0xb2>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	4a24      	ldr	r2, [pc, #144]	; (80042a0 <TIM_Base_SetConfig+0x138>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d003      	beq.n	800421a <TIM_Base_SetConfig+0xb2>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	4a23      	ldr	r2, [pc, #140]	; (80042a4 <TIM_Base_SetConfig+0x13c>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d108      	bne.n	800422c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004220:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	68fa      	ldr	r2, [r7, #12]
 8004228:	4313      	orrs	r3, r2
 800422a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	4313      	orrs	r3, r2
 8004238:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	68fa      	ldr	r2, [r7, #12]
 800423e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	689a      	ldr	r2, [r3, #8]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4a0a      	ldr	r2, [pc, #40]	; (800427c <TIM_Base_SetConfig+0x114>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d003      	beq.n	8004260 <TIM_Base_SetConfig+0xf8>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a0c      	ldr	r2, [pc, #48]	; (800428c <TIM_Base_SetConfig+0x124>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d103      	bne.n	8004268 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	691a      	ldr	r2, [r3, #16]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	615a      	str	r2, [r3, #20]
}
 800426e:	bf00      	nop
 8004270:	3714      	adds	r7, #20
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	40010000 	.word	0x40010000
 8004280:	40000400 	.word	0x40000400
 8004284:	40000800 	.word	0x40000800
 8004288:	40000c00 	.word	0x40000c00
 800428c:	40010400 	.word	0x40010400
 8004290:	40014000 	.word	0x40014000
 8004294:	40014400 	.word	0x40014400
 8004298:	40014800 	.word	0x40014800
 800429c:	40001800 	.word	0x40001800
 80042a0:	40001c00 	.word	0x40001c00
 80042a4:	40002000 	.word	0x40002000

080042a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b083      	sub	sp, #12
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80042b0:	bf00      	nop
 80042b2:	370c      	adds	r7, #12
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr

080042bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80042c4:	bf00      	nop
 80042c6:	370c      	adds	r7, #12
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr

080042d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80042d8:	bf00      	nop
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e2:	4770      	bx	lr

080042e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b082      	sub	sp, #8
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e040      	b.n	8004378 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d106      	bne.n	800430c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f7fc fc48 	bl	8000b9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2224      	movs	r2, #36	; 0x24
 8004310:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	681a      	ldr	r2, [r3, #0]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f022 0201 	bic.w	r2, r2, #1
 8004320:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 f990 	bl	8004648 <UART_SetConfig>
 8004328:	4603      	mov	r3, r0
 800432a:	2b01      	cmp	r3, #1
 800432c:	d101      	bne.n	8004332 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e022      	b.n	8004378 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004336:	2b00      	cmp	r3, #0
 8004338:	d002      	beq.n	8004340 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f000 fbe6 	bl	8004b0c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	685a      	ldr	r2, [r3, #4]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800434e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	689a      	ldr	r2, [r3, #8]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800435e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f042 0201 	orr.w	r2, r2, #1
 800436e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 fc6d 	bl	8004c50 <UART_CheckIdleState>
 8004376:	4603      	mov	r3, r0
}
 8004378:	4618      	mov	r0, r3
 800437a:	3708      	adds	r7, #8
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}

08004380 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b08a      	sub	sp, #40	; 0x28
 8004384:	af02      	add	r7, sp, #8
 8004386:	60f8      	str	r0, [r7, #12]
 8004388:	60b9      	str	r1, [r7, #8]
 800438a:	603b      	str	r3, [r7, #0]
 800438c:	4613      	mov	r3, r2
 800438e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004394:	2b20      	cmp	r3, #32
 8004396:	f040 8081 	bne.w	800449c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d002      	beq.n	80043a6 <HAL_UART_Transmit+0x26>
 80043a0:	88fb      	ldrh	r3, [r7, #6]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d101      	bne.n	80043aa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e079      	b.n	800449e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d101      	bne.n	80043b8 <HAL_UART_Transmit+0x38>
 80043b4:	2302      	movs	r3, #2
 80043b6:	e072      	b.n	800449e <HAL_UART_Transmit+0x11e>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2221      	movs	r2, #33	; 0x21
 80043cc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043ce:	f7fc fd9b 	bl	8000f08 <HAL_GetTick>
 80043d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	88fa      	ldrh	r2, [r7, #6]
 80043d8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	88fa      	ldrh	r2, [r7, #6]
 80043e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043ec:	d108      	bne.n	8004400 <HAL_UART_Transmit+0x80>
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	691b      	ldr	r3, [r3, #16]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d104      	bne.n	8004400 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80043f6:	2300      	movs	r3, #0
 80043f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	61bb      	str	r3, [r7, #24]
 80043fe:	e003      	b.n	8004408 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004404:	2300      	movs	r3, #0
 8004406:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2200      	movs	r2, #0
 800440c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004410:	e02c      	b.n	800446c <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	9300      	str	r3, [sp, #0]
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	2200      	movs	r2, #0
 800441a:	2180      	movs	r1, #128	; 0x80
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f000 fc60 	bl	8004ce2 <UART_WaitOnFlagUntilTimeout>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d001      	beq.n	800442c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e038      	b.n	800449e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d10b      	bne.n	800444a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	881b      	ldrh	r3, [r3, #0]
 8004436:	461a      	mov	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004440:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	3302      	adds	r3, #2
 8004446:	61bb      	str	r3, [r7, #24]
 8004448:	e007      	b.n	800445a <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	781a      	ldrb	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	3301      	adds	r3, #1
 8004458:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004460:	b29b      	uxth	r3, r3
 8004462:	3b01      	subs	r3, #1
 8004464:	b29a      	uxth	r2, r3
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004472:	b29b      	uxth	r3, r3
 8004474:	2b00      	cmp	r3, #0
 8004476:	d1cc      	bne.n	8004412 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	9300      	str	r3, [sp, #0]
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	2200      	movs	r2, #0
 8004480:	2140      	movs	r1, #64	; 0x40
 8004482:	68f8      	ldr	r0, [r7, #12]
 8004484:	f000 fc2d 	bl	8004ce2 <UART_WaitOnFlagUntilTimeout>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d001      	beq.n	8004492 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e005      	b.n	800449e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2220      	movs	r2, #32
 8004496:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004498:	2300      	movs	r3, #0
 800449a:	e000      	b.n	800449e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800449c:	2302      	movs	r3, #2
  }
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3720      	adds	r7, #32
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}

080044a6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044a6:	b580      	push	{r7, lr}
 80044a8:	b08a      	sub	sp, #40	; 0x28
 80044aa:	af02      	add	r7, sp, #8
 80044ac:	60f8      	str	r0, [r7, #12]
 80044ae:	60b9      	str	r1, [r7, #8]
 80044b0:	603b      	str	r3, [r7, #0]
 80044b2:	4613      	mov	r3, r2
 80044b4:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80044ba:	2b20      	cmp	r3, #32
 80044bc:	f040 80be 	bne.w	800463c <HAL_UART_Receive+0x196>
  {
    if ((pData == NULL) || (Size == 0U))
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d002      	beq.n	80044cc <HAL_UART_Receive+0x26>
 80044c6:	88fb      	ldrh	r3, [r7, #6]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d101      	bne.n	80044d0 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e0b6      	b.n	800463e <HAL_UART_Receive+0x198>
    }

    __HAL_LOCK(huart);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d101      	bne.n	80044de <HAL_UART_Receive+0x38>
 80044da:	2302      	movs	r3, #2
 80044dc:	e0af      	b.n	800463e <HAL_UART_Receive+0x198>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2201      	movs	r2, #1
 80044e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2222      	movs	r2, #34	; 0x22
 80044f2:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2200      	movs	r2, #0
 80044f8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044fa:	f7fc fd05 	bl	8000f08 <HAL_GetTick>
 80044fe:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	88fa      	ldrh	r2, [r7, #6]
 8004504:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	88fa      	ldrh	r2, [r7, #6]
 800450c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004518:	d10e      	bne.n	8004538 <HAL_UART_Receive+0x92>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	691b      	ldr	r3, [r3, #16]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d105      	bne.n	800452e <HAL_UART_Receive+0x88>
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004528:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800452c:	e02d      	b.n	800458a <HAL_UART_Receive+0xe4>
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	22ff      	movs	r2, #255	; 0xff
 8004532:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004536:	e028      	b.n	800458a <HAL_UART_Receive+0xe4>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d10d      	bne.n	800455c <HAL_UART_Receive+0xb6>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	691b      	ldr	r3, [r3, #16]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d104      	bne.n	8004552 <HAL_UART_Receive+0xac>
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	22ff      	movs	r2, #255	; 0xff
 800454c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004550:	e01b      	b.n	800458a <HAL_UART_Receive+0xe4>
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	227f      	movs	r2, #127	; 0x7f
 8004556:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800455a:	e016      	b.n	800458a <HAL_UART_Receive+0xe4>
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004564:	d10d      	bne.n	8004582 <HAL_UART_Receive+0xdc>
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	691b      	ldr	r3, [r3, #16]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d104      	bne.n	8004578 <HAL_UART_Receive+0xd2>
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	227f      	movs	r2, #127	; 0x7f
 8004572:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004576:	e008      	b.n	800458a <HAL_UART_Receive+0xe4>
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	223f      	movs	r2, #63	; 0x3f
 800457c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004580:	e003      	b.n	800458a <HAL_UART_Receive+0xe4>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004590:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800459a:	d108      	bne.n	80045ae <HAL_UART_Receive+0x108>
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	691b      	ldr	r3, [r3, #16]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d104      	bne.n	80045ae <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 80045a4:	2300      	movs	r3, #0
 80045a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	61bb      	str	r3, [r7, #24]
 80045ac:	e003      	b.n	80045b6 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045b2:	2300      	movs	r3, #0
 80045b4:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80045be:	e032      	b.n	8004626 <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	9300      	str	r3, [sp, #0]
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	2200      	movs	r2, #0
 80045c8:	2120      	movs	r1, #32
 80045ca:	68f8      	ldr	r0, [r7, #12]
 80045cc:	f000 fb89 	bl	8004ce2 <UART_WaitOnFlagUntilTimeout>
 80045d0:	4603      	mov	r3, r0
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d001      	beq.n	80045da <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 80045d6:	2303      	movs	r3, #3
 80045d8:	e031      	b.n	800463e <HAL_UART_Receive+0x198>
      }
      if (pdata8bits == NULL)
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10c      	bne.n	80045fa <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e6:	b29a      	uxth	r2, r3
 80045e8:	8a7b      	ldrh	r3, [r7, #18]
 80045ea:	4013      	ands	r3, r2
 80045ec:	b29a      	uxth	r2, r3
 80045ee:	69bb      	ldr	r3, [r7, #24]
 80045f0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	3302      	adds	r3, #2
 80045f6:	61bb      	str	r3, [r7, #24]
 80045f8:	e00c      	b.n	8004614 <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004600:	b2da      	uxtb	r2, r3
 8004602:	8a7b      	ldrh	r3, [r7, #18]
 8004604:	b2db      	uxtb	r3, r3
 8004606:	4013      	ands	r3, r2
 8004608:	b2da      	uxtb	r2, r3
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	3301      	adds	r3, #1
 8004612:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800461a:	b29b      	uxth	r3, r3
 800461c:	3b01      	subs	r3, #1
 800461e:	b29a      	uxth	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800462c:	b29b      	uxth	r3, r3
 800462e:	2b00      	cmp	r3, #0
 8004630:	d1c6      	bne.n	80045c0 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2220      	movs	r2, #32
 8004636:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004638:	2300      	movs	r3, #0
 800463a:	e000      	b.n	800463e <HAL_UART_Receive+0x198>
  }
  else
  {
    return HAL_BUSY;
 800463c:	2302      	movs	r3, #2
  }
}
 800463e:	4618      	mov	r0, r3
 8004640:	3720      	adds	r7, #32
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
	...

08004648 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b088      	sub	sp, #32
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004650:	2300      	movs	r3, #0
 8004652:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689a      	ldr	r2, [r3, #8]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	691b      	ldr	r3, [r3, #16]
 800465c:	431a      	orrs	r2, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	431a      	orrs	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	69db      	ldr	r3, [r3, #28]
 8004668:	4313      	orrs	r3, r2
 800466a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	4ba7      	ldr	r3, [pc, #668]	; (8004910 <UART_SetConfig+0x2c8>)
 8004674:	4013      	ands	r3, r2
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	6812      	ldr	r2, [r2, #0]
 800467a:	6979      	ldr	r1, [r7, #20]
 800467c:	430b      	orrs	r3, r1
 800467e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	68da      	ldr	r2, [r3, #12]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	430a      	orrs	r2, r1
 8004694:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a1b      	ldr	r3, [r3, #32]
 80046a0:	697a      	ldr	r2, [r7, #20]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	697a      	ldr	r2, [r7, #20]
 80046b6:	430a      	orrs	r2, r1
 80046b8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a95      	ldr	r2, [pc, #596]	; (8004914 <UART_SetConfig+0x2cc>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d120      	bne.n	8004706 <UART_SetConfig+0xbe>
 80046c4:	4b94      	ldr	r3, [pc, #592]	; (8004918 <UART_SetConfig+0x2d0>)
 80046c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046ca:	f003 0303 	and.w	r3, r3, #3
 80046ce:	2b03      	cmp	r3, #3
 80046d0:	d816      	bhi.n	8004700 <UART_SetConfig+0xb8>
 80046d2:	a201      	add	r2, pc, #4	; (adr r2, 80046d8 <UART_SetConfig+0x90>)
 80046d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046d8:	080046e9 	.word	0x080046e9
 80046dc:	080046f5 	.word	0x080046f5
 80046e0:	080046ef 	.word	0x080046ef
 80046e4:	080046fb 	.word	0x080046fb
 80046e8:	2301      	movs	r3, #1
 80046ea:	77fb      	strb	r3, [r7, #31]
 80046ec:	e14f      	b.n	800498e <UART_SetConfig+0x346>
 80046ee:	2302      	movs	r3, #2
 80046f0:	77fb      	strb	r3, [r7, #31]
 80046f2:	e14c      	b.n	800498e <UART_SetConfig+0x346>
 80046f4:	2304      	movs	r3, #4
 80046f6:	77fb      	strb	r3, [r7, #31]
 80046f8:	e149      	b.n	800498e <UART_SetConfig+0x346>
 80046fa:	2308      	movs	r3, #8
 80046fc:	77fb      	strb	r3, [r7, #31]
 80046fe:	e146      	b.n	800498e <UART_SetConfig+0x346>
 8004700:	2310      	movs	r3, #16
 8004702:	77fb      	strb	r3, [r7, #31]
 8004704:	e143      	b.n	800498e <UART_SetConfig+0x346>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a84      	ldr	r2, [pc, #528]	; (800491c <UART_SetConfig+0x2d4>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d132      	bne.n	8004776 <UART_SetConfig+0x12e>
 8004710:	4b81      	ldr	r3, [pc, #516]	; (8004918 <UART_SetConfig+0x2d0>)
 8004712:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004716:	f003 030c 	and.w	r3, r3, #12
 800471a:	2b0c      	cmp	r3, #12
 800471c:	d828      	bhi.n	8004770 <UART_SetConfig+0x128>
 800471e:	a201      	add	r2, pc, #4	; (adr r2, 8004724 <UART_SetConfig+0xdc>)
 8004720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004724:	08004759 	.word	0x08004759
 8004728:	08004771 	.word	0x08004771
 800472c:	08004771 	.word	0x08004771
 8004730:	08004771 	.word	0x08004771
 8004734:	08004765 	.word	0x08004765
 8004738:	08004771 	.word	0x08004771
 800473c:	08004771 	.word	0x08004771
 8004740:	08004771 	.word	0x08004771
 8004744:	0800475f 	.word	0x0800475f
 8004748:	08004771 	.word	0x08004771
 800474c:	08004771 	.word	0x08004771
 8004750:	08004771 	.word	0x08004771
 8004754:	0800476b 	.word	0x0800476b
 8004758:	2300      	movs	r3, #0
 800475a:	77fb      	strb	r3, [r7, #31]
 800475c:	e117      	b.n	800498e <UART_SetConfig+0x346>
 800475e:	2302      	movs	r3, #2
 8004760:	77fb      	strb	r3, [r7, #31]
 8004762:	e114      	b.n	800498e <UART_SetConfig+0x346>
 8004764:	2304      	movs	r3, #4
 8004766:	77fb      	strb	r3, [r7, #31]
 8004768:	e111      	b.n	800498e <UART_SetConfig+0x346>
 800476a:	2308      	movs	r3, #8
 800476c:	77fb      	strb	r3, [r7, #31]
 800476e:	e10e      	b.n	800498e <UART_SetConfig+0x346>
 8004770:	2310      	movs	r3, #16
 8004772:	77fb      	strb	r3, [r7, #31]
 8004774:	e10b      	b.n	800498e <UART_SetConfig+0x346>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a69      	ldr	r2, [pc, #420]	; (8004920 <UART_SetConfig+0x2d8>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d120      	bne.n	80047c2 <UART_SetConfig+0x17a>
 8004780:	4b65      	ldr	r3, [pc, #404]	; (8004918 <UART_SetConfig+0x2d0>)
 8004782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004786:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800478a:	2b30      	cmp	r3, #48	; 0x30
 800478c:	d013      	beq.n	80047b6 <UART_SetConfig+0x16e>
 800478e:	2b30      	cmp	r3, #48	; 0x30
 8004790:	d814      	bhi.n	80047bc <UART_SetConfig+0x174>
 8004792:	2b20      	cmp	r3, #32
 8004794:	d009      	beq.n	80047aa <UART_SetConfig+0x162>
 8004796:	2b20      	cmp	r3, #32
 8004798:	d810      	bhi.n	80047bc <UART_SetConfig+0x174>
 800479a:	2b00      	cmp	r3, #0
 800479c:	d002      	beq.n	80047a4 <UART_SetConfig+0x15c>
 800479e:	2b10      	cmp	r3, #16
 80047a0:	d006      	beq.n	80047b0 <UART_SetConfig+0x168>
 80047a2:	e00b      	b.n	80047bc <UART_SetConfig+0x174>
 80047a4:	2300      	movs	r3, #0
 80047a6:	77fb      	strb	r3, [r7, #31]
 80047a8:	e0f1      	b.n	800498e <UART_SetConfig+0x346>
 80047aa:	2302      	movs	r3, #2
 80047ac:	77fb      	strb	r3, [r7, #31]
 80047ae:	e0ee      	b.n	800498e <UART_SetConfig+0x346>
 80047b0:	2304      	movs	r3, #4
 80047b2:	77fb      	strb	r3, [r7, #31]
 80047b4:	e0eb      	b.n	800498e <UART_SetConfig+0x346>
 80047b6:	2308      	movs	r3, #8
 80047b8:	77fb      	strb	r3, [r7, #31]
 80047ba:	e0e8      	b.n	800498e <UART_SetConfig+0x346>
 80047bc:	2310      	movs	r3, #16
 80047be:	77fb      	strb	r3, [r7, #31]
 80047c0:	e0e5      	b.n	800498e <UART_SetConfig+0x346>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a57      	ldr	r2, [pc, #348]	; (8004924 <UART_SetConfig+0x2dc>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d120      	bne.n	800480e <UART_SetConfig+0x1c6>
 80047cc:	4b52      	ldr	r3, [pc, #328]	; (8004918 <UART_SetConfig+0x2d0>)
 80047ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047d2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80047d6:	2bc0      	cmp	r3, #192	; 0xc0
 80047d8:	d013      	beq.n	8004802 <UART_SetConfig+0x1ba>
 80047da:	2bc0      	cmp	r3, #192	; 0xc0
 80047dc:	d814      	bhi.n	8004808 <UART_SetConfig+0x1c0>
 80047de:	2b80      	cmp	r3, #128	; 0x80
 80047e0:	d009      	beq.n	80047f6 <UART_SetConfig+0x1ae>
 80047e2:	2b80      	cmp	r3, #128	; 0x80
 80047e4:	d810      	bhi.n	8004808 <UART_SetConfig+0x1c0>
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d002      	beq.n	80047f0 <UART_SetConfig+0x1a8>
 80047ea:	2b40      	cmp	r3, #64	; 0x40
 80047ec:	d006      	beq.n	80047fc <UART_SetConfig+0x1b4>
 80047ee:	e00b      	b.n	8004808 <UART_SetConfig+0x1c0>
 80047f0:	2300      	movs	r3, #0
 80047f2:	77fb      	strb	r3, [r7, #31]
 80047f4:	e0cb      	b.n	800498e <UART_SetConfig+0x346>
 80047f6:	2302      	movs	r3, #2
 80047f8:	77fb      	strb	r3, [r7, #31]
 80047fa:	e0c8      	b.n	800498e <UART_SetConfig+0x346>
 80047fc:	2304      	movs	r3, #4
 80047fe:	77fb      	strb	r3, [r7, #31]
 8004800:	e0c5      	b.n	800498e <UART_SetConfig+0x346>
 8004802:	2308      	movs	r3, #8
 8004804:	77fb      	strb	r3, [r7, #31]
 8004806:	e0c2      	b.n	800498e <UART_SetConfig+0x346>
 8004808:	2310      	movs	r3, #16
 800480a:	77fb      	strb	r3, [r7, #31]
 800480c:	e0bf      	b.n	800498e <UART_SetConfig+0x346>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a45      	ldr	r2, [pc, #276]	; (8004928 <UART_SetConfig+0x2e0>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d125      	bne.n	8004864 <UART_SetConfig+0x21c>
 8004818:	4b3f      	ldr	r3, [pc, #252]	; (8004918 <UART_SetConfig+0x2d0>)
 800481a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800481e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004822:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004826:	d017      	beq.n	8004858 <UART_SetConfig+0x210>
 8004828:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800482c:	d817      	bhi.n	800485e <UART_SetConfig+0x216>
 800482e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004832:	d00b      	beq.n	800484c <UART_SetConfig+0x204>
 8004834:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004838:	d811      	bhi.n	800485e <UART_SetConfig+0x216>
 800483a:	2b00      	cmp	r3, #0
 800483c:	d003      	beq.n	8004846 <UART_SetConfig+0x1fe>
 800483e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004842:	d006      	beq.n	8004852 <UART_SetConfig+0x20a>
 8004844:	e00b      	b.n	800485e <UART_SetConfig+0x216>
 8004846:	2300      	movs	r3, #0
 8004848:	77fb      	strb	r3, [r7, #31]
 800484a:	e0a0      	b.n	800498e <UART_SetConfig+0x346>
 800484c:	2302      	movs	r3, #2
 800484e:	77fb      	strb	r3, [r7, #31]
 8004850:	e09d      	b.n	800498e <UART_SetConfig+0x346>
 8004852:	2304      	movs	r3, #4
 8004854:	77fb      	strb	r3, [r7, #31]
 8004856:	e09a      	b.n	800498e <UART_SetConfig+0x346>
 8004858:	2308      	movs	r3, #8
 800485a:	77fb      	strb	r3, [r7, #31]
 800485c:	e097      	b.n	800498e <UART_SetConfig+0x346>
 800485e:	2310      	movs	r3, #16
 8004860:	77fb      	strb	r3, [r7, #31]
 8004862:	e094      	b.n	800498e <UART_SetConfig+0x346>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a30      	ldr	r2, [pc, #192]	; (800492c <UART_SetConfig+0x2e4>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d125      	bne.n	80048ba <UART_SetConfig+0x272>
 800486e:	4b2a      	ldr	r3, [pc, #168]	; (8004918 <UART_SetConfig+0x2d0>)
 8004870:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004874:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004878:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800487c:	d017      	beq.n	80048ae <UART_SetConfig+0x266>
 800487e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004882:	d817      	bhi.n	80048b4 <UART_SetConfig+0x26c>
 8004884:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004888:	d00b      	beq.n	80048a2 <UART_SetConfig+0x25a>
 800488a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800488e:	d811      	bhi.n	80048b4 <UART_SetConfig+0x26c>
 8004890:	2b00      	cmp	r3, #0
 8004892:	d003      	beq.n	800489c <UART_SetConfig+0x254>
 8004894:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004898:	d006      	beq.n	80048a8 <UART_SetConfig+0x260>
 800489a:	e00b      	b.n	80048b4 <UART_SetConfig+0x26c>
 800489c:	2301      	movs	r3, #1
 800489e:	77fb      	strb	r3, [r7, #31]
 80048a0:	e075      	b.n	800498e <UART_SetConfig+0x346>
 80048a2:	2302      	movs	r3, #2
 80048a4:	77fb      	strb	r3, [r7, #31]
 80048a6:	e072      	b.n	800498e <UART_SetConfig+0x346>
 80048a8:	2304      	movs	r3, #4
 80048aa:	77fb      	strb	r3, [r7, #31]
 80048ac:	e06f      	b.n	800498e <UART_SetConfig+0x346>
 80048ae:	2308      	movs	r3, #8
 80048b0:	77fb      	strb	r3, [r7, #31]
 80048b2:	e06c      	b.n	800498e <UART_SetConfig+0x346>
 80048b4:	2310      	movs	r3, #16
 80048b6:	77fb      	strb	r3, [r7, #31]
 80048b8:	e069      	b.n	800498e <UART_SetConfig+0x346>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a1c      	ldr	r2, [pc, #112]	; (8004930 <UART_SetConfig+0x2e8>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d137      	bne.n	8004934 <UART_SetConfig+0x2ec>
 80048c4:	4b14      	ldr	r3, [pc, #80]	; (8004918 <UART_SetConfig+0x2d0>)
 80048c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ca:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80048ce:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80048d2:	d017      	beq.n	8004904 <UART_SetConfig+0x2bc>
 80048d4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80048d8:	d817      	bhi.n	800490a <UART_SetConfig+0x2c2>
 80048da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048de:	d00b      	beq.n	80048f8 <UART_SetConfig+0x2b0>
 80048e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048e4:	d811      	bhi.n	800490a <UART_SetConfig+0x2c2>
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d003      	beq.n	80048f2 <UART_SetConfig+0x2aa>
 80048ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048ee:	d006      	beq.n	80048fe <UART_SetConfig+0x2b6>
 80048f0:	e00b      	b.n	800490a <UART_SetConfig+0x2c2>
 80048f2:	2300      	movs	r3, #0
 80048f4:	77fb      	strb	r3, [r7, #31]
 80048f6:	e04a      	b.n	800498e <UART_SetConfig+0x346>
 80048f8:	2302      	movs	r3, #2
 80048fa:	77fb      	strb	r3, [r7, #31]
 80048fc:	e047      	b.n	800498e <UART_SetConfig+0x346>
 80048fe:	2304      	movs	r3, #4
 8004900:	77fb      	strb	r3, [r7, #31]
 8004902:	e044      	b.n	800498e <UART_SetConfig+0x346>
 8004904:	2308      	movs	r3, #8
 8004906:	77fb      	strb	r3, [r7, #31]
 8004908:	e041      	b.n	800498e <UART_SetConfig+0x346>
 800490a:	2310      	movs	r3, #16
 800490c:	77fb      	strb	r3, [r7, #31]
 800490e:	e03e      	b.n	800498e <UART_SetConfig+0x346>
 8004910:	efff69f3 	.word	0xefff69f3
 8004914:	40011000 	.word	0x40011000
 8004918:	40023800 	.word	0x40023800
 800491c:	40004400 	.word	0x40004400
 8004920:	40004800 	.word	0x40004800
 8004924:	40004c00 	.word	0x40004c00
 8004928:	40005000 	.word	0x40005000
 800492c:	40011400 	.word	0x40011400
 8004930:	40007800 	.word	0x40007800
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a71      	ldr	r2, [pc, #452]	; (8004b00 <UART_SetConfig+0x4b8>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d125      	bne.n	800498a <UART_SetConfig+0x342>
 800493e:	4b71      	ldr	r3, [pc, #452]	; (8004b04 <UART_SetConfig+0x4bc>)
 8004940:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004944:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004948:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800494c:	d017      	beq.n	800497e <UART_SetConfig+0x336>
 800494e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004952:	d817      	bhi.n	8004984 <UART_SetConfig+0x33c>
 8004954:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004958:	d00b      	beq.n	8004972 <UART_SetConfig+0x32a>
 800495a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800495e:	d811      	bhi.n	8004984 <UART_SetConfig+0x33c>
 8004960:	2b00      	cmp	r3, #0
 8004962:	d003      	beq.n	800496c <UART_SetConfig+0x324>
 8004964:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004968:	d006      	beq.n	8004978 <UART_SetConfig+0x330>
 800496a:	e00b      	b.n	8004984 <UART_SetConfig+0x33c>
 800496c:	2300      	movs	r3, #0
 800496e:	77fb      	strb	r3, [r7, #31]
 8004970:	e00d      	b.n	800498e <UART_SetConfig+0x346>
 8004972:	2302      	movs	r3, #2
 8004974:	77fb      	strb	r3, [r7, #31]
 8004976:	e00a      	b.n	800498e <UART_SetConfig+0x346>
 8004978:	2304      	movs	r3, #4
 800497a:	77fb      	strb	r3, [r7, #31]
 800497c:	e007      	b.n	800498e <UART_SetConfig+0x346>
 800497e:	2308      	movs	r3, #8
 8004980:	77fb      	strb	r3, [r7, #31]
 8004982:	e004      	b.n	800498e <UART_SetConfig+0x346>
 8004984:	2310      	movs	r3, #16
 8004986:	77fb      	strb	r3, [r7, #31]
 8004988:	e001      	b.n	800498e <UART_SetConfig+0x346>
 800498a:	2310      	movs	r3, #16
 800498c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	69db      	ldr	r3, [r3, #28]
 8004992:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004996:	d15b      	bne.n	8004a50 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8004998:	7ffb      	ldrb	r3, [r7, #31]
 800499a:	2b08      	cmp	r3, #8
 800499c:	d827      	bhi.n	80049ee <UART_SetConfig+0x3a6>
 800499e:	a201      	add	r2, pc, #4	; (adr r2, 80049a4 <UART_SetConfig+0x35c>)
 80049a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049a4:	080049c9 	.word	0x080049c9
 80049a8:	080049d1 	.word	0x080049d1
 80049ac:	080049d9 	.word	0x080049d9
 80049b0:	080049ef 	.word	0x080049ef
 80049b4:	080049df 	.word	0x080049df
 80049b8:	080049ef 	.word	0x080049ef
 80049bc:	080049ef 	.word	0x080049ef
 80049c0:	080049ef 	.word	0x080049ef
 80049c4:	080049e7 	.word	0x080049e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049c8:	f7fe fd2a 	bl	8003420 <HAL_RCC_GetPCLK1Freq>
 80049cc:	61b8      	str	r0, [r7, #24]
        break;
 80049ce:	e013      	b.n	80049f8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80049d0:	f7fe fd3a 	bl	8003448 <HAL_RCC_GetPCLK2Freq>
 80049d4:	61b8      	str	r0, [r7, #24]
        break;
 80049d6:	e00f      	b.n	80049f8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049d8:	4b4b      	ldr	r3, [pc, #300]	; (8004b08 <UART_SetConfig+0x4c0>)
 80049da:	61bb      	str	r3, [r7, #24]
        break;
 80049dc:	e00c      	b.n	80049f8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049de:	f7fe fc31 	bl	8003244 <HAL_RCC_GetSysClockFreq>
 80049e2:	61b8      	str	r0, [r7, #24]
        break;
 80049e4:	e008      	b.n	80049f8 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049ea:	61bb      	str	r3, [r7, #24]
        break;
 80049ec:	e004      	b.n	80049f8 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 80049ee:	2300      	movs	r3, #0
 80049f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	77bb      	strb	r3, [r7, #30]
        break;
 80049f6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80049f8:	69bb      	ldr	r3, [r7, #24]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d074      	beq.n	8004ae8 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80049fe:	69bb      	ldr	r3, [r7, #24]
 8004a00:	005a      	lsls	r2, r3, #1
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	085b      	lsrs	r3, r3, #1
 8004a08:	441a      	add	r2, r3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	2b0f      	cmp	r3, #15
 8004a1a:	d916      	bls.n	8004a4a <UART_SetConfig+0x402>
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a22:	d212      	bcs.n	8004a4a <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	f023 030f 	bic.w	r3, r3, #15
 8004a2c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	085b      	lsrs	r3, r3, #1
 8004a32:	b29b      	uxth	r3, r3
 8004a34:	f003 0307 	and.w	r3, r3, #7
 8004a38:	b29a      	uxth	r2, r3
 8004a3a:	89fb      	ldrh	r3, [r7, #14]
 8004a3c:	4313      	orrs	r3, r2
 8004a3e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	89fa      	ldrh	r2, [r7, #14]
 8004a46:	60da      	str	r2, [r3, #12]
 8004a48:	e04e      	b.n	8004ae8 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	77bb      	strb	r3, [r7, #30]
 8004a4e:	e04b      	b.n	8004ae8 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a50:	7ffb      	ldrb	r3, [r7, #31]
 8004a52:	2b08      	cmp	r3, #8
 8004a54:	d827      	bhi.n	8004aa6 <UART_SetConfig+0x45e>
 8004a56:	a201      	add	r2, pc, #4	; (adr r2, 8004a5c <UART_SetConfig+0x414>)
 8004a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a5c:	08004a81 	.word	0x08004a81
 8004a60:	08004a89 	.word	0x08004a89
 8004a64:	08004a91 	.word	0x08004a91
 8004a68:	08004aa7 	.word	0x08004aa7
 8004a6c:	08004a97 	.word	0x08004a97
 8004a70:	08004aa7 	.word	0x08004aa7
 8004a74:	08004aa7 	.word	0x08004aa7
 8004a78:	08004aa7 	.word	0x08004aa7
 8004a7c:	08004a9f 	.word	0x08004a9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a80:	f7fe fcce 	bl	8003420 <HAL_RCC_GetPCLK1Freq>
 8004a84:	61b8      	str	r0, [r7, #24]
        break;
 8004a86:	e013      	b.n	8004ab0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a88:	f7fe fcde 	bl	8003448 <HAL_RCC_GetPCLK2Freq>
 8004a8c:	61b8      	str	r0, [r7, #24]
        break;
 8004a8e:	e00f      	b.n	8004ab0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a90:	4b1d      	ldr	r3, [pc, #116]	; (8004b08 <UART_SetConfig+0x4c0>)
 8004a92:	61bb      	str	r3, [r7, #24]
        break;
 8004a94:	e00c      	b.n	8004ab0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a96:	f7fe fbd5 	bl	8003244 <HAL_RCC_GetSysClockFreq>
 8004a9a:	61b8      	str	r0, [r7, #24]
        break;
 8004a9c:	e008      	b.n	8004ab0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004aa2:	61bb      	str	r3, [r7, #24]
        break;
 8004aa4:	e004      	b.n	8004ab0 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	77bb      	strb	r3, [r7, #30]
        break;
 8004aae:	bf00      	nop
    }

    if (pclk != 0U)
 8004ab0:	69bb      	ldr	r3, [r7, #24]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d018      	beq.n	8004ae8 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	085a      	lsrs	r2, r3, #1
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	441a      	add	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	2b0f      	cmp	r3, #15
 8004ad0:	d908      	bls.n	8004ae4 <UART_SetConfig+0x49c>
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ad8:	d204      	bcs.n	8004ae4 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	60da      	str	r2, [r3, #12]
 8004ae2:	e001      	b.n	8004ae8 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004af4:	7fbb      	ldrb	r3, [r7, #30]
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3720      	adds	r7, #32
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop
 8004b00:	40007c00 	.word	0x40007c00
 8004b04:	40023800 	.word	0x40023800
 8004b08:	00f42400 	.word	0x00f42400

08004b0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b18:	f003 0301 	and.w	r3, r3, #1
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d00a      	beq.n	8004b36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00a      	beq.n	8004b58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	430a      	orrs	r2, r1
 8004b56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b5c:	f003 0304 	and.w	r3, r3, #4
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d00a      	beq.n	8004b7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	430a      	orrs	r2, r1
 8004b78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7e:	f003 0308 	and.w	r3, r3, #8
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00a      	beq.n	8004b9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	430a      	orrs	r2, r1
 8004b9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba0:	f003 0310 	and.w	r3, r3, #16
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d00a      	beq.n	8004bbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc2:	f003 0320 	and.w	r3, r3, #32
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d00a      	beq.n	8004be0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d01a      	beq.n	8004c22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	430a      	orrs	r2, r1
 8004c00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c0a:	d10a      	bne.n	8004c22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00a      	beq.n	8004c44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	430a      	orrs	r2, r1
 8004c42:	605a      	str	r2, [r3, #4]
  }
}
 8004c44:	bf00      	nop
 8004c46:	370c      	adds	r7, #12
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr

08004c50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b086      	sub	sp, #24
 8004c54:	af02      	add	r7, sp, #8
 8004c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c60:	f7fc f952 	bl	8000f08 <HAL_GetTick>
 8004c64:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 0308 	and.w	r3, r3, #8
 8004c70:	2b08      	cmp	r3, #8
 8004c72:	d10e      	bne.n	8004c92 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c78:	9300      	str	r3, [sp, #0]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f000 f82d 	bl	8004ce2 <UART_WaitOnFlagUntilTimeout>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d001      	beq.n	8004c92 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e023      	b.n	8004cda <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 0304 	and.w	r3, r3, #4
 8004c9c:	2b04      	cmp	r3, #4
 8004c9e:	d10e      	bne.n	8004cbe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ca0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004ca4:	9300      	str	r3, [sp, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 f817 	bl	8004ce2 <UART_WaitOnFlagUntilTimeout>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d001      	beq.n	8004cbe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e00d      	b.n	8004cda <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2220      	movs	r2, #32
 8004cc2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2220      	movs	r2, #32
 8004cc8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b084      	sub	sp, #16
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	60f8      	str	r0, [r7, #12]
 8004cea:	60b9      	str	r1, [r7, #8]
 8004cec:	603b      	str	r3, [r7, #0]
 8004cee:	4613      	mov	r3, r2
 8004cf0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cf2:	e05e      	b.n	8004db2 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cf4:	69bb      	ldr	r3, [r7, #24]
 8004cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cfa:	d05a      	beq.n	8004db2 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cfc:	f7fc f904 	bl	8000f08 <HAL_GetTick>
 8004d00:	4602      	mov	r2, r0
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	69ba      	ldr	r2, [r7, #24]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d302      	bcc.n	8004d12 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d0c:	69bb      	ldr	r3, [r7, #24]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d11b      	bne.n	8004d4a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d20:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	689a      	ldr	r2, [r3, #8]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f022 0201 	bic.w	r2, r2, #1
 8004d30:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2220      	movs	r2, #32
 8004d36:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2220      	movs	r2, #32
 8004d3c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004d46:	2303      	movs	r3, #3
 8004d48:	e043      	b.n	8004dd2 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0304 	and.w	r3, r3, #4
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d02c      	beq.n	8004db2 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	69db      	ldr	r3, [r3, #28]
 8004d5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d66:	d124      	bne.n	8004db2 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004d70:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d80:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	689a      	ldr	r2, [r3, #8]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f022 0201 	bic.w	r2, r2, #1
 8004d90:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2220      	movs	r2, #32
 8004d96:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2220      	movs	r2, #32
 8004d9c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2220      	movs	r2, #32
 8004da2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e00f      	b.n	8004dd2 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	69da      	ldr	r2, [r3, #28]
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	4013      	ands	r3, r2
 8004dbc:	68ba      	ldr	r2, [r7, #8]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	bf0c      	ite	eq
 8004dc2:	2301      	moveq	r3, #1
 8004dc4:	2300      	movne	r3, #0
 8004dc6:	b2db      	uxtb	r3, r3
 8004dc8:	461a      	mov	r2, r3
 8004dca:	79fb      	ldrb	r3, [r7, #7]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d091      	beq.n	8004cf4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3710      	adds	r7, #16
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
	...

08004ddc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004ddc:	b084      	sub	sp, #16
 8004dde:	b580      	push	{r7, lr}
 8004de0:	b084      	sub	sp, #16
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	6078      	str	r0, [r7, #4]
 8004de6:	f107 001c 	add.w	r0, r7, #28
 8004dea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d120      	bne.n	8004e36 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	68da      	ldr	r2, [r3, #12]
 8004e04:	4b20      	ldr	r3, [pc, #128]	; (8004e88 <USB_CoreInit+0xac>)
 8004e06:	4013      	ands	r3, r2
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	68db      	ldr	r3, [r3, #12]
 8004e10:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004e18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d105      	bne.n	8004e2a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 fa5a 	bl	80052e4 <USB_CoreReset>
 8004e30:	4603      	mov	r3, r0
 8004e32:	73fb      	strb	r3, [r7, #15]
 8004e34:	e010      	b.n	8004e58 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f000 fa4e 	bl	80052e4 <USB_CoreReset>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e50:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8004e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d10b      	bne.n	8004e76 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f043 0206 	orr.w	r2, r3, #6
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	f043 0220 	orr.w	r2, r3, #32
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3710      	adds	r7, #16
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e82:	b004      	add	sp, #16
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	ffbdffbf 	.word	0xffbdffbf

08004e8c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f023 0201 	bic.w	r2, r3, #1
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	370c      	adds	r7, #12
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr

08004eae <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004eae:	b580      	push	{r7, lr}
 8004eb0:	b082      	sub	sp, #8
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	6078      	str	r0, [r7, #4]
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	68db      	ldr	r3, [r3, #12]
 8004ebe:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004ec6:	78fb      	ldrb	r3, [r7, #3]
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d106      	bne.n	8004eda <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	60da      	str	r2, [r3, #12]
 8004ed8:	e00b      	b.n	8004ef2 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8004eda:	78fb      	ldrb	r3, [r7, #3]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d106      	bne.n	8004eee <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	60da      	str	r2, [r3, #12]
 8004eec:	e001      	b.n	8004ef2 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e003      	b.n	8004efa <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8004ef2:	2032      	movs	r0, #50	; 0x32
 8004ef4:	f7fc f814 	bl	8000f20 <HAL_Delay>

  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3708      	adds	r7, #8
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
	...

08004f04 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004f04:	b084      	sub	sp, #16
 8004f06:	b580      	push	{r7, lr}
 8004f08:	b086      	sub	sp, #24
 8004f0a:	af00      	add	r7, sp, #0
 8004f0c:	6078      	str	r0, [r7, #4]
 8004f0e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004f12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004f16:	2300      	movs	r3, #0
 8004f18:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004f1e:	2300      	movs	r3, #0
 8004f20:	613b      	str	r3, [r7, #16]
 8004f22:	e009      	b.n	8004f38 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004f24:	687a      	ldr	r2, [r7, #4]
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	3340      	adds	r3, #64	; 0x40
 8004f2a:	009b      	lsls	r3, r3, #2
 8004f2c:	4413      	add	r3, r2
 8004f2e:	2200      	movs	r2, #0
 8004f30:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	3301      	adds	r3, #1
 8004f36:	613b      	str	r3, [r7, #16]
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	2b0e      	cmp	r3, #14
 8004f3c:	d9f2      	bls.n	8004f24 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004f3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d11c      	bne.n	8004f7e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004f52:	f043 0302 	orr.w	r3, r3, #2
 8004f56:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f5c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	601a      	str	r2, [r3, #0]
 8004f7c:	e005      	b.n	8004f8a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f82:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004f90:	461a      	mov	r2, r3
 8004f92:	2300      	movs	r3, #0
 8004f94:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f9c:	4619      	mov	r1, r3
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	680b      	ldr	r3, [r1, #0]
 8004fa8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d10c      	bne.n	8004fca <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d104      	bne.n	8004fc0 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004fb6:	2100      	movs	r1, #0
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f000 f959 	bl	8005270 <USB_SetDevSpeed>
 8004fbe:	e018      	b.n	8004ff2 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004fc0:	2101      	movs	r1, #1
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 f954 	bl	8005270 <USB_SetDevSpeed>
 8004fc8:	e013      	b.n	8004ff2 <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8004fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fcc:	2b03      	cmp	r3, #3
 8004fce:	d10c      	bne.n	8004fea <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d104      	bne.n	8004fe0 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004fd6:	2100      	movs	r1, #0
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f000 f949 	bl	8005270 <USB_SetDevSpeed>
 8004fde:	e008      	b.n	8004ff2 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004fe0:	2101      	movs	r1, #1
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 f944 	bl	8005270 <USB_SetDevSpeed>
 8004fe8:	e003      	b.n	8004ff2 <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004fea:	2103      	movs	r1, #3
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f000 f93f 	bl	8005270 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004ff2:	2110      	movs	r1, #16
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f000 f8f3 	bl	80051e0 <USB_FlushTxFifo>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d001      	beq.n	8005004 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f000 f911 	bl	800522c <USB_FlushRxFifo>
 800500a:	4603      	mov	r3, r0
 800500c:	2b00      	cmp	r3, #0
 800500e:	d001      	beq.n	8005014 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800501a:	461a      	mov	r2, r3
 800501c:	2300      	movs	r3, #0
 800501e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005026:	461a      	mov	r2, r3
 8005028:	2300      	movs	r3, #0
 800502a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005032:	461a      	mov	r2, r3
 8005034:	2300      	movs	r3, #0
 8005036:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005038:	2300      	movs	r3, #0
 800503a:	613b      	str	r3, [r7, #16]
 800503c:	e043      	b.n	80050c6 <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800503e:	693b      	ldr	r3, [r7, #16]
 8005040:	015a      	lsls	r2, r3, #5
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	4413      	add	r3, r2
 8005046:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005050:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005054:	d118      	bne.n	8005088 <USB_DevInit+0x184>
    {
      if (i == 0U)
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d10a      	bne.n	8005072 <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	015a      	lsls	r2, r3, #5
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	4413      	add	r3, r2
 8005064:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005068:	461a      	mov	r2, r3
 800506a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800506e:	6013      	str	r3, [r2, #0]
 8005070:	e013      	b.n	800509a <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	015a      	lsls	r2, r3, #5
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	4413      	add	r3, r2
 800507a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800507e:	461a      	mov	r2, r3
 8005080:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005084:	6013      	str	r3, [r2, #0]
 8005086:	e008      	b.n	800509a <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	015a      	lsls	r2, r3, #5
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	4413      	add	r3, r2
 8005090:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005094:	461a      	mov	r2, r3
 8005096:	2300      	movs	r3, #0
 8005098:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	015a      	lsls	r2, r3, #5
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	4413      	add	r3, r2
 80050a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050a6:	461a      	mov	r2, r3
 80050a8:	2300      	movs	r3, #0
 80050aa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	015a      	lsls	r2, r3, #5
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	4413      	add	r3, r2
 80050b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050b8:	461a      	mov	r2, r3
 80050ba:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80050be:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	3301      	adds	r3, #1
 80050c4:	613b      	str	r3, [r7, #16]
 80050c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c8:	693a      	ldr	r2, [r7, #16]
 80050ca:	429a      	cmp	r2, r3
 80050cc:	d3b7      	bcc.n	800503e <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80050ce:	2300      	movs	r3, #0
 80050d0:	613b      	str	r3, [r7, #16]
 80050d2:	e043      	b.n	800515c <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	015a      	lsls	r2, r3, #5
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	4413      	add	r3, r2
 80050dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80050e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80050ea:	d118      	bne.n	800511e <USB_DevInit+0x21a>
    {
      if (i == 0U)
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d10a      	bne.n	8005108 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	015a      	lsls	r2, r3, #5
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	4413      	add	r3, r2
 80050fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050fe:	461a      	mov	r2, r3
 8005100:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005104:	6013      	str	r3, [r2, #0]
 8005106:	e013      	b.n	8005130 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	015a      	lsls	r2, r3, #5
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	4413      	add	r3, r2
 8005110:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005114:	461a      	mov	r2, r3
 8005116:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800511a:	6013      	str	r3, [r2, #0]
 800511c:	e008      	b.n	8005130 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	015a      	lsls	r2, r3, #5
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	4413      	add	r3, r2
 8005126:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800512a:	461a      	mov	r2, r3
 800512c:	2300      	movs	r3, #0
 800512e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	015a      	lsls	r2, r3, #5
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	4413      	add	r3, r2
 8005138:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800513c:	461a      	mov	r2, r3
 800513e:	2300      	movs	r3, #0
 8005140:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	015a      	lsls	r2, r3, #5
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	4413      	add	r3, r2
 800514a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800514e:	461a      	mov	r2, r3
 8005150:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005154:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	3301      	adds	r3, #1
 800515a:	613b      	str	r3, [r7, #16]
 800515c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515e:	693a      	ldr	r2, [r7, #16]
 8005160:	429a      	cmp	r2, r3
 8005162:	d3b7      	bcc.n	80050d4 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800516a:	691b      	ldr	r3, [r3, #16]
 800516c:	68fa      	ldr	r2, [r7, #12]
 800516e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005172:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005176:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005184:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005188:	2b00      	cmp	r3, #0
 800518a:	d105      	bne.n	8005198 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	699b      	ldr	r3, [r3, #24]
 8005190:	f043 0210 	orr.w	r2, r3, #16
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	699a      	ldr	r2, [r3, #24]
 800519c:	4b0e      	ldr	r3, [pc, #56]	; (80051d8 <USB_DevInit+0x2d4>)
 800519e:	4313      	orrs	r3, r2
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80051a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d005      	beq.n	80051b6 <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	699b      	ldr	r3, [r3, #24]
 80051ae:	f043 0208 	orr.w	r2, r3, #8
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80051b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d105      	bne.n	80051c8 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	699a      	ldr	r2, [r3, #24]
 80051c0:	4b06      	ldr	r3, [pc, #24]	; (80051dc <USB_DevInit+0x2d8>)
 80051c2:	4313      	orrs	r3, r2
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80051c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3718      	adds	r7, #24
 80051ce:	46bd      	mov	sp, r7
 80051d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80051d4:	b004      	add	sp, #16
 80051d6:	4770      	bx	lr
 80051d8:	803c3800 	.word	0x803c3800
 80051dc:	40000004 	.word	0x40000004

080051e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b085      	sub	sp, #20
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
 80051e8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80051ea:	2300      	movs	r3, #0
 80051ec:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	019b      	lsls	r3, r3, #6
 80051f2:	f043 0220 	orr.w	r2, r3, #32
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	3301      	adds	r3, #1
 80051fe:	60fb      	str	r3, [r7, #12]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	4a09      	ldr	r2, [pc, #36]	; (8005228 <USB_FlushTxFifo+0x48>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d901      	bls.n	800520c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e006      	b.n	800521a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	691b      	ldr	r3, [r3, #16]
 8005210:	f003 0320 	and.w	r3, r3, #32
 8005214:	2b20      	cmp	r3, #32
 8005216:	d0f0      	beq.n	80051fa <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005218:	2300      	movs	r3, #0
}
 800521a:	4618      	mov	r0, r3
 800521c:	3714      	adds	r7, #20
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr
 8005226:	bf00      	nop
 8005228:	00030d40 	.word	0x00030d40

0800522c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800522c:	b480      	push	{r7}
 800522e:	b085      	sub	sp, #20
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005234:	2300      	movs	r3, #0
 8005236:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2210      	movs	r2, #16
 800523c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	3301      	adds	r3, #1
 8005242:	60fb      	str	r3, [r7, #12]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	4a09      	ldr	r2, [pc, #36]	; (800526c <USB_FlushRxFifo+0x40>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d901      	bls.n	8005250 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800524c:	2303      	movs	r3, #3
 800524e:	e006      	b.n	800525e <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	691b      	ldr	r3, [r3, #16]
 8005254:	f003 0310 	and.w	r3, r3, #16
 8005258:	2b10      	cmp	r3, #16
 800525a:	d0f0      	beq.n	800523e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800525c:	2300      	movs	r3, #0
}
 800525e:	4618      	mov	r0, r3
 8005260:	3714      	adds	r7, #20
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr
 800526a:	bf00      	nop
 800526c:	00030d40 	.word	0x00030d40

08005270 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	460b      	mov	r3, r1
 800527a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	78fb      	ldrb	r3, [r7, #3]
 800528a:	68f9      	ldr	r1, [r7, #12]
 800528c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005290:	4313      	orrs	r3, r2
 8005292:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005294:	2300      	movs	r3, #0
}
 8005296:	4618      	mov	r0, r3
 8005298:	3714      	adds	r7, #20
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr

080052a2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80052a2:	b480      	push	{r7}
 80052a4:	b085      	sub	sp, #20
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68fa      	ldr	r2, [r7, #12]
 80052b8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80052bc:	f023 0303 	bic.w	r3, r3, #3
 80052c0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80052d0:	f043 0302 	orr.w	r3, r3, #2
 80052d4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80052d6:	2300      	movs	r3, #0
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3714      	adds	r7, #20
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr

080052e4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b085      	sub	sp, #20
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80052ec:	2300      	movs	r3, #0
 80052ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	3301      	adds	r3, #1
 80052f4:	60fb      	str	r3, [r7, #12]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	4a13      	ldr	r2, [pc, #76]	; (8005348 <USB_CoreReset+0x64>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d901      	bls.n	8005302 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e01b      	b.n	800533a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	2b00      	cmp	r3, #0
 8005308:	daf2      	bge.n	80052f0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800530a:	2300      	movs	r3, #0
 800530c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	f043 0201 	orr.w	r2, r3, #1
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	3301      	adds	r3, #1
 800531e:	60fb      	str	r3, [r7, #12]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	4a09      	ldr	r2, [pc, #36]	; (8005348 <USB_CoreReset+0x64>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d901      	bls.n	800532c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005328:	2303      	movs	r3, #3
 800532a:	e006      	b.n	800533a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	691b      	ldr	r3, [r3, #16]
 8005330:	f003 0301 	and.w	r3, r3, #1
 8005334:	2b01      	cmp	r3, #1
 8005336:	d0f0      	beq.n	800531a <USB_CoreReset+0x36>

  return HAL_OK;
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	3714      	adds	r7, #20
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	00030d40 	.word	0x00030d40

0800534c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8005352:	4ba0      	ldr	r3, [pc, #640]	; (80055d4 <MX_LWIP_Init+0x288>)
 8005354:	22c0      	movs	r2, #192	; 0xc0
 8005356:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8005358:	4b9e      	ldr	r3, [pc, #632]	; (80055d4 <MX_LWIP_Init+0x288>)
 800535a:	22a8      	movs	r2, #168	; 0xa8
 800535c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800535e:	4b9d      	ldr	r3, [pc, #628]	; (80055d4 <MX_LWIP_Init+0x288>)
 8005360:	2201      	movs	r2, #1
 8005362:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 192;
 8005364:	4b9b      	ldr	r3, [pc, #620]	; (80055d4 <MX_LWIP_Init+0x288>)
 8005366:	22c0      	movs	r2, #192	; 0xc0
 8005368:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 225;
 800536a:	4b9b      	ldr	r3, [pc, #620]	; (80055d8 <MX_LWIP_Init+0x28c>)
 800536c:	22e1      	movs	r2, #225	; 0xe1
 800536e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 225;
 8005370:	4b99      	ldr	r3, [pc, #612]	; (80055d8 <MX_LWIP_Init+0x28c>)
 8005372:	22e1      	movs	r2, #225	; 0xe1
 8005374:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 225;
 8005376:	4b98      	ldr	r3, [pc, #608]	; (80055d8 <MX_LWIP_Init+0x28c>)
 8005378:	22e1      	movs	r2, #225	; 0xe1
 800537a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800537c:	4b96      	ldr	r3, [pc, #600]	; (80055d8 <MX_LWIP_Init+0x28c>)
 800537e:	2200      	movs	r2, #0
 8005380:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 8005382:	4b96      	ldr	r3, [pc, #600]	; (80055dc <MX_LWIP_Init+0x290>)
 8005384:	2200      	movs	r2, #0
 8005386:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 8005388:	4b94      	ldr	r3, [pc, #592]	; (80055dc <MX_LWIP_Init+0x290>)
 800538a:	2200      	movs	r2, #0
 800538c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800538e:	4b93      	ldr	r3, [pc, #588]	; (80055dc <MX_LWIP_Init+0x290>)
 8005390:	2200      	movs	r2, #0
 8005392:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 8005394:	4b91      	ldr	r3, [pc, #580]	; (80055dc <MX_LWIP_Init+0x290>)
 8005396:	2200      	movs	r2, #0
 8005398:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800539a:	2100      	movs	r1, #0
 800539c:	2000      	movs	r0, #0
 800539e:	f004 fddd 	bl	8009f5c <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80053a2:	4b8c      	ldr	r3, [pc, #560]	; (80055d4 <MX_LWIP_Init+0x288>)
 80053a4:	781b      	ldrb	r3, [r3, #0]
 80053a6:	061a      	lsls	r2, r3, #24
 80053a8:	4b8a      	ldr	r3, [pc, #552]	; (80055d4 <MX_LWIP_Init+0x288>)
 80053aa:	785b      	ldrb	r3, [r3, #1]
 80053ac:	041b      	lsls	r3, r3, #16
 80053ae:	431a      	orrs	r2, r3
 80053b0:	4b88      	ldr	r3, [pc, #544]	; (80055d4 <MX_LWIP_Init+0x288>)
 80053b2:	789b      	ldrb	r3, [r3, #2]
 80053b4:	021b      	lsls	r3, r3, #8
 80053b6:	4313      	orrs	r3, r2
 80053b8:	4a86      	ldr	r2, [pc, #536]	; (80055d4 <MX_LWIP_Init+0x288>)
 80053ba:	78d2      	ldrb	r2, [r2, #3]
 80053bc:	4313      	orrs	r3, r2
 80053be:	061a      	lsls	r2, r3, #24
 80053c0:	4b84      	ldr	r3, [pc, #528]	; (80055d4 <MX_LWIP_Init+0x288>)
 80053c2:	781b      	ldrb	r3, [r3, #0]
 80053c4:	0619      	lsls	r1, r3, #24
 80053c6:	4b83      	ldr	r3, [pc, #524]	; (80055d4 <MX_LWIP_Init+0x288>)
 80053c8:	785b      	ldrb	r3, [r3, #1]
 80053ca:	041b      	lsls	r3, r3, #16
 80053cc:	4319      	orrs	r1, r3
 80053ce:	4b81      	ldr	r3, [pc, #516]	; (80055d4 <MX_LWIP_Init+0x288>)
 80053d0:	789b      	ldrb	r3, [r3, #2]
 80053d2:	021b      	lsls	r3, r3, #8
 80053d4:	430b      	orrs	r3, r1
 80053d6:	497f      	ldr	r1, [pc, #508]	; (80055d4 <MX_LWIP_Init+0x288>)
 80053d8:	78c9      	ldrb	r1, [r1, #3]
 80053da:	430b      	orrs	r3, r1
 80053dc:	021b      	lsls	r3, r3, #8
 80053de:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80053e2:	431a      	orrs	r2, r3
 80053e4:	4b7b      	ldr	r3, [pc, #492]	; (80055d4 <MX_LWIP_Init+0x288>)
 80053e6:	781b      	ldrb	r3, [r3, #0]
 80053e8:	0619      	lsls	r1, r3, #24
 80053ea:	4b7a      	ldr	r3, [pc, #488]	; (80055d4 <MX_LWIP_Init+0x288>)
 80053ec:	785b      	ldrb	r3, [r3, #1]
 80053ee:	041b      	lsls	r3, r3, #16
 80053f0:	4319      	orrs	r1, r3
 80053f2:	4b78      	ldr	r3, [pc, #480]	; (80055d4 <MX_LWIP_Init+0x288>)
 80053f4:	789b      	ldrb	r3, [r3, #2]
 80053f6:	021b      	lsls	r3, r3, #8
 80053f8:	430b      	orrs	r3, r1
 80053fa:	4976      	ldr	r1, [pc, #472]	; (80055d4 <MX_LWIP_Init+0x288>)
 80053fc:	78c9      	ldrb	r1, [r1, #3]
 80053fe:	430b      	orrs	r3, r1
 8005400:	0a1b      	lsrs	r3, r3, #8
 8005402:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005406:	431a      	orrs	r2, r3
 8005408:	4b72      	ldr	r3, [pc, #456]	; (80055d4 <MX_LWIP_Init+0x288>)
 800540a:	781b      	ldrb	r3, [r3, #0]
 800540c:	0619      	lsls	r1, r3, #24
 800540e:	4b71      	ldr	r3, [pc, #452]	; (80055d4 <MX_LWIP_Init+0x288>)
 8005410:	785b      	ldrb	r3, [r3, #1]
 8005412:	041b      	lsls	r3, r3, #16
 8005414:	4319      	orrs	r1, r3
 8005416:	4b6f      	ldr	r3, [pc, #444]	; (80055d4 <MX_LWIP_Init+0x288>)
 8005418:	789b      	ldrb	r3, [r3, #2]
 800541a:	021b      	lsls	r3, r3, #8
 800541c:	430b      	orrs	r3, r1
 800541e:	496d      	ldr	r1, [pc, #436]	; (80055d4 <MX_LWIP_Init+0x288>)
 8005420:	78c9      	ldrb	r1, [r1, #3]
 8005422:	430b      	orrs	r3, r1
 8005424:	0e1b      	lsrs	r3, r3, #24
 8005426:	4313      	orrs	r3, r2
 8005428:	4a6d      	ldr	r2, [pc, #436]	; (80055e0 <MX_LWIP_Init+0x294>)
 800542a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800542c:	4b6a      	ldr	r3, [pc, #424]	; (80055d8 <MX_LWIP_Init+0x28c>)
 800542e:	781b      	ldrb	r3, [r3, #0]
 8005430:	061a      	lsls	r2, r3, #24
 8005432:	4b69      	ldr	r3, [pc, #420]	; (80055d8 <MX_LWIP_Init+0x28c>)
 8005434:	785b      	ldrb	r3, [r3, #1]
 8005436:	041b      	lsls	r3, r3, #16
 8005438:	431a      	orrs	r2, r3
 800543a:	4b67      	ldr	r3, [pc, #412]	; (80055d8 <MX_LWIP_Init+0x28c>)
 800543c:	789b      	ldrb	r3, [r3, #2]
 800543e:	021b      	lsls	r3, r3, #8
 8005440:	4313      	orrs	r3, r2
 8005442:	4a65      	ldr	r2, [pc, #404]	; (80055d8 <MX_LWIP_Init+0x28c>)
 8005444:	78d2      	ldrb	r2, [r2, #3]
 8005446:	4313      	orrs	r3, r2
 8005448:	061a      	lsls	r2, r3, #24
 800544a:	4b63      	ldr	r3, [pc, #396]	; (80055d8 <MX_LWIP_Init+0x28c>)
 800544c:	781b      	ldrb	r3, [r3, #0]
 800544e:	0619      	lsls	r1, r3, #24
 8005450:	4b61      	ldr	r3, [pc, #388]	; (80055d8 <MX_LWIP_Init+0x28c>)
 8005452:	785b      	ldrb	r3, [r3, #1]
 8005454:	041b      	lsls	r3, r3, #16
 8005456:	4319      	orrs	r1, r3
 8005458:	4b5f      	ldr	r3, [pc, #380]	; (80055d8 <MX_LWIP_Init+0x28c>)
 800545a:	789b      	ldrb	r3, [r3, #2]
 800545c:	021b      	lsls	r3, r3, #8
 800545e:	430b      	orrs	r3, r1
 8005460:	495d      	ldr	r1, [pc, #372]	; (80055d8 <MX_LWIP_Init+0x28c>)
 8005462:	78c9      	ldrb	r1, [r1, #3]
 8005464:	430b      	orrs	r3, r1
 8005466:	021b      	lsls	r3, r3, #8
 8005468:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800546c:	431a      	orrs	r2, r3
 800546e:	4b5a      	ldr	r3, [pc, #360]	; (80055d8 <MX_LWIP_Init+0x28c>)
 8005470:	781b      	ldrb	r3, [r3, #0]
 8005472:	0619      	lsls	r1, r3, #24
 8005474:	4b58      	ldr	r3, [pc, #352]	; (80055d8 <MX_LWIP_Init+0x28c>)
 8005476:	785b      	ldrb	r3, [r3, #1]
 8005478:	041b      	lsls	r3, r3, #16
 800547a:	4319      	orrs	r1, r3
 800547c:	4b56      	ldr	r3, [pc, #344]	; (80055d8 <MX_LWIP_Init+0x28c>)
 800547e:	789b      	ldrb	r3, [r3, #2]
 8005480:	021b      	lsls	r3, r3, #8
 8005482:	430b      	orrs	r3, r1
 8005484:	4954      	ldr	r1, [pc, #336]	; (80055d8 <MX_LWIP_Init+0x28c>)
 8005486:	78c9      	ldrb	r1, [r1, #3]
 8005488:	430b      	orrs	r3, r1
 800548a:	0a1b      	lsrs	r3, r3, #8
 800548c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005490:	431a      	orrs	r2, r3
 8005492:	4b51      	ldr	r3, [pc, #324]	; (80055d8 <MX_LWIP_Init+0x28c>)
 8005494:	781b      	ldrb	r3, [r3, #0]
 8005496:	0619      	lsls	r1, r3, #24
 8005498:	4b4f      	ldr	r3, [pc, #316]	; (80055d8 <MX_LWIP_Init+0x28c>)
 800549a:	785b      	ldrb	r3, [r3, #1]
 800549c:	041b      	lsls	r3, r3, #16
 800549e:	4319      	orrs	r1, r3
 80054a0:	4b4d      	ldr	r3, [pc, #308]	; (80055d8 <MX_LWIP_Init+0x28c>)
 80054a2:	789b      	ldrb	r3, [r3, #2]
 80054a4:	021b      	lsls	r3, r3, #8
 80054a6:	430b      	orrs	r3, r1
 80054a8:	494b      	ldr	r1, [pc, #300]	; (80055d8 <MX_LWIP_Init+0x28c>)
 80054aa:	78c9      	ldrb	r1, [r1, #3]
 80054ac:	430b      	orrs	r3, r1
 80054ae:	0e1b      	lsrs	r3, r3, #24
 80054b0:	4313      	orrs	r3, r2
 80054b2:	4a4c      	ldr	r2, [pc, #304]	; (80055e4 <MX_LWIP_Init+0x298>)
 80054b4:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 80054b6:	4b49      	ldr	r3, [pc, #292]	; (80055dc <MX_LWIP_Init+0x290>)
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	061a      	lsls	r2, r3, #24
 80054bc:	4b47      	ldr	r3, [pc, #284]	; (80055dc <MX_LWIP_Init+0x290>)
 80054be:	785b      	ldrb	r3, [r3, #1]
 80054c0:	041b      	lsls	r3, r3, #16
 80054c2:	431a      	orrs	r2, r3
 80054c4:	4b45      	ldr	r3, [pc, #276]	; (80055dc <MX_LWIP_Init+0x290>)
 80054c6:	789b      	ldrb	r3, [r3, #2]
 80054c8:	021b      	lsls	r3, r3, #8
 80054ca:	4313      	orrs	r3, r2
 80054cc:	4a43      	ldr	r2, [pc, #268]	; (80055dc <MX_LWIP_Init+0x290>)
 80054ce:	78d2      	ldrb	r2, [r2, #3]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	061a      	lsls	r2, r3, #24
 80054d4:	4b41      	ldr	r3, [pc, #260]	; (80055dc <MX_LWIP_Init+0x290>)
 80054d6:	781b      	ldrb	r3, [r3, #0]
 80054d8:	0619      	lsls	r1, r3, #24
 80054da:	4b40      	ldr	r3, [pc, #256]	; (80055dc <MX_LWIP_Init+0x290>)
 80054dc:	785b      	ldrb	r3, [r3, #1]
 80054de:	041b      	lsls	r3, r3, #16
 80054e0:	4319      	orrs	r1, r3
 80054e2:	4b3e      	ldr	r3, [pc, #248]	; (80055dc <MX_LWIP_Init+0x290>)
 80054e4:	789b      	ldrb	r3, [r3, #2]
 80054e6:	021b      	lsls	r3, r3, #8
 80054e8:	430b      	orrs	r3, r1
 80054ea:	493c      	ldr	r1, [pc, #240]	; (80055dc <MX_LWIP_Init+0x290>)
 80054ec:	78c9      	ldrb	r1, [r1, #3]
 80054ee:	430b      	orrs	r3, r1
 80054f0:	021b      	lsls	r3, r3, #8
 80054f2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80054f6:	431a      	orrs	r2, r3
 80054f8:	4b38      	ldr	r3, [pc, #224]	; (80055dc <MX_LWIP_Init+0x290>)
 80054fa:	781b      	ldrb	r3, [r3, #0]
 80054fc:	0619      	lsls	r1, r3, #24
 80054fe:	4b37      	ldr	r3, [pc, #220]	; (80055dc <MX_LWIP_Init+0x290>)
 8005500:	785b      	ldrb	r3, [r3, #1]
 8005502:	041b      	lsls	r3, r3, #16
 8005504:	4319      	orrs	r1, r3
 8005506:	4b35      	ldr	r3, [pc, #212]	; (80055dc <MX_LWIP_Init+0x290>)
 8005508:	789b      	ldrb	r3, [r3, #2]
 800550a:	021b      	lsls	r3, r3, #8
 800550c:	430b      	orrs	r3, r1
 800550e:	4933      	ldr	r1, [pc, #204]	; (80055dc <MX_LWIP_Init+0x290>)
 8005510:	78c9      	ldrb	r1, [r1, #3]
 8005512:	430b      	orrs	r3, r1
 8005514:	0a1b      	lsrs	r3, r3, #8
 8005516:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800551a:	431a      	orrs	r2, r3
 800551c:	4b2f      	ldr	r3, [pc, #188]	; (80055dc <MX_LWIP_Init+0x290>)
 800551e:	781b      	ldrb	r3, [r3, #0]
 8005520:	0619      	lsls	r1, r3, #24
 8005522:	4b2e      	ldr	r3, [pc, #184]	; (80055dc <MX_LWIP_Init+0x290>)
 8005524:	785b      	ldrb	r3, [r3, #1]
 8005526:	041b      	lsls	r3, r3, #16
 8005528:	4319      	orrs	r1, r3
 800552a:	4b2c      	ldr	r3, [pc, #176]	; (80055dc <MX_LWIP_Init+0x290>)
 800552c:	789b      	ldrb	r3, [r3, #2]
 800552e:	021b      	lsls	r3, r3, #8
 8005530:	430b      	orrs	r3, r1
 8005532:	492a      	ldr	r1, [pc, #168]	; (80055dc <MX_LWIP_Init+0x290>)
 8005534:	78c9      	ldrb	r1, [r1, #3]
 8005536:	430b      	orrs	r3, r1
 8005538:	0e1b      	lsrs	r3, r3, #24
 800553a:	4313      	orrs	r3, r2
 800553c:	4a2a      	ldr	r2, [pc, #168]	; (80055e8 <MX_LWIP_Init+0x29c>)
 800553e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8005540:	4b2a      	ldr	r3, [pc, #168]	; (80055ec <MX_LWIP_Init+0x2a0>)
 8005542:	9302      	str	r3, [sp, #8]
 8005544:	4b2a      	ldr	r3, [pc, #168]	; (80055f0 <MX_LWIP_Init+0x2a4>)
 8005546:	9301      	str	r3, [sp, #4]
 8005548:	2300      	movs	r3, #0
 800554a:	9300      	str	r3, [sp, #0]
 800554c:	4b26      	ldr	r3, [pc, #152]	; (80055e8 <MX_LWIP_Init+0x29c>)
 800554e:	4a25      	ldr	r2, [pc, #148]	; (80055e4 <MX_LWIP_Init+0x298>)
 8005550:	4923      	ldr	r1, [pc, #140]	; (80055e0 <MX_LWIP_Init+0x294>)
 8005552:	4828      	ldr	r0, [pc, #160]	; (80055f4 <MX_LWIP_Init+0x2a8>)
 8005554:	f005 fa86 	bl	800aa64 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8005558:	4826      	ldr	r0, [pc, #152]	; (80055f4 <MX_LWIP_Init+0x2a8>)
 800555a:	f005 fc35 	bl	800adc8 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800555e:	4b25      	ldr	r3, [pc, #148]	; (80055f4 <MX_LWIP_Init+0x2a8>)
 8005560:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005564:	089b      	lsrs	r3, r3, #2
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	b2db      	uxtb	r3, r3
 800556c:	2b00      	cmp	r3, #0
 800556e:	d003      	beq.n	8005578 <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8005570:	4820      	ldr	r0, [pc, #128]	; (80055f4 <MX_LWIP_Init+0x2a8>)
 8005572:	f005 fc39 	bl	800ade8 <netif_set_up>
 8005576:	e002      	b.n	800557e <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 8005578:	481e      	ldr	r0, [pc, #120]	; (80055f4 <MX_LWIP_Init+0x2a8>)
 800557a:	f005 fca1 	bl	800aec0 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800557e:	491e      	ldr	r1, [pc, #120]	; (80055f8 <MX_LWIP_Init+0x2ac>)
 8005580:	481c      	ldr	r0, [pc, #112]	; (80055f4 <MX_LWIP_Init+0x2a8>)
 8005582:	f005 fd33 	bl	800afec <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  Netif_LinkSemaphore = osSemaphoreNew(1, 1, NULL);
 8005586:	2200      	movs	r2, #0
 8005588:	2101      	movs	r1, #1
 800558a:	2001      	movs	r0, #1
 800558c:	f000 ff14 	bl	80063b8 <osSemaphoreNew>
 8005590:	4603      	mov	r3, r0
 8005592:	4a1a      	ldr	r2, [pc, #104]	; (80055fc <MX_LWIP_Init+0x2b0>)
 8005594:	6013      	str	r3, [r2, #0]

  link_arg.netif = &gnetif;
 8005596:	4b1a      	ldr	r3, [pc, #104]	; (8005600 <MX_LWIP_Init+0x2b4>)
 8005598:	4a16      	ldr	r2, [pc, #88]	; (80055f4 <MX_LWIP_Init+0x2a8>)
 800559a:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 800559c:	4b17      	ldr	r3, [pc, #92]	; (80055fc <MX_LWIP_Init+0x2b0>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a17      	ldr	r2, [pc, #92]	; (8005600 <MX_LWIP_Init+0x2b4>)
 80055a2:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 80055a4:	2224      	movs	r2, #36	; 0x24
 80055a6:	2100      	movs	r1, #0
 80055a8:	4816      	ldr	r0, [pc, #88]	; (8005604 <MX_LWIP_Init+0x2b8>)
 80055aa:	f00e fc77 	bl	8013e9c <memset>
  attributes.name = "LinkThr";
 80055ae:	4b15      	ldr	r3, [pc, #84]	; (8005604 <MX_LWIP_Init+0x2b8>)
 80055b0:	4a15      	ldr	r2, [pc, #84]	; (8005608 <MX_LWIP_Init+0x2bc>)
 80055b2:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 80055b4:	4b13      	ldr	r3, [pc, #76]	; (8005604 <MX_LWIP_Init+0x2b8>)
 80055b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80055ba:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 80055bc:	4b11      	ldr	r3, [pc, #68]	; (8005604 <MX_LWIP_Init+0x2b8>)
 80055be:	2210      	movs	r2, #16
 80055c0:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernetif_set_link, &link_arg, &attributes);
 80055c2:	4a10      	ldr	r2, [pc, #64]	; (8005604 <MX_LWIP_Init+0x2b8>)
 80055c4:	490e      	ldr	r1, [pc, #56]	; (8005600 <MX_LWIP_Init+0x2b4>)
 80055c6:	4811      	ldr	r0, [pc, #68]	; (800560c <MX_LWIP_Init+0x2c0>)
 80055c8:	f000 fcda 	bl	8005f80 <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 80055cc:	bf00      	nop
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}
 80055d2:	bf00      	nop
 80055d4:	200050a4 	.word	0x200050a4
 80055d8:	200050a0 	.word	0x200050a0
 80055dc:	20005040 	.word	0x20005040
 80055e0:	2000509c 	.word	0x2000509c
 80055e4:	200050a8 	.word	0x200050a8
 80055e8:	200050ac 	.word	0x200050ac
 80055ec:	08009e99 	.word	0x08009e99
 80055f0:	08005c5d 	.word	0x08005c5d
 80055f4:	20005068 	.word	0x20005068
 80055f8:	08005d41 	.word	0x08005d41
 80055fc:	200000a0 	.word	0x200000a0
 8005600:	20005038 	.word	0x20005038
 8005604:	20005044 	.word	0x20005044
 8005608:	080150cc 	.word	0x080150cc
 800560c:	08005cc9 	.word	0x08005cc9

08005610 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b08e      	sub	sp, #56	; 0x38
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005618:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800561c:	2200      	movs	r2, #0
 800561e:	601a      	str	r2, [r3, #0]
 8005620:	605a      	str	r2, [r3, #4]
 8005622:	609a      	str	r2, [r3, #8]
 8005624:	60da      	str	r2, [r3, #12]
 8005626:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a52      	ldr	r2, [pc, #328]	; (8005778 <HAL_ETH_MspInit+0x168>)
 800562e:	4293      	cmp	r3, r2
 8005630:	f040 809e 	bne.w	8005770 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8005634:	4b51      	ldr	r3, [pc, #324]	; (800577c <HAL_ETH_MspInit+0x16c>)
 8005636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005638:	4a50      	ldr	r2, [pc, #320]	; (800577c <HAL_ETH_MspInit+0x16c>)
 800563a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800563e:	6313      	str	r3, [r2, #48]	; 0x30
 8005640:	4b4e      	ldr	r3, [pc, #312]	; (800577c <HAL_ETH_MspInit+0x16c>)
 8005642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005644:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005648:	623b      	str	r3, [r7, #32]
 800564a:	6a3b      	ldr	r3, [r7, #32]
 800564c:	4b4b      	ldr	r3, [pc, #300]	; (800577c <HAL_ETH_MspInit+0x16c>)
 800564e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005650:	4a4a      	ldr	r2, [pc, #296]	; (800577c <HAL_ETH_MspInit+0x16c>)
 8005652:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005656:	6313      	str	r3, [r2, #48]	; 0x30
 8005658:	4b48      	ldr	r3, [pc, #288]	; (800577c <HAL_ETH_MspInit+0x16c>)
 800565a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800565c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005660:	61fb      	str	r3, [r7, #28]
 8005662:	69fb      	ldr	r3, [r7, #28]
 8005664:	4b45      	ldr	r3, [pc, #276]	; (800577c <HAL_ETH_MspInit+0x16c>)
 8005666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005668:	4a44      	ldr	r2, [pc, #272]	; (800577c <HAL_ETH_MspInit+0x16c>)
 800566a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800566e:	6313      	str	r3, [r2, #48]	; 0x30
 8005670:	4b42      	ldr	r3, [pc, #264]	; (800577c <HAL_ETH_MspInit+0x16c>)
 8005672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005674:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005678:	61bb      	str	r3, [r7, #24]
 800567a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800567c:	4b3f      	ldr	r3, [pc, #252]	; (800577c <HAL_ETH_MspInit+0x16c>)
 800567e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005680:	4a3e      	ldr	r2, [pc, #248]	; (800577c <HAL_ETH_MspInit+0x16c>)
 8005682:	f043 0304 	orr.w	r3, r3, #4
 8005686:	6313      	str	r3, [r2, #48]	; 0x30
 8005688:	4b3c      	ldr	r3, [pc, #240]	; (800577c <HAL_ETH_MspInit+0x16c>)
 800568a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800568c:	f003 0304 	and.w	r3, r3, #4
 8005690:	617b      	str	r3, [r7, #20]
 8005692:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005694:	4b39      	ldr	r3, [pc, #228]	; (800577c <HAL_ETH_MspInit+0x16c>)
 8005696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005698:	4a38      	ldr	r2, [pc, #224]	; (800577c <HAL_ETH_MspInit+0x16c>)
 800569a:	f043 0301 	orr.w	r3, r3, #1
 800569e:	6313      	str	r3, [r2, #48]	; 0x30
 80056a0:	4b36      	ldr	r3, [pc, #216]	; (800577c <HAL_ETH_MspInit+0x16c>)
 80056a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	613b      	str	r3, [r7, #16]
 80056aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056ac:	4b33      	ldr	r3, [pc, #204]	; (800577c <HAL_ETH_MspInit+0x16c>)
 80056ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b0:	4a32      	ldr	r2, [pc, #200]	; (800577c <HAL_ETH_MspInit+0x16c>)
 80056b2:	f043 0302 	orr.w	r3, r3, #2
 80056b6:	6313      	str	r3, [r2, #48]	; 0x30
 80056b8:	4b30      	ldr	r3, [pc, #192]	; (800577c <HAL_ETH_MspInit+0x16c>)
 80056ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056bc:	f003 0302 	and.w	r3, r3, #2
 80056c0:	60fb      	str	r3, [r7, #12]
 80056c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80056c4:	4b2d      	ldr	r3, [pc, #180]	; (800577c <HAL_ETH_MspInit+0x16c>)
 80056c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c8:	4a2c      	ldr	r2, [pc, #176]	; (800577c <HAL_ETH_MspInit+0x16c>)
 80056ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056ce:	6313      	str	r3, [r2, #48]	; 0x30
 80056d0:	4b2a      	ldr	r3, [pc, #168]	; (800577c <HAL_ETH_MspInit+0x16c>)
 80056d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056d8:	60bb      	str	r3, [r7, #8]
 80056da:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80056dc:	2332      	movs	r3, #50	; 0x32
 80056de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056e0:	2302      	movs	r3, #2
 80056e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056e4:	2300      	movs	r3, #0
 80056e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056e8:	2303      	movs	r3, #3
 80056ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80056ec:	230b      	movs	r3, #11
 80056ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80056f4:	4619      	mov	r1, r3
 80056f6:	4822      	ldr	r0, [pc, #136]	; (8005780 <HAL_ETH_MspInit+0x170>)
 80056f8:	f7fc fe9c 	bl	8002434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80056fc:	2386      	movs	r3, #134	; 0x86
 80056fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005700:	2302      	movs	r3, #2
 8005702:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005704:	2300      	movs	r3, #0
 8005706:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005708:	2303      	movs	r3, #3
 800570a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800570c:	230b      	movs	r3, #11
 800570e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005710:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005714:	4619      	mov	r1, r3
 8005716:	481b      	ldr	r0, [pc, #108]	; (8005784 <HAL_ETH_MspInit+0x174>)
 8005718:	f7fc fe8c 	bl	8002434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800571c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005720:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005722:	2302      	movs	r3, #2
 8005724:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005726:	2300      	movs	r3, #0
 8005728:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800572a:	2303      	movs	r3, #3
 800572c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800572e:	230b      	movs	r3, #11
 8005730:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8005732:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005736:	4619      	mov	r1, r3
 8005738:	4813      	ldr	r0, [pc, #76]	; (8005788 <HAL_ETH_MspInit+0x178>)
 800573a:	f7fc fe7b 	bl	8002434 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800573e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8005742:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005744:	2302      	movs	r3, #2
 8005746:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005748:	2300      	movs	r3, #0
 800574a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800574c:	2303      	movs	r3, #3
 800574e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005750:	230b      	movs	r3, #11
 8005752:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005754:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005758:	4619      	mov	r1, r3
 800575a:	480c      	ldr	r0, [pc, #48]	; (800578c <HAL_ETH_MspInit+0x17c>)
 800575c:	f7fc fe6a 	bl	8002434 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8005760:	2200      	movs	r2, #0
 8005762:	2105      	movs	r1, #5
 8005764:	203d      	movs	r0, #61	; 0x3d
 8005766:	f7fb fcb7 	bl	80010d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800576a:	203d      	movs	r0, #61	; 0x3d
 800576c:	f7fb fcd0 	bl	8001110 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8005770:	bf00      	nop
 8005772:	3738      	adds	r7, #56	; 0x38
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}
 8005778:	40028000 	.word	0x40028000
 800577c:	40023800 	.word	0x40023800
 8005780:	40020800 	.word	0x40020800
 8005784:	40020000 	.word	0x40020000
 8005788:	40020400 	.word	0x40020400
 800578c:	40021800 	.word	0x40021800

08005790 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b082      	sub	sp, #8
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 8005798:	4b04      	ldr	r3, [pc, #16]	; (80057ac <HAL_ETH_RxCpltCallback+0x1c>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4618      	mov	r0, r3
 800579e:	f000 ff0d 	bl	80065bc <osSemaphoreRelease>
}
 80057a2:	bf00      	nop
 80057a4:	3708      	adds	r7, #8
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	200000a4 	.word	0x200000a4

080057b0 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b090      	sub	sp, #64	; 0x40
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 80057b8:	2300      	movs	r3, #0
 80057ba:	63bb      	str	r3, [r7, #56]	; 0x38
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 80057bc:	4b5d      	ldr	r3, [pc, #372]	; (8005934 <low_level_init+0x184>)
 80057be:	4a5e      	ldr	r2, [pc, #376]	; (8005938 <low_level_init+0x188>)
 80057c0:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 80057c2:	4b5c      	ldr	r3, [pc, #368]	; (8005934 <low_level_init+0x184>)
 80057c4:	2201      	movs	r2, #1
 80057c6:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 80057c8:	4b5a      	ldr	r3, [pc, #360]	; (8005934 <low_level_init+0x184>)
 80057ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80057ce:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80057d0:	4b58      	ldr	r3, [pc, #352]	; (8005934 <low_level_init+0x184>)
 80057d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80057d6:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 80057d8:	4b56      	ldr	r3, [pc, #344]	; (8005934 <low_level_init+0x184>)
 80057da:	2200      	movs	r2, #0
 80057dc:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 80057de:	2300      	movs	r3, #0
 80057e0:	733b      	strb	r3, [r7, #12]
  MACAddr[1] = 0x80;
 80057e2:	2380      	movs	r3, #128	; 0x80
 80057e4:	737b      	strb	r3, [r7, #13]
  MACAddr[2] = 0xE1;
 80057e6:	23e1      	movs	r3, #225	; 0xe1
 80057e8:	73bb      	strb	r3, [r7, #14]
  MACAddr[3] = 0x00;
 80057ea:	2300      	movs	r3, #0
 80057ec:	73fb      	strb	r3, [r7, #15]
  MACAddr[4] = 0x00;
 80057ee:	2300      	movs	r3, #0
 80057f0:	743b      	strb	r3, [r7, #16]
  MACAddr[5] = 0x00;
 80057f2:	2300      	movs	r3, #0
 80057f4:	747b      	strb	r3, [r7, #17]
  heth.Init.MACAddr = &MACAddr[0];
 80057f6:	4a4f      	ldr	r2, [pc, #316]	; (8005934 <low_level_init+0x184>)
 80057f8:	f107 030c 	add.w	r3, r7, #12
 80057fc:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 80057fe:	4b4d      	ldr	r3, [pc, #308]	; (8005934 <low_level_init+0x184>)
 8005800:	2201      	movs	r2, #1
 8005802:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8005804:	4b4b      	ldr	r3, [pc, #300]	; (8005934 <low_level_init+0x184>)
 8005806:	2200      	movs	r2, #0
 8005808:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800580a:	4b4a      	ldr	r3, [pc, #296]	; (8005934 <low_level_init+0x184>)
 800580c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005810:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8005812:	4848      	ldr	r0, [pc, #288]	; (8005934 <low_level_init+0x184>)
 8005814:	f7fb fc8a 	bl	800112c <HAL_ETH_Init>
 8005818:	4603      	mov	r3, r0
 800581a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 800581e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005822:	2b00      	cmp	r3, #0
 8005824:	d108      	bne.n	8005838 <low_level_init+0x88>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800582c:	f043 0304 	orr.w	r3, r3, #4
 8005830:	b2da      	uxtb	r2, r3
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8005838:	2304      	movs	r3, #4
 800583a:	4a40      	ldr	r2, [pc, #256]	; (800593c <low_level_init+0x18c>)
 800583c:	4940      	ldr	r1, [pc, #256]	; (8005940 <low_level_init+0x190>)
 800583e:	483d      	ldr	r0, [pc, #244]	; (8005934 <low_level_init+0x184>)
 8005840:	f7fb fe0e 	bl	8001460 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8005844:	2304      	movs	r3, #4
 8005846:	4a3f      	ldr	r2, [pc, #252]	; (8005944 <low_level_init+0x194>)
 8005848:	493f      	ldr	r1, [pc, #252]	; (8005948 <low_level_init+0x198>)
 800584a:	483a      	ldr	r0, [pc, #232]	; (8005934 <low_level_init+0x184>)
 800584c:	f7fb fe71 	bl	8001532 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2206      	movs	r2, #6
 8005854:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8005858:	4b36      	ldr	r3, [pc, #216]	; (8005934 <low_level_init+0x184>)
 800585a:	695b      	ldr	r3, [r3, #20]
 800585c:	781a      	ldrb	r2, [r3, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8005864:	4b33      	ldr	r3, [pc, #204]	; (8005934 <low_level_init+0x184>)
 8005866:	695b      	ldr	r3, [r3, #20]
 8005868:	785a      	ldrb	r2, [r3, #1]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8005870:	4b30      	ldr	r3, [pc, #192]	; (8005934 <low_level_init+0x184>)
 8005872:	695b      	ldr	r3, [r3, #20]
 8005874:	789a      	ldrb	r2, [r3, #2]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800587c:	4b2d      	ldr	r3, [pc, #180]	; (8005934 <low_level_init+0x184>)
 800587e:	695b      	ldr	r3, [r3, #20]
 8005880:	78da      	ldrb	r2, [r3, #3]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8005888:	4b2a      	ldr	r3, [pc, #168]	; (8005934 <low_level_init+0x184>)
 800588a:	695b      	ldr	r3, [r3, #20]
 800588c:	791a      	ldrb	r2, [r3, #4]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8005894:	4b27      	ldr	r3, [pc, #156]	; (8005934 <low_level_init+0x184>)
 8005896:	695b      	ldr	r3, [r3, #20]
 8005898:	795a      	ldrb	r2, [r3, #5]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80058a6:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80058ae:	f043 030a 	orr.w	r3, r3, #10
 80058b2:	b2da      	uxtb	r2, r3
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  s_xSemaphore = osSemaphoreNew(1, 1, NULL);
 80058ba:	2200      	movs	r2, #0
 80058bc:	2101      	movs	r1, #1
 80058be:	2001      	movs	r0, #1
 80058c0:	f000 fd7a 	bl	80063b8 <osSemaphoreNew>
 80058c4:	4603      	mov	r3, r0
 80058c6:	4a21      	ldr	r2, [pc, #132]	; (800594c <low_level_init+0x19c>)
 80058c8:	6013      	str	r3, [r2, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 80058ca:	f107 0314 	add.w	r3, r7, #20
 80058ce:	2224      	movs	r2, #36	; 0x24
 80058d0:	2100      	movs	r1, #0
 80058d2:	4618      	mov	r0, r3
 80058d4:	f00e fae2 	bl	8013e9c <memset>
  attributes.name = "EthIf";
 80058d8:	4b1d      	ldr	r3, [pc, #116]	; (8005950 <low_level_init+0x1a0>)
 80058da:	617b      	str	r3, [r7, #20]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 80058dc:	f44f 73af 	mov.w	r3, #350	; 0x15e
 80058e0:	62bb      	str	r3, [r7, #40]	; 0x28
  attributes.priority = osPriorityRealtime;
 80058e2:	2330      	movs	r3, #48	; 0x30
 80058e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  osThreadNew(ethernetif_input, netif, &attributes);
 80058e6:	f107 0314 	add.w	r3, r7, #20
 80058ea:	461a      	mov	r2, r3
 80058ec:	6879      	ldr	r1, [r7, #4]
 80058ee:	4819      	ldr	r0, [pc, #100]	; (8005954 <low_level_init+0x1a4>)
 80058f0:	f000 fb46 	bl	8005f80 <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 80058f4:	480f      	ldr	r0, [pc, #60]	; (8005934 <low_level_init+0x184>)
 80058f6:	f7fc f944 	bl	8001b82 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 80058fa:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80058fe:	461a      	mov	r2, r3
 8005900:	211d      	movs	r1, #29
 8005902:	480c      	ldr	r0, [pc, #48]	; (8005934 <low_level_init+0x184>)
 8005904:	f7fc f86f 	bl	80019e6 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8005908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800590a:	f043 030b 	orr.w	r3, r3, #11
 800590e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8005910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005912:	461a      	mov	r2, r3
 8005914:	211d      	movs	r1, #29
 8005916:	4807      	ldr	r0, [pc, #28]	; (8005934 <low_level_init+0x184>)
 8005918:	f7fc f8cd 	bl	8001ab6 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800591c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005920:	461a      	mov	r2, r3
 8005922:	211d      	movs	r1, #29
 8005924:	4803      	ldr	r0, [pc, #12]	; (8005934 <low_level_init+0x184>)
 8005926:	f7fc f85e 	bl	80019e6 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800592a:	bf00      	nop
 800592c:	3740      	adds	r7, #64	; 0x40
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	20006980 	.word	0x20006980
 8005938:	40028000 	.word	0x40028000
 800593c:	200069c8 	.word	0x200069c8
 8005940:	200050b0 	.word	0x200050b0
 8005944:	20005130 	.word	0x20005130
 8005948:	20006900 	.word	0x20006900
 800594c:	200000a4 	.word	0x200000a4
 8005950:	080150d4 	.word	0x080150d4
 8005954:	08005bfd 	.word	0x08005bfd

08005958 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b08a      	sub	sp, #40	; 0x28
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
 8005960:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8005962:	4b4b      	ldr	r3, [pc, #300]	; (8005a90 <low_level_output+0x138>)
 8005964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800596a:	2300      	movs	r3, #0
 800596c:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800596e:	2300      	movs	r3, #0
 8005970:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 8005972:	2300      	movs	r3, #0
 8005974:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 8005976:	2300      	movs	r3, #0
 8005978:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800597a:	4b45      	ldr	r3, [pc, #276]	; (8005a90 <low_level_output+0x138>)
 800597c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800597e:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8005980:	2300      	movs	r3, #0
 8005982:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	623b      	str	r3, [r7, #32]
 8005988:	e05a      	b.n	8005a40 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800598a:	69bb      	ldr	r3, [r7, #24]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	2b00      	cmp	r3, #0
 8005990:	da03      	bge.n	800599a <low_level_output+0x42>
      {
        errval = ERR_USE;
 8005992:	23f8      	movs	r3, #248	; 0xf8
 8005994:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 8005998:	e05c      	b.n	8005a54 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800599a:	6a3b      	ldr	r3, [r7, #32]
 800599c:	895b      	ldrh	r3, [r3, #10]
 800599e:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 80059a0:	2300      	movs	r3, #0
 80059a2:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 80059a4:	e02f      	b.n	8005a06 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 80059a6:	69fa      	ldr	r2, [r7, #28]
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	18d0      	adds	r0, r2, r3
 80059ac:	6a3b      	ldr	r3, [r7, #32]
 80059ae:	685a      	ldr	r2, [r3, #4]
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	18d1      	adds	r1, r2, r3
 80059b4:	693a      	ldr	r2, [r7, #16]
 80059b6:	f240 53f4 	movw	r3, #1524	; 0x5f4
 80059ba:	1a9b      	subs	r3, r3, r2
 80059bc:	461a      	mov	r2, r3
 80059be:	f00e fa5f 	bl	8013e80 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 80059c2:	69bb      	ldr	r3, [r7, #24]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	da03      	bge.n	80059d8 <low_level_output+0x80>
        {
          errval = ERR_USE;
 80059d0:	23f8      	movs	r3, #248	; 0xf8
 80059d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 80059d6:	e03d      	b.n	8005a54 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 80059de:	693a      	ldr	r2, [r7, #16]
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	4413      	add	r3, r2
 80059e4:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 80059e8:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 80059ea:	68ba      	ldr	r2, [r7, #8]
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	1ad3      	subs	r3, r2, r3
 80059f0:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80059f4:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 80059f6:	697a      	ldr	r2, [r7, #20]
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	1ad3      	subs	r3, r2, r3
 80059fc:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8005a00:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 8005a02:	2300      	movs	r3, #0
 8005a04:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8005a06:	68fa      	ldr	r2, [r7, #12]
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	4413      	add	r3, r2
 8005a0c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d8c8      	bhi.n	80059a6 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8005a14:	69fa      	ldr	r2, [r7, #28]
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	18d0      	adds	r0, r2, r3
 8005a1a:	6a3b      	ldr	r3, [r7, #32]
 8005a1c:	685a      	ldr	r2, [r3, #4]
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	4413      	add	r3, r2
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	4619      	mov	r1, r3
 8005a26:	f00e fa2b 	bl	8013e80 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8005a2a:	693a      	ldr	r2, [r7, #16]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	4413      	add	r3, r2
 8005a30:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 8005a32:	697a      	ldr	r2, [r7, #20]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	4413      	add	r3, r2
 8005a38:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 8005a3a:	6a3b      	ldr	r3, [r7, #32]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	623b      	str	r3, [r7, #32]
 8005a40:	6a3b      	ldr	r3, [r7, #32]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d1a1      	bne.n	800598a <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 8005a46:	6979      	ldr	r1, [r7, #20]
 8005a48:	4811      	ldr	r0, [pc, #68]	; (8005a90 <low_level_output+0x138>)
 8005a4a:	f7fb fddf 	bl	800160c <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8005a54:	4b0e      	ldr	r3, [pc, #56]	; (8005a90 <low_level_output+0x138>)
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	f241 0314 	movw	r3, #4116	; 0x1014
 8005a5c:	4413      	add	r3, r2
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 0320 	and.w	r3, r3, #32
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00d      	beq.n	8005a84 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8005a68:	4b09      	ldr	r3, [pc, #36]	; (8005a90 <low_level_output+0x138>)
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	f241 0314 	movw	r3, #4116	; 0x1014
 8005a70:	4413      	add	r3, r2
 8005a72:	2220      	movs	r2, #32
 8005a74:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8005a76:	4b06      	ldr	r3, [pc, #24]	; (8005a90 <low_level_output+0x138>)
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	f241 0304 	movw	r3, #4100	; 0x1004
 8005a7e:	4413      	add	r3, r2
 8005a80:	2200      	movs	r2, #0
 8005a82:	601a      	str	r2, [r3, #0]
  }
  return errval;
 8005a84:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3728      	adds	r7, #40	; 0x28
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}
 8005a90:	20006980 	.word	0x20006980

08005a94 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b08c      	sub	sp, #48	; 0x30
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 8005aac:	2300      	movs	r3, #0
 8005aae:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 8005ab8:	484f      	ldr	r0, [pc, #316]	; (8005bf8 <low_level_input+0x164>)
 8005aba:	f7fb fe91 	bl	80017e0 <HAL_ETH_GetReceivedFrame_IT>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d001      	beq.n	8005ac8 <low_level_input+0x34>

    return NULL;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	e092      	b.n	8005bee <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 8005ac8:	4b4b      	ldr	r3, [pc, #300]	; (8005bf8 <low_level_input+0x164>)
 8005aca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005acc:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 8005ace:	4b4a      	ldr	r3, [pc, #296]	; (8005bf8 <low_level_input+0x164>)
 8005ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad2:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 8005ad4:	89fb      	ldrh	r3, [r7, #14]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d007      	beq.n	8005aea <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 8005ada:	89fb      	ldrh	r3, [r7, #14]
 8005adc:	f44f 72c1 	mov.w	r2, #386	; 0x182
 8005ae0:	4619      	mov	r1, r3
 8005ae2:	2000      	movs	r0, #0
 8005ae4:	f005 fb4c 	bl	800b180 <pbuf_alloc>
 8005ae8:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 8005aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d04b      	beq.n	8005b88 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8005af0:	4b41      	ldr	r3, [pc, #260]	; (8005bf8 <low_level_input+0x164>)
 8005af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005af4:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 8005af6:	2300      	movs	r3, #0
 8005af8:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8005afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005afc:	62bb      	str	r3, [r7, #40]	; 0x28
 8005afe:	e040      	b.n	8005b82 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 8005b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b02:	895b      	ldrh	r3, [r3, #10]
 8005b04:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 8005b06:	2300      	movs	r3, #0
 8005b08:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8005b0a:	e021      	b.n	8005b50 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8005b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b0e:	685a      	ldr	r2, [r3, #4]
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	18d0      	adds	r0, r2, r3
 8005b14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	18d1      	adds	r1, r2, r3
 8005b1a:	69fa      	ldr	r2, [r7, #28]
 8005b1c:	f240 53f4 	movw	r3, #1524	; 0x5f4
 8005b20:	1a9b      	subs	r3, r3, r2
 8005b22:	461a      	mov	r2, r3
 8005b24:	f00e f9ac 	bl	8013e80 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8005b28:	6a3b      	ldr	r3, [r7, #32]
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8005b2e:	6a3b      	ldr	r3, [r7, #32]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8005b34:	69fa      	ldr	r2, [r7, #28]
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	4413      	add	r3, r2
 8005b3a:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8005b3e:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8005b40:	69ba      	ldr	r2, [r7, #24]
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	1ad3      	subs	r3, r2, r3
 8005b46:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8005b4a:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8005b50:	697a      	ldr	r2, [r7, #20]
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	4413      	add	r3, r2
 8005b56:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d8d6      	bhi.n	8005b0c <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8005b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b60:	685a      	ldr	r2, [r3, #4]
 8005b62:	69bb      	ldr	r3, [r7, #24]
 8005b64:	18d0      	adds	r0, r2, r3
 8005b66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b68:	69fb      	ldr	r3, [r7, #28]
 8005b6a:	4413      	add	r3, r2
 8005b6c:	697a      	ldr	r2, [r7, #20]
 8005b6e:	4619      	mov	r1, r3
 8005b70:	f00e f986 	bl	8013e80 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8005b74:	69fa      	ldr	r2, [r7, #28]
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	4413      	add	r3, r2
 8005b7a:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8005b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d1bb      	bne.n	8005b00 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8005b88:	4b1b      	ldr	r3, [pc, #108]	; (8005bf8 <low_level_input+0x164>)
 8005b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b8c:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8005b8e:	2300      	movs	r3, #0
 8005b90:	613b      	str	r3, [r7, #16]
 8005b92:	e00b      	b.n	8005bac <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8005b94:	6a3b      	ldr	r3, [r7, #32]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005b9c:	6a3b      	ldr	r3, [r7, #32]
 8005b9e:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8005ba0:	6a3b      	ldr	r3, [r7, #32]
 8005ba2:	68db      	ldr	r3, [r3, #12]
 8005ba4:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	3301      	adds	r3, #1
 8005baa:	613b      	str	r3, [r7, #16]
 8005bac:	4b12      	ldr	r3, [pc, #72]	; (8005bf8 <low_level_input+0x164>)
 8005bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bb0:	693a      	ldr	r2, [r7, #16]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d3ee      	bcc.n	8005b94 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 8005bb6:	4b10      	ldr	r3, [pc, #64]	; (8005bf8 <low_level_input+0x164>)
 8005bb8:	2200      	movs	r2, #0
 8005bba:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 8005bbc:	4b0e      	ldr	r3, [pc, #56]	; (8005bf8 <low_level_input+0x164>)
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	f241 0314 	movw	r3, #4116	; 0x1014
 8005bc4:	4413      	add	r3, r2
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d00d      	beq.n	8005bec <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 8005bd0:	4b09      	ldr	r3, [pc, #36]	; (8005bf8 <low_level_input+0x164>)
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	f241 0314 	movw	r3, #4116	; 0x1014
 8005bd8:	4413      	add	r3, r2
 8005bda:	2280      	movs	r2, #128	; 0x80
 8005bdc:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 8005bde:	4b06      	ldr	r3, [pc, #24]	; (8005bf8 <low_level_input+0x164>)
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	f241 0308 	movw	r3, #4104	; 0x1008
 8005be6:	4413      	add	r3, r2
 8005be8:	2200      	movs	r2, #0
 8005bea:	601a      	str	r2, [r3, #0]
  }
  return p;
 8005bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3730      	adds	r7, #48	; 0x30
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	20006980 	.word	0x20006980

08005bfc <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b084      	sub	sp, #16
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8005c08:	4b12      	ldr	r3, [pc, #72]	; (8005c54 <ethernetif_input+0x58>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f04f 31ff 	mov.w	r1, #4294967295
 8005c10:	4618      	mov	r0, r3
 8005c12:	f000 fc6d 	bl	80064f0 <osSemaphoreAcquire>
 8005c16:	4603      	mov	r3, r0
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d1f5      	bne.n	8005c08 <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 8005c1c:	480e      	ldr	r0, [pc, #56]	; (8005c58 <ethernetif_input+0x5c>)
 8005c1e:	f00e f8a3 	bl	8013d68 <sys_mutex_lock>
        p = low_level_input( netif );
 8005c22:	68f8      	ldr	r0, [r7, #12]
 8005c24:	f7ff ff36 	bl	8005a94 <low_level_input>
 8005c28:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d00a      	beq.n	8005c46 <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	691b      	ldr	r3, [r3, #16]
 8005c34:	68f9      	ldr	r1, [r7, #12]
 8005c36:	68b8      	ldr	r0, [r7, #8]
 8005c38:	4798      	blx	r3
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d002      	beq.n	8005c46 <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 8005c40:	68b8      	ldr	r0, [r7, #8]
 8005c42:	f005 fd81 	bl	800b748 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 8005c46:	4804      	ldr	r0, [pc, #16]	; (8005c58 <ethernetif_input+0x5c>)
 8005c48:	f00e f89d 	bl	8013d86 <sys_mutex_unlock>
      } while(p!=NULL);
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d1e4      	bne.n	8005c1c <ethernetif_input+0x20>
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8005c52:	e7d9      	b.n	8005c08 <ethernetif_input+0xc>
 8005c54:	200000a4 	.word	0x200000a4
 8005c58:	200081d8 	.word	0x200081d8

08005c5c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d106      	bne.n	8005c78 <ethernetif_init+0x1c>
 8005c6a:	4b0e      	ldr	r3, [pc, #56]	; (8005ca4 <ethernetif_init+0x48>)
 8005c6c:	f240 223a 	movw	r2, #570	; 0x23a
 8005c70:	490d      	ldr	r1, [pc, #52]	; (8005ca8 <ethernetif_init+0x4c>)
 8005c72:	480e      	ldr	r0, [pc, #56]	; (8005cac <ethernetif_init+0x50>)
 8005c74:	f00e f91a 	bl	8013eac <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2273      	movs	r2, #115	; 0x73
 8005c7c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2274      	movs	r2, #116	; 0x74
 8005c84:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	4a09      	ldr	r2, [pc, #36]	; (8005cb0 <ethernetif_init+0x54>)
 8005c8c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a08      	ldr	r2, [pc, #32]	; (8005cb4 <ethernetif_init+0x58>)
 8005c92:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f7ff fd8b 	bl	80057b0 <low_level_init>

  return ERR_OK;
 8005c9a:	2300      	movs	r3, #0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3708      	adds	r7, #8
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}
 8005ca4:	080150dc 	.word	0x080150dc
 8005ca8:	080150f8 	.word	0x080150f8
 8005cac:	08015108 	.word	0x08015108
 8005cb0:	08011e2d 	.word	0x08011e2d
 8005cb4:	08005959 	.word	0x08005959

08005cb8 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8005cbc:	f7fb f924 	bl	8000f08 <HAL_GetTick>
 8005cc0:	4603      	mov	r3, r0
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	bd80      	pop	{r7, pc}
	...

08005cc8 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void* argument)

{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8005cd8:	f107 0308 	add.w	r3, r7, #8
 8005cdc:	461a      	mov	r2, r3
 8005cde:	2101      	movs	r1, #1
 8005ce0:	4816      	ldr	r0, [pc, #88]	; (8005d3c <ethernetif_set_link+0x74>)
 8005ce2:	f7fb fe80 	bl	80019e6 <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	f003 0304 	and.w	r3, r3, #4
 8005cec:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005cf6:	f003 0304 	and.w	r3, r3, #4
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d108      	bne.n	8005d10 <ethernetif_set_link+0x48>
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d005      	beq.n	8005d10 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f005 f90b 	bl	800af24 <netif_set_link_up>
 8005d0e:	e011      	b.n	8005d34 <ethernetif_set_link+0x6c>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005d18:	089b      	lsrs	r3, r3, #2
 8005d1a:	f003 0301 	and.w	r3, r3, #1
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d007      	beq.n	8005d34 <ethernetif_set_link+0x6c>
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d104      	bne.n	8005d34 <ethernetif_set_link+0x6c>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f005 f92c 	bl	800af8c <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 8005d34:	20c8      	movs	r0, #200	; 0xc8
 8005d36:	f000 f9c9 	bl	80060cc <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8005d3a:	e7cd      	b.n	8005cd8 <ethernetif_set_link+0x10>
 8005d3c:	20006980 	.word	0x20006980

08005d40 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005d56:	089b      	lsrs	r3, r3, #2
 8005d58:	f003 0301 	and.w	r3, r3, #1
 8005d5c:	b2db      	uxtb	r3, r3
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d05d      	beq.n	8005e1e <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8005d62:	4b34      	ldr	r3, [pc, #208]	; (8005e34 <ethernetif_update_config+0xf4>)
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d03f      	beq.n	8005dea <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8005d6a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005d6e:	2100      	movs	r1, #0
 8005d70:	4830      	ldr	r0, [pc, #192]	; (8005e34 <ethernetif_update_config+0xf4>)
 8005d72:	f7fb fea0 	bl	8001ab6 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 8005d76:	f7fb f8c7 	bl	8000f08 <HAL_GetTick>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8005d7e:	f107 0308 	add.w	r3, r7, #8
 8005d82:	461a      	mov	r2, r3
 8005d84:	2101      	movs	r1, #1
 8005d86:	482b      	ldr	r0, [pc, #172]	; (8005e34 <ethernetif_update_config+0xf4>)
 8005d88:	f7fb fe2d 	bl	80019e6 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 8005d8c:	f7fb f8bc 	bl	8000f08 <HAL_GetTick>
 8005d90:	4602      	mov	r2, r0
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	1ad3      	subs	r3, r2, r3
 8005d96:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d9a:	d828      	bhi.n	8005dee <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	f003 0320 	and.w	r3, r3, #32
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d0eb      	beq.n	8005d7e <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 8005da6:	f107 0308 	add.w	r3, r7, #8
 8005daa:	461a      	mov	r2, r3
 8005dac:	2110      	movs	r1, #16
 8005dae:	4821      	ldr	r0, [pc, #132]	; (8005e34 <ethernetif_update_config+0xf4>)
 8005db0:	f7fb fe19 	bl	80019e6 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	f003 0304 	and.w	r3, r3, #4
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d004      	beq.n	8005dc8 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8005dbe:	4b1d      	ldr	r3, [pc, #116]	; (8005e34 <ethernetif_update_config+0xf4>)
 8005dc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005dc4:	60da      	str	r2, [r3, #12]
 8005dc6:	e002      	b.n	8005dce <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 8005dc8:	4b1a      	ldr	r3, [pc, #104]	; (8005e34 <ethernetif_update_config+0xf4>)
 8005dca:	2200      	movs	r2, #0
 8005dcc:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	f003 0302 	and.w	r3, r3, #2
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d003      	beq.n	8005de0 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 8005dd8:	4b16      	ldr	r3, [pc, #88]	; (8005e34 <ethernetif_update_config+0xf4>)
 8005dda:	2200      	movs	r2, #0
 8005ddc:	609a      	str	r2, [r3, #8]
 8005dde:	e016      	b.n	8005e0e <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 8005de0:	4b14      	ldr	r3, [pc, #80]	; (8005e34 <ethernetif_update_config+0xf4>)
 8005de2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005de6:	609a      	str	r2, [r3, #8]
 8005de8:	e011      	b.n	8005e0e <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 8005dea:	bf00      	nop
 8005dec:	e000      	b.n	8005df0 <ethernetif_update_config+0xb0>
          goto error;
 8005dee:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8005df0:	4b10      	ldr	r3, [pc, #64]	; (8005e34 <ethernetif_update_config+0xf4>)
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	08db      	lsrs	r3, r3, #3
 8005df6:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8005df8:	4b0e      	ldr	r3, [pc, #56]	; (8005e34 <ethernetif_update_config+0xf4>)
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	085b      	lsrs	r3, r3, #1
 8005dfe:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8005e00:	4313      	orrs	r3, r2
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	461a      	mov	r2, r3
 8005e06:	2100      	movs	r1, #0
 8005e08:	480a      	ldr	r0, [pc, #40]	; (8005e34 <ethernetif_update_config+0xf4>)
 8005e0a:	f7fb fe54 	bl	8001ab6 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8005e0e:	2100      	movs	r1, #0
 8005e10:	4808      	ldr	r0, [pc, #32]	; (8005e34 <ethernetif_update_config+0xf4>)
 8005e12:	f7fb ff15 	bl	8001c40 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 8005e16:	4807      	ldr	r0, [pc, #28]	; (8005e34 <ethernetif_update_config+0xf4>)
 8005e18:	f7fb feb3 	bl	8001b82 <HAL_ETH_Start>
 8005e1c:	e002      	b.n	8005e24 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 8005e1e:	4805      	ldr	r0, [pc, #20]	; (8005e34 <ethernetif_update_config+0xf4>)
 8005e20:	f7fb fede 	bl	8001be0 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f000 f807 	bl	8005e38 <ethernetif_notify_conn_changed>
}
 8005e2a:	bf00      	nop
 8005e2c:	3710      	adds	r7, #16
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	20006980 	.word	0x20006980

08005e38 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b083      	sub	sp, #12
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8005e40:	bf00      	nop
 8005e42:	370c      	adds	r7, #12
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005e4c:	b480      	push	{r7}
 8005e4e:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8005e50:	bf00      	nop
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr
	...

08005e5c <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005e5c:	b480      	push	{r7}
 8005e5e:	b085      	sub	sp, #20
 8005e60:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e62:	f3ef 8305 	mrs	r3, IPSR
 8005e66:	60bb      	str	r3, [r7, #8]
  return(result);
 8005e68:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d10f      	bne.n	8005e8e <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e6e:	f3ef 8310 	mrs	r3, PRIMASK
 8005e72:	607b      	str	r3, [r7, #4]
  return(result);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d105      	bne.n	8005e86 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005e7a:	f3ef 8311 	mrs	r3, BASEPRI
 8005e7e:	603b      	str	r3, [r7, #0]
  return(result);
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d007      	beq.n	8005e96 <osKernelInitialize+0x3a>
 8005e86:	4b0e      	ldr	r3, [pc, #56]	; (8005ec0 <osKernelInitialize+0x64>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	2b02      	cmp	r3, #2
 8005e8c:	d103      	bne.n	8005e96 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8005e8e:	f06f 0305 	mvn.w	r3, #5
 8005e92:	60fb      	str	r3, [r7, #12]
 8005e94:	e00c      	b.n	8005eb0 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005e96:	4b0a      	ldr	r3, [pc, #40]	; (8005ec0 <osKernelInitialize+0x64>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d105      	bne.n	8005eaa <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005e9e:	4b08      	ldr	r3, [pc, #32]	; (8005ec0 <osKernelInitialize+0x64>)
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	60fb      	str	r3, [r7, #12]
 8005ea8:	e002      	b.n	8005eb0 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8005eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8005eae:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3714      	adds	r7, #20
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr
 8005ebe:	bf00      	nop
 8005ec0:	200000a8 	.word	0x200000a8

08005ec4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005eca:	f3ef 8305 	mrs	r3, IPSR
 8005ece:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ed0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d10f      	bne.n	8005ef6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ed6:	f3ef 8310 	mrs	r3, PRIMASK
 8005eda:	607b      	str	r3, [r7, #4]
  return(result);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d105      	bne.n	8005eee <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005ee2:	f3ef 8311 	mrs	r3, BASEPRI
 8005ee6:	603b      	str	r3, [r7, #0]
  return(result);
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d007      	beq.n	8005efe <osKernelStart+0x3a>
 8005eee:	4b0f      	ldr	r3, [pc, #60]	; (8005f2c <osKernelStart+0x68>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	2b02      	cmp	r3, #2
 8005ef4:	d103      	bne.n	8005efe <osKernelStart+0x3a>
    stat = osErrorISR;
 8005ef6:	f06f 0305 	mvn.w	r3, #5
 8005efa:	60fb      	str	r3, [r7, #12]
 8005efc:	e010      	b.n	8005f20 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005efe:	4b0b      	ldr	r3, [pc, #44]	; (8005f2c <osKernelStart+0x68>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d109      	bne.n	8005f1a <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005f06:	f7ff ffa1 	bl	8005e4c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005f0a:	4b08      	ldr	r3, [pc, #32]	; (8005f2c <osKernelStart+0x68>)
 8005f0c:	2202      	movs	r2, #2
 8005f0e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005f10:	f002 f8f0 	bl	80080f4 <vTaskStartScheduler>
      stat = osOK;
 8005f14:	2300      	movs	r3, #0
 8005f16:	60fb      	str	r3, [r7, #12]
 8005f18:	e002      	b.n	8005f20 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8005f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8005f1e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005f20:	68fb      	ldr	r3, [r7, #12]
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3710      	adds	r7, #16
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	bf00      	nop
 8005f2c:	200000a8 	.word	0x200000a8

08005f30 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f36:	f3ef 8305 	mrs	r3, IPSR
 8005f3a:	60bb      	str	r3, [r7, #8]
  return(result);
 8005f3c:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d10f      	bne.n	8005f62 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f42:	f3ef 8310 	mrs	r3, PRIMASK
 8005f46:	607b      	str	r3, [r7, #4]
  return(result);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d105      	bne.n	8005f5a <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005f4e:	f3ef 8311 	mrs	r3, BASEPRI
 8005f52:	603b      	str	r3, [r7, #0]
  return(result);
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d007      	beq.n	8005f6a <osKernelGetTickCount+0x3a>
 8005f5a:	4b08      	ldr	r3, [pc, #32]	; (8005f7c <osKernelGetTickCount+0x4c>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2b02      	cmp	r3, #2
 8005f60:	d103      	bne.n	8005f6a <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 8005f62:	f002 f9ef 	bl	8008344 <xTaskGetTickCountFromISR>
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	e002      	b.n	8005f70 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 8005f6a:	f002 f9db 	bl	8008324 <xTaskGetTickCount>
 8005f6e:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 8005f70:	68fb      	ldr	r3, [r7, #12]
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3710      	adds	r7, #16
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	200000a8 	.word	0x200000a8

08005f80 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b090      	sub	sp, #64	; 0x40
 8005f84:	af04      	add	r7, sp, #16
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	60b9      	str	r1, [r7, #8]
 8005f8a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f90:	f3ef 8305 	mrs	r3, IPSR
 8005f94:	61fb      	str	r3, [r7, #28]
  return(result);
 8005f96:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	f040 808f 	bne.w	80060bc <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f9e:	f3ef 8310 	mrs	r3, PRIMASK
 8005fa2:	61bb      	str	r3, [r7, #24]
  return(result);
 8005fa4:	69bb      	ldr	r3, [r7, #24]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d105      	bne.n	8005fb6 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005faa:	f3ef 8311 	mrs	r3, BASEPRI
 8005fae:	617b      	str	r3, [r7, #20]
  return(result);
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d003      	beq.n	8005fbe <osThreadNew+0x3e>
 8005fb6:	4b44      	ldr	r3, [pc, #272]	; (80060c8 <osThreadNew+0x148>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	2b02      	cmp	r3, #2
 8005fbc:	d07e      	beq.n	80060bc <osThreadNew+0x13c>
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d07b      	beq.n	80060bc <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8005fc4:	2380      	movs	r3, #128	; 0x80
 8005fc6:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8005fc8:	2318      	movs	r3, #24
 8005fca:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8005fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8005fd4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d045      	beq.n	8006068 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d002      	beq.n	8005fea <osThreadNew+0x6a>
        name = attr->name;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	699b      	ldr	r3, [r3, #24]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d002      	beq.n	8005ff8 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	699b      	ldr	r3, [r3, #24]
 8005ff6:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d008      	beq.n	8006010 <osThreadNew+0x90>
 8005ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006000:	2b38      	cmp	r3, #56	; 0x38
 8006002:	d805      	bhi.n	8006010 <osThreadNew+0x90>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	f003 0301 	and.w	r3, r3, #1
 800600c:	2b00      	cmp	r3, #0
 800600e:	d001      	beq.n	8006014 <osThreadNew+0x94>
        return (NULL);
 8006010:	2300      	movs	r3, #0
 8006012:	e054      	b.n	80060be <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	695b      	ldr	r3, [r3, #20]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d003      	beq.n	8006024 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	695b      	ldr	r3, [r3, #20]
 8006020:	089b      	lsrs	r3, r3, #2
 8006022:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d00e      	beq.n	800604a <osThreadNew+0xca>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	2b5b      	cmp	r3, #91	; 0x5b
 8006032:	d90a      	bls.n	800604a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006038:	2b00      	cmp	r3, #0
 800603a:	d006      	beq.n	800604a <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	695b      	ldr	r3, [r3, #20]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d002      	beq.n	800604a <osThreadNew+0xca>
        mem = 1;
 8006044:	2301      	movs	r3, #1
 8006046:	623b      	str	r3, [r7, #32]
 8006048:	e010      	b.n	800606c <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10c      	bne.n	800606c <osThreadNew+0xec>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	68db      	ldr	r3, [r3, #12]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d108      	bne.n	800606c <osThreadNew+0xec>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	691b      	ldr	r3, [r3, #16]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d104      	bne.n	800606c <osThreadNew+0xec>
          mem = 0;
 8006062:	2300      	movs	r3, #0
 8006064:	623b      	str	r3, [r7, #32]
 8006066:	e001      	b.n	800606c <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8006068:	2300      	movs	r3, #0
 800606a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800606c:	6a3b      	ldr	r3, [r7, #32]
 800606e:	2b01      	cmp	r3, #1
 8006070:	d110      	bne.n	8006094 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8006076:	687a      	ldr	r2, [r7, #4]
 8006078:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800607a:	9202      	str	r2, [sp, #8]
 800607c:	9301      	str	r3, [sp, #4]
 800607e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006080:	9300      	str	r3, [sp, #0]
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006086:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f001 fe53 	bl	8007d34 <xTaskCreateStatic>
 800608e:	4603      	mov	r3, r0
 8006090:	613b      	str	r3, [r7, #16]
 8006092:	e013      	b.n	80060bc <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8006094:	6a3b      	ldr	r3, [r7, #32]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d110      	bne.n	80060bc <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800609a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800609c:	b29a      	uxth	r2, r3
 800609e:	f107 0310 	add.w	r3, r7, #16
 80060a2:	9301      	str	r3, [sp, #4]
 80060a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a6:	9300      	str	r3, [sp, #0]
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80060ac:	68f8      	ldr	r0, [r7, #12]
 80060ae:	f001 fea4 	bl	8007dfa <xTaskCreate>
 80060b2:	4603      	mov	r3, r0
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d001      	beq.n	80060bc <osThreadNew+0x13c>
          hTask = NULL;
 80060b8:	2300      	movs	r3, #0
 80060ba:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80060bc:	693b      	ldr	r3, [r7, #16]
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3730      	adds	r7, #48	; 0x30
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}
 80060c6:	bf00      	nop
 80060c8:	200000a8 	.word	0x200000a8

080060cc <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b086      	sub	sp, #24
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060d4:	f3ef 8305 	mrs	r3, IPSR
 80060d8:	613b      	str	r3, [r7, #16]
  return(result);
 80060da:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d10f      	bne.n	8006100 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060e0:	f3ef 8310 	mrs	r3, PRIMASK
 80060e4:	60fb      	str	r3, [r7, #12]
  return(result);
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d105      	bne.n	80060f8 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80060ec:	f3ef 8311 	mrs	r3, BASEPRI
 80060f0:	60bb      	str	r3, [r7, #8]
  return(result);
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d007      	beq.n	8006108 <osDelay+0x3c>
 80060f8:	4b0a      	ldr	r3, [pc, #40]	; (8006124 <osDelay+0x58>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2b02      	cmp	r3, #2
 80060fe:	d103      	bne.n	8006108 <osDelay+0x3c>
    stat = osErrorISR;
 8006100:	f06f 0305 	mvn.w	r3, #5
 8006104:	617b      	str	r3, [r7, #20]
 8006106:	e007      	b.n	8006118 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8006108:	2300      	movs	r3, #0
 800610a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d002      	beq.n	8006118 <osDelay+0x4c>
      vTaskDelay(ticks);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f001 ffb8 	bl	8008088 <vTaskDelay>
    }
  }

  return (stat);
 8006118:	697b      	ldr	r3, [r7, #20]
}
 800611a:	4618      	mov	r0, r3
 800611c:	3718      	adds	r7, #24
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}
 8006122:	bf00      	nop
 8006124:	200000a8 	.word	0x200000a8

08006128 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8006128:	b580      	push	{r7, lr}
 800612a:	b08a      	sub	sp, #40	; 0x28
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006130:	2300      	movs	r3, #0
 8006132:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006134:	f3ef 8305 	mrs	r3, IPSR
 8006138:	613b      	str	r3, [r7, #16]
  return(result);
 800613a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 800613c:	2b00      	cmp	r3, #0
 800613e:	f040 8085 	bne.w	800624c <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006142:	f3ef 8310 	mrs	r3, PRIMASK
 8006146:	60fb      	str	r3, [r7, #12]
  return(result);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d105      	bne.n	800615a <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800614e:	f3ef 8311 	mrs	r3, BASEPRI
 8006152:	60bb      	str	r3, [r7, #8]
  return(result);
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d003      	beq.n	8006162 <osMutexNew+0x3a>
 800615a:	4b3f      	ldr	r3, [pc, #252]	; (8006258 <osMutexNew+0x130>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	2b02      	cmp	r3, #2
 8006160:	d074      	beq.n	800624c <osMutexNew+0x124>
    if (attr != NULL) {
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d003      	beq.n	8006170 <osMutexNew+0x48>
      type = attr->attr_bits;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	623b      	str	r3, [r7, #32]
 800616e:	e001      	b.n	8006174 <osMutexNew+0x4c>
    } else {
      type = 0U;
 8006170:	2300      	movs	r3, #0
 8006172:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8006174:	6a3b      	ldr	r3, [r7, #32]
 8006176:	f003 0301 	and.w	r3, r3, #1
 800617a:	2b00      	cmp	r3, #0
 800617c:	d002      	beq.n	8006184 <osMutexNew+0x5c>
      rmtx = 1U;
 800617e:	2301      	movs	r3, #1
 8006180:	61fb      	str	r3, [r7, #28]
 8006182:	e001      	b.n	8006188 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8006184:	2300      	movs	r3, #0
 8006186:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8006188:	6a3b      	ldr	r3, [r7, #32]
 800618a:	f003 0308 	and.w	r3, r3, #8
 800618e:	2b00      	cmp	r3, #0
 8006190:	d15c      	bne.n	800624c <osMutexNew+0x124>
      mem = -1;
 8006192:	f04f 33ff 	mov.w	r3, #4294967295
 8006196:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d015      	beq.n	80061ca <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d006      	beq.n	80061b4 <osMutexNew+0x8c>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	68db      	ldr	r3, [r3, #12]
 80061aa:	2b4f      	cmp	r3, #79	; 0x4f
 80061ac:	d902      	bls.n	80061b4 <osMutexNew+0x8c>
          mem = 1;
 80061ae:	2301      	movs	r3, #1
 80061b0:	61bb      	str	r3, [r7, #24]
 80061b2:	e00c      	b.n	80061ce <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d108      	bne.n	80061ce <osMutexNew+0xa6>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d104      	bne.n	80061ce <osMutexNew+0xa6>
            mem = 0;
 80061c4:	2300      	movs	r3, #0
 80061c6:	61bb      	str	r3, [r7, #24]
 80061c8:	e001      	b.n	80061ce <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 80061ca:	2300      	movs	r3, #0
 80061cc:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 80061ce:	69bb      	ldr	r3, [r7, #24]
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d112      	bne.n	80061fa <osMutexNew+0xd2>
        if (rmtx != 0U) {
 80061d4:	69fb      	ldr	r3, [r7, #28]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d007      	beq.n	80061ea <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	4619      	mov	r1, r3
 80061e0:	2004      	movs	r0, #4
 80061e2:	f000 fe1a 	bl	8006e1a <xQueueCreateMutexStatic>
 80061e6:	6278      	str	r0, [r7, #36]	; 0x24
 80061e8:	e016      	b.n	8006218 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	4619      	mov	r1, r3
 80061f0:	2001      	movs	r0, #1
 80061f2:	f000 fe12 	bl	8006e1a <xQueueCreateMutexStatic>
 80061f6:	6278      	str	r0, [r7, #36]	; 0x24
 80061f8:	e00e      	b.n	8006218 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d10b      	bne.n	8006218 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 8006200:	69fb      	ldr	r3, [r7, #28]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d004      	beq.n	8006210 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8006206:	2004      	movs	r0, #4
 8006208:	f000 fdef 	bl	8006dea <xQueueCreateMutex>
 800620c:	6278      	str	r0, [r7, #36]	; 0x24
 800620e:	e003      	b.n	8006218 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 8006210:	2001      	movs	r0, #1
 8006212:	f000 fdea 	bl	8006dea <xQueueCreateMutex>
 8006216:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8006218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621a:	2b00      	cmp	r3, #0
 800621c:	d00c      	beq.n	8006238 <osMutexNew+0x110>
        if (attr != NULL) {
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d003      	beq.n	800622c <osMutexNew+0x104>
          name = attr->name;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	617b      	str	r3, [r7, #20]
 800622a:	e001      	b.n	8006230 <osMutexNew+0x108>
        } else {
          name = NULL;
 800622c:	2300      	movs	r3, #0
 800622e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 8006230:	6979      	ldr	r1, [r7, #20]
 8006232:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006234:	f001 fcf6 	bl	8007c24 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8006238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623a:	2b00      	cmp	r3, #0
 800623c:	d006      	beq.n	800624c <osMutexNew+0x124>
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d003      	beq.n	800624c <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8006244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006246:	f043 0301 	orr.w	r3, r3, #1
 800624a:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800624c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800624e:	4618      	mov	r0, r3
 8006250:	3728      	adds	r7, #40	; 0x28
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}
 8006256:	bf00      	nop
 8006258:	200000a8 	.word	0x200000a8

0800625c <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800625c:	b580      	push	{r7, lr}
 800625e:	b088      	sub	sp, #32
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
 8006264:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f023 0301 	bic.w	r3, r3, #1
 800626c:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f003 0301 	and.w	r3, r3, #1
 8006274:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8006276:	2300      	movs	r3, #0
 8006278:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800627a:	f3ef 8305 	mrs	r3, IPSR
 800627e:	613b      	str	r3, [r7, #16]
  return(result);
 8006280:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8006282:	2b00      	cmp	r3, #0
 8006284:	d10f      	bne.n	80062a6 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006286:	f3ef 8310 	mrs	r3, PRIMASK
 800628a:	60fb      	str	r3, [r7, #12]
  return(result);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d105      	bne.n	800629e <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006292:	f3ef 8311 	mrs	r3, BASEPRI
 8006296:	60bb      	str	r3, [r7, #8]
  return(result);
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d007      	beq.n	80062ae <osMutexAcquire+0x52>
 800629e:	4b1d      	ldr	r3, [pc, #116]	; (8006314 <osMutexAcquire+0xb8>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2b02      	cmp	r3, #2
 80062a4:	d103      	bne.n	80062ae <osMutexAcquire+0x52>
    stat = osErrorISR;
 80062a6:	f06f 0305 	mvn.w	r3, #5
 80062aa:	61fb      	str	r3, [r7, #28]
 80062ac:	e02c      	b.n	8006308 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 80062ae:	69bb      	ldr	r3, [r7, #24]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d103      	bne.n	80062bc <osMutexAcquire+0x60>
    stat = osErrorParameter;
 80062b4:	f06f 0303 	mvn.w	r3, #3
 80062b8:	61fb      	str	r3, [r7, #28]
 80062ba:	e025      	b.n	8006308 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d011      	beq.n	80062e6 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80062c2:	6839      	ldr	r1, [r7, #0]
 80062c4:	69b8      	ldr	r0, [r7, #24]
 80062c6:	f000 fdf9 	bl	8006ebc <xQueueTakeMutexRecursive>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d01b      	beq.n	8006308 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d003      	beq.n	80062de <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 80062d6:	f06f 0301 	mvn.w	r3, #1
 80062da:	61fb      	str	r3, [r7, #28]
 80062dc:	e014      	b.n	8006308 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 80062de:	f06f 0302 	mvn.w	r3, #2
 80062e2:	61fb      	str	r3, [r7, #28]
 80062e4:	e010      	b.n	8006308 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80062e6:	6839      	ldr	r1, [r7, #0]
 80062e8:	69b8      	ldr	r0, [r7, #24]
 80062ea:	f001 f9b3 	bl	8007654 <xQueueSemaphoreTake>
 80062ee:	4603      	mov	r3, r0
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d009      	beq.n	8006308 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d003      	beq.n	8006302 <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 80062fa:	f06f 0301 	mvn.w	r3, #1
 80062fe:	61fb      	str	r3, [r7, #28]
 8006300:	e002      	b.n	8006308 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8006302:	f06f 0302 	mvn.w	r3, #2
 8006306:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006308:	69fb      	ldr	r3, [r7, #28]
}
 800630a:	4618      	mov	r0, r3
 800630c:	3720      	adds	r7, #32
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
 8006312:	bf00      	nop
 8006314:	200000a8 	.word	0x200000a8

08006318 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8006318:	b580      	push	{r7, lr}
 800631a:	b088      	sub	sp, #32
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f023 0301 	bic.w	r3, r3, #1
 8006326:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f003 0301 	and.w	r3, r3, #1
 800632e:	617b      	str	r3, [r7, #20]

  stat = osOK;
 8006330:	2300      	movs	r3, #0
 8006332:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006334:	f3ef 8305 	mrs	r3, IPSR
 8006338:	613b      	str	r3, [r7, #16]
  return(result);
 800633a:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800633c:	2b00      	cmp	r3, #0
 800633e:	d10f      	bne.n	8006360 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006340:	f3ef 8310 	mrs	r3, PRIMASK
 8006344:	60fb      	str	r3, [r7, #12]
  return(result);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d105      	bne.n	8006358 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800634c:	f3ef 8311 	mrs	r3, BASEPRI
 8006350:	60bb      	str	r3, [r7, #8]
  return(result);
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d007      	beq.n	8006368 <osMutexRelease+0x50>
 8006358:	4b16      	ldr	r3, [pc, #88]	; (80063b4 <osMutexRelease+0x9c>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2b02      	cmp	r3, #2
 800635e:	d103      	bne.n	8006368 <osMutexRelease+0x50>
    stat = osErrorISR;
 8006360:	f06f 0305 	mvn.w	r3, #5
 8006364:	61fb      	str	r3, [r7, #28]
 8006366:	e01f      	b.n	80063a8 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 8006368:	69bb      	ldr	r3, [r7, #24]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d103      	bne.n	8006376 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800636e:	f06f 0303 	mvn.w	r3, #3
 8006372:	61fb      	str	r3, [r7, #28]
 8006374:	e018      	b.n	80063a8 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d009      	beq.n	8006390 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800637c:	69b8      	ldr	r0, [r7, #24]
 800637e:	f000 fd67 	bl	8006e50 <xQueueGiveMutexRecursive>
 8006382:	4603      	mov	r3, r0
 8006384:	2b01      	cmp	r3, #1
 8006386:	d00f      	beq.n	80063a8 <osMutexRelease+0x90>
        stat = osErrorResource;
 8006388:	f06f 0302 	mvn.w	r3, #2
 800638c:	61fb      	str	r3, [r7, #28]
 800638e:	e00b      	b.n	80063a8 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8006390:	2300      	movs	r3, #0
 8006392:	2200      	movs	r2, #0
 8006394:	2100      	movs	r1, #0
 8006396:	69b8      	ldr	r0, [r7, #24]
 8006398:	f000 fe3a 	bl	8007010 <xQueueGenericSend>
 800639c:	4603      	mov	r3, r0
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d002      	beq.n	80063a8 <osMutexRelease+0x90>
        stat = osErrorResource;
 80063a2:	f06f 0302 	mvn.w	r3, #2
 80063a6:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 80063a8:	69fb      	ldr	r3, [r7, #28]
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3720      	adds	r7, #32
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	200000a8 	.word	0x200000a8

080063b8 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b08c      	sub	sp, #48	; 0x30
 80063bc:	af02      	add	r7, sp, #8
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80063c4:	2300      	movs	r3, #0
 80063c6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063c8:	f3ef 8305 	mrs	r3, IPSR
 80063cc:	61bb      	str	r3, [r7, #24]
  return(result);
 80063ce:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	f040 8086 	bne.w	80064e2 <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063d6:	f3ef 8310 	mrs	r3, PRIMASK
 80063da:	617b      	str	r3, [r7, #20]
  return(result);
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d105      	bne.n	80063ee <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80063e2:	f3ef 8311 	mrs	r3, BASEPRI
 80063e6:	613b      	str	r3, [r7, #16]
  return(result);
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d003      	beq.n	80063f6 <osSemaphoreNew+0x3e>
 80063ee:	4b3f      	ldr	r3, [pc, #252]	; (80064ec <osSemaphoreNew+0x134>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	2b02      	cmp	r3, #2
 80063f4:	d075      	beq.n	80064e2 <osSemaphoreNew+0x12a>
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d072      	beq.n	80064e2 <osSemaphoreNew+0x12a>
 80063fc:	68ba      	ldr	r2, [r7, #8]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	429a      	cmp	r2, r3
 8006402:	d86e      	bhi.n	80064e2 <osSemaphoreNew+0x12a>
    mem = -1;
 8006404:	f04f 33ff 	mov.w	r3, #4294967295
 8006408:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d015      	beq.n	800643c <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d006      	beq.n	8006426 <osSemaphoreNew+0x6e>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	2b4f      	cmp	r3, #79	; 0x4f
 800641e:	d902      	bls.n	8006426 <osSemaphoreNew+0x6e>
        mem = 1;
 8006420:	2301      	movs	r3, #1
 8006422:	623b      	str	r3, [r7, #32]
 8006424:	e00c      	b.n	8006440 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d108      	bne.n	8006440 <osSemaphoreNew+0x88>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d104      	bne.n	8006440 <osSemaphoreNew+0x88>
          mem = 0;
 8006436:	2300      	movs	r3, #0
 8006438:	623b      	str	r3, [r7, #32]
 800643a:	e001      	b.n	8006440 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 800643c:	2300      	movs	r3, #0
 800643e:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8006440:	6a3b      	ldr	r3, [r7, #32]
 8006442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006446:	d04c      	beq.n	80064e2 <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2b01      	cmp	r3, #1
 800644c:	d128      	bne.n	80064a0 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 800644e:	6a3b      	ldr	r3, [r7, #32]
 8006450:	2b01      	cmp	r3, #1
 8006452:	d10a      	bne.n	800646a <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	689b      	ldr	r3, [r3, #8]
 8006458:	2203      	movs	r2, #3
 800645a:	9200      	str	r2, [sp, #0]
 800645c:	2200      	movs	r2, #0
 800645e:	2100      	movs	r1, #0
 8006460:	2001      	movs	r0, #1
 8006462:	f000 fbc1 	bl	8006be8 <xQueueGenericCreateStatic>
 8006466:	6278      	str	r0, [r7, #36]	; 0x24
 8006468:	e005      	b.n	8006476 <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800646a:	2203      	movs	r2, #3
 800646c:	2100      	movs	r1, #0
 800646e:	2001      	movs	r0, #1
 8006470:	f000 fc3c 	bl	8006cec <xQueueGenericCreate>
 8006474:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006478:	2b00      	cmp	r3, #0
 800647a:	d022      	beq.n	80064c2 <osSemaphoreNew+0x10a>
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d01f      	beq.n	80064c2 <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006482:	2300      	movs	r3, #0
 8006484:	2200      	movs	r2, #0
 8006486:	2100      	movs	r1, #0
 8006488:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800648a:	f000 fdc1 	bl	8007010 <xQueueGenericSend>
 800648e:	4603      	mov	r3, r0
 8006490:	2b01      	cmp	r3, #1
 8006492:	d016      	beq.n	80064c2 <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 8006494:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006496:	f001 fa77 	bl	8007988 <vQueueDelete>
            hSemaphore = NULL;
 800649a:	2300      	movs	r3, #0
 800649c:	627b      	str	r3, [r7, #36]	; 0x24
 800649e:	e010      	b.n	80064c2 <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 80064a0:	6a3b      	ldr	r3, [r7, #32]
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d108      	bne.n	80064b8 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	461a      	mov	r2, r3
 80064ac:	68b9      	ldr	r1, [r7, #8]
 80064ae:	68f8      	ldr	r0, [r7, #12]
 80064b0:	f000 fd3c 	bl	8006f2c <xQueueCreateCountingSemaphoreStatic>
 80064b4:	6278      	str	r0, [r7, #36]	; 0x24
 80064b6:	e004      	b.n	80064c2 <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80064b8:	68b9      	ldr	r1, [r7, #8]
 80064ba:	68f8      	ldr	r0, [r7, #12]
 80064bc:	f000 fd71 	bl	8006fa2 <xQueueCreateCountingSemaphore>
 80064c0:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80064c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d00c      	beq.n	80064e2 <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d003      	beq.n	80064d6 <osSemaphoreNew+0x11e>
          name = attr->name;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	61fb      	str	r3, [r7, #28]
 80064d4:	e001      	b.n	80064da <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 80064d6:	2300      	movs	r3, #0
 80064d8:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80064da:	69f9      	ldr	r1, [r7, #28]
 80064dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80064de:	f001 fba1 	bl	8007c24 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80064e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3728      	adds	r7, #40	; 0x28
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	200000a8 	.word	0x200000a8

080064f0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b088      	sub	sp, #32
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
 80064f8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80064fe:	2300      	movs	r3, #0
 8006500:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8006502:	69bb      	ldr	r3, [r7, #24]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d103      	bne.n	8006510 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8006508:	f06f 0303 	mvn.w	r3, #3
 800650c:	61fb      	str	r3, [r7, #28]
 800650e:	e04b      	b.n	80065a8 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006510:	f3ef 8305 	mrs	r3, IPSR
 8006514:	617b      	str	r3, [r7, #20]
  return(result);
 8006516:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8006518:	2b00      	cmp	r3, #0
 800651a:	d10f      	bne.n	800653c <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800651c:	f3ef 8310 	mrs	r3, PRIMASK
 8006520:	613b      	str	r3, [r7, #16]
  return(result);
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d105      	bne.n	8006534 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006528:	f3ef 8311 	mrs	r3, BASEPRI
 800652c:	60fb      	str	r3, [r7, #12]
  return(result);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d026      	beq.n	8006582 <osSemaphoreAcquire+0x92>
 8006534:	4b1f      	ldr	r3, [pc, #124]	; (80065b4 <osSemaphoreAcquire+0xc4>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	2b02      	cmp	r3, #2
 800653a:	d122      	bne.n	8006582 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d003      	beq.n	800654a <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 8006542:	f06f 0303 	mvn.w	r3, #3
 8006546:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8006548:	e02d      	b.n	80065a6 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 800654a:	2300      	movs	r3, #0
 800654c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800654e:	f107 0308 	add.w	r3, r7, #8
 8006552:	461a      	mov	r2, r3
 8006554:	2100      	movs	r1, #0
 8006556:	69b8      	ldr	r0, [r7, #24]
 8006558:	f001 f990 	bl	800787c <xQueueReceiveFromISR>
 800655c:	4603      	mov	r3, r0
 800655e:	2b01      	cmp	r3, #1
 8006560:	d003      	beq.n	800656a <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 8006562:	f06f 0302 	mvn.w	r3, #2
 8006566:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8006568:	e01d      	b.n	80065a6 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d01a      	beq.n	80065a6 <osSemaphoreAcquire+0xb6>
 8006570:	4b11      	ldr	r3, [pc, #68]	; (80065b8 <osSemaphoreAcquire+0xc8>)
 8006572:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006576:	601a      	str	r2, [r3, #0]
 8006578:	f3bf 8f4f 	dsb	sy
 800657c:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8006580:	e011      	b.n	80065a6 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8006582:	6839      	ldr	r1, [r7, #0]
 8006584:	69b8      	ldr	r0, [r7, #24]
 8006586:	f001 f865 	bl	8007654 <xQueueSemaphoreTake>
 800658a:	4603      	mov	r3, r0
 800658c:	2b01      	cmp	r3, #1
 800658e:	d00b      	beq.n	80065a8 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d003      	beq.n	800659e <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 8006596:	f06f 0301 	mvn.w	r3, #1
 800659a:	61fb      	str	r3, [r7, #28]
 800659c:	e004      	b.n	80065a8 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800659e:	f06f 0302 	mvn.w	r3, #2
 80065a2:	61fb      	str	r3, [r7, #28]
 80065a4:	e000      	b.n	80065a8 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 80065a6:	bf00      	nop
      }
    }
  }

  return (stat);
 80065a8:	69fb      	ldr	r3, [r7, #28]
}
 80065aa:	4618      	mov	r0, r3
 80065ac:	3720      	adds	r7, #32
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	200000a8 	.word	0x200000a8
 80065b8:	e000ed04 	.word	0xe000ed04

080065bc <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80065bc:	b580      	push	{r7, lr}
 80065be:	b088      	sub	sp, #32
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80065c8:	2300      	movs	r3, #0
 80065ca:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 80065cc:	69bb      	ldr	r3, [r7, #24]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d103      	bne.n	80065da <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80065d2:	f06f 0303 	mvn.w	r3, #3
 80065d6:	61fb      	str	r3, [r7, #28]
 80065d8:	e03e      	b.n	8006658 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80065da:	f3ef 8305 	mrs	r3, IPSR
 80065de:	617b      	str	r3, [r7, #20]
  return(result);
 80065e0:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d10f      	bne.n	8006606 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065e6:	f3ef 8310 	mrs	r3, PRIMASK
 80065ea:	613b      	str	r3, [r7, #16]
  return(result);
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d105      	bne.n	80065fe <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80065f2:	f3ef 8311 	mrs	r3, BASEPRI
 80065f6:	60fb      	str	r3, [r7, #12]
  return(result);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d01e      	beq.n	800663c <osSemaphoreRelease+0x80>
 80065fe:	4b19      	ldr	r3, [pc, #100]	; (8006664 <osSemaphoreRelease+0xa8>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	2b02      	cmp	r3, #2
 8006604:	d11a      	bne.n	800663c <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 8006606:	2300      	movs	r3, #0
 8006608:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800660a:	f107 0308 	add.w	r3, r7, #8
 800660e:	4619      	mov	r1, r3
 8006610:	69b8      	ldr	r0, [r7, #24]
 8006612:	f000 fea3 	bl	800735c <xQueueGiveFromISR>
 8006616:	4603      	mov	r3, r0
 8006618:	2b01      	cmp	r3, #1
 800661a:	d003      	beq.n	8006624 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 800661c:	f06f 0302 	mvn.w	r3, #2
 8006620:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006622:	e018      	b.n	8006656 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d015      	beq.n	8006656 <osSemaphoreRelease+0x9a>
 800662a:	4b0f      	ldr	r3, [pc, #60]	; (8006668 <osSemaphoreRelease+0xac>)
 800662c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006630:	601a      	str	r2, [r3, #0]
 8006632:	f3bf 8f4f 	dsb	sy
 8006636:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800663a:	e00c      	b.n	8006656 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800663c:	2300      	movs	r3, #0
 800663e:	2200      	movs	r2, #0
 8006640:	2100      	movs	r1, #0
 8006642:	69b8      	ldr	r0, [r7, #24]
 8006644:	f000 fce4 	bl	8007010 <xQueueGenericSend>
 8006648:	4603      	mov	r3, r0
 800664a:	2b01      	cmp	r3, #1
 800664c:	d004      	beq.n	8006658 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800664e:	f06f 0302 	mvn.w	r3, #2
 8006652:	61fb      	str	r3, [r7, #28]
 8006654:	e000      	b.n	8006658 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8006656:	bf00      	nop
    }
  }

  return (stat);
 8006658:	69fb      	ldr	r3, [r7, #28]
}
 800665a:	4618      	mov	r0, r3
 800665c:	3720      	adds	r7, #32
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
 8006662:	bf00      	nop
 8006664:	200000a8 	.word	0x200000a8
 8006668:	e000ed04 	.word	0xe000ed04

0800666c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800666c:	b580      	push	{r7, lr}
 800666e:	b08c      	sub	sp, #48	; 0x30
 8006670:	af02      	add	r7, sp, #8
 8006672:	60f8      	str	r0, [r7, #12]
 8006674:	60b9      	str	r1, [r7, #8]
 8006676:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8006678:	2300      	movs	r3, #0
 800667a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800667c:	f3ef 8305 	mrs	r3, IPSR
 8006680:	61bb      	str	r3, [r7, #24]
  return(result);
 8006682:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006684:	2b00      	cmp	r3, #0
 8006686:	d16f      	bne.n	8006768 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006688:	f3ef 8310 	mrs	r3, PRIMASK
 800668c:	617b      	str	r3, [r7, #20]
  return(result);
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d105      	bne.n	80066a0 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006694:	f3ef 8311 	mrs	r3, BASEPRI
 8006698:	613b      	str	r3, [r7, #16]
  return(result);
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d003      	beq.n	80066a8 <osMessageQueueNew+0x3c>
 80066a0:	4b34      	ldr	r3, [pc, #208]	; (8006774 <osMessageQueueNew+0x108>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	2b02      	cmp	r3, #2
 80066a6:	d05f      	beq.n	8006768 <osMessageQueueNew+0xfc>
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d05c      	beq.n	8006768 <osMessageQueueNew+0xfc>
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d059      	beq.n	8006768 <osMessageQueueNew+0xfc>
    mem = -1;
 80066b4:	f04f 33ff 	mov.w	r3, #4294967295
 80066b8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d029      	beq.n	8006714 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d012      	beq.n	80066ee <osMessageQueueNew+0x82>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	68db      	ldr	r3, [r3, #12]
 80066cc:	2b4f      	cmp	r3, #79	; 0x4f
 80066ce:	d90e      	bls.n	80066ee <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d00a      	beq.n	80066ee <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	695a      	ldr	r2, [r3, #20]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	68b9      	ldr	r1, [r7, #8]
 80066e0:	fb01 f303 	mul.w	r3, r1, r3
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d302      	bcc.n	80066ee <osMessageQueueNew+0x82>
        mem = 1;
 80066e8:	2301      	movs	r3, #1
 80066ea:	623b      	str	r3, [r7, #32]
 80066ec:	e014      	b.n	8006718 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d110      	bne.n	8006718 <osMessageQueueNew+0xac>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d10c      	bne.n	8006718 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006702:	2b00      	cmp	r3, #0
 8006704:	d108      	bne.n	8006718 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	695b      	ldr	r3, [r3, #20]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d104      	bne.n	8006718 <osMessageQueueNew+0xac>
          mem = 0;
 800670e:	2300      	movs	r3, #0
 8006710:	623b      	str	r3, [r7, #32]
 8006712:	e001      	b.n	8006718 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8006714:	2300      	movs	r3, #0
 8006716:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8006718:	6a3b      	ldr	r3, [r7, #32]
 800671a:	2b01      	cmp	r3, #1
 800671c:	d10b      	bne.n	8006736 <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	691a      	ldr	r2, [r3, #16]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	689b      	ldr	r3, [r3, #8]
 8006726:	2100      	movs	r1, #0
 8006728:	9100      	str	r1, [sp, #0]
 800672a:	68b9      	ldr	r1, [r7, #8]
 800672c:	68f8      	ldr	r0, [r7, #12]
 800672e:	f000 fa5b 	bl	8006be8 <xQueueGenericCreateStatic>
 8006732:	6278      	str	r0, [r7, #36]	; 0x24
 8006734:	e008      	b.n	8006748 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 8006736:	6a3b      	ldr	r3, [r7, #32]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d105      	bne.n	8006748 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 800673c:	2200      	movs	r2, #0
 800673e:	68b9      	ldr	r1, [r7, #8]
 8006740:	68f8      	ldr	r0, [r7, #12]
 8006742:	f000 fad3 	bl	8006cec <xQueueGenericCreate>
 8006746:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8006748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674a:	2b00      	cmp	r3, #0
 800674c:	d00c      	beq.n	8006768 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d003      	beq.n	800675c <osMessageQueueNew+0xf0>
        name = attr->name;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	61fb      	str	r3, [r7, #28]
 800675a:	e001      	b.n	8006760 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 800675c:	2300      	movs	r3, #0
 800675e:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8006760:	69f9      	ldr	r1, [r7, #28]
 8006762:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006764:	f001 fa5e 	bl	8007c24 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8006768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800676a:	4618      	mov	r0, r3
 800676c:	3728      	adds	r7, #40	; 0x28
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}
 8006772:	bf00      	nop
 8006774:	200000a8 	.word	0x200000a8

08006778 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8006778:	b580      	push	{r7, lr}
 800677a:	b08a      	sub	sp, #40	; 0x28
 800677c:	af00      	add	r7, sp, #0
 800677e:	60f8      	str	r0, [r7, #12]
 8006780:	60b9      	str	r1, [r7, #8]
 8006782:	603b      	str	r3, [r7, #0]
 8006784:	4613      	mov	r3, r2
 8006786:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800678c:	2300      	movs	r3, #0
 800678e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006790:	f3ef 8305 	mrs	r3, IPSR
 8006794:	61fb      	str	r3, [r7, #28]
  return(result);
 8006796:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8006798:	2b00      	cmp	r3, #0
 800679a:	d10f      	bne.n	80067bc <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800679c:	f3ef 8310 	mrs	r3, PRIMASK
 80067a0:	61bb      	str	r3, [r7, #24]
  return(result);
 80067a2:	69bb      	ldr	r3, [r7, #24]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d105      	bne.n	80067b4 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80067a8:	f3ef 8311 	mrs	r3, BASEPRI
 80067ac:	617b      	str	r3, [r7, #20]
  return(result);
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d02c      	beq.n	800680e <osMessageQueuePut+0x96>
 80067b4:	4b28      	ldr	r3, [pc, #160]	; (8006858 <osMessageQueuePut+0xe0>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2b02      	cmp	r3, #2
 80067ba:	d128      	bne.n	800680e <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80067bc:	6a3b      	ldr	r3, [r7, #32]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d005      	beq.n	80067ce <osMessageQueuePut+0x56>
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d002      	beq.n	80067ce <osMessageQueuePut+0x56>
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d003      	beq.n	80067d6 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 80067ce:	f06f 0303 	mvn.w	r3, #3
 80067d2:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80067d4:	e039      	b.n	800684a <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 80067d6:	2300      	movs	r3, #0
 80067d8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80067da:	f107 0210 	add.w	r2, r7, #16
 80067de:	2300      	movs	r3, #0
 80067e0:	68b9      	ldr	r1, [r7, #8]
 80067e2:	6a38      	ldr	r0, [r7, #32]
 80067e4:	f000 fd1a 	bl	800721c <xQueueGenericSendFromISR>
 80067e8:	4603      	mov	r3, r0
 80067ea:	2b01      	cmp	r3, #1
 80067ec:	d003      	beq.n	80067f6 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 80067ee:	f06f 0302 	mvn.w	r3, #2
 80067f2:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80067f4:	e029      	b.n	800684a <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d026      	beq.n	800684a <osMessageQueuePut+0xd2>
 80067fc:	4b17      	ldr	r3, [pc, #92]	; (800685c <osMessageQueuePut+0xe4>)
 80067fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006802:	601a      	str	r2, [r3, #0]
 8006804:	f3bf 8f4f 	dsb	sy
 8006808:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800680c:	e01d      	b.n	800684a <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800680e:	6a3b      	ldr	r3, [r7, #32]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d002      	beq.n	800681a <osMessageQueuePut+0xa2>
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d103      	bne.n	8006822 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 800681a:	f06f 0303 	mvn.w	r3, #3
 800681e:	627b      	str	r3, [r7, #36]	; 0x24
 8006820:	e014      	b.n	800684c <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006822:	2300      	movs	r3, #0
 8006824:	683a      	ldr	r2, [r7, #0]
 8006826:	68b9      	ldr	r1, [r7, #8]
 8006828:	6a38      	ldr	r0, [r7, #32]
 800682a:	f000 fbf1 	bl	8007010 <xQueueGenericSend>
 800682e:	4603      	mov	r3, r0
 8006830:	2b01      	cmp	r3, #1
 8006832:	d00b      	beq.n	800684c <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d003      	beq.n	8006842 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 800683a:	f06f 0301 	mvn.w	r3, #1
 800683e:	627b      	str	r3, [r7, #36]	; 0x24
 8006840:	e004      	b.n	800684c <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8006842:	f06f 0302 	mvn.w	r3, #2
 8006846:	627b      	str	r3, [r7, #36]	; 0x24
 8006848:	e000      	b.n	800684c <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800684a:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 800684c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800684e:	4618      	mov	r0, r3
 8006850:	3728      	adds	r7, #40	; 0x28
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}
 8006856:	bf00      	nop
 8006858:	200000a8 	.word	0x200000a8
 800685c:	e000ed04 	.word	0xe000ed04

08006860 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8006860:	b580      	push	{r7, lr}
 8006862:	b08a      	sub	sp, #40	; 0x28
 8006864:	af00      	add	r7, sp, #0
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	60b9      	str	r1, [r7, #8]
 800686a:	607a      	str	r2, [r7, #4]
 800686c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006872:	2300      	movs	r3, #0
 8006874:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006876:	f3ef 8305 	mrs	r3, IPSR
 800687a:	61fb      	str	r3, [r7, #28]
  return(result);
 800687c:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 800687e:	2b00      	cmp	r3, #0
 8006880:	d10f      	bne.n	80068a2 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006882:	f3ef 8310 	mrs	r3, PRIMASK
 8006886:	61bb      	str	r3, [r7, #24]
  return(result);
 8006888:	69bb      	ldr	r3, [r7, #24]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d105      	bne.n	800689a <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800688e:	f3ef 8311 	mrs	r3, BASEPRI
 8006892:	617b      	str	r3, [r7, #20]
  return(result);
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d02c      	beq.n	80068f4 <osMessageQueueGet+0x94>
 800689a:	4b28      	ldr	r3, [pc, #160]	; (800693c <osMessageQueueGet+0xdc>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2b02      	cmp	r3, #2
 80068a0:	d128      	bne.n	80068f4 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80068a2:	6a3b      	ldr	r3, [r7, #32]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d005      	beq.n	80068b4 <osMessageQueueGet+0x54>
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d002      	beq.n	80068b4 <osMessageQueueGet+0x54>
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d003      	beq.n	80068bc <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 80068b4:	f06f 0303 	mvn.w	r3, #3
 80068b8:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80068ba:	e038      	b.n	800692e <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 80068bc:	2300      	movs	r3, #0
 80068be:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80068c0:	f107 0310 	add.w	r3, r7, #16
 80068c4:	461a      	mov	r2, r3
 80068c6:	68b9      	ldr	r1, [r7, #8]
 80068c8:	6a38      	ldr	r0, [r7, #32]
 80068ca:	f000 ffd7 	bl	800787c <xQueueReceiveFromISR>
 80068ce:	4603      	mov	r3, r0
 80068d0:	2b01      	cmp	r3, #1
 80068d2:	d003      	beq.n	80068dc <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 80068d4:	f06f 0302 	mvn.w	r3, #2
 80068d8:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80068da:	e028      	b.n	800692e <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d025      	beq.n	800692e <osMessageQueueGet+0xce>
 80068e2:	4b17      	ldr	r3, [pc, #92]	; (8006940 <osMessageQueueGet+0xe0>)
 80068e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068e8:	601a      	str	r2, [r3, #0]
 80068ea:	f3bf 8f4f 	dsb	sy
 80068ee:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80068f2:	e01c      	b.n	800692e <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80068f4:	6a3b      	ldr	r3, [r7, #32]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d002      	beq.n	8006900 <osMessageQueueGet+0xa0>
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d103      	bne.n	8006908 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8006900:	f06f 0303 	mvn.w	r3, #3
 8006904:	627b      	str	r3, [r7, #36]	; 0x24
 8006906:	e013      	b.n	8006930 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006908:	683a      	ldr	r2, [r7, #0]
 800690a:	68b9      	ldr	r1, [r7, #8]
 800690c:	6a38      	ldr	r0, [r7, #32]
 800690e:	f000 fdbb 	bl	8007488 <xQueueReceive>
 8006912:	4603      	mov	r3, r0
 8006914:	2b01      	cmp	r3, #1
 8006916:	d00b      	beq.n	8006930 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d003      	beq.n	8006926 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 800691e:	f06f 0301 	mvn.w	r3, #1
 8006922:	627b      	str	r3, [r7, #36]	; 0x24
 8006924:	e004      	b.n	8006930 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8006926:	f06f 0302 	mvn.w	r3, #2
 800692a:	627b      	str	r3, [r7, #36]	; 0x24
 800692c:	e000      	b.n	8006930 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800692e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8006930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006932:	4618      	mov	r0, r3
 8006934:	3728      	adds	r7, #40	; 0x28
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}
 800693a:	bf00      	nop
 800693c:	200000a8 	.word	0x200000a8
 8006940:	e000ed04 	.word	0xe000ed04

08006944 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006944:	b480      	push	{r7}
 8006946:	b085      	sub	sp, #20
 8006948:	af00      	add	r7, sp, #0
 800694a:	60f8      	str	r0, [r7, #12]
 800694c:	60b9      	str	r1, [r7, #8]
 800694e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	4a07      	ldr	r2, [pc, #28]	; (8006970 <vApplicationGetIdleTaskMemory+0x2c>)
 8006954:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	4a06      	ldr	r2, [pc, #24]	; (8006974 <vApplicationGetIdleTaskMemory+0x30>)
 800695a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2280      	movs	r2, #128	; 0x80
 8006960:	601a      	str	r2, [r3, #0]
}
 8006962:	bf00      	nop
 8006964:	3714      	adds	r7, #20
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr
 800696e:	bf00      	nop
 8006970:	200000ac 	.word	0x200000ac
 8006974:	20000108 	.word	0x20000108

08006978 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006978:	b480      	push	{r7}
 800697a:	b085      	sub	sp, #20
 800697c:	af00      	add	r7, sp, #0
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	4a07      	ldr	r2, [pc, #28]	; (80069a4 <vApplicationGetTimerTaskMemory+0x2c>)
 8006988:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	4a06      	ldr	r2, [pc, #24]	; (80069a8 <vApplicationGetTimerTaskMemory+0x30>)
 800698e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006996:	601a      	str	r2, [r3, #0]
}
 8006998:	bf00      	nop
 800699a:	3714      	adds	r7, #20
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr
 80069a4:	20000308 	.word	0x20000308
 80069a8:	20000364 	.word	0x20000364

080069ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80069ac:	b480      	push	{r7}
 80069ae:	b083      	sub	sp, #12
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f103 0208 	add.w	r2, r3, #8
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f04f 32ff 	mov.w	r2, #4294967295
 80069c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f103 0208 	add.w	r2, r3, #8
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f103 0208 	add.w	r2, r3, #8
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80069e0:	bf00      	nop
 80069e2:	370c      	adds	r7, #12
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80069fa:	bf00      	nop
 80069fc:	370c      	adds	r7, #12
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr

08006a06 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006a06:	b480      	push	{r7}
 8006a08:	b085      	sub	sp, #20
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
 8006a0e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	68fa      	ldr	r2, [r7, #12]
 8006a1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	689a      	ldr	r2, [r3, #8]
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	683a      	ldr	r2, [r7, #0]
 8006a2a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	683a      	ldr	r2, [r7, #0]
 8006a30:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	1c5a      	adds	r2, r3, #1
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	601a      	str	r2, [r3, #0]
}
 8006a42:	bf00      	nop
 8006a44:	3714      	adds	r7, #20
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr

08006a4e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006a4e:	b480      	push	{r7}
 8006a50:	b085      	sub	sp, #20
 8006a52:	af00      	add	r7, sp, #0
 8006a54:	6078      	str	r0, [r7, #4]
 8006a56:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a64:	d103      	bne.n	8006a6e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	691b      	ldr	r3, [r3, #16]
 8006a6a:	60fb      	str	r3, [r7, #12]
 8006a6c:	e00c      	b.n	8006a88 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	3308      	adds	r3, #8
 8006a72:	60fb      	str	r3, [r7, #12]
 8006a74:	e002      	b.n	8006a7c <vListInsert+0x2e>
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	60fb      	str	r3, [r7, #12]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	68ba      	ldr	r2, [r7, #8]
 8006a84:	429a      	cmp	r2, r3
 8006a86:	d2f6      	bcs.n	8006a76 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	683a      	ldr	r2, [r7, #0]
 8006a96:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	68fa      	ldr	r2, [r7, #12]
 8006a9c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	683a      	ldr	r2, [r7, #0]
 8006aa2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	687a      	ldr	r2, [r7, #4]
 8006aa8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	1c5a      	adds	r2, r3, #1
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	601a      	str	r2, [r3, #0]
}
 8006ab4:	bf00      	nop
 8006ab6:	3714      	adds	r7, #20
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abe:	4770      	bx	lr

08006ac0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b085      	sub	sp, #20
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	691b      	ldr	r3, [r3, #16]
 8006acc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	687a      	ldr	r2, [r7, #4]
 8006ad4:	6892      	ldr	r2, [r2, #8]
 8006ad6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	6852      	ldr	r2, [r2, #4]
 8006ae0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	685b      	ldr	r3, [r3, #4]
 8006ae6:	687a      	ldr	r2, [r7, #4]
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d103      	bne.n	8006af4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	689a      	ldr	r2, [r3, #8]
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2200      	movs	r2, #0
 8006af8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	1e5a      	subs	r2, r3, #1
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3714      	adds	r7, #20
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d10c      	bne.n	8006b42 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b2c:	b672      	cpsid	i
 8006b2e:	f383 8811 	msr	BASEPRI, r3
 8006b32:	f3bf 8f6f 	isb	sy
 8006b36:	f3bf 8f4f 	dsb	sy
 8006b3a:	b662      	cpsie	i
 8006b3c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006b3e:	bf00      	nop
 8006b40:	e7fe      	b.n	8006b40 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8006b42:	f002 fda3 	bl	800968c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b4e:	68f9      	ldr	r1, [r7, #12]
 8006b50:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006b52:	fb01 f303 	mul.w	r3, r1, r3
 8006b56:	441a      	add	r2, r3
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b72:	3b01      	subs	r3, #1
 8006b74:	68f9      	ldr	r1, [r7, #12]
 8006b76:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006b78:	fb01 f303 	mul.w	r3, r1, r3
 8006b7c:	441a      	add	r2, r3
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	22ff      	movs	r2, #255	; 0xff
 8006b86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	22ff      	movs	r2, #255	; 0xff
 8006b8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d114      	bne.n	8006bc2 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	691b      	ldr	r3, [r3, #16]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d01a      	beq.n	8006bd6 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	3310      	adds	r3, #16
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f001 fd4f 	bl	8008648 <xTaskRemoveFromEventList>
 8006baa:	4603      	mov	r3, r0
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d012      	beq.n	8006bd6 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006bb0:	4b0c      	ldr	r3, [pc, #48]	; (8006be4 <xQueueGenericReset+0xd0>)
 8006bb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006bb6:	601a      	str	r2, [r3, #0]
 8006bb8:	f3bf 8f4f 	dsb	sy
 8006bbc:	f3bf 8f6f 	isb	sy
 8006bc0:	e009      	b.n	8006bd6 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	3310      	adds	r3, #16
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f7ff fef0 	bl	80069ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	3324      	adds	r3, #36	; 0x24
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f7ff feeb 	bl	80069ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006bd6:	f002 fd8d 	bl	80096f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006bda:	2301      	movs	r3, #1
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3710      	adds	r7, #16
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}
 8006be4:	e000ed04 	.word	0xe000ed04

08006be8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b08e      	sub	sp, #56	; 0x38
 8006bec:	af02      	add	r7, sp, #8
 8006bee:	60f8      	str	r0, [r7, #12]
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	607a      	str	r2, [r7, #4]
 8006bf4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10c      	bne.n	8006c16 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8006bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c00:	b672      	cpsid	i
 8006c02:	f383 8811 	msr	BASEPRI, r3
 8006c06:	f3bf 8f6f 	isb	sy
 8006c0a:	f3bf 8f4f 	dsb	sy
 8006c0e:	b662      	cpsie	i
 8006c10:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006c12:	bf00      	nop
 8006c14:	e7fe      	b.n	8006c14 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d10c      	bne.n	8006c36 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8006c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c20:	b672      	cpsid	i
 8006c22:	f383 8811 	msr	BASEPRI, r3
 8006c26:	f3bf 8f6f 	isb	sy
 8006c2a:	f3bf 8f4f 	dsb	sy
 8006c2e:	b662      	cpsie	i
 8006c30:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006c32:	bf00      	nop
 8006c34:	e7fe      	b.n	8006c34 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d002      	beq.n	8006c42 <xQueueGenericCreateStatic+0x5a>
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d001      	beq.n	8006c46 <xQueueGenericCreateStatic+0x5e>
 8006c42:	2301      	movs	r3, #1
 8006c44:	e000      	b.n	8006c48 <xQueueGenericCreateStatic+0x60>
 8006c46:	2300      	movs	r3, #0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d10c      	bne.n	8006c66 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 8006c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c50:	b672      	cpsid	i
 8006c52:	f383 8811 	msr	BASEPRI, r3
 8006c56:	f3bf 8f6f 	isb	sy
 8006c5a:	f3bf 8f4f 	dsb	sy
 8006c5e:	b662      	cpsie	i
 8006c60:	623b      	str	r3, [r7, #32]
}
 8006c62:	bf00      	nop
 8006c64:	e7fe      	b.n	8006c64 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d102      	bne.n	8006c72 <xQueueGenericCreateStatic+0x8a>
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d101      	bne.n	8006c76 <xQueueGenericCreateStatic+0x8e>
 8006c72:	2301      	movs	r3, #1
 8006c74:	e000      	b.n	8006c78 <xQueueGenericCreateStatic+0x90>
 8006c76:	2300      	movs	r3, #0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d10c      	bne.n	8006c96 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8006c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c80:	b672      	cpsid	i
 8006c82:	f383 8811 	msr	BASEPRI, r3
 8006c86:	f3bf 8f6f 	isb	sy
 8006c8a:	f3bf 8f4f 	dsb	sy
 8006c8e:	b662      	cpsie	i
 8006c90:	61fb      	str	r3, [r7, #28]
}
 8006c92:	bf00      	nop
 8006c94:	e7fe      	b.n	8006c94 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006c96:	2350      	movs	r3, #80	; 0x50
 8006c98:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	2b50      	cmp	r3, #80	; 0x50
 8006c9e:	d00c      	beq.n	8006cba <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8006ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ca4:	b672      	cpsid	i
 8006ca6:	f383 8811 	msr	BASEPRI, r3
 8006caa:	f3bf 8f6f 	isb	sy
 8006cae:	f3bf 8f4f 	dsb	sy
 8006cb2:	b662      	cpsie	i
 8006cb4:	61bb      	str	r3, [r7, #24]
}
 8006cb6:	bf00      	nop
 8006cb8:	e7fe      	b.n	8006cb8 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006cba:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d00d      	beq.n	8006ce2 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cc8:	2201      	movs	r2, #1
 8006cca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006cce:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006cd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cd4:	9300      	str	r3, [sp, #0]
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	687a      	ldr	r2, [r7, #4]
 8006cda:	68b9      	ldr	r1, [r7, #8]
 8006cdc:	68f8      	ldr	r0, [r7, #12]
 8006cde:	f000 f847 	bl	8006d70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3730      	adds	r7, #48	; 0x30
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}

08006cec <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b08a      	sub	sp, #40	; 0x28
 8006cf0:	af02      	add	r7, sp, #8
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	4613      	mov	r3, r2
 8006cf8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d10c      	bne.n	8006d1a <xQueueGenericCreate+0x2e>
	__asm volatile
 8006d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d04:	b672      	cpsid	i
 8006d06:	f383 8811 	msr	BASEPRI, r3
 8006d0a:	f3bf 8f6f 	isb	sy
 8006d0e:	f3bf 8f4f 	dsb	sy
 8006d12:	b662      	cpsie	i
 8006d14:	613b      	str	r3, [r7, #16]
}
 8006d16:	bf00      	nop
 8006d18:	e7fe      	b.n	8006d18 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d102      	bne.n	8006d26 <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006d20:	2300      	movs	r3, #0
 8006d22:	61fb      	str	r3, [r7, #28]
 8006d24:	e004      	b.n	8006d30 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	68ba      	ldr	r2, [r7, #8]
 8006d2a:	fb02 f303 	mul.w	r3, r2, r3
 8006d2e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006d30:	69fb      	ldr	r3, [r7, #28]
 8006d32:	3350      	adds	r3, #80	; 0x50
 8006d34:	4618      	mov	r0, r3
 8006d36:	f002 fdd5 	bl	80098e4 <pvPortMalloc>
 8006d3a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006d3c:	69bb      	ldr	r3, [r7, #24]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d011      	beq.n	8006d66 <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006d42:	69bb      	ldr	r3, [r7, #24]
 8006d44:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	3350      	adds	r3, #80	; 0x50
 8006d4a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006d4c:	69bb      	ldr	r3, [r7, #24]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006d54:	79fa      	ldrb	r2, [r7, #7]
 8006d56:	69bb      	ldr	r3, [r7, #24]
 8006d58:	9300      	str	r3, [sp, #0]
 8006d5a:	4613      	mov	r3, r2
 8006d5c:	697a      	ldr	r2, [r7, #20]
 8006d5e:	68b9      	ldr	r1, [r7, #8]
 8006d60:	68f8      	ldr	r0, [r7, #12]
 8006d62:	f000 f805 	bl	8006d70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006d66:	69bb      	ldr	r3, [r7, #24]
	}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3720      	adds	r7, #32
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}

08006d70 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b084      	sub	sp, #16
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]
 8006d7c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d103      	bne.n	8006d8c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006d84:	69bb      	ldr	r3, [r7, #24]
 8006d86:	69ba      	ldr	r2, [r7, #24]
 8006d88:	601a      	str	r2, [r3, #0]
 8006d8a:	e002      	b.n	8006d92 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006d8c:	69bb      	ldr	r3, [r7, #24]
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006d92:	69bb      	ldr	r3, [r7, #24]
 8006d94:	68fa      	ldr	r2, [r7, #12]
 8006d96:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006d98:	69bb      	ldr	r3, [r7, #24]
 8006d9a:	68ba      	ldr	r2, [r7, #8]
 8006d9c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006d9e:	2101      	movs	r1, #1
 8006da0:	69b8      	ldr	r0, [r7, #24]
 8006da2:	f7ff feb7 	bl	8006b14 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006da6:	69bb      	ldr	r3, [r7, #24]
 8006da8:	78fa      	ldrb	r2, [r7, #3]
 8006daa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006dae:	bf00      	nop
 8006db0:	3710      	adds	r7, #16
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}

08006db6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006db6:	b580      	push	{r7, lr}
 8006db8:	b082      	sub	sp, #8
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d00e      	beq.n	8006de2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	2200      	movs	r2, #0
 8006dda:	2100      	movs	r1, #0
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f000 f917 	bl	8007010 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006de2:	bf00      	nop
 8006de4:	3708      	adds	r7, #8
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}

08006dea <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006dea:	b580      	push	{r7, lr}
 8006dec:	b086      	sub	sp, #24
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	4603      	mov	r3, r0
 8006df2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006df4:	2301      	movs	r3, #1
 8006df6:	617b      	str	r3, [r7, #20]
 8006df8:	2300      	movs	r3, #0
 8006dfa:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006dfc:	79fb      	ldrb	r3, [r7, #7]
 8006dfe:	461a      	mov	r2, r3
 8006e00:	6939      	ldr	r1, [r7, #16]
 8006e02:	6978      	ldr	r0, [r7, #20]
 8006e04:	f7ff ff72 	bl	8006cec <xQueueGenericCreate>
 8006e08:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006e0a:	68f8      	ldr	r0, [r7, #12]
 8006e0c:	f7ff ffd3 	bl	8006db6 <prvInitialiseMutex>

		return xNewQueue;
 8006e10:	68fb      	ldr	r3, [r7, #12]
	}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3718      	adds	r7, #24
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}

08006e1a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8006e1a:	b580      	push	{r7, lr}
 8006e1c:	b088      	sub	sp, #32
 8006e1e:	af02      	add	r7, sp, #8
 8006e20:	4603      	mov	r3, r0
 8006e22:	6039      	str	r1, [r7, #0]
 8006e24:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006e26:	2301      	movs	r3, #1
 8006e28:	617b      	str	r3, [r7, #20]
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006e2e:	79fb      	ldrb	r3, [r7, #7]
 8006e30:	9300      	str	r3, [sp, #0]
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	2200      	movs	r2, #0
 8006e36:	6939      	ldr	r1, [r7, #16]
 8006e38:	6978      	ldr	r0, [r7, #20]
 8006e3a:	f7ff fed5 	bl	8006be8 <xQueueGenericCreateStatic>
 8006e3e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006e40:	68f8      	ldr	r0, [r7, #12]
 8006e42:	f7ff ffb8 	bl	8006db6 <prvInitialiseMutex>

		return xNewQueue;
 8006e46:	68fb      	ldr	r3, [r7, #12]
	}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3718      	adds	r7, #24
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}

08006e50 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8006e50:	b590      	push	{r4, r7, lr}
 8006e52:	b087      	sub	sp, #28
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d10c      	bne.n	8006e7c <xQueueGiveMutexRecursive+0x2c>
	__asm volatile
 8006e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e66:	b672      	cpsid	i
 8006e68:	f383 8811 	msr	BASEPRI, r3
 8006e6c:	f3bf 8f6f 	isb	sy
 8006e70:	f3bf 8f4f 	dsb	sy
 8006e74:	b662      	cpsie	i
 8006e76:	60fb      	str	r3, [r7, #12]
}
 8006e78:	bf00      	nop
 8006e7a:	e7fe      	b.n	8006e7a <xQueueGiveMutexRecursive+0x2a>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	689c      	ldr	r4, [r3, #8]
 8006e80:	f001 fda8 	bl	80089d4 <xTaskGetCurrentTaskHandle>
 8006e84:	4603      	mov	r3, r0
 8006e86:	429c      	cmp	r4, r3
 8006e88:	d111      	bne.n	8006eae <xQueueGiveMutexRecursive+0x5e>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	1e5a      	subs	r2, r3, #1
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d105      	bne.n	8006ea8 <xQueueGiveMutexRecursive+0x58>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	2100      	movs	r1, #0
 8006ea2:	6938      	ldr	r0, [r7, #16]
 8006ea4:	f000 f8b4 	bl	8007010 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	617b      	str	r3, [r7, #20]
 8006eac:	e001      	b.n	8006eb2 <xQueueGiveMutexRecursive+0x62>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006eb2:	697b      	ldr	r3, [r7, #20]
	}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	371c      	adds	r7, #28
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd90      	pop	{r4, r7, pc}

08006ebc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006ebc:	b590      	push	{r4, r7, lr}
 8006ebe:	b087      	sub	sp, #28
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
 8006ec4:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d10c      	bne.n	8006eea <xQueueTakeMutexRecursive+0x2e>
	__asm volatile
 8006ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ed4:	b672      	cpsid	i
 8006ed6:	f383 8811 	msr	BASEPRI, r3
 8006eda:	f3bf 8f6f 	isb	sy
 8006ede:	f3bf 8f4f 	dsb	sy
 8006ee2:	b662      	cpsie	i
 8006ee4:	60fb      	str	r3, [r7, #12]
}
 8006ee6:	bf00      	nop
 8006ee8:	e7fe      	b.n	8006ee8 <xQueueTakeMutexRecursive+0x2c>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	689c      	ldr	r4, [r3, #8]
 8006eee:	f001 fd71 	bl	80089d4 <xTaskGetCurrentTaskHandle>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	429c      	cmp	r4, r3
 8006ef6:	d107      	bne.n	8006f08 <xQueueTakeMutexRecursive+0x4c>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006ef8:	693b      	ldr	r3, [r7, #16]
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	1c5a      	adds	r2, r3, #1
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8006f02:	2301      	movs	r3, #1
 8006f04:	617b      	str	r3, [r7, #20]
 8006f06:	e00c      	b.n	8006f22 <xQueueTakeMutexRecursive+0x66>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006f08:	6839      	ldr	r1, [r7, #0]
 8006f0a:	6938      	ldr	r0, [r7, #16]
 8006f0c:	f000 fba2 	bl	8007654 <xQueueSemaphoreTake>
 8006f10:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d004      	beq.n	8006f22 <xQueueTakeMutexRecursive+0x66>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	68db      	ldr	r3, [r3, #12]
 8006f1c:	1c5a      	adds	r2, r3, #1
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8006f22:	697b      	ldr	r3, [r7, #20]
	}
 8006f24:	4618      	mov	r0, r3
 8006f26:	371c      	adds	r7, #28
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd90      	pop	{r4, r7, pc}

08006f2c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b08a      	sub	sp, #40	; 0x28
 8006f30:	af02      	add	r7, sp, #8
 8006f32:	60f8      	str	r0, [r7, #12]
 8006f34:	60b9      	str	r1, [r7, #8]
 8006f36:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d10c      	bne.n	8006f58 <xQueueCreateCountingSemaphoreStatic+0x2c>
	__asm volatile
 8006f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f42:	b672      	cpsid	i
 8006f44:	f383 8811 	msr	BASEPRI, r3
 8006f48:	f3bf 8f6f 	isb	sy
 8006f4c:	f3bf 8f4f 	dsb	sy
 8006f50:	b662      	cpsie	i
 8006f52:	61bb      	str	r3, [r7, #24]
}
 8006f54:	bf00      	nop
 8006f56:	e7fe      	b.n	8006f56 <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006f58:	68ba      	ldr	r2, [r7, #8]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d90c      	bls.n	8006f7a <xQueueCreateCountingSemaphoreStatic+0x4e>
	__asm volatile
 8006f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f64:	b672      	cpsid	i
 8006f66:	f383 8811 	msr	BASEPRI, r3
 8006f6a:	f3bf 8f6f 	isb	sy
 8006f6e:	f3bf 8f4f 	dsb	sy
 8006f72:	b662      	cpsie	i
 8006f74:	617b      	str	r3, [r7, #20]
}
 8006f76:	bf00      	nop
 8006f78:	e7fe      	b.n	8006f78 <xQueueCreateCountingSemaphoreStatic+0x4c>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006f7a:	2302      	movs	r3, #2
 8006f7c:	9300      	str	r3, [sp, #0]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2200      	movs	r2, #0
 8006f82:	2100      	movs	r1, #0
 8006f84:	68f8      	ldr	r0, [r7, #12]
 8006f86:	f7ff fe2f 	bl	8006be8 <xQueueGenericCreateStatic>
 8006f8a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d002      	beq.n	8006f98 <xQueueCreateCountingSemaphoreStatic+0x6c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006f92:	69fb      	ldr	r3, [r7, #28]
 8006f94:	68ba      	ldr	r2, [r7, #8]
 8006f96:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006f98:	69fb      	ldr	r3, [r7, #28]
	}
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	3720      	adds	r7, #32
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	bd80      	pop	{r7, pc}

08006fa2 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8006fa2:	b580      	push	{r7, lr}
 8006fa4:	b086      	sub	sp, #24
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6078      	str	r0, [r7, #4]
 8006faa:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d10c      	bne.n	8006fcc <xQueueCreateCountingSemaphore+0x2a>
	__asm volatile
 8006fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fb6:	b672      	cpsid	i
 8006fb8:	f383 8811 	msr	BASEPRI, r3
 8006fbc:	f3bf 8f6f 	isb	sy
 8006fc0:	f3bf 8f4f 	dsb	sy
 8006fc4:	b662      	cpsie	i
 8006fc6:	613b      	str	r3, [r7, #16]
}
 8006fc8:	bf00      	nop
 8006fca:	e7fe      	b.n	8006fca <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006fcc:	683a      	ldr	r2, [r7, #0]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	d90c      	bls.n	8006fee <xQueueCreateCountingSemaphore+0x4c>
	__asm volatile
 8006fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fd8:	b672      	cpsid	i
 8006fda:	f383 8811 	msr	BASEPRI, r3
 8006fde:	f3bf 8f6f 	isb	sy
 8006fe2:	f3bf 8f4f 	dsb	sy
 8006fe6:	b662      	cpsie	i
 8006fe8:	60fb      	str	r3, [r7, #12]
}
 8006fea:	bf00      	nop
 8006fec:	e7fe      	b.n	8006fec <xQueueCreateCountingSemaphore+0x4a>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006fee:	2202      	movs	r2, #2
 8006ff0:	2100      	movs	r1, #0
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f7ff fe7a 	bl	8006cec <xQueueGenericCreate>
 8006ff8:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d002      	beq.n	8007006 <xQueueCreateCountingSemaphore+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	683a      	ldr	r2, [r7, #0]
 8007004:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007006:	697b      	ldr	r3, [r7, #20]
	}
 8007008:	4618      	mov	r0, r3
 800700a:	3718      	adds	r7, #24
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}

08007010 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b08e      	sub	sp, #56	; 0x38
 8007014:	af00      	add	r7, sp, #0
 8007016:	60f8      	str	r0, [r7, #12]
 8007018:	60b9      	str	r1, [r7, #8]
 800701a:	607a      	str	r2, [r7, #4]
 800701c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800701e:	2300      	movs	r3, #0
 8007020:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007028:	2b00      	cmp	r3, #0
 800702a:	d10c      	bne.n	8007046 <xQueueGenericSend+0x36>
	__asm volatile
 800702c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007030:	b672      	cpsid	i
 8007032:	f383 8811 	msr	BASEPRI, r3
 8007036:	f3bf 8f6f 	isb	sy
 800703a:	f3bf 8f4f 	dsb	sy
 800703e:	b662      	cpsie	i
 8007040:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007042:	bf00      	nop
 8007044:	e7fe      	b.n	8007044 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d103      	bne.n	8007054 <xQueueGenericSend+0x44>
 800704c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800704e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007050:	2b00      	cmp	r3, #0
 8007052:	d101      	bne.n	8007058 <xQueueGenericSend+0x48>
 8007054:	2301      	movs	r3, #1
 8007056:	e000      	b.n	800705a <xQueueGenericSend+0x4a>
 8007058:	2300      	movs	r3, #0
 800705a:	2b00      	cmp	r3, #0
 800705c:	d10c      	bne.n	8007078 <xQueueGenericSend+0x68>
	__asm volatile
 800705e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007062:	b672      	cpsid	i
 8007064:	f383 8811 	msr	BASEPRI, r3
 8007068:	f3bf 8f6f 	isb	sy
 800706c:	f3bf 8f4f 	dsb	sy
 8007070:	b662      	cpsie	i
 8007072:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007074:	bf00      	nop
 8007076:	e7fe      	b.n	8007076 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	2b02      	cmp	r3, #2
 800707c:	d103      	bne.n	8007086 <xQueueGenericSend+0x76>
 800707e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007080:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007082:	2b01      	cmp	r3, #1
 8007084:	d101      	bne.n	800708a <xQueueGenericSend+0x7a>
 8007086:	2301      	movs	r3, #1
 8007088:	e000      	b.n	800708c <xQueueGenericSend+0x7c>
 800708a:	2300      	movs	r3, #0
 800708c:	2b00      	cmp	r3, #0
 800708e:	d10c      	bne.n	80070aa <xQueueGenericSend+0x9a>
	__asm volatile
 8007090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007094:	b672      	cpsid	i
 8007096:	f383 8811 	msr	BASEPRI, r3
 800709a:	f3bf 8f6f 	isb	sy
 800709e:	f3bf 8f4f 	dsb	sy
 80070a2:	b662      	cpsie	i
 80070a4:	623b      	str	r3, [r7, #32]
}
 80070a6:	bf00      	nop
 80070a8:	e7fe      	b.n	80070a8 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80070aa:	f001 fca3 	bl	80089f4 <xTaskGetSchedulerState>
 80070ae:	4603      	mov	r3, r0
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d102      	bne.n	80070ba <xQueueGenericSend+0xaa>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d101      	bne.n	80070be <xQueueGenericSend+0xae>
 80070ba:	2301      	movs	r3, #1
 80070bc:	e000      	b.n	80070c0 <xQueueGenericSend+0xb0>
 80070be:	2300      	movs	r3, #0
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d10c      	bne.n	80070de <xQueueGenericSend+0xce>
	__asm volatile
 80070c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070c8:	b672      	cpsid	i
 80070ca:	f383 8811 	msr	BASEPRI, r3
 80070ce:	f3bf 8f6f 	isb	sy
 80070d2:	f3bf 8f4f 	dsb	sy
 80070d6:	b662      	cpsie	i
 80070d8:	61fb      	str	r3, [r7, #28]
}
 80070da:	bf00      	nop
 80070dc:	e7fe      	b.n	80070dc <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80070de:	f002 fad5 	bl	800968c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80070e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d302      	bcc.n	80070f4 <xQueueGenericSend+0xe4>
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	2b02      	cmp	r3, #2
 80070f2:	d129      	bne.n	8007148 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80070f4:	683a      	ldr	r2, [r7, #0]
 80070f6:	68b9      	ldr	r1, [r7, #8]
 80070f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80070fa:	f000 fc82 	bl	8007a02 <prvCopyDataToQueue>
 80070fe:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007104:	2b00      	cmp	r3, #0
 8007106:	d010      	beq.n	800712a <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800710a:	3324      	adds	r3, #36	; 0x24
 800710c:	4618      	mov	r0, r3
 800710e:	f001 fa9b 	bl	8008648 <xTaskRemoveFromEventList>
 8007112:	4603      	mov	r3, r0
 8007114:	2b00      	cmp	r3, #0
 8007116:	d013      	beq.n	8007140 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007118:	4b3f      	ldr	r3, [pc, #252]	; (8007218 <xQueueGenericSend+0x208>)
 800711a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800711e:	601a      	str	r2, [r3, #0]
 8007120:	f3bf 8f4f 	dsb	sy
 8007124:	f3bf 8f6f 	isb	sy
 8007128:	e00a      	b.n	8007140 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800712a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800712c:	2b00      	cmp	r3, #0
 800712e:	d007      	beq.n	8007140 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007130:	4b39      	ldr	r3, [pc, #228]	; (8007218 <xQueueGenericSend+0x208>)
 8007132:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007136:	601a      	str	r2, [r3, #0]
 8007138:	f3bf 8f4f 	dsb	sy
 800713c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007140:	f002 fad8 	bl	80096f4 <vPortExitCritical>
				return pdPASS;
 8007144:	2301      	movs	r3, #1
 8007146:	e063      	b.n	8007210 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d103      	bne.n	8007156 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800714e:	f002 fad1 	bl	80096f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007152:	2300      	movs	r3, #0
 8007154:	e05c      	b.n	8007210 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007158:	2b00      	cmp	r3, #0
 800715a:	d106      	bne.n	800716a <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800715c:	f107 0314 	add.w	r3, r7, #20
 8007160:	4618      	mov	r0, r3
 8007162:	f001 fad7 	bl	8008714 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007166:	2301      	movs	r3, #1
 8007168:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800716a:	f002 fac3 	bl	80096f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800716e:	f001 f82b 	bl	80081c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007172:	f002 fa8b 	bl	800968c <vPortEnterCritical>
 8007176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007178:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800717c:	b25b      	sxtb	r3, r3
 800717e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007182:	d103      	bne.n	800718c <xQueueGenericSend+0x17c>
 8007184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007186:	2200      	movs	r2, #0
 8007188:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800718c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800718e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007192:	b25b      	sxtb	r3, r3
 8007194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007198:	d103      	bne.n	80071a2 <xQueueGenericSend+0x192>
 800719a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800719c:	2200      	movs	r2, #0
 800719e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071a2:	f002 faa7 	bl	80096f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071a6:	1d3a      	adds	r2, r7, #4
 80071a8:	f107 0314 	add.w	r3, r7, #20
 80071ac:	4611      	mov	r1, r2
 80071ae:	4618      	mov	r0, r3
 80071b0:	f001 fac6 	bl	8008740 <xTaskCheckForTimeOut>
 80071b4:	4603      	mov	r3, r0
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d124      	bne.n	8007204 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80071ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80071bc:	f000 fd19 	bl	8007bf2 <prvIsQueueFull>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d018      	beq.n	80071f8 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80071c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071c8:	3310      	adds	r3, #16
 80071ca:	687a      	ldr	r2, [r7, #4]
 80071cc:	4611      	mov	r1, r2
 80071ce:	4618      	mov	r0, r3
 80071d0:	f001 f9e6 	bl	80085a0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80071d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80071d6:	f000 fca4 	bl	8007b22 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80071da:	f001 f803 	bl	80081e4 <xTaskResumeAll>
 80071de:	4603      	mov	r3, r0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	f47f af7c 	bne.w	80070de <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 80071e6:	4b0c      	ldr	r3, [pc, #48]	; (8007218 <xQueueGenericSend+0x208>)
 80071e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071ec:	601a      	str	r2, [r3, #0]
 80071ee:	f3bf 8f4f 	dsb	sy
 80071f2:	f3bf 8f6f 	isb	sy
 80071f6:	e772      	b.n	80070de <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80071f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80071fa:	f000 fc92 	bl	8007b22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80071fe:	f000 fff1 	bl	80081e4 <xTaskResumeAll>
 8007202:	e76c      	b.n	80070de <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007204:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007206:	f000 fc8c 	bl	8007b22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800720a:	f000 ffeb 	bl	80081e4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800720e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007210:	4618      	mov	r0, r3
 8007212:	3738      	adds	r7, #56	; 0x38
 8007214:	46bd      	mov	sp, r7
 8007216:	bd80      	pop	{r7, pc}
 8007218:	e000ed04 	.word	0xe000ed04

0800721c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b08e      	sub	sp, #56	; 0x38
 8007220:	af00      	add	r7, sp, #0
 8007222:	60f8      	str	r0, [r7, #12]
 8007224:	60b9      	str	r1, [r7, #8]
 8007226:	607a      	str	r2, [r7, #4]
 8007228:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800722e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007230:	2b00      	cmp	r3, #0
 8007232:	d10c      	bne.n	800724e <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8007234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007238:	b672      	cpsid	i
 800723a:	f383 8811 	msr	BASEPRI, r3
 800723e:	f3bf 8f6f 	isb	sy
 8007242:	f3bf 8f4f 	dsb	sy
 8007246:	b662      	cpsie	i
 8007248:	627b      	str	r3, [r7, #36]	; 0x24
}
 800724a:	bf00      	nop
 800724c:	e7fe      	b.n	800724c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d103      	bne.n	800725c <xQueueGenericSendFromISR+0x40>
 8007254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007258:	2b00      	cmp	r3, #0
 800725a:	d101      	bne.n	8007260 <xQueueGenericSendFromISR+0x44>
 800725c:	2301      	movs	r3, #1
 800725e:	e000      	b.n	8007262 <xQueueGenericSendFromISR+0x46>
 8007260:	2300      	movs	r3, #0
 8007262:	2b00      	cmp	r3, #0
 8007264:	d10c      	bne.n	8007280 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 8007266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800726a:	b672      	cpsid	i
 800726c:	f383 8811 	msr	BASEPRI, r3
 8007270:	f3bf 8f6f 	isb	sy
 8007274:	f3bf 8f4f 	dsb	sy
 8007278:	b662      	cpsie	i
 800727a:	623b      	str	r3, [r7, #32]
}
 800727c:	bf00      	nop
 800727e:	e7fe      	b.n	800727e <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	2b02      	cmp	r3, #2
 8007284:	d103      	bne.n	800728e <xQueueGenericSendFromISR+0x72>
 8007286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800728a:	2b01      	cmp	r3, #1
 800728c:	d101      	bne.n	8007292 <xQueueGenericSendFromISR+0x76>
 800728e:	2301      	movs	r3, #1
 8007290:	e000      	b.n	8007294 <xQueueGenericSendFromISR+0x78>
 8007292:	2300      	movs	r3, #0
 8007294:	2b00      	cmp	r3, #0
 8007296:	d10c      	bne.n	80072b2 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 8007298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800729c:	b672      	cpsid	i
 800729e:	f383 8811 	msr	BASEPRI, r3
 80072a2:	f3bf 8f6f 	isb	sy
 80072a6:	f3bf 8f4f 	dsb	sy
 80072aa:	b662      	cpsie	i
 80072ac:	61fb      	str	r3, [r7, #28]
}
 80072ae:	bf00      	nop
 80072b0:	e7fe      	b.n	80072b0 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80072b2:	f002 fad3 	bl	800985c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80072b6:	f3ef 8211 	mrs	r2, BASEPRI
 80072ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072be:	b672      	cpsid	i
 80072c0:	f383 8811 	msr	BASEPRI, r3
 80072c4:	f3bf 8f6f 	isb	sy
 80072c8:	f3bf 8f4f 	dsb	sy
 80072cc:	b662      	cpsie	i
 80072ce:	61ba      	str	r2, [r7, #24]
 80072d0:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80072d2:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80072d4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80072d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80072da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072de:	429a      	cmp	r2, r3
 80072e0:	d302      	bcc.n	80072e8 <xQueueGenericSendFromISR+0xcc>
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	2b02      	cmp	r3, #2
 80072e6:	d12c      	bne.n	8007342 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80072e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80072ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80072f2:	683a      	ldr	r2, [r7, #0]
 80072f4:	68b9      	ldr	r1, [r7, #8]
 80072f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80072f8:	f000 fb83 	bl	8007a02 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80072fc:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007304:	d112      	bne.n	800732c <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800730a:	2b00      	cmp	r3, #0
 800730c:	d016      	beq.n	800733c <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800730e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007310:	3324      	adds	r3, #36	; 0x24
 8007312:	4618      	mov	r0, r3
 8007314:	f001 f998 	bl	8008648 <xTaskRemoveFromEventList>
 8007318:	4603      	mov	r3, r0
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00e      	beq.n	800733c <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00b      	beq.n	800733c <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2201      	movs	r2, #1
 8007328:	601a      	str	r2, [r3, #0]
 800732a:	e007      	b.n	800733c <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800732c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007330:	3301      	adds	r3, #1
 8007332:	b2db      	uxtb	r3, r3
 8007334:	b25a      	sxtb	r2, r3
 8007336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007338:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800733c:	2301      	movs	r3, #1
 800733e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007340:	e001      	b.n	8007346 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007342:	2300      	movs	r3, #0
 8007344:	637b      	str	r3, [r7, #52]	; 0x34
 8007346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007348:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800734a:	693b      	ldr	r3, [r7, #16]
 800734c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007350:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007352:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007354:	4618      	mov	r0, r3
 8007356:	3738      	adds	r7, #56	; 0x38
 8007358:	46bd      	mov	sp, r7
 800735a:	bd80      	pop	{r7, pc}

0800735c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b08e      	sub	sp, #56	; 0x38
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800736a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800736c:	2b00      	cmp	r3, #0
 800736e:	d10c      	bne.n	800738a <xQueueGiveFromISR+0x2e>
	__asm volatile
 8007370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007374:	b672      	cpsid	i
 8007376:	f383 8811 	msr	BASEPRI, r3
 800737a:	f3bf 8f6f 	isb	sy
 800737e:	f3bf 8f4f 	dsb	sy
 8007382:	b662      	cpsie	i
 8007384:	623b      	str	r3, [r7, #32]
}
 8007386:	bf00      	nop
 8007388:	e7fe      	b.n	8007388 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800738a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800738c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800738e:	2b00      	cmp	r3, #0
 8007390:	d00c      	beq.n	80073ac <xQueueGiveFromISR+0x50>
	__asm volatile
 8007392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007396:	b672      	cpsid	i
 8007398:	f383 8811 	msr	BASEPRI, r3
 800739c:	f3bf 8f6f 	isb	sy
 80073a0:	f3bf 8f4f 	dsb	sy
 80073a4:	b662      	cpsie	i
 80073a6:	61fb      	str	r3, [r7, #28]
}
 80073a8:	bf00      	nop
 80073aa:	e7fe      	b.n	80073aa <xQueueGiveFromISR+0x4e>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80073ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d103      	bne.n	80073bc <xQueueGiveFromISR+0x60>
 80073b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d101      	bne.n	80073c0 <xQueueGiveFromISR+0x64>
 80073bc:	2301      	movs	r3, #1
 80073be:	e000      	b.n	80073c2 <xQueueGiveFromISR+0x66>
 80073c0:	2300      	movs	r3, #0
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d10c      	bne.n	80073e0 <xQueueGiveFromISR+0x84>
	__asm volatile
 80073c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ca:	b672      	cpsid	i
 80073cc:	f383 8811 	msr	BASEPRI, r3
 80073d0:	f3bf 8f6f 	isb	sy
 80073d4:	f3bf 8f4f 	dsb	sy
 80073d8:	b662      	cpsie	i
 80073da:	61bb      	str	r3, [r7, #24]
}
 80073dc:	bf00      	nop
 80073de:	e7fe      	b.n	80073de <xQueueGiveFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80073e0:	f002 fa3c 	bl	800985c <vPortValidateInterruptPriority>
	__asm volatile
 80073e4:	f3ef 8211 	mrs	r2, BASEPRI
 80073e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ec:	b672      	cpsid	i
 80073ee:	f383 8811 	msr	BASEPRI, r3
 80073f2:	f3bf 8f6f 	isb	sy
 80073f6:	f3bf 8f4f 	dsb	sy
 80073fa:	b662      	cpsie	i
 80073fc:	617a      	str	r2, [r7, #20]
 80073fe:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007400:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007402:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007408:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800740a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800740c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800740e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007410:	429a      	cmp	r2, r3
 8007412:	d22b      	bcs.n	800746c <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007416:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800741a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800741e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007420:	1c5a      	adds	r2, r3, #1
 8007422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007424:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007426:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800742a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800742e:	d112      	bne.n	8007456 <xQueueGiveFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007434:	2b00      	cmp	r3, #0
 8007436:	d016      	beq.n	8007466 <xQueueGiveFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800743a:	3324      	adds	r3, #36	; 0x24
 800743c:	4618      	mov	r0, r3
 800743e:	f001 f903 	bl	8008648 <xTaskRemoveFromEventList>
 8007442:	4603      	mov	r3, r0
 8007444:	2b00      	cmp	r3, #0
 8007446:	d00e      	beq.n	8007466 <xQueueGiveFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d00b      	beq.n	8007466 <xQueueGiveFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	2201      	movs	r2, #1
 8007452:	601a      	str	r2, [r3, #0]
 8007454:	e007      	b.n	8007466 <xQueueGiveFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007456:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800745a:	3301      	adds	r3, #1
 800745c:	b2db      	uxtb	r3, r3
 800745e:	b25a      	sxtb	r2, r3
 8007460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007462:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007466:	2301      	movs	r3, #1
 8007468:	637b      	str	r3, [r7, #52]	; 0x34
 800746a:	e001      	b.n	8007470 <xQueueGiveFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800746c:	2300      	movs	r3, #0
 800746e:	637b      	str	r3, [r7, #52]	; 0x34
 8007470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007472:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f383 8811 	msr	BASEPRI, r3
}
 800747a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800747c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800747e:	4618      	mov	r0, r3
 8007480:	3738      	adds	r7, #56	; 0x38
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}
	...

08007488 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b08c      	sub	sp, #48	; 0x30
 800748c:	af00      	add	r7, sp, #0
 800748e:	60f8      	str	r0, [r7, #12]
 8007490:	60b9      	str	r1, [r7, #8]
 8007492:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007494:	2300      	movs	r3, #0
 8007496:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800749c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d10c      	bne.n	80074bc <xQueueReceive+0x34>
	__asm volatile
 80074a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074a6:	b672      	cpsid	i
 80074a8:	f383 8811 	msr	BASEPRI, r3
 80074ac:	f3bf 8f6f 	isb	sy
 80074b0:	f3bf 8f4f 	dsb	sy
 80074b4:	b662      	cpsie	i
 80074b6:	623b      	str	r3, [r7, #32]
}
 80074b8:	bf00      	nop
 80074ba:	e7fe      	b.n	80074ba <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d103      	bne.n	80074ca <xQueueReceive+0x42>
 80074c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d101      	bne.n	80074ce <xQueueReceive+0x46>
 80074ca:	2301      	movs	r3, #1
 80074cc:	e000      	b.n	80074d0 <xQueueReceive+0x48>
 80074ce:	2300      	movs	r3, #0
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d10c      	bne.n	80074ee <xQueueReceive+0x66>
	__asm volatile
 80074d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074d8:	b672      	cpsid	i
 80074da:	f383 8811 	msr	BASEPRI, r3
 80074de:	f3bf 8f6f 	isb	sy
 80074e2:	f3bf 8f4f 	dsb	sy
 80074e6:	b662      	cpsie	i
 80074e8:	61fb      	str	r3, [r7, #28]
}
 80074ea:	bf00      	nop
 80074ec:	e7fe      	b.n	80074ec <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80074ee:	f001 fa81 	bl	80089f4 <xTaskGetSchedulerState>
 80074f2:	4603      	mov	r3, r0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d102      	bne.n	80074fe <xQueueReceive+0x76>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d101      	bne.n	8007502 <xQueueReceive+0x7a>
 80074fe:	2301      	movs	r3, #1
 8007500:	e000      	b.n	8007504 <xQueueReceive+0x7c>
 8007502:	2300      	movs	r3, #0
 8007504:	2b00      	cmp	r3, #0
 8007506:	d10c      	bne.n	8007522 <xQueueReceive+0x9a>
	__asm volatile
 8007508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800750c:	b672      	cpsid	i
 800750e:	f383 8811 	msr	BASEPRI, r3
 8007512:	f3bf 8f6f 	isb	sy
 8007516:	f3bf 8f4f 	dsb	sy
 800751a:	b662      	cpsie	i
 800751c:	61bb      	str	r3, [r7, #24]
}
 800751e:	bf00      	nop
 8007520:	e7fe      	b.n	8007520 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007522:	f002 f8b3 	bl	800968c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800752a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800752c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800752e:	2b00      	cmp	r3, #0
 8007530:	d01f      	beq.n	8007572 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007532:	68b9      	ldr	r1, [r7, #8]
 8007534:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007536:	f000 face 	bl	8007ad6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800753a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800753c:	1e5a      	subs	r2, r3, #1
 800753e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007540:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007544:	691b      	ldr	r3, [r3, #16]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d00f      	beq.n	800756a <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800754a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800754c:	3310      	adds	r3, #16
 800754e:	4618      	mov	r0, r3
 8007550:	f001 f87a 	bl	8008648 <xTaskRemoveFromEventList>
 8007554:	4603      	mov	r3, r0
 8007556:	2b00      	cmp	r3, #0
 8007558:	d007      	beq.n	800756a <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800755a:	4b3d      	ldr	r3, [pc, #244]	; (8007650 <xQueueReceive+0x1c8>)
 800755c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007560:	601a      	str	r2, [r3, #0]
 8007562:	f3bf 8f4f 	dsb	sy
 8007566:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800756a:	f002 f8c3 	bl	80096f4 <vPortExitCritical>
				return pdPASS;
 800756e:	2301      	movs	r3, #1
 8007570:	e069      	b.n	8007646 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d103      	bne.n	8007580 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007578:	f002 f8bc 	bl	80096f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800757c:	2300      	movs	r3, #0
 800757e:	e062      	b.n	8007646 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007582:	2b00      	cmp	r3, #0
 8007584:	d106      	bne.n	8007594 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007586:	f107 0310 	add.w	r3, r7, #16
 800758a:	4618      	mov	r0, r3
 800758c:	f001 f8c2 	bl	8008714 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007590:	2301      	movs	r3, #1
 8007592:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007594:	f002 f8ae 	bl	80096f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007598:	f000 fe16 	bl	80081c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800759c:	f002 f876 	bl	800968c <vPortEnterCritical>
 80075a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80075a6:	b25b      	sxtb	r3, r3
 80075a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ac:	d103      	bne.n	80075b6 <xQueueReceive+0x12e>
 80075ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b0:	2200      	movs	r2, #0
 80075b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80075bc:	b25b      	sxtb	r3, r3
 80075be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075c2:	d103      	bne.n	80075cc <xQueueReceive+0x144>
 80075c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075c6:	2200      	movs	r2, #0
 80075c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80075cc:	f002 f892 	bl	80096f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80075d0:	1d3a      	adds	r2, r7, #4
 80075d2:	f107 0310 	add.w	r3, r7, #16
 80075d6:	4611      	mov	r1, r2
 80075d8:	4618      	mov	r0, r3
 80075da:	f001 f8b1 	bl	8008740 <xTaskCheckForTimeOut>
 80075de:	4603      	mov	r3, r0
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d123      	bne.n	800762c <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80075e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80075e6:	f000 faee 	bl	8007bc6 <prvIsQueueEmpty>
 80075ea:	4603      	mov	r3, r0
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d017      	beq.n	8007620 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80075f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075f2:	3324      	adds	r3, #36	; 0x24
 80075f4:	687a      	ldr	r2, [r7, #4]
 80075f6:	4611      	mov	r1, r2
 80075f8:	4618      	mov	r0, r3
 80075fa:	f000 ffd1 	bl	80085a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80075fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007600:	f000 fa8f 	bl	8007b22 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007604:	f000 fdee 	bl	80081e4 <xTaskResumeAll>
 8007608:	4603      	mov	r3, r0
 800760a:	2b00      	cmp	r3, #0
 800760c:	d189      	bne.n	8007522 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800760e:	4b10      	ldr	r3, [pc, #64]	; (8007650 <xQueueReceive+0x1c8>)
 8007610:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007614:	601a      	str	r2, [r3, #0]
 8007616:	f3bf 8f4f 	dsb	sy
 800761a:	f3bf 8f6f 	isb	sy
 800761e:	e780      	b.n	8007522 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007620:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007622:	f000 fa7e 	bl	8007b22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007626:	f000 fddd 	bl	80081e4 <xTaskResumeAll>
 800762a:	e77a      	b.n	8007522 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800762c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800762e:	f000 fa78 	bl	8007b22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007632:	f000 fdd7 	bl	80081e4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007636:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007638:	f000 fac5 	bl	8007bc6 <prvIsQueueEmpty>
 800763c:	4603      	mov	r3, r0
 800763e:	2b00      	cmp	r3, #0
 8007640:	f43f af6f 	beq.w	8007522 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007644:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007646:	4618      	mov	r0, r3
 8007648:	3730      	adds	r7, #48	; 0x30
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}
 800764e:	bf00      	nop
 8007650:	e000ed04 	.word	0xe000ed04

08007654 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b08e      	sub	sp, #56	; 0x38
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800765e:	2300      	movs	r3, #0
 8007660:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007666:	2300      	movs	r3, #0
 8007668:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800766a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800766c:	2b00      	cmp	r3, #0
 800766e:	d10c      	bne.n	800768a <xQueueSemaphoreTake+0x36>
	__asm volatile
 8007670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007674:	b672      	cpsid	i
 8007676:	f383 8811 	msr	BASEPRI, r3
 800767a:	f3bf 8f6f 	isb	sy
 800767e:	f3bf 8f4f 	dsb	sy
 8007682:	b662      	cpsie	i
 8007684:	623b      	str	r3, [r7, #32]
}
 8007686:	bf00      	nop
 8007688:	e7fe      	b.n	8007688 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800768a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800768c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800768e:	2b00      	cmp	r3, #0
 8007690:	d00c      	beq.n	80076ac <xQueueSemaphoreTake+0x58>
	__asm volatile
 8007692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007696:	b672      	cpsid	i
 8007698:	f383 8811 	msr	BASEPRI, r3
 800769c:	f3bf 8f6f 	isb	sy
 80076a0:	f3bf 8f4f 	dsb	sy
 80076a4:	b662      	cpsie	i
 80076a6:	61fb      	str	r3, [r7, #28]
}
 80076a8:	bf00      	nop
 80076aa:	e7fe      	b.n	80076aa <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80076ac:	f001 f9a2 	bl	80089f4 <xTaskGetSchedulerState>
 80076b0:	4603      	mov	r3, r0
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d102      	bne.n	80076bc <xQueueSemaphoreTake+0x68>
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d101      	bne.n	80076c0 <xQueueSemaphoreTake+0x6c>
 80076bc:	2301      	movs	r3, #1
 80076be:	e000      	b.n	80076c2 <xQueueSemaphoreTake+0x6e>
 80076c0:	2300      	movs	r3, #0
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d10c      	bne.n	80076e0 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 80076c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076ca:	b672      	cpsid	i
 80076cc:	f383 8811 	msr	BASEPRI, r3
 80076d0:	f3bf 8f6f 	isb	sy
 80076d4:	f3bf 8f4f 	dsb	sy
 80076d8:	b662      	cpsie	i
 80076da:	61bb      	str	r3, [r7, #24]
}
 80076dc:	bf00      	nop
 80076de:	e7fe      	b.n	80076de <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80076e0:	f001 ffd4 	bl	800968c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80076e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076e8:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80076ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d024      	beq.n	800773a <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80076f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076f2:	1e5a      	subs	r2, r3, #1
 80076f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076f6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80076f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d104      	bne.n	800770a <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007700:	f001 faf6 	bl	8008cf0 <pvTaskIncrementMutexHeldCount>
 8007704:	4602      	mov	r2, r0
 8007706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007708:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800770a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800770c:	691b      	ldr	r3, [r3, #16]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d00f      	beq.n	8007732 <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007712:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007714:	3310      	adds	r3, #16
 8007716:	4618      	mov	r0, r3
 8007718:	f000 ff96 	bl	8008648 <xTaskRemoveFromEventList>
 800771c:	4603      	mov	r3, r0
 800771e:	2b00      	cmp	r3, #0
 8007720:	d007      	beq.n	8007732 <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007722:	4b55      	ldr	r3, [pc, #340]	; (8007878 <xQueueSemaphoreTake+0x224>)
 8007724:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007728:	601a      	str	r2, [r3, #0]
 800772a:	f3bf 8f4f 	dsb	sy
 800772e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007732:	f001 ffdf 	bl	80096f4 <vPortExitCritical>
				return pdPASS;
 8007736:	2301      	movs	r3, #1
 8007738:	e099      	b.n	800786e <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d113      	bne.n	8007768 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007742:	2b00      	cmp	r3, #0
 8007744:	d00c      	beq.n	8007760 <xQueueSemaphoreTake+0x10c>
	__asm volatile
 8007746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800774a:	b672      	cpsid	i
 800774c:	f383 8811 	msr	BASEPRI, r3
 8007750:	f3bf 8f6f 	isb	sy
 8007754:	f3bf 8f4f 	dsb	sy
 8007758:	b662      	cpsie	i
 800775a:	617b      	str	r3, [r7, #20]
}
 800775c:	bf00      	nop
 800775e:	e7fe      	b.n	800775e <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007760:	f001 ffc8 	bl	80096f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007764:	2300      	movs	r3, #0
 8007766:	e082      	b.n	800786e <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007768:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800776a:	2b00      	cmp	r3, #0
 800776c:	d106      	bne.n	800777c <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800776e:	f107 030c 	add.w	r3, r7, #12
 8007772:	4618      	mov	r0, r3
 8007774:	f000 ffce 	bl	8008714 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007778:	2301      	movs	r3, #1
 800777a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800777c:	f001 ffba 	bl	80096f4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007780:	f000 fd22 	bl	80081c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007784:	f001 ff82 	bl	800968c <vPortEnterCritical>
 8007788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800778a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800778e:	b25b      	sxtb	r3, r3
 8007790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007794:	d103      	bne.n	800779e <xQueueSemaphoreTake+0x14a>
 8007796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007798:	2200      	movs	r2, #0
 800779a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800779e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80077a4:	b25b      	sxtb	r3, r3
 80077a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077aa:	d103      	bne.n	80077b4 <xQueueSemaphoreTake+0x160>
 80077ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077ae:	2200      	movs	r2, #0
 80077b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80077b4:	f001 ff9e 	bl	80096f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80077b8:	463a      	mov	r2, r7
 80077ba:	f107 030c 	add.w	r3, r7, #12
 80077be:	4611      	mov	r1, r2
 80077c0:	4618      	mov	r0, r3
 80077c2:	f000 ffbd 	bl	8008740 <xTaskCheckForTimeOut>
 80077c6:	4603      	mov	r3, r0
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d132      	bne.n	8007832 <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80077cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80077ce:	f000 f9fa 	bl	8007bc6 <prvIsQueueEmpty>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d026      	beq.n	8007826 <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80077d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d109      	bne.n	80077f4 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 80077e0:	f001 ff54 	bl	800968c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80077e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077e6:	689b      	ldr	r3, [r3, #8]
 80077e8:	4618      	mov	r0, r3
 80077ea:	f001 f921 	bl	8008a30 <xTaskPriorityInherit>
 80077ee:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80077f0:	f001 ff80 	bl	80096f4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80077f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077f6:	3324      	adds	r3, #36	; 0x24
 80077f8:	683a      	ldr	r2, [r7, #0]
 80077fa:	4611      	mov	r1, r2
 80077fc:	4618      	mov	r0, r3
 80077fe:	f000 fecf 	bl	80085a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007802:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007804:	f000 f98d 	bl	8007b22 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007808:	f000 fcec 	bl	80081e4 <xTaskResumeAll>
 800780c:	4603      	mov	r3, r0
 800780e:	2b00      	cmp	r3, #0
 8007810:	f47f af66 	bne.w	80076e0 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 8007814:	4b18      	ldr	r3, [pc, #96]	; (8007878 <xQueueSemaphoreTake+0x224>)
 8007816:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800781a:	601a      	str	r2, [r3, #0]
 800781c:	f3bf 8f4f 	dsb	sy
 8007820:	f3bf 8f6f 	isb	sy
 8007824:	e75c      	b.n	80076e0 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007826:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007828:	f000 f97b 	bl	8007b22 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800782c:	f000 fcda 	bl	80081e4 <xTaskResumeAll>
 8007830:	e756      	b.n	80076e0 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007832:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007834:	f000 f975 	bl	8007b22 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007838:	f000 fcd4 	bl	80081e4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800783c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800783e:	f000 f9c2 	bl	8007bc6 <prvIsQueueEmpty>
 8007842:	4603      	mov	r3, r0
 8007844:	2b00      	cmp	r3, #0
 8007846:	f43f af4b 	beq.w	80076e0 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800784a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800784c:	2b00      	cmp	r3, #0
 800784e:	d00d      	beq.n	800786c <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 8007850:	f001 ff1c 	bl	800968c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007854:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007856:	f000 f8bc 	bl	80079d2 <prvGetDisinheritPriorityAfterTimeout>
 800785a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800785c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800785e:	689b      	ldr	r3, [r3, #8]
 8007860:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007862:	4618      	mov	r0, r3
 8007864:	f001 f9be 	bl	8008be4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007868:	f001 ff44 	bl	80096f4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800786c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800786e:	4618      	mov	r0, r3
 8007870:	3738      	adds	r7, #56	; 0x38
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	e000ed04 	.word	0xe000ed04

0800787c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b08e      	sub	sp, #56	; 0x38
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800788c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800788e:	2b00      	cmp	r3, #0
 8007890:	d10c      	bne.n	80078ac <xQueueReceiveFromISR+0x30>
	__asm volatile
 8007892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007896:	b672      	cpsid	i
 8007898:	f383 8811 	msr	BASEPRI, r3
 800789c:	f3bf 8f6f 	isb	sy
 80078a0:	f3bf 8f4f 	dsb	sy
 80078a4:	b662      	cpsie	i
 80078a6:	623b      	str	r3, [r7, #32]
}
 80078a8:	bf00      	nop
 80078aa:	e7fe      	b.n	80078aa <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d103      	bne.n	80078ba <xQueueReceiveFromISR+0x3e>
 80078b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d101      	bne.n	80078be <xQueueReceiveFromISR+0x42>
 80078ba:	2301      	movs	r3, #1
 80078bc:	e000      	b.n	80078c0 <xQueueReceiveFromISR+0x44>
 80078be:	2300      	movs	r3, #0
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d10c      	bne.n	80078de <xQueueReceiveFromISR+0x62>
	__asm volatile
 80078c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078c8:	b672      	cpsid	i
 80078ca:	f383 8811 	msr	BASEPRI, r3
 80078ce:	f3bf 8f6f 	isb	sy
 80078d2:	f3bf 8f4f 	dsb	sy
 80078d6:	b662      	cpsie	i
 80078d8:	61fb      	str	r3, [r7, #28]
}
 80078da:	bf00      	nop
 80078dc:	e7fe      	b.n	80078dc <xQueueReceiveFromISR+0x60>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80078de:	f001 ffbd 	bl	800985c <vPortValidateInterruptPriority>
	__asm volatile
 80078e2:	f3ef 8211 	mrs	r2, BASEPRI
 80078e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078ea:	b672      	cpsid	i
 80078ec:	f383 8811 	msr	BASEPRI, r3
 80078f0:	f3bf 8f6f 	isb	sy
 80078f4:	f3bf 8f4f 	dsb	sy
 80078f8:	b662      	cpsie	i
 80078fa:	61ba      	str	r2, [r7, #24]
 80078fc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80078fe:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007900:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007904:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007906:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800790a:	2b00      	cmp	r3, #0
 800790c:	d02f      	beq.n	800796e <xQueueReceiveFromISR+0xf2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800790e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007910:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007914:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007918:	68b9      	ldr	r1, [r7, #8]
 800791a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800791c:	f000 f8db 	bl	8007ad6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007922:	1e5a      	subs	r2, r3, #1
 8007924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007926:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007928:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800792c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007930:	d112      	bne.n	8007958 <xQueueReceiveFromISR+0xdc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007934:	691b      	ldr	r3, [r3, #16]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d016      	beq.n	8007968 <xQueueReceiveFromISR+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800793a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800793c:	3310      	adds	r3, #16
 800793e:	4618      	mov	r0, r3
 8007940:	f000 fe82 	bl	8008648 <xTaskRemoveFromEventList>
 8007944:	4603      	mov	r3, r0
 8007946:	2b00      	cmp	r3, #0
 8007948:	d00e      	beq.n	8007968 <xQueueReceiveFromISR+0xec>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d00b      	beq.n	8007968 <xQueueReceiveFromISR+0xec>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2201      	movs	r2, #1
 8007954:	601a      	str	r2, [r3, #0]
 8007956:	e007      	b.n	8007968 <xQueueReceiveFromISR+0xec>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007958:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800795c:	3301      	adds	r3, #1
 800795e:	b2db      	uxtb	r3, r3
 8007960:	b25a      	sxtb	r2, r3
 8007962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007964:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007968:	2301      	movs	r3, #1
 800796a:	637b      	str	r3, [r7, #52]	; 0x34
 800796c:	e001      	b.n	8007972 <xQueueReceiveFromISR+0xf6>
		}
		else
		{
			xReturn = pdFAIL;
 800796e:	2300      	movs	r3, #0
 8007970:	637b      	str	r3, [r7, #52]	; 0x34
 8007972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007974:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	f383 8811 	msr	BASEPRI, r3
}
 800797c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800797e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007980:	4618      	mov	r0, r3
 8007982:	3738      	adds	r7, #56	; 0x38
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}

08007988 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d10c      	bne.n	80079b4 <vQueueDelete+0x2c>
	__asm volatile
 800799a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800799e:	b672      	cpsid	i
 80079a0:	f383 8811 	msr	BASEPRI, r3
 80079a4:	f3bf 8f6f 	isb	sy
 80079a8:	f3bf 8f4f 	dsb	sy
 80079ac:	b662      	cpsie	i
 80079ae:	60bb      	str	r3, [r7, #8]
}
 80079b0:	bf00      	nop
 80079b2:	e7fe      	b.n	80079b2 <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80079b4:	68f8      	ldr	r0, [r7, #12]
 80079b6:	f000 f95f 	bl	8007c78 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d102      	bne.n	80079ca <vQueueDelete+0x42>
		{
			vPortFree( pxQueue );
 80079c4:	68f8      	ldr	r0, [r7, #12]
 80079c6:	f002 f857 	bl	8009a78 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80079ca:	bf00      	nop
 80079cc:	3710      	adds	r7, #16
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}

080079d2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80079d2:	b480      	push	{r7}
 80079d4:	b085      	sub	sp, #20
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d006      	beq.n	80079f0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80079ec:	60fb      	str	r3, [r7, #12]
 80079ee:	e001      	b.n	80079f4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80079f0:	2300      	movs	r3, #0
 80079f2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80079f4:	68fb      	ldr	r3, [r7, #12]
	}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3714      	adds	r7, #20
 80079fa:	46bd      	mov	sp, r7
 80079fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a00:	4770      	bx	lr

08007a02 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007a02:	b580      	push	{r7, lr}
 8007a04:	b086      	sub	sp, #24
 8007a06:	af00      	add	r7, sp, #0
 8007a08:	60f8      	str	r0, [r7, #12]
 8007a0a:	60b9      	str	r1, [r7, #8]
 8007a0c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a16:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d10d      	bne.n	8007a3c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d14d      	bne.n	8007ac4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	f001 f867 	bl	8008b00 <xTaskPriorityDisinherit>
 8007a32:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2200      	movs	r2, #0
 8007a38:	609a      	str	r2, [r3, #8]
 8007a3a:	e043      	b.n	8007ac4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d119      	bne.n	8007a76 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	6858      	ldr	r0, [r3, #4]
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	68b9      	ldr	r1, [r7, #8]
 8007a4e:	f00c fa17 	bl	8013e80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	685a      	ldr	r2, [r3, #4]
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a5a:	441a      	add	r2, r3
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	685a      	ldr	r2, [r3, #4]
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	689b      	ldr	r3, [r3, #8]
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d32b      	bcc.n	8007ac4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681a      	ldr	r2, [r3, #0]
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	605a      	str	r2, [r3, #4]
 8007a74:	e026      	b.n	8007ac4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	68d8      	ldr	r0, [r3, #12]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a7e:	461a      	mov	r2, r3
 8007a80:	68b9      	ldr	r1, [r7, #8]
 8007a82:	f00c f9fd 	bl	8013e80 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	68da      	ldr	r2, [r3, #12]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a8e:	425b      	negs	r3, r3
 8007a90:	441a      	add	r2, r3
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	68da      	ldr	r2, [r3, #12]
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	d207      	bcs.n	8007ab2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	689a      	ldr	r2, [r3, #8]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aaa:	425b      	negs	r3, r3
 8007aac:	441a      	add	r2, r3
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2b02      	cmp	r3, #2
 8007ab6:	d105      	bne.n	8007ac4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d002      	beq.n	8007ac4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	3b01      	subs	r3, #1
 8007ac2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007ac4:	693b      	ldr	r3, [r7, #16]
 8007ac6:	1c5a      	adds	r2, r3, #1
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007acc:	697b      	ldr	r3, [r7, #20]
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3718      	adds	r7, #24
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}

08007ad6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007ad6:	b580      	push	{r7, lr}
 8007ad8:	b082      	sub	sp, #8
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	6078      	str	r0, [r7, #4]
 8007ade:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d018      	beq.n	8007b1a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	68da      	ldr	r2, [r3, #12]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007af0:	441a      	add	r2, r3
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	68da      	ldr	r2, [r3, #12]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d303      	bcc.n	8007b0a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	68d9      	ldr	r1, [r3, #12]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b12:	461a      	mov	r2, r3
 8007b14:	6838      	ldr	r0, [r7, #0]
 8007b16:	f00c f9b3 	bl	8013e80 <memcpy>
	}
}
 8007b1a:	bf00      	nop
 8007b1c:	3708      	adds	r7, #8
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd80      	pop	{r7, pc}

08007b22 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007b22:	b580      	push	{r7, lr}
 8007b24:	b084      	sub	sp, #16
 8007b26:	af00      	add	r7, sp, #0
 8007b28:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007b2a:	f001 fdaf 	bl	800968c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007b34:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007b36:	e011      	b.n	8007b5c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d012      	beq.n	8007b66 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	3324      	adds	r3, #36	; 0x24
 8007b44:	4618      	mov	r0, r3
 8007b46:	f000 fd7f 	bl	8008648 <xTaskRemoveFromEventList>
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d001      	beq.n	8007b54 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007b50:	f000 fe5c 	bl	800880c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007b54:	7bfb      	ldrb	r3, [r7, #15]
 8007b56:	3b01      	subs	r3, #1
 8007b58:	b2db      	uxtb	r3, r3
 8007b5a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007b5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	dce9      	bgt.n	8007b38 <prvUnlockQueue+0x16>
 8007b64:	e000      	b.n	8007b68 <prvUnlockQueue+0x46>
					break;
 8007b66:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	22ff      	movs	r2, #255	; 0xff
 8007b6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007b70:	f001 fdc0 	bl	80096f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007b74:	f001 fd8a 	bl	800968c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007b7e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b80:	e011      	b.n	8007ba6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	691b      	ldr	r3, [r3, #16]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d012      	beq.n	8007bb0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	3310      	adds	r3, #16
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f000 fd5a 	bl	8008648 <xTaskRemoveFromEventList>
 8007b94:	4603      	mov	r3, r0
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d001      	beq.n	8007b9e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007b9a:	f000 fe37 	bl	800880c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007b9e:	7bbb      	ldrb	r3, [r7, #14]
 8007ba0:	3b01      	subs	r3, #1
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007ba6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	dce9      	bgt.n	8007b82 <prvUnlockQueue+0x60>
 8007bae:	e000      	b.n	8007bb2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007bb0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	22ff      	movs	r2, #255	; 0xff
 8007bb6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007bba:	f001 fd9b 	bl	80096f4 <vPortExitCritical>
}
 8007bbe:	bf00      	nop
 8007bc0:	3710      	adds	r7, #16
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}

08007bc6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007bc6:	b580      	push	{r7, lr}
 8007bc8:	b084      	sub	sp, #16
 8007bca:	af00      	add	r7, sp, #0
 8007bcc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007bce:	f001 fd5d 	bl	800968c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d102      	bne.n	8007be0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007bda:	2301      	movs	r3, #1
 8007bdc:	60fb      	str	r3, [r7, #12]
 8007bde:	e001      	b.n	8007be4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007be0:	2300      	movs	r3, #0
 8007be2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007be4:	f001 fd86 	bl	80096f4 <vPortExitCritical>

	return xReturn;
 8007be8:	68fb      	ldr	r3, [r7, #12]
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3710      	adds	r7, #16
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}

08007bf2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007bf2:	b580      	push	{r7, lr}
 8007bf4:	b084      	sub	sp, #16
 8007bf6:	af00      	add	r7, sp, #0
 8007bf8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007bfa:	f001 fd47 	bl	800968c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d102      	bne.n	8007c10 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	60fb      	str	r3, [r7, #12]
 8007c0e:	e001      	b.n	8007c14 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007c10:	2300      	movs	r3, #0
 8007c12:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007c14:	f001 fd6e 	bl	80096f4 <vPortExitCritical>

	return xReturn;
 8007c18:	68fb      	ldr	r3, [r7, #12]
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3710      	adds	r7, #16
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}
	...

08007c24 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007c24:	b480      	push	{r7}
 8007c26:	b085      	sub	sp, #20
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
 8007c2c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007c2e:	2300      	movs	r3, #0
 8007c30:	60fb      	str	r3, [r7, #12]
 8007c32:	e014      	b.n	8007c5e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007c34:	4a0f      	ldr	r2, [pc, #60]	; (8007c74 <vQueueAddToRegistry+0x50>)
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d10b      	bne.n	8007c58 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007c40:	490c      	ldr	r1, [pc, #48]	; (8007c74 <vQueueAddToRegistry+0x50>)
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	683a      	ldr	r2, [r7, #0]
 8007c46:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007c4a:	4a0a      	ldr	r2, [pc, #40]	; (8007c74 <vQueueAddToRegistry+0x50>)
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	00db      	lsls	r3, r3, #3
 8007c50:	4413      	add	r3, r2
 8007c52:	687a      	ldr	r2, [r7, #4]
 8007c54:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007c56:	e006      	b.n	8007c66 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	3301      	adds	r3, #1
 8007c5c:	60fb      	str	r3, [r7, #12]
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	2b07      	cmp	r3, #7
 8007c62:	d9e7      	bls.n	8007c34 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007c64:	bf00      	nop
 8007c66:	bf00      	nop
 8007c68:	3714      	adds	r7, #20
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr
 8007c72:	bf00      	nop
 8007c74:	20008198 	.word	0x20008198

08007c78 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007c78:	b480      	push	{r7}
 8007c7a:	b085      	sub	sp, #20
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007c80:	2300      	movs	r3, #0
 8007c82:	60fb      	str	r3, [r7, #12]
 8007c84:	e016      	b.n	8007cb4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007c86:	4a10      	ldr	r2, [pc, #64]	; (8007cc8 <vQueueUnregisterQueue+0x50>)
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	00db      	lsls	r3, r3, #3
 8007c8c:	4413      	add	r3, r2
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	687a      	ldr	r2, [r7, #4]
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d10b      	bne.n	8007cae <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007c96:	4a0c      	ldr	r2, [pc, #48]	; (8007cc8 <vQueueUnregisterQueue+0x50>)
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	2100      	movs	r1, #0
 8007c9c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007ca0:	4a09      	ldr	r2, [pc, #36]	; (8007cc8 <vQueueUnregisterQueue+0x50>)
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	00db      	lsls	r3, r3, #3
 8007ca6:	4413      	add	r3, r2
 8007ca8:	2200      	movs	r2, #0
 8007caa:	605a      	str	r2, [r3, #4]
				break;
 8007cac:	e006      	b.n	8007cbc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	60fb      	str	r3, [r7, #12]
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2b07      	cmp	r3, #7
 8007cb8:	d9e5      	bls.n	8007c86 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007cba:	bf00      	nop
 8007cbc:	bf00      	nop
 8007cbe:	3714      	adds	r7, #20
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr
 8007cc8:	20008198 	.word	0x20008198

08007ccc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b086      	sub	sp, #24
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	60b9      	str	r1, [r7, #8]
 8007cd6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007cdc:	f001 fcd6 	bl	800968c <vPortEnterCritical>
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007ce6:	b25b      	sxtb	r3, r3
 8007ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cec:	d103      	bne.n	8007cf6 <vQueueWaitForMessageRestricted+0x2a>
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007cfc:	b25b      	sxtb	r3, r3
 8007cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d02:	d103      	bne.n	8007d0c <vQueueWaitForMessageRestricted+0x40>
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	2200      	movs	r2, #0
 8007d08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007d0c:	f001 fcf2 	bl	80096f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d106      	bne.n	8007d26 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	3324      	adds	r3, #36	; 0x24
 8007d1c:	687a      	ldr	r2, [r7, #4]
 8007d1e:	68b9      	ldr	r1, [r7, #8]
 8007d20:	4618      	mov	r0, r3
 8007d22:	f000 fc63 	bl	80085ec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007d26:	6978      	ldr	r0, [r7, #20]
 8007d28:	f7ff fefb 	bl	8007b22 <prvUnlockQueue>
	}
 8007d2c:	bf00      	nop
 8007d2e:	3718      	adds	r7, #24
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b08e      	sub	sp, #56	; 0x38
 8007d38:	af04      	add	r7, sp, #16
 8007d3a:	60f8      	str	r0, [r7, #12]
 8007d3c:	60b9      	str	r1, [r7, #8]
 8007d3e:	607a      	str	r2, [r7, #4]
 8007d40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007d42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d10c      	bne.n	8007d62 <xTaskCreateStatic+0x2e>
	__asm volatile
 8007d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d4c:	b672      	cpsid	i
 8007d4e:	f383 8811 	msr	BASEPRI, r3
 8007d52:	f3bf 8f6f 	isb	sy
 8007d56:	f3bf 8f4f 	dsb	sy
 8007d5a:	b662      	cpsie	i
 8007d5c:	623b      	str	r3, [r7, #32]
}
 8007d5e:	bf00      	nop
 8007d60:	e7fe      	b.n	8007d60 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8007d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d10c      	bne.n	8007d82 <xTaskCreateStatic+0x4e>
	__asm volatile
 8007d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d6c:	b672      	cpsid	i
 8007d6e:	f383 8811 	msr	BASEPRI, r3
 8007d72:	f3bf 8f6f 	isb	sy
 8007d76:	f3bf 8f4f 	dsb	sy
 8007d7a:	b662      	cpsie	i
 8007d7c:	61fb      	str	r3, [r7, #28]
}
 8007d7e:	bf00      	nop
 8007d80:	e7fe      	b.n	8007d80 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007d82:	235c      	movs	r3, #92	; 0x5c
 8007d84:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	2b5c      	cmp	r3, #92	; 0x5c
 8007d8a:	d00c      	beq.n	8007da6 <xTaskCreateStatic+0x72>
	__asm volatile
 8007d8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d90:	b672      	cpsid	i
 8007d92:	f383 8811 	msr	BASEPRI, r3
 8007d96:	f3bf 8f6f 	isb	sy
 8007d9a:	f3bf 8f4f 	dsb	sy
 8007d9e:	b662      	cpsie	i
 8007da0:	61bb      	str	r3, [r7, #24]
}
 8007da2:	bf00      	nop
 8007da4:	e7fe      	b.n	8007da4 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007da6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d01e      	beq.n	8007dec <xTaskCreateStatic+0xb8>
 8007dae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d01b      	beq.n	8007dec <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007db6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007dbc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dc0:	2202      	movs	r2, #2
 8007dc2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	9303      	str	r3, [sp, #12]
 8007dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dcc:	9302      	str	r3, [sp, #8]
 8007dce:	f107 0314 	add.w	r3, r7, #20
 8007dd2:	9301      	str	r3, [sp, #4]
 8007dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dd6:	9300      	str	r3, [sp, #0]
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	687a      	ldr	r2, [r7, #4]
 8007ddc:	68b9      	ldr	r1, [r7, #8]
 8007dde:	68f8      	ldr	r0, [r7, #12]
 8007de0:	f000 f850 	bl	8007e84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007de4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007de6:	f000 f8df 	bl	8007fa8 <prvAddNewTaskToReadyList>
 8007dea:	e001      	b.n	8007df0 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8007dec:	2300      	movs	r3, #0
 8007dee:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007df0:	697b      	ldr	r3, [r7, #20]
	}
 8007df2:	4618      	mov	r0, r3
 8007df4:	3728      	adds	r7, #40	; 0x28
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}

08007dfa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007dfa:	b580      	push	{r7, lr}
 8007dfc:	b08c      	sub	sp, #48	; 0x30
 8007dfe:	af04      	add	r7, sp, #16
 8007e00:	60f8      	str	r0, [r7, #12]
 8007e02:	60b9      	str	r1, [r7, #8]
 8007e04:	603b      	str	r3, [r7, #0]
 8007e06:	4613      	mov	r3, r2
 8007e08:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007e0a:	88fb      	ldrh	r3, [r7, #6]
 8007e0c:	009b      	lsls	r3, r3, #2
 8007e0e:	4618      	mov	r0, r3
 8007e10:	f001 fd68 	bl	80098e4 <pvPortMalloc>
 8007e14:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d00e      	beq.n	8007e3a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007e1c:	205c      	movs	r0, #92	; 0x5c
 8007e1e:	f001 fd61 	bl	80098e4 <pvPortMalloc>
 8007e22:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007e24:	69fb      	ldr	r3, [r7, #28]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d003      	beq.n	8007e32 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007e2a:	69fb      	ldr	r3, [r7, #28]
 8007e2c:	697a      	ldr	r2, [r7, #20]
 8007e2e:	631a      	str	r2, [r3, #48]	; 0x30
 8007e30:	e005      	b.n	8007e3e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007e32:	6978      	ldr	r0, [r7, #20]
 8007e34:	f001 fe20 	bl	8009a78 <vPortFree>
 8007e38:	e001      	b.n	8007e3e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007e3e:	69fb      	ldr	r3, [r7, #28]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d017      	beq.n	8007e74 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007e44:	69fb      	ldr	r3, [r7, #28]
 8007e46:	2200      	movs	r2, #0
 8007e48:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007e4c:	88fa      	ldrh	r2, [r7, #6]
 8007e4e:	2300      	movs	r3, #0
 8007e50:	9303      	str	r3, [sp, #12]
 8007e52:	69fb      	ldr	r3, [r7, #28]
 8007e54:	9302      	str	r3, [sp, #8]
 8007e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e58:	9301      	str	r3, [sp, #4]
 8007e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e5c:	9300      	str	r3, [sp, #0]
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	68b9      	ldr	r1, [r7, #8]
 8007e62:	68f8      	ldr	r0, [r7, #12]
 8007e64:	f000 f80e 	bl	8007e84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007e68:	69f8      	ldr	r0, [r7, #28]
 8007e6a:	f000 f89d 	bl	8007fa8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	61bb      	str	r3, [r7, #24]
 8007e72:	e002      	b.n	8007e7a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007e74:	f04f 33ff 	mov.w	r3, #4294967295
 8007e78:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007e7a:	69bb      	ldr	r3, [r7, #24]
	}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3720      	adds	r7, #32
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bd80      	pop	{r7, pc}

08007e84 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b088      	sub	sp, #32
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	60f8      	str	r0, [r7, #12]
 8007e8c:	60b9      	str	r1, [r7, #8]
 8007e8e:	607a      	str	r2, [r7, #4]
 8007e90:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e94:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	009b      	lsls	r3, r3, #2
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	21a5      	movs	r1, #165	; 0xa5
 8007e9e:	f00b fffd 	bl	8013e9c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ea4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ea6:	6879      	ldr	r1, [r7, #4]
 8007ea8:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8007eac:	440b      	add	r3, r1
 8007eae:	009b      	lsls	r3, r3, #2
 8007eb0:	4413      	add	r3, r2
 8007eb2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007eb4:	69bb      	ldr	r3, [r7, #24]
 8007eb6:	f023 0307 	bic.w	r3, r3, #7
 8007eba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007ebc:	69bb      	ldr	r3, [r7, #24]
 8007ebe:	f003 0307 	and.w	r3, r3, #7
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d00c      	beq.n	8007ee0 <prvInitialiseNewTask+0x5c>
	__asm volatile
 8007ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eca:	b672      	cpsid	i
 8007ecc:	f383 8811 	msr	BASEPRI, r3
 8007ed0:	f3bf 8f6f 	isb	sy
 8007ed4:	f3bf 8f4f 	dsb	sy
 8007ed8:	b662      	cpsie	i
 8007eda:	617b      	str	r3, [r7, #20]
}
 8007edc:	bf00      	nop
 8007ede:	e7fe      	b.n	8007ede <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d01f      	beq.n	8007f26 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	61fb      	str	r3, [r7, #28]
 8007eea:	e012      	b.n	8007f12 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007eec:	68ba      	ldr	r2, [r7, #8]
 8007eee:	69fb      	ldr	r3, [r7, #28]
 8007ef0:	4413      	add	r3, r2
 8007ef2:	7819      	ldrb	r1, [r3, #0]
 8007ef4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ef6:	69fb      	ldr	r3, [r7, #28]
 8007ef8:	4413      	add	r3, r2
 8007efa:	3334      	adds	r3, #52	; 0x34
 8007efc:	460a      	mov	r2, r1
 8007efe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007f00:	68ba      	ldr	r2, [r7, #8]
 8007f02:	69fb      	ldr	r3, [r7, #28]
 8007f04:	4413      	add	r3, r2
 8007f06:	781b      	ldrb	r3, [r3, #0]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d006      	beq.n	8007f1a <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007f0c:	69fb      	ldr	r3, [r7, #28]
 8007f0e:	3301      	adds	r3, #1
 8007f10:	61fb      	str	r3, [r7, #28]
 8007f12:	69fb      	ldr	r3, [r7, #28]
 8007f14:	2b0f      	cmp	r3, #15
 8007f16:	d9e9      	bls.n	8007eec <prvInitialiseNewTask+0x68>
 8007f18:	e000      	b.n	8007f1c <prvInitialiseNewTask+0x98>
			{
				break;
 8007f1a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007f24:	e003      	b.n	8007f2e <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f28:	2200      	movs	r2, #0
 8007f2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f30:	2b37      	cmp	r3, #55	; 0x37
 8007f32:	d901      	bls.n	8007f38 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007f34:	2337      	movs	r3, #55	; 0x37
 8007f36:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f3c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007f3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f42:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f46:	2200      	movs	r2, #0
 8007f48:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f4c:	3304      	adds	r3, #4
 8007f4e:	4618      	mov	r0, r3
 8007f50:	f7fe fd4c 	bl	80069ec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f56:	3318      	adds	r3, #24
 8007f58:	4618      	mov	r0, r3
 8007f5a:	f7fe fd47 	bl	80069ec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007f5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f62:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f66:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f6c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007f6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f72:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f76:	2200      	movs	r2, #0
 8007f78:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007f82:	683a      	ldr	r2, [r7, #0]
 8007f84:	68f9      	ldr	r1, [r7, #12]
 8007f86:	69b8      	ldr	r0, [r7, #24]
 8007f88:	f001 fa76 	bl	8009478 <pxPortInitialiseStack>
 8007f8c:	4602      	mov	r2, r0
 8007f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f90:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d002      	beq.n	8007f9e <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007f9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f9e:	bf00      	nop
 8007fa0:	3720      	adds	r7, #32
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
	...

08007fa8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b082      	sub	sp, #8
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007fb0:	f001 fb6c 	bl	800968c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007fb4:	4b2d      	ldr	r3, [pc, #180]	; (800806c <prvAddNewTaskToReadyList+0xc4>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	3301      	adds	r3, #1
 8007fba:	4a2c      	ldr	r2, [pc, #176]	; (800806c <prvAddNewTaskToReadyList+0xc4>)
 8007fbc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007fbe:	4b2c      	ldr	r3, [pc, #176]	; (8008070 <prvAddNewTaskToReadyList+0xc8>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d109      	bne.n	8007fda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007fc6:	4a2a      	ldr	r2, [pc, #168]	; (8008070 <prvAddNewTaskToReadyList+0xc8>)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007fcc:	4b27      	ldr	r3, [pc, #156]	; (800806c <prvAddNewTaskToReadyList+0xc4>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d110      	bne.n	8007ff6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007fd4:	f000 fc3e 	bl	8008854 <prvInitialiseTaskLists>
 8007fd8:	e00d      	b.n	8007ff6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007fda:	4b26      	ldr	r3, [pc, #152]	; (8008074 <prvAddNewTaskToReadyList+0xcc>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d109      	bne.n	8007ff6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007fe2:	4b23      	ldr	r3, [pc, #140]	; (8008070 <prvAddNewTaskToReadyList+0xc8>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d802      	bhi.n	8007ff6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007ff0:	4a1f      	ldr	r2, [pc, #124]	; (8008070 <prvAddNewTaskToReadyList+0xc8>)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007ff6:	4b20      	ldr	r3, [pc, #128]	; (8008078 <prvAddNewTaskToReadyList+0xd0>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	3301      	adds	r3, #1
 8007ffc:	4a1e      	ldr	r2, [pc, #120]	; (8008078 <prvAddNewTaskToReadyList+0xd0>)
 8007ffe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008000:	4b1d      	ldr	r3, [pc, #116]	; (8008078 <prvAddNewTaskToReadyList+0xd0>)
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800800c:	4b1b      	ldr	r3, [pc, #108]	; (800807c <prvAddNewTaskToReadyList+0xd4>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	429a      	cmp	r2, r3
 8008012:	d903      	bls.n	800801c <prvAddNewTaskToReadyList+0x74>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008018:	4a18      	ldr	r2, [pc, #96]	; (800807c <prvAddNewTaskToReadyList+0xd4>)
 800801a:	6013      	str	r3, [r2, #0]
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008020:	4613      	mov	r3, r2
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	4413      	add	r3, r2
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	4a15      	ldr	r2, [pc, #84]	; (8008080 <prvAddNewTaskToReadyList+0xd8>)
 800802a:	441a      	add	r2, r3
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	3304      	adds	r3, #4
 8008030:	4619      	mov	r1, r3
 8008032:	4610      	mov	r0, r2
 8008034:	f7fe fce7 	bl	8006a06 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008038:	f001 fb5c 	bl	80096f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800803c:	4b0d      	ldr	r3, [pc, #52]	; (8008074 <prvAddNewTaskToReadyList+0xcc>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d00e      	beq.n	8008062 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008044:	4b0a      	ldr	r3, [pc, #40]	; (8008070 <prvAddNewTaskToReadyList+0xc8>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800804e:	429a      	cmp	r2, r3
 8008050:	d207      	bcs.n	8008062 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008052:	4b0c      	ldr	r3, [pc, #48]	; (8008084 <prvAddNewTaskToReadyList+0xdc>)
 8008054:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008058:	601a      	str	r2, [r3, #0]
 800805a:	f3bf 8f4f 	dsb	sy
 800805e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008062:	bf00      	nop
 8008064:	3708      	adds	r7, #8
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}
 800806a:	bf00      	nop
 800806c:	20000c38 	.word	0x20000c38
 8008070:	20000764 	.word	0x20000764
 8008074:	20000c44 	.word	0x20000c44
 8008078:	20000c54 	.word	0x20000c54
 800807c:	20000c40 	.word	0x20000c40
 8008080:	20000768 	.word	0x20000768
 8008084:	e000ed04 	.word	0xe000ed04

08008088 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008088:	b580      	push	{r7, lr}
 800808a:	b084      	sub	sp, #16
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008090:	2300      	movs	r3, #0
 8008092:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d019      	beq.n	80080ce <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800809a:	4b14      	ldr	r3, [pc, #80]	; (80080ec <vTaskDelay+0x64>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d00c      	beq.n	80080bc <vTaskDelay+0x34>
	__asm volatile
 80080a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080a6:	b672      	cpsid	i
 80080a8:	f383 8811 	msr	BASEPRI, r3
 80080ac:	f3bf 8f6f 	isb	sy
 80080b0:	f3bf 8f4f 	dsb	sy
 80080b4:	b662      	cpsie	i
 80080b6:	60bb      	str	r3, [r7, #8]
}
 80080b8:	bf00      	nop
 80080ba:	e7fe      	b.n	80080ba <vTaskDelay+0x32>
			vTaskSuspendAll();
 80080bc:	f000 f884 	bl	80081c8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80080c0:	2100      	movs	r1, #0
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f000 fe28 	bl	8008d18 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80080c8:	f000 f88c 	bl	80081e4 <xTaskResumeAll>
 80080cc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d107      	bne.n	80080e4 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 80080d4:	4b06      	ldr	r3, [pc, #24]	; (80080f0 <vTaskDelay+0x68>)
 80080d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080da:	601a      	str	r2, [r3, #0]
 80080dc:	f3bf 8f4f 	dsb	sy
 80080e0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80080e4:	bf00      	nop
 80080e6:	3710      	adds	r7, #16
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}
 80080ec:	20000c60 	.word	0x20000c60
 80080f0:	e000ed04 	.word	0xe000ed04

080080f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b08a      	sub	sp, #40	; 0x28
 80080f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80080fa:	2300      	movs	r3, #0
 80080fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80080fe:	2300      	movs	r3, #0
 8008100:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008102:	463a      	mov	r2, r7
 8008104:	1d39      	adds	r1, r7, #4
 8008106:	f107 0308 	add.w	r3, r7, #8
 800810a:	4618      	mov	r0, r3
 800810c:	f7fe fc1a 	bl	8006944 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008110:	6839      	ldr	r1, [r7, #0]
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	68ba      	ldr	r2, [r7, #8]
 8008116:	9202      	str	r2, [sp, #8]
 8008118:	9301      	str	r3, [sp, #4]
 800811a:	2300      	movs	r3, #0
 800811c:	9300      	str	r3, [sp, #0]
 800811e:	2300      	movs	r3, #0
 8008120:	460a      	mov	r2, r1
 8008122:	4923      	ldr	r1, [pc, #140]	; (80081b0 <vTaskStartScheduler+0xbc>)
 8008124:	4823      	ldr	r0, [pc, #140]	; (80081b4 <vTaskStartScheduler+0xc0>)
 8008126:	f7ff fe05 	bl	8007d34 <xTaskCreateStatic>
 800812a:	4603      	mov	r3, r0
 800812c:	4a22      	ldr	r2, [pc, #136]	; (80081b8 <vTaskStartScheduler+0xc4>)
 800812e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008130:	4b21      	ldr	r3, [pc, #132]	; (80081b8 <vTaskStartScheduler+0xc4>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d002      	beq.n	800813e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008138:	2301      	movs	r3, #1
 800813a:	617b      	str	r3, [r7, #20]
 800813c:	e001      	b.n	8008142 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800813e:	2300      	movs	r3, #0
 8008140:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	2b01      	cmp	r3, #1
 8008146:	d102      	bne.n	800814e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008148:	f000 fe3a 	bl	8008dc0 <xTimerCreateTimerTask>
 800814c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800814e:	697b      	ldr	r3, [r7, #20]
 8008150:	2b01      	cmp	r3, #1
 8008152:	d118      	bne.n	8008186 <vTaskStartScheduler+0x92>
	__asm volatile
 8008154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008158:	b672      	cpsid	i
 800815a:	f383 8811 	msr	BASEPRI, r3
 800815e:	f3bf 8f6f 	isb	sy
 8008162:	f3bf 8f4f 	dsb	sy
 8008166:	b662      	cpsie	i
 8008168:	613b      	str	r3, [r7, #16]
}
 800816a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800816c:	4b13      	ldr	r3, [pc, #76]	; (80081bc <vTaskStartScheduler+0xc8>)
 800816e:	f04f 32ff 	mov.w	r2, #4294967295
 8008172:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008174:	4b12      	ldr	r3, [pc, #72]	; (80081c0 <vTaskStartScheduler+0xcc>)
 8008176:	2201      	movs	r2, #1
 8008178:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800817a:	4b12      	ldr	r3, [pc, #72]	; (80081c4 <vTaskStartScheduler+0xd0>)
 800817c:	2200      	movs	r2, #0
 800817e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008180:	f001 fa06 	bl	8009590 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008184:	e010      	b.n	80081a8 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	f1b3 3fff 	cmp.w	r3, #4294967295
 800818c:	d10c      	bne.n	80081a8 <vTaskStartScheduler+0xb4>
	__asm volatile
 800818e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008192:	b672      	cpsid	i
 8008194:	f383 8811 	msr	BASEPRI, r3
 8008198:	f3bf 8f6f 	isb	sy
 800819c:	f3bf 8f4f 	dsb	sy
 80081a0:	b662      	cpsie	i
 80081a2:	60fb      	str	r3, [r7, #12]
}
 80081a4:	bf00      	nop
 80081a6:	e7fe      	b.n	80081a6 <vTaskStartScheduler+0xb2>
}
 80081a8:	bf00      	nop
 80081aa:	3718      	adds	r7, #24
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}
 80081b0:	08015130 	.word	0x08015130
 80081b4:	08008825 	.word	0x08008825
 80081b8:	20000c5c 	.word	0x20000c5c
 80081bc:	20000c58 	.word	0x20000c58
 80081c0:	20000c44 	.word	0x20000c44
 80081c4:	20000c3c 	.word	0x20000c3c

080081c8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80081c8:	b480      	push	{r7}
 80081ca:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80081cc:	4b04      	ldr	r3, [pc, #16]	; (80081e0 <vTaskSuspendAll+0x18>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	3301      	adds	r3, #1
 80081d2:	4a03      	ldr	r2, [pc, #12]	; (80081e0 <vTaskSuspendAll+0x18>)
 80081d4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80081d6:	bf00      	nop
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr
 80081e0:	20000c60 	.word	0x20000c60

080081e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b084      	sub	sp, #16
 80081e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80081ea:	2300      	movs	r3, #0
 80081ec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80081ee:	2300      	movs	r3, #0
 80081f0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80081f2:	4b43      	ldr	r3, [pc, #268]	; (8008300 <xTaskResumeAll+0x11c>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d10c      	bne.n	8008214 <xTaskResumeAll+0x30>
	__asm volatile
 80081fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081fe:	b672      	cpsid	i
 8008200:	f383 8811 	msr	BASEPRI, r3
 8008204:	f3bf 8f6f 	isb	sy
 8008208:	f3bf 8f4f 	dsb	sy
 800820c:	b662      	cpsie	i
 800820e:	603b      	str	r3, [r7, #0]
}
 8008210:	bf00      	nop
 8008212:	e7fe      	b.n	8008212 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008214:	f001 fa3a 	bl	800968c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008218:	4b39      	ldr	r3, [pc, #228]	; (8008300 <xTaskResumeAll+0x11c>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	3b01      	subs	r3, #1
 800821e:	4a38      	ldr	r2, [pc, #224]	; (8008300 <xTaskResumeAll+0x11c>)
 8008220:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008222:	4b37      	ldr	r3, [pc, #220]	; (8008300 <xTaskResumeAll+0x11c>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d162      	bne.n	80082f0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800822a:	4b36      	ldr	r3, [pc, #216]	; (8008304 <xTaskResumeAll+0x120>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d05e      	beq.n	80082f0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008232:	e02f      	b.n	8008294 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008234:	4b34      	ldr	r3, [pc, #208]	; (8008308 <xTaskResumeAll+0x124>)
 8008236:	68db      	ldr	r3, [r3, #12]
 8008238:	68db      	ldr	r3, [r3, #12]
 800823a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	3318      	adds	r3, #24
 8008240:	4618      	mov	r0, r3
 8008242:	f7fe fc3d 	bl	8006ac0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	3304      	adds	r3, #4
 800824a:	4618      	mov	r0, r3
 800824c:	f7fe fc38 	bl	8006ac0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008254:	4b2d      	ldr	r3, [pc, #180]	; (800830c <xTaskResumeAll+0x128>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	429a      	cmp	r2, r3
 800825a:	d903      	bls.n	8008264 <xTaskResumeAll+0x80>
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008260:	4a2a      	ldr	r2, [pc, #168]	; (800830c <xTaskResumeAll+0x128>)
 8008262:	6013      	str	r3, [r2, #0]
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008268:	4613      	mov	r3, r2
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	4413      	add	r3, r2
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	4a27      	ldr	r2, [pc, #156]	; (8008310 <xTaskResumeAll+0x12c>)
 8008272:	441a      	add	r2, r3
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	3304      	adds	r3, #4
 8008278:	4619      	mov	r1, r3
 800827a:	4610      	mov	r0, r2
 800827c:	f7fe fbc3 	bl	8006a06 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008284:	4b23      	ldr	r3, [pc, #140]	; (8008314 <xTaskResumeAll+0x130>)
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800828a:	429a      	cmp	r2, r3
 800828c:	d302      	bcc.n	8008294 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800828e:	4b22      	ldr	r3, [pc, #136]	; (8008318 <xTaskResumeAll+0x134>)
 8008290:	2201      	movs	r2, #1
 8008292:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008294:	4b1c      	ldr	r3, [pc, #112]	; (8008308 <xTaskResumeAll+0x124>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d1cb      	bne.n	8008234 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d001      	beq.n	80082a6 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80082a2:	f000 fb77 	bl	8008994 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80082a6:	4b1d      	ldr	r3, [pc, #116]	; (800831c <xTaskResumeAll+0x138>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d010      	beq.n	80082d4 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80082b2:	f000 f859 	bl	8008368 <xTaskIncrementTick>
 80082b6:	4603      	mov	r3, r0
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d002      	beq.n	80082c2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 80082bc:	4b16      	ldr	r3, [pc, #88]	; (8008318 <xTaskResumeAll+0x134>)
 80082be:	2201      	movs	r2, #1
 80082c0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	3b01      	subs	r3, #1
 80082c6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d1f1      	bne.n	80082b2 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 80082ce:	4b13      	ldr	r3, [pc, #76]	; (800831c <xTaskResumeAll+0x138>)
 80082d0:	2200      	movs	r2, #0
 80082d2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80082d4:	4b10      	ldr	r3, [pc, #64]	; (8008318 <xTaskResumeAll+0x134>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d009      	beq.n	80082f0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80082dc:	2301      	movs	r3, #1
 80082de:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80082e0:	4b0f      	ldr	r3, [pc, #60]	; (8008320 <xTaskResumeAll+0x13c>)
 80082e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082e6:	601a      	str	r2, [r3, #0]
 80082e8:	f3bf 8f4f 	dsb	sy
 80082ec:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80082f0:	f001 fa00 	bl	80096f4 <vPortExitCritical>

	return xAlreadyYielded;
 80082f4:	68bb      	ldr	r3, [r7, #8]
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	3710      	adds	r7, #16
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	20000c60 	.word	0x20000c60
 8008304:	20000c38 	.word	0x20000c38
 8008308:	20000bf8 	.word	0x20000bf8
 800830c:	20000c40 	.word	0x20000c40
 8008310:	20000768 	.word	0x20000768
 8008314:	20000764 	.word	0x20000764
 8008318:	20000c4c 	.word	0x20000c4c
 800831c:	20000c48 	.word	0x20000c48
 8008320:	e000ed04 	.word	0xe000ed04

08008324 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008324:	b480      	push	{r7}
 8008326:	b083      	sub	sp, #12
 8008328:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800832a:	4b05      	ldr	r3, [pc, #20]	; (8008340 <xTaskGetTickCount+0x1c>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008330:	687b      	ldr	r3, [r7, #4]
}
 8008332:	4618      	mov	r0, r3
 8008334:	370c      	adds	r7, #12
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	20000c3c 	.word	0x20000c3c

08008344 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b082      	sub	sp, #8
 8008348:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800834a:	f001 fa87 	bl	800985c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800834e:	2300      	movs	r3, #0
 8008350:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8008352:	4b04      	ldr	r3, [pc, #16]	; (8008364 <xTaskGetTickCountFromISR+0x20>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008358:	683b      	ldr	r3, [r7, #0]
}
 800835a:	4618      	mov	r0, r3
 800835c:	3708      	adds	r7, #8
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}
 8008362:	bf00      	nop
 8008364:	20000c3c 	.word	0x20000c3c

08008368 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b086      	sub	sp, #24
 800836c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800836e:	2300      	movs	r3, #0
 8008370:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008372:	4b50      	ldr	r3, [pc, #320]	; (80084b4 <xTaskIncrementTick+0x14c>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	2b00      	cmp	r3, #0
 8008378:	f040 808b 	bne.w	8008492 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800837c:	4b4e      	ldr	r3, [pc, #312]	; (80084b8 <xTaskIncrementTick+0x150>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	3301      	adds	r3, #1
 8008382:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008384:	4a4c      	ldr	r2, [pc, #304]	; (80084b8 <xTaskIncrementTick+0x150>)
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800838a:	693b      	ldr	r3, [r7, #16]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d122      	bne.n	80083d6 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8008390:	4b4a      	ldr	r3, [pc, #296]	; (80084bc <xTaskIncrementTick+0x154>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d00c      	beq.n	80083b4 <xTaskIncrementTick+0x4c>
	__asm volatile
 800839a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800839e:	b672      	cpsid	i
 80083a0:	f383 8811 	msr	BASEPRI, r3
 80083a4:	f3bf 8f6f 	isb	sy
 80083a8:	f3bf 8f4f 	dsb	sy
 80083ac:	b662      	cpsie	i
 80083ae:	603b      	str	r3, [r7, #0]
}
 80083b0:	bf00      	nop
 80083b2:	e7fe      	b.n	80083b2 <xTaskIncrementTick+0x4a>
 80083b4:	4b41      	ldr	r3, [pc, #260]	; (80084bc <xTaskIncrementTick+0x154>)
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	60fb      	str	r3, [r7, #12]
 80083ba:	4b41      	ldr	r3, [pc, #260]	; (80084c0 <xTaskIncrementTick+0x158>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4a3f      	ldr	r2, [pc, #252]	; (80084bc <xTaskIncrementTick+0x154>)
 80083c0:	6013      	str	r3, [r2, #0]
 80083c2:	4a3f      	ldr	r2, [pc, #252]	; (80084c0 <xTaskIncrementTick+0x158>)
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	6013      	str	r3, [r2, #0]
 80083c8:	4b3e      	ldr	r3, [pc, #248]	; (80084c4 <xTaskIncrementTick+0x15c>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	3301      	adds	r3, #1
 80083ce:	4a3d      	ldr	r2, [pc, #244]	; (80084c4 <xTaskIncrementTick+0x15c>)
 80083d0:	6013      	str	r3, [r2, #0]
 80083d2:	f000 fadf 	bl	8008994 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80083d6:	4b3c      	ldr	r3, [pc, #240]	; (80084c8 <xTaskIncrementTick+0x160>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	693a      	ldr	r2, [r7, #16]
 80083dc:	429a      	cmp	r2, r3
 80083de:	d349      	bcc.n	8008474 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80083e0:	4b36      	ldr	r3, [pc, #216]	; (80084bc <xTaskIncrementTick+0x154>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d104      	bne.n	80083f4 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083ea:	4b37      	ldr	r3, [pc, #220]	; (80084c8 <xTaskIncrementTick+0x160>)
 80083ec:	f04f 32ff 	mov.w	r2, #4294967295
 80083f0:	601a      	str	r2, [r3, #0]
					break;
 80083f2:	e03f      	b.n	8008474 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083f4:	4b31      	ldr	r3, [pc, #196]	; (80084bc <xTaskIncrementTick+0x154>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	68db      	ldr	r3, [r3, #12]
 80083fc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008404:	693a      	ldr	r2, [r7, #16]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	429a      	cmp	r2, r3
 800840a:	d203      	bcs.n	8008414 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800840c:	4a2e      	ldr	r2, [pc, #184]	; (80084c8 <xTaskIncrementTick+0x160>)
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008412:	e02f      	b.n	8008474 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	3304      	adds	r3, #4
 8008418:	4618      	mov	r0, r3
 800841a:	f7fe fb51 	bl	8006ac0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008422:	2b00      	cmp	r3, #0
 8008424:	d004      	beq.n	8008430 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008426:	68bb      	ldr	r3, [r7, #8]
 8008428:	3318      	adds	r3, #24
 800842a:	4618      	mov	r0, r3
 800842c:	f7fe fb48 	bl	8006ac0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008434:	4b25      	ldr	r3, [pc, #148]	; (80084cc <xTaskIncrementTick+0x164>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	429a      	cmp	r2, r3
 800843a:	d903      	bls.n	8008444 <xTaskIncrementTick+0xdc>
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008440:	4a22      	ldr	r2, [pc, #136]	; (80084cc <xTaskIncrementTick+0x164>)
 8008442:	6013      	str	r3, [r2, #0]
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008448:	4613      	mov	r3, r2
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	4413      	add	r3, r2
 800844e:	009b      	lsls	r3, r3, #2
 8008450:	4a1f      	ldr	r2, [pc, #124]	; (80084d0 <xTaskIncrementTick+0x168>)
 8008452:	441a      	add	r2, r3
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	3304      	adds	r3, #4
 8008458:	4619      	mov	r1, r3
 800845a:	4610      	mov	r0, r2
 800845c:	f7fe fad3 	bl	8006a06 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008464:	4b1b      	ldr	r3, [pc, #108]	; (80084d4 <xTaskIncrementTick+0x16c>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800846a:	429a      	cmp	r2, r3
 800846c:	d3b8      	bcc.n	80083e0 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800846e:	2301      	movs	r3, #1
 8008470:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008472:	e7b5      	b.n	80083e0 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008474:	4b17      	ldr	r3, [pc, #92]	; (80084d4 <xTaskIncrementTick+0x16c>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800847a:	4915      	ldr	r1, [pc, #84]	; (80084d0 <xTaskIncrementTick+0x168>)
 800847c:	4613      	mov	r3, r2
 800847e:	009b      	lsls	r3, r3, #2
 8008480:	4413      	add	r3, r2
 8008482:	009b      	lsls	r3, r3, #2
 8008484:	440b      	add	r3, r1
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	2b01      	cmp	r3, #1
 800848a:	d907      	bls.n	800849c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800848c:	2301      	movs	r3, #1
 800848e:	617b      	str	r3, [r7, #20]
 8008490:	e004      	b.n	800849c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008492:	4b11      	ldr	r3, [pc, #68]	; (80084d8 <xTaskIncrementTick+0x170>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	3301      	adds	r3, #1
 8008498:	4a0f      	ldr	r2, [pc, #60]	; (80084d8 <xTaskIncrementTick+0x170>)
 800849a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800849c:	4b0f      	ldr	r3, [pc, #60]	; (80084dc <xTaskIncrementTick+0x174>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d001      	beq.n	80084a8 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 80084a4:	2301      	movs	r3, #1
 80084a6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80084a8:	697b      	ldr	r3, [r7, #20]
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3718      	adds	r7, #24
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
 80084b2:	bf00      	nop
 80084b4:	20000c60 	.word	0x20000c60
 80084b8:	20000c3c 	.word	0x20000c3c
 80084bc:	20000bf0 	.word	0x20000bf0
 80084c0:	20000bf4 	.word	0x20000bf4
 80084c4:	20000c50 	.word	0x20000c50
 80084c8:	20000c58 	.word	0x20000c58
 80084cc:	20000c40 	.word	0x20000c40
 80084d0:	20000768 	.word	0x20000768
 80084d4:	20000764 	.word	0x20000764
 80084d8:	20000c48 	.word	0x20000c48
 80084dc:	20000c4c 	.word	0x20000c4c

080084e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80084e0:	b480      	push	{r7}
 80084e2:	b085      	sub	sp, #20
 80084e4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80084e6:	4b29      	ldr	r3, [pc, #164]	; (800858c <vTaskSwitchContext+0xac>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d003      	beq.n	80084f6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80084ee:	4b28      	ldr	r3, [pc, #160]	; (8008590 <vTaskSwitchContext+0xb0>)
 80084f0:	2201      	movs	r2, #1
 80084f2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80084f4:	e043      	b.n	800857e <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 80084f6:	4b26      	ldr	r3, [pc, #152]	; (8008590 <vTaskSwitchContext+0xb0>)
 80084f8:	2200      	movs	r2, #0
 80084fa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084fc:	4b25      	ldr	r3, [pc, #148]	; (8008594 <vTaskSwitchContext+0xb4>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	60fb      	str	r3, [r7, #12]
 8008502:	e012      	b.n	800852a <vTaskSwitchContext+0x4a>
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d10c      	bne.n	8008524 <vTaskSwitchContext+0x44>
	__asm volatile
 800850a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800850e:	b672      	cpsid	i
 8008510:	f383 8811 	msr	BASEPRI, r3
 8008514:	f3bf 8f6f 	isb	sy
 8008518:	f3bf 8f4f 	dsb	sy
 800851c:	b662      	cpsie	i
 800851e:	607b      	str	r3, [r7, #4]
}
 8008520:	bf00      	nop
 8008522:	e7fe      	b.n	8008522 <vTaskSwitchContext+0x42>
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	3b01      	subs	r3, #1
 8008528:	60fb      	str	r3, [r7, #12]
 800852a:	491b      	ldr	r1, [pc, #108]	; (8008598 <vTaskSwitchContext+0xb8>)
 800852c:	68fa      	ldr	r2, [r7, #12]
 800852e:	4613      	mov	r3, r2
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	4413      	add	r3, r2
 8008534:	009b      	lsls	r3, r3, #2
 8008536:	440b      	add	r3, r1
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d0e2      	beq.n	8008504 <vTaskSwitchContext+0x24>
 800853e:	68fa      	ldr	r2, [r7, #12]
 8008540:	4613      	mov	r3, r2
 8008542:	009b      	lsls	r3, r3, #2
 8008544:	4413      	add	r3, r2
 8008546:	009b      	lsls	r3, r3, #2
 8008548:	4a13      	ldr	r2, [pc, #76]	; (8008598 <vTaskSwitchContext+0xb8>)
 800854a:	4413      	add	r3, r2
 800854c:	60bb      	str	r3, [r7, #8]
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	685b      	ldr	r3, [r3, #4]
 8008552:	685a      	ldr	r2, [r3, #4]
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	605a      	str	r2, [r3, #4]
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	685a      	ldr	r2, [r3, #4]
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	3308      	adds	r3, #8
 8008560:	429a      	cmp	r2, r3
 8008562:	d104      	bne.n	800856e <vTaskSwitchContext+0x8e>
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	685b      	ldr	r3, [r3, #4]
 8008568:	685a      	ldr	r2, [r3, #4]
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	605a      	str	r2, [r3, #4]
 800856e:	68bb      	ldr	r3, [r7, #8]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	4a09      	ldr	r2, [pc, #36]	; (800859c <vTaskSwitchContext+0xbc>)
 8008576:	6013      	str	r3, [r2, #0]
 8008578:	4a06      	ldr	r2, [pc, #24]	; (8008594 <vTaskSwitchContext+0xb4>)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	6013      	str	r3, [r2, #0]
}
 800857e:	bf00      	nop
 8008580:	3714      	adds	r7, #20
 8008582:	46bd      	mov	sp, r7
 8008584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008588:	4770      	bx	lr
 800858a:	bf00      	nop
 800858c:	20000c60 	.word	0x20000c60
 8008590:	20000c4c 	.word	0x20000c4c
 8008594:	20000c40 	.word	0x20000c40
 8008598:	20000768 	.word	0x20000768
 800859c:	20000764 	.word	0x20000764

080085a0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b084      	sub	sp, #16
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d10c      	bne.n	80085ca <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 80085b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085b4:	b672      	cpsid	i
 80085b6:	f383 8811 	msr	BASEPRI, r3
 80085ba:	f3bf 8f6f 	isb	sy
 80085be:	f3bf 8f4f 	dsb	sy
 80085c2:	b662      	cpsie	i
 80085c4:	60fb      	str	r3, [r7, #12]
}
 80085c6:	bf00      	nop
 80085c8:	e7fe      	b.n	80085c8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80085ca:	4b07      	ldr	r3, [pc, #28]	; (80085e8 <vTaskPlaceOnEventList+0x48>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	3318      	adds	r3, #24
 80085d0:	4619      	mov	r1, r3
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f7fe fa3b 	bl	8006a4e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80085d8:	2101      	movs	r1, #1
 80085da:	6838      	ldr	r0, [r7, #0]
 80085dc:	f000 fb9c 	bl	8008d18 <prvAddCurrentTaskToDelayedList>
}
 80085e0:	bf00      	nop
 80085e2:	3710      	adds	r7, #16
 80085e4:	46bd      	mov	sp, r7
 80085e6:	bd80      	pop	{r7, pc}
 80085e8:	20000764 	.word	0x20000764

080085ec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b086      	sub	sp, #24
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	60f8      	str	r0, [r7, #12]
 80085f4:	60b9      	str	r1, [r7, #8]
 80085f6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d10c      	bne.n	8008618 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 80085fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008602:	b672      	cpsid	i
 8008604:	f383 8811 	msr	BASEPRI, r3
 8008608:	f3bf 8f6f 	isb	sy
 800860c:	f3bf 8f4f 	dsb	sy
 8008610:	b662      	cpsie	i
 8008612:	617b      	str	r3, [r7, #20]
}
 8008614:	bf00      	nop
 8008616:	e7fe      	b.n	8008616 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008618:	4b0a      	ldr	r3, [pc, #40]	; (8008644 <vTaskPlaceOnEventListRestricted+0x58>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	3318      	adds	r3, #24
 800861e:	4619      	mov	r1, r3
 8008620:	68f8      	ldr	r0, [r7, #12]
 8008622:	f7fe f9f0 	bl	8006a06 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d002      	beq.n	8008632 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800862c:	f04f 33ff 	mov.w	r3, #4294967295
 8008630:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008632:	6879      	ldr	r1, [r7, #4]
 8008634:	68b8      	ldr	r0, [r7, #8]
 8008636:	f000 fb6f 	bl	8008d18 <prvAddCurrentTaskToDelayedList>
	}
 800863a:	bf00      	nop
 800863c:	3718      	adds	r7, #24
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	20000764 	.word	0x20000764

08008648 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b086      	sub	sp, #24
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	68db      	ldr	r3, [r3, #12]
 8008654:	68db      	ldr	r3, [r3, #12]
 8008656:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d10c      	bne.n	8008678 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800865e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008662:	b672      	cpsid	i
 8008664:	f383 8811 	msr	BASEPRI, r3
 8008668:	f3bf 8f6f 	isb	sy
 800866c:	f3bf 8f4f 	dsb	sy
 8008670:	b662      	cpsie	i
 8008672:	60fb      	str	r3, [r7, #12]
}
 8008674:	bf00      	nop
 8008676:	e7fe      	b.n	8008676 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008678:	693b      	ldr	r3, [r7, #16]
 800867a:	3318      	adds	r3, #24
 800867c:	4618      	mov	r0, r3
 800867e:	f7fe fa1f 	bl	8006ac0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008682:	4b1e      	ldr	r3, [pc, #120]	; (80086fc <xTaskRemoveFromEventList+0xb4>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d11d      	bne.n	80086c6 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	3304      	adds	r3, #4
 800868e:	4618      	mov	r0, r3
 8008690:	f7fe fa16 	bl	8006ac0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008698:	4b19      	ldr	r3, [pc, #100]	; (8008700 <xTaskRemoveFromEventList+0xb8>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	429a      	cmp	r2, r3
 800869e:	d903      	bls.n	80086a8 <xTaskRemoveFromEventList+0x60>
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086a4:	4a16      	ldr	r2, [pc, #88]	; (8008700 <xTaskRemoveFromEventList+0xb8>)
 80086a6:	6013      	str	r3, [r2, #0]
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086ac:	4613      	mov	r3, r2
 80086ae:	009b      	lsls	r3, r3, #2
 80086b0:	4413      	add	r3, r2
 80086b2:	009b      	lsls	r3, r3, #2
 80086b4:	4a13      	ldr	r2, [pc, #76]	; (8008704 <xTaskRemoveFromEventList+0xbc>)
 80086b6:	441a      	add	r2, r3
 80086b8:	693b      	ldr	r3, [r7, #16]
 80086ba:	3304      	adds	r3, #4
 80086bc:	4619      	mov	r1, r3
 80086be:	4610      	mov	r0, r2
 80086c0:	f7fe f9a1 	bl	8006a06 <vListInsertEnd>
 80086c4:	e005      	b.n	80086d2 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80086c6:	693b      	ldr	r3, [r7, #16]
 80086c8:	3318      	adds	r3, #24
 80086ca:	4619      	mov	r1, r3
 80086cc:	480e      	ldr	r0, [pc, #56]	; (8008708 <xTaskRemoveFromEventList+0xc0>)
 80086ce:	f7fe f99a 	bl	8006a06 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086d6:	4b0d      	ldr	r3, [pc, #52]	; (800870c <xTaskRemoveFromEventList+0xc4>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086dc:	429a      	cmp	r2, r3
 80086de:	d905      	bls.n	80086ec <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80086e0:	2301      	movs	r3, #1
 80086e2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80086e4:	4b0a      	ldr	r3, [pc, #40]	; (8008710 <xTaskRemoveFromEventList+0xc8>)
 80086e6:	2201      	movs	r2, #1
 80086e8:	601a      	str	r2, [r3, #0]
 80086ea:	e001      	b.n	80086f0 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 80086ec:	2300      	movs	r3, #0
 80086ee:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80086f0:	697b      	ldr	r3, [r7, #20]
}
 80086f2:	4618      	mov	r0, r3
 80086f4:	3718      	adds	r7, #24
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bd80      	pop	{r7, pc}
 80086fa:	bf00      	nop
 80086fc:	20000c60 	.word	0x20000c60
 8008700:	20000c40 	.word	0x20000c40
 8008704:	20000768 	.word	0x20000768
 8008708:	20000bf8 	.word	0x20000bf8
 800870c:	20000764 	.word	0x20000764
 8008710:	20000c4c 	.word	0x20000c4c

08008714 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800871c:	4b06      	ldr	r3, [pc, #24]	; (8008738 <vTaskInternalSetTimeOutState+0x24>)
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008724:	4b05      	ldr	r3, [pc, #20]	; (800873c <vTaskInternalSetTimeOutState+0x28>)
 8008726:	681a      	ldr	r2, [r3, #0]
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	605a      	str	r2, [r3, #4]
}
 800872c:	bf00      	nop
 800872e:	370c      	adds	r7, #12
 8008730:	46bd      	mov	sp, r7
 8008732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008736:	4770      	bx	lr
 8008738:	20000c50 	.word	0x20000c50
 800873c:	20000c3c 	.word	0x20000c3c

08008740 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b088      	sub	sp, #32
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
 8008748:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d10c      	bne.n	800876a <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8008750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008754:	b672      	cpsid	i
 8008756:	f383 8811 	msr	BASEPRI, r3
 800875a:	f3bf 8f6f 	isb	sy
 800875e:	f3bf 8f4f 	dsb	sy
 8008762:	b662      	cpsie	i
 8008764:	613b      	str	r3, [r7, #16]
}
 8008766:	bf00      	nop
 8008768:	e7fe      	b.n	8008768 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d10c      	bne.n	800878a <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8008770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008774:	b672      	cpsid	i
 8008776:	f383 8811 	msr	BASEPRI, r3
 800877a:	f3bf 8f6f 	isb	sy
 800877e:	f3bf 8f4f 	dsb	sy
 8008782:	b662      	cpsie	i
 8008784:	60fb      	str	r3, [r7, #12]
}
 8008786:	bf00      	nop
 8008788:	e7fe      	b.n	8008788 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800878a:	f000 ff7f 	bl	800968c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800878e:	4b1d      	ldr	r3, [pc, #116]	; (8008804 <xTaskCheckForTimeOut+0xc4>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	69ba      	ldr	r2, [r7, #24]
 800879a:	1ad3      	subs	r3, r2, r3
 800879c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087a6:	d102      	bne.n	80087ae <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80087a8:	2300      	movs	r3, #0
 80087aa:	61fb      	str	r3, [r7, #28]
 80087ac:	e023      	b.n	80087f6 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681a      	ldr	r2, [r3, #0]
 80087b2:	4b15      	ldr	r3, [pc, #84]	; (8008808 <xTaskCheckForTimeOut+0xc8>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d007      	beq.n	80087ca <xTaskCheckForTimeOut+0x8a>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	69ba      	ldr	r2, [r7, #24]
 80087c0:	429a      	cmp	r2, r3
 80087c2:	d302      	bcc.n	80087ca <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80087c4:	2301      	movs	r3, #1
 80087c6:	61fb      	str	r3, [r7, #28]
 80087c8:	e015      	b.n	80087f6 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	697a      	ldr	r2, [r7, #20]
 80087d0:	429a      	cmp	r2, r3
 80087d2:	d20b      	bcs.n	80087ec <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	681a      	ldr	r2, [r3, #0]
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	1ad2      	subs	r2, r2, r3
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f7ff ff97 	bl	8008714 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80087e6:	2300      	movs	r3, #0
 80087e8:	61fb      	str	r3, [r7, #28]
 80087ea:	e004      	b.n	80087f6 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	2200      	movs	r2, #0
 80087f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80087f2:	2301      	movs	r3, #1
 80087f4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80087f6:	f000 ff7d 	bl	80096f4 <vPortExitCritical>

	return xReturn;
 80087fa:	69fb      	ldr	r3, [r7, #28]
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	3720      	adds	r7, #32
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}
 8008804:	20000c3c 	.word	0x20000c3c
 8008808:	20000c50 	.word	0x20000c50

0800880c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800880c:	b480      	push	{r7}
 800880e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008810:	4b03      	ldr	r3, [pc, #12]	; (8008820 <vTaskMissedYield+0x14>)
 8008812:	2201      	movs	r2, #1
 8008814:	601a      	str	r2, [r3, #0]
}
 8008816:	bf00      	nop
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr
 8008820:	20000c4c 	.word	0x20000c4c

08008824 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b082      	sub	sp, #8
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800882c:	f000 f852 	bl	80088d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008830:	4b06      	ldr	r3, [pc, #24]	; (800884c <prvIdleTask+0x28>)
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	2b01      	cmp	r3, #1
 8008836:	d9f9      	bls.n	800882c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008838:	4b05      	ldr	r3, [pc, #20]	; (8008850 <prvIdleTask+0x2c>)
 800883a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800883e:	601a      	str	r2, [r3, #0]
 8008840:	f3bf 8f4f 	dsb	sy
 8008844:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008848:	e7f0      	b.n	800882c <prvIdleTask+0x8>
 800884a:	bf00      	nop
 800884c:	20000768 	.word	0x20000768
 8008850:	e000ed04 	.word	0xe000ed04

08008854 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b082      	sub	sp, #8
 8008858:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800885a:	2300      	movs	r3, #0
 800885c:	607b      	str	r3, [r7, #4]
 800885e:	e00c      	b.n	800887a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008860:	687a      	ldr	r2, [r7, #4]
 8008862:	4613      	mov	r3, r2
 8008864:	009b      	lsls	r3, r3, #2
 8008866:	4413      	add	r3, r2
 8008868:	009b      	lsls	r3, r3, #2
 800886a:	4a12      	ldr	r2, [pc, #72]	; (80088b4 <prvInitialiseTaskLists+0x60>)
 800886c:	4413      	add	r3, r2
 800886e:	4618      	mov	r0, r3
 8008870:	f7fe f89c 	bl	80069ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	3301      	adds	r3, #1
 8008878:	607b      	str	r3, [r7, #4]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2b37      	cmp	r3, #55	; 0x37
 800887e:	d9ef      	bls.n	8008860 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008880:	480d      	ldr	r0, [pc, #52]	; (80088b8 <prvInitialiseTaskLists+0x64>)
 8008882:	f7fe f893 	bl	80069ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008886:	480d      	ldr	r0, [pc, #52]	; (80088bc <prvInitialiseTaskLists+0x68>)
 8008888:	f7fe f890 	bl	80069ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800888c:	480c      	ldr	r0, [pc, #48]	; (80088c0 <prvInitialiseTaskLists+0x6c>)
 800888e:	f7fe f88d 	bl	80069ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008892:	480c      	ldr	r0, [pc, #48]	; (80088c4 <prvInitialiseTaskLists+0x70>)
 8008894:	f7fe f88a 	bl	80069ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008898:	480b      	ldr	r0, [pc, #44]	; (80088c8 <prvInitialiseTaskLists+0x74>)
 800889a:	f7fe f887 	bl	80069ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800889e:	4b0b      	ldr	r3, [pc, #44]	; (80088cc <prvInitialiseTaskLists+0x78>)
 80088a0:	4a05      	ldr	r2, [pc, #20]	; (80088b8 <prvInitialiseTaskLists+0x64>)
 80088a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80088a4:	4b0a      	ldr	r3, [pc, #40]	; (80088d0 <prvInitialiseTaskLists+0x7c>)
 80088a6:	4a05      	ldr	r2, [pc, #20]	; (80088bc <prvInitialiseTaskLists+0x68>)
 80088a8:	601a      	str	r2, [r3, #0]
}
 80088aa:	bf00      	nop
 80088ac:	3708      	adds	r7, #8
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}
 80088b2:	bf00      	nop
 80088b4:	20000768 	.word	0x20000768
 80088b8:	20000bc8 	.word	0x20000bc8
 80088bc:	20000bdc 	.word	0x20000bdc
 80088c0:	20000bf8 	.word	0x20000bf8
 80088c4:	20000c0c 	.word	0x20000c0c
 80088c8:	20000c24 	.word	0x20000c24
 80088cc:	20000bf0 	.word	0x20000bf0
 80088d0:	20000bf4 	.word	0x20000bf4

080088d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b082      	sub	sp, #8
 80088d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80088da:	e019      	b.n	8008910 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80088dc:	f000 fed6 	bl	800968c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088e0:	4b10      	ldr	r3, [pc, #64]	; (8008924 <prvCheckTasksWaitingTermination+0x50>)
 80088e2:	68db      	ldr	r3, [r3, #12]
 80088e4:	68db      	ldr	r3, [r3, #12]
 80088e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	3304      	adds	r3, #4
 80088ec:	4618      	mov	r0, r3
 80088ee:	f7fe f8e7 	bl	8006ac0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80088f2:	4b0d      	ldr	r3, [pc, #52]	; (8008928 <prvCheckTasksWaitingTermination+0x54>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	3b01      	subs	r3, #1
 80088f8:	4a0b      	ldr	r2, [pc, #44]	; (8008928 <prvCheckTasksWaitingTermination+0x54>)
 80088fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80088fc:	4b0b      	ldr	r3, [pc, #44]	; (800892c <prvCheckTasksWaitingTermination+0x58>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	3b01      	subs	r3, #1
 8008902:	4a0a      	ldr	r2, [pc, #40]	; (800892c <prvCheckTasksWaitingTermination+0x58>)
 8008904:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008906:	f000 fef5 	bl	80096f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f000 f810 	bl	8008930 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008910:	4b06      	ldr	r3, [pc, #24]	; (800892c <prvCheckTasksWaitingTermination+0x58>)
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d1e1      	bne.n	80088dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008918:	bf00      	nop
 800891a:	bf00      	nop
 800891c:	3708      	adds	r7, #8
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}
 8008922:	bf00      	nop
 8008924:	20000c0c 	.word	0x20000c0c
 8008928:	20000c38 	.word	0x20000c38
 800892c:	20000c20 	.word	0x20000c20

08008930 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008930:	b580      	push	{r7, lr}
 8008932:	b084      	sub	sp, #16
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800893e:	2b00      	cmp	r3, #0
 8008940:	d108      	bne.n	8008954 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008946:	4618      	mov	r0, r3
 8008948:	f001 f896 	bl	8009a78 <vPortFree>
				vPortFree( pxTCB );
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f001 f893 	bl	8009a78 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008952:	e01a      	b.n	800898a <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800895a:	2b01      	cmp	r3, #1
 800895c:	d103      	bne.n	8008966 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f001 f88a 	bl	8009a78 <vPortFree>
	}
 8008964:	e011      	b.n	800898a <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800896c:	2b02      	cmp	r3, #2
 800896e:	d00c      	beq.n	800898a <prvDeleteTCB+0x5a>
	__asm volatile
 8008970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008974:	b672      	cpsid	i
 8008976:	f383 8811 	msr	BASEPRI, r3
 800897a:	f3bf 8f6f 	isb	sy
 800897e:	f3bf 8f4f 	dsb	sy
 8008982:	b662      	cpsie	i
 8008984:	60fb      	str	r3, [r7, #12]
}
 8008986:	bf00      	nop
 8008988:	e7fe      	b.n	8008988 <prvDeleteTCB+0x58>
	}
 800898a:	bf00      	nop
 800898c:	3710      	adds	r7, #16
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}
	...

08008994 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008994:	b480      	push	{r7}
 8008996:	b083      	sub	sp, #12
 8008998:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800899a:	4b0c      	ldr	r3, [pc, #48]	; (80089cc <prvResetNextTaskUnblockTime+0x38>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d104      	bne.n	80089ae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80089a4:	4b0a      	ldr	r3, [pc, #40]	; (80089d0 <prvResetNextTaskUnblockTime+0x3c>)
 80089a6:	f04f 32ff 	mov.w	r2, #4294967295
 80089aa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80089ac:	e008      	b.n	80089c0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089ae:	4b07      	ldr	r3, [pc, #28]	; (80089cc <prvResetNextTaskUnblockTime+0x38>)
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	68db      	ldr	r3, [r3, #12]
 80089b4:	68db      	ldr	r3, [r3, #12]
 80089b6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	4a04      	ldr	r2, [pc, #16]	; (80089d0 <prvResetNextTaskUnblockTime+0x3c>)
 80089be:	6013      	str	r3, [r2, #0]
}
 80089c0:	bf00      	nop
 80089c2:	370c      	adds	r7, #12
 80089c4:	46bd      	mov	sp, r7
 80089c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ca:	4770      	bx	lr
 80089cc:	20000bf0 	.word	0x20000bf0
 80089d0:	20000c58 	.word	0x20000c58

080089d4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80089d4:	b480      	push	{r7}
 80089d6:	b083      	sub	sp, #12
 80089d8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80089da:	4b05      	ldr	r3, [pc, #20]	; (80089f0 <xTaskGetCurrentTaskHandle+0x1c>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	607b      	str	r3, [r7, #4]

		return xReturn;
 80089e0:	687b      	ldr	r3, [r7, #4]
	}
 80089e2:	4618      	mov	r0, r3
 80089e4:	370c      	adds	r7, #12
 80089e6:	46bd      	mov	sp, r7
 80089e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ec:	4770      	bx	lr
 80089ee:	bf00      	nop
 80089f0:	20000764 	.word	0x20000764

080089f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80089f4:	b480      	push	{r7}
 80089f6:	b083      	sub	sp, #12
 80089f8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80089fa:	4b0b      	ldr	r3, [pc, #44]	; (8008a28 <xTaskGetSchedulerState+0x34>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d102      	bne.n	8008a08 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008a02:	2301      	movs	r3, #1
 8008a04:	607b      	str	r3, [r7, #4]
 8008a06:	e008      	b.n	8008a1a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a08:	4b08      	ldr	r3, [pc, #32]	; (8008a2c <xTaskGetSchedulerState+0x38>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d102      	bne.n	8008a16 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008a10:	2302      	movs	r3, #2
 8008a12:	607b      	str	r3, [r7, #4]
 8008a14:	e001      	b.n	8008a1a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008a16:	2300      	movs	r3, #0
 8008a18:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008a1a:	687b      	ldr	r3, [r7, #4]
	}
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	370c      	adds	r7, #12
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr
 8008a28:	20000c44 	.word	0x20000c44
 8008a2c:	20000c60 	.word	0x20000c60

08008a30 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d051      	beq.n	8008aea <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a4a:	4b2a      	ldr	r3, [pc, #168]	; (8008af4 <xTaskPriorityInherit+0xc4>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a50:	429a      	cmp	r2, r3
 8008a52:	d241      	bcs.n	8008ad8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	699b      	ldr	r3, [r3, #24]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	db06      	blt.n	8008a6a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a5c:	4b25      	ldr	r3, [pc, #148]	; (8008af4 <xTaskPriorityInherit+0xc4>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a62:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	6959      	ldr	r1, [r3, #20]
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a72:	4613      	mov	r3, r2
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	4413      	add	r3, r2
 8008a78:	009b      	lsls	r3, r3, #2
 8008a7a:	4a1f      	ldr	r2, [pc, #124]	; (8008af8 <xTaskPriorityInherit+0xc8>)
 8008a7c:	4413      	add	r3, r2
 8008a7e:	4299      	cmp	r1, r3
 8008a80:	d122      	bne.n	8008ac8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	3304      	adds	r3, #4
 8008a86:	4618      	mov	r0, r3
 8008a88:	f7fe f81a 	bl	8006ac0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008a8c:	4b19      	ldr	r3, [pc, #100]	; (8008af4 <xTaskPriorityInherit+0xc4>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a9a:	4b18      	ldr	r3, [pc, #96]	; (8008afc <xTaskPriorityInherit+0xcc>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	429a      	cmp	r2, r3
 8008aa0:	d903      	bls.n	8008aaa <xTaskPriorityInherit+0x7a>
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008aa6:	4a15      	ldr	r2, [pc, #84]	; (8008afc <xTaskPriorityInherit+0xcc>)
 8008aa8:	6013      	str	r3, [r2, #0]
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008aae:	4613      	mov	r3, r2
 8008ab0:	009b      	lsls	r3, r3, #2
 8008ab2:	4413      	add	r3, r2
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	4a10      	ldr	r2, [pc, #64]	; (8008af8 <xTaskPriorityInherit+0xc8>)
 8008ab8:	441a      	add	r2, r3
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	3304      	adds	r3, #4
 8008abe:	4619      	mov	r1, r3
 8008ac0:	4610      	mov	r0, r2
 8008ac2:	f7fd ffa0 	bl	8006a06 <vListInsertEnd>
 8008ac6:	e004      	b.n	8008ad2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008ac8:	4b0a      	ldr	r3, [pc, #40]	; (8008af4 <xTaskPriorityInherit+0xc4>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	60fb      	str	r3, [r7, #12]
 8008ad6:	e008      	b.n	8008aea <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008adc:	4b05      	ldr	r3, [pc, #20]	; (8008af4 <xTaskPriorityInherit+0xc4>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ae2:	429a      	cmp	r2, r3
 8008ae4:	d201      	bcs.n	8008aea <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008aea:	68fb      	ldr	r3, [r7, #12]
	}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3710      	adds	r7, #16
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}
 8008af4:	20000764 	.word	0x20000764
 8008af8:	20000768 	.word	0x20000768
 8008afc:	20000c40 	.word	0x20000c40

08008b00 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b086      	sub	sp, #24
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d05a      	beq.n	8008bcc <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008b16:	4b30      	ldr	r3, [pc, #192]	; (8008bd8 <xTaskPriorityDisinherit+0xd8>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	693a      	ldr	r2, [r7, #16]
 8008b1c:	429a      	cmp	r2, r3
 8008b1e:	d00c      	beq.n	8008b3a <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 8008b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b24:	b672      	cpsid	i
 8008b26:	f383 8811 	msr	BASEPRI, r3
 8008b2a:	f3bf 8f6f 	isb	sy
 8008b2e:	f3bf 8f4f 	dsb	sy
 8008b32:	b662      	cpsie	i
 8008b34:	60fb      	str	r3, [r7, #12]
}
 8008b36:	bf00      	nop
 8008b38:	e7fe      	b.n	8008b38 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8008b3a:	693b      	ldr	r3, [r7, #16]
 8008b3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d10c      	bne.n	8008b5c <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 8008b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b46:	b672      	cpsid	i
 8008b48:	f383 8811 	msr	BASEPRI, r3
 8008b4c:	f3bf 8f6f 	isb	sy
 8008b50:	f3bf 8f4f 	dsb	sy
 8008b54:	b662      	cpsie	i
 8008b56:	60bb      	str	r3, [r7, #8]
}
 8008b58:	bf00      	nop
 8008b5a:	e7fe      	b.n	8008b5a <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 8008b5c:	693b      	ldr	r3, [r7, #16]
 8008b5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b60:	1e5a      	subs	r2, r3, #1
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b6a:	693b      	ldr	r3, [r7, #16]
 8008b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b6e:	429a      	cmp	r2, r3
 8008b70:	d02c      	beq.n	8008bcc <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008b72:	693b      	ldr	r3, [r7, #16]
 8008b74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d128      	bne.n	8008bcc <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b7a:	693b      	ldr	r3, [r7, #16]
 8008b7c:	3304      	adds	r3, #4
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f7fd ff9e 	bl	8006ac0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008b88:	693b      	ldr	r3, [r7, #16]
 8008b8a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b8c:	693b      	ldr	r3, [r7, #16]
 8008b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b90:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b9c:	4b0f      	ldr	r3, [pc, #60]	; (8008bdc <xTaskPriorityDisinherit+0xdc>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	d903      	bls.n	8008bac <xTaskPriorityDisinherit+0xac>
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ba8:	4a0c      	ldr	r2, [pc, #48]	; (8008bdc <xTaskPriorityDisinherit+0xdc>)
 8008baa:	6013      	str	r3, [r2, #0]
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bb0:	4613      	mov	r3, r2
 8008bb2:	009b      	lsls	r3, r3, #2
 8008bb4:	4413      	add	r3, r2
 8008bb6:	009b      	lsls	r3, r3, #2
 8008bb8:	4a09      	ldr	r2, [pc, #36]	; (8008be0 <xTaskPriorityDisinherit+0xe0>)
 8008bba:	441a      	add	r2, r3
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	3304      	adds	r3, #4
 8008bc0:	4619      	mov	r1, r3
 8008bc2:	4610      	mov	r0, r2
 8008bc4:	f7fd ff1f 	bl	8006a06 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008bc8:	2301      	movs	r3, #1
 8008bca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008bcc:	697b      	ldr	r3, [r7, #20]
	}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	3718      	adds	r7, #24
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}
 8008bd6:	bf00      	nop
 8008bd8:	20000764 	.word	0x20000764
 8008bdc:	20000c40 	.word	0x20000c40
 8008be0:	20000768 	.word	0x20000768

08008be4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b088      	sub	sp, #32
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
 8008bec:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d06e      	beq.n	8008cda <vTaskPriorityDisinheritAfterTimeout+0xf6>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008bfc:	69bb      	ldr	r3, [r7, #24]
 8008bfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d10c      	bne.n	8008c1e <vTaskPriorityDisinheritAfterTimeout+0x3a>
	__asm volatile
 8008c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c08:	b672      	cpsid	i
 8008c0a:	f383 8811 	msr	BASEPRI, r3
 8008c0e:	f3bf 8f6f 	isb	sy
 8008c12:	f3bf 8f4f 	dsb	sy
 8008c16:	b662      	cpsie	i
 8008c18:	60fb      	str	r3, [r7, #12]
}
 8008c1a:	bf00      	nop
 8008c1c:	e7fe      	b.n	8008c1c <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008c1e:	69bb      	ldr	r3, [r7, #24]
 8008c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c22:	683a      	ldr	r2, [r7, #0]
 8008c24:	429a      	cmp	r2, r3
 8008c26:	d902      	bls.n	8008c2e <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	61fb      	str	r3, [r7, #28]
 8008c2c:	e002      	b.n	8008c34 <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c32:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008c34:	69bb      	ldr	r3, [r7, #24]
 8008c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c38:	69fa      	ldr	r2, [r7, #28]
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	d04d      	beq.n	8008cda <vTaskPriorityDisinheritAfterTimeout+0xf6>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008c3e:	69bb      	ldr	r3, [r7, #24]
 8008c40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c42:	697a      	ldr	r2, [r7, #20]
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d148      	bne.n	8008cda <vTaskPriorityDisinheritAfterTimeout+0xf6>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008c48:	4b26      	ldr	r3, [pc, #152]	; (8008ce4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	69ba      	ldr	r2, [r7, #24]
 8008c4e:	429a      	cmp	r2, r3
 8008c50:	d10c      	bne.n	8008c6c <vTaskPriorityDisinheritAfterTimeout+0x88>
	__asm volatile
 8008c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c56:	b672      	cpsid	i
 8008c58:	f383 8811 	msr	BASEPRI, r3
 8008c5c:	f3bf 8f6f 	isb	sy
 8008c60:	f3bf 8f4f 	dsb	sy
 8008c64:	b662      	cpsie	i
 8008c66:	60bb      	str	r3, [r7, #8]
}
 8008c68:	bf00      	nop
 8008c6a:	e7fe      	b.n	8008c6a <vTaskPriorityDisinheritAfterTimeout+0x86>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008c6c:	69bb      	ldr	r3, [r7, #24]
 8008c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c70:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	69fa      	ldr	r2, [r7, #28]
 8008c76:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008c78:	69bb      	ldr	r3, [r7, #24]
 8008c7a:	699b      	ldr	r3, [r3, #24]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	db04      	blt.n	8008c8a <vTaskPriorityDisinheritAfterTimeout+0xa6>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c80:	69fb      	ldr	r3, [r7, #28]
 8008c82:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008c86:	69bb      	ldr	r3, [r7, #24]
 8008c88:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008c8a:	69bb      	ldr	r3, [r7, #24]
 8008c8c:	6959      	ldr	r1, [r3, #20]
 8008c8e:	693a      	ldr	r2, [r7, #16]
 8008c90:	4613      	mov	r3, r2
 8008c92:	009b      	lsls	r3, r3, #2
 8008c94:	4413      	add	r3, r2
 8008c96:	009b      	lsls	r3, r3, #2
 8008c98:	4a13      	ldr	r2, [pc, #76]	; (8008ce8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008c9a:	4413      	add	r3, r2
 8008c9c:	4299      	cmp	r1, r3
 8008c9e:	d11c      	bne.n	8008cda <vTaskPriorityDisinheritAfterTimeout+0xf6>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008ca0:	69bb      	ldr	r3, [r7, #24]
 8008ca2:	3304      	adds	r3, #4
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	f7fd ff0b 	bl	8006ac0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008caa:	69bb      	ldr	r3, [r7, #24]
 8008cac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cae:	4b0f      	ldr	r3, [pc, #60]	; (8008cec <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d903      	bls.n	8008cbe <vTaskPriorityDisinheritAfterTimeout+0xda>
 8008cb6:	69bb      	ldr	r3, [r7, #24]
 8008cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cba:	4a0c      	ldr	r2, [pc, #48]	; (8008cec <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8008cbc:	6013      	str	r3, [r2, #0]
 8008cbe:	69bb      	ldr	r3, [r7, #24]
 8008cc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cc2:	4613      	mov	r3, r2
 8008cc4:	009b      	lsls	r3, r3, #2
 8008cc6:	4413      	add	r3, r2
 8008cc8:	009b      	lsls	r3, r3, #2
 8008cca:	4a07      	ldr	r2, [pc, #28]	; (8008ce8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008ccc:	441a      	add	r2, r3
 8008cce:	69bb      	ldr	r3, [r7, #24]
 8008cd0:	3304      	adds	r3, #4
 8008cd2:	4619      	mov	r1, r3
 8008cd4:	4610      	mov	r0, r2
 8008cd6:	f7fd fe96 	bl	8006a06 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008cda:	bf00      	nop
 8008cdc:	3720      	adds	r7, #32
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	bd80      	pop	{r7, pc}
 8008ce2:	bf00      	nop
 8008ce4:	20000764 	.word	0x20000764
 8008ce8:	20000768 	.word	0x20000768
 8008cec:	20000c40 	.word	0x20000c40

08008cf0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008cf0:	b480      	push	{r7}
 8008cf2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008cf4:	4b07      	ldr	r3, [pc, #28]	; (8008d14 <pvTaskIncrementMutexHeldCount+0x24>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d004      	beq.n	8008d06 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008cfc:	4b05      	ldr	r3, [pc, #20]	; (8008d14 <pvTaskIncrementMutexHeldCount+0x24>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008d02:	3201      	adds	r2, #1
 8008d04:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8008d06:	4b03      	ldr	r3, [pc, #12]	; (8008d14 <pvTaskIncrementMutexHeldCount+0x24>)
 8008d08:	681b      	ldr	r3, [r3, #0]
	}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d12:	4770      	bx	lr
 8008d14:	20000764 	.word	0x20000764

08008d18 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b084      	sub	sp, #16
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
 8008d20:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008d22:	4b21      	ldr	r3, [pc, #132]	; (8008da8 <prvAddCurrentTaskToDelayedList+0x90>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d28:	4b20      	ldr	r3, [pc, #128]	; (8008dac <prvAddCurrentTaskToDelayedList+0x94>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	3304      	adds	r3, #4
 8008d2e:	4618      	mov	r0, r3
 8008d30:	f7fd fec6 	bl	8006ac0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d3a:	d10a      	bne.n	8008d52 <prvAddCurrentTaskToDelayedList+0x3a>
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d007      	beq.n	8008d52 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d42:	4b1a      	ldr	r3, [pc, #104]	; (8008dac <prvAddCurrentTaskToDelayedList+0x94>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	3304      	adds	r3, #4
 8008d48:	4619      	mov	r1, r3
 8008d4a:	4819      	ldr	r0, [pc, #100]	; (8008db0 <prvAddCurrentTaskToDelayedList+0x98>)
 8008d4c:	f7fd fe5b 	bl	8006a06 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008d50:	e026      	b.n	8008da0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008d52:	68fa      	ldr	r2, [r7, #12]
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	4413      	add	r3, r2
 8008d58:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008d5a:	4b14      	ldr	r3, [pc, #80]	; (8008dac <prvAddCurrentTaskToDelayedList+0x94>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	68ba      	ldr	r2, [r7, #8]
 8008d60:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008d62:	68ba      	ldr	r2, [r7, #8]
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	429a      	cmp	r2, r3
 8008d68:	d209      	bcs.n	8008d7e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d6a:	4b12      	ldr	r3, [pc, #72]	; (8008db4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008d6c:	681a      	ldr	r2, [r3, #0]
 8008d6e:	4b0f      	ldr	r3, [pc, #60]	; (8008dac <prvAddCurrentTaskToDelayedList+0x94>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	3304      	adds	r3, #4
 8008d74:	4619      	mov	r1, r3
 8008d76:	4610      	mov	r0, r2
 8008d78:	f7fd fe69 	bl	8006a4e <vListInsert>
}
 8008d7c:	e010      	b.n	8008da0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d7e:	4b0e      	ldr	r3, [pc, #56]	; (8008db8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8008d80:	681a      	ldr	r2, [r3, #0]
 8008d82:	4b0a      	ldr	r3, [pc, #40]	; (8008dac <prvAddCurrentTaskToDelayedList+0x94>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	3304      	adds	r3, #4
 8008d88:	4619      	mov	r1, r3
 8008d8a:	4610      	mov	r0, r2
 8008d8c:	f7fd fe5f 	bl	8006a4e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008d90:	4b0a      	ldr	r3, [pc, #40]	; (8008dbc <prvAddCurrentTaskToDelayedList+0xa4>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	68ba      	ldr	r2, [r7, #8]
 8008d96:	429a      	cmp	r2, r3
 8008d98:	d202      	bcs.n	8008da0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008d9a:	4a08      	ldr	r2, [pc, #32]	; (8008dbc <prvAddCurrentTaskToDelayedList+0xa4>)
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	6013      	str	r3, [r2, #0]
}
 8008da0:	bf00      	nop
 8008da2:	3710      	adds	r7, #16
 8008da4:	46bd      	mov	sp, r7
 8008da6:	bd80      	pop	{r7, pc}
 8008da8:	20000c3c 	.word	0x20000c3c
 8008dac:	20000764 	.word	0x20000764
 8008db0:	20000c24 	.word	0x20000c24
 8008db4:	20000bf4 	.word	0x20000bf4
 8008db8:	20000bf0 	.word	0x20000bf0
 8008dbc:	20000c58 	.word	0x20000c58

08008dc0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b08a      	sub	sp, #40	; 0x28
 8008dc4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008dca:	f000 fb15 	bl	80093f8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008dce:	4b1d      	ldr	r3, [pc, #116]	; (8008e44 <xTimerCreateTimerTask+0x84>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d021      	beq.n	8008e1a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008dde:	1d3a      	adds	r2, r7, #4
 8008de0:	f107 0108 	add.w	r1, r7, #8
 8008de4:	f107 030c 	add.w	r3, r7, #12
 8008de8:	4618      	mov	r0, r3
 8008dea:	f7fd fdc5 	bl	8006978 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008dee:	6879      	ldr	r1, [r7, #4]
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	68fa      	ldr	r2, [r7, #12]
 8008df4:	9202      	str	r2, [sp, #8]
 8008df6:	9301      	str	r3, [sp, #4]
 8008df8:	2302      	movs	r3, #2
 8008dfa:	9300      	str	r3, [sp, #0]
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	460a      	mov	r2, r1
 8008e00:	4911      	ldr	r1, [pc, #68]	; (8008e48 <xTimerCreateTimerTask+0x88>)
 8008e02:	4812      	ldr	r0, [pc, #72]	; (8008e4c <xTimerCreateTimerTask+0x8c>)
 8008e04:	f7fe ff96 	bl	8007d34 <xTaskCreateStatic>
 8008e08:	4603      	mov	r3, r0
 8008e0a:	4a11      	ldr	r2, [pc, #68]	; (8008e50 <xTimerCreateTimerTask+0x90>)
 8008e0c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008e0e:	4b10      	ldr	r3, [pc, #64]	; (8008e50 <xTimerCreateTimerTask+0x90>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d001      	beq.n	8008e1a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008e16:	2301      	movs	r3, #1
 8008e18:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d10c      	bne.n	8008e3a <xTimerCreateTimerTask+0x7a>
	__asm volatile
 8008e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e24:	b672      	cpsid	i
 8008e26:	f383 8811 	msr	BASEPRI, r3
 8008e2a:	f3bf 8f6f 	isb	sy
 8008e2e:	f3bf 8f4f 	dsb	sy
 8008e32:	b662      	cpsie	i
 8008e34:	613b      	str	r3, [r7, #16]
}
 8008e36:	bf00      	nop
 8008e38:	e7fe      	b.n	8008e38 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8008e3a:	697b      	ldr	r3, [r7, #20]
}
 8008e3c:	4618      	mov	r0, r3
 8008e3e:	3718      	adds	r7, #24
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}
 8008e44:	20000c94 	.word	0x20000c94
 8008e48:	08015138 	.word	0x08015138
 8008e4c:	08008f91 	.word	0x08008f91
 8008e50:	20000c98 	.word	0x20000c98

08008e54 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b08a      	sub	sp, #40	; 0x28
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	60f8      	str	r0, [r7, #12]
 8008e5c:	60b9      	str	r1, [r7, #8]
 8008e5e:	607a      	str	r2, [r7, #4]
 8008e60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008e62:	2300      	movs	r3, #0
 8008e64:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d10c      	bne.n	8008e86 <xTimerGenericCommand+0x32>
	__asm volatile
 8008e6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e70:	b672      	cpsid	i
 8008e72:	f383 8811 	msr	BASEPRI, r3
 8008e76:	f3bf 8f6f 	isb	sy
 8008e7a:	f3bf 8f4f 	dsb	sy
 8008e7e:	b662      	cpsie	i
 8008e80:	623b      	str	r3, [r7, #32]
}
 8008e82:	bf00      	nop
 8008e84:	e7fe      	b.n	8008e84 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008e86:	4b1a      	ldr	r3, [pc, #104]	; (8008ef0 <xTimerGenericCommand+0x9c>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d02a      	beq.n	8008ee4 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	2b05      	cmp	r3, #5
 8008e9e:	dc18      	bgt.n	8008ed2 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008ea0:	f7ff fda8 	bl	80089f4 <xTaskGetSchedulerState>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	2b02      	cmp	r3, #2
 8008ea8:	d109      	bne.n	8008ebe <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008eaa:	4b11      	ldr	r3, [pc, #68]	; (8008ef0 <xTimerGenericCommand+0x9c>)
 8008eac:	6818      	ldr	r0, [r3, #0]
 8008eae:	f107 0110 	add.w	r1, r7, #16
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008eb6:	f7fe f8ab 	bl	8007010 <xQueueGenericSend>
 8008eba:	6278      	str	r0, [r7, #36]	; 0x24
 8008ebc:	e012      	b.n	8008ee4 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008ebe:	4b0c      	ldr	r3, [pc, #48]	; (8008ef0 <xTimerGenericCommand+0x9c>)
 8008ec0:	6818      	ldr	r0, [r3, #0]
 8008ec2:	f107 0110 	add.w	r1, r7, #16
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f7fe f8a1 	bl	8007010 <xQueueGenericSend>
 8008ece:	6278      	str	r0, [r7, #36]	; 0x24
 8008ed0:	e008      	b.n	8008ee4 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008ed2:	4b07      	ldr	r3, [pc, #28]	; (8008ef0 <xTimerGenericCommand+0x9c>)
 8008ed4:	6818      	ldr	r0, [r3, #0]
 8008ed6:	f107 0110 	add.w	r1, r7, #16
 8008eda:	2300      	movs	r3, #0
 8008edc:	683a      	ldr	r2, [r7, #0]
 8008ede:	f7fe f99d 	bl	800721c <xQueueGenericSendFromISR>
 8008ee2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	3728      	adds	r7, #40	; 0x28
 8008eea:	46bd      	mov	sp, r7
 8008eec:	bd80      	pop	{r7, pc}
 8008eee:	bf00      	nop
 8008ef0:	20000c94 	.word	0x20000c94

08008ef4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b088      	sub	sp, #32
 8008ef8:	af02      	add	r7, sp, #8
 8008efa:	6078      	str	r0, [r7, #4]
 8008efc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008efe:	4b23      	ldr	r3, [pc, #140]	; (8008f8c <prvProcessExpiredTimer+0x98>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	68db      	ldr	r3, [r3, #12]
 8008f04:	68db      	ldr	r3, [r3, #12]
 8008f06:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	3304      	adds	r3, #4
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	f7fd fdd7 	bl	8006ac0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008f18:	f003 0304 	and.w	r3, r3, #4
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d024      	beq.n	8008f6a <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	699a      	ldr	r2, [r3, #24]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	18d1      	adds	r1, r2, r3
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	683a      	ldr	r2, [r7, #0]
 8008f2c:	6978      	ldr	r0, [r7, #20]
 8008f2e:	f000 f8d3 	bl	80090d8 <prvInsertTimerInActiveList>
 8008f32:	4603      	mov	r3, r0
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d021      	beq.n	8008f7c <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008f38:	2300      	movs	r3, #0
 8008f3a:	9300      	str	r3, [sp, #0]
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	687a      	ldr	r2, [r7, #4]
 8008f40:	2100      	movs	r1, #0
 8008f42:	6978      	ldr	r0, [r7, #20]
 8008f44:	f7ff ff86 	bl	8008e54 <xTimerGenericCommand>
 8008f48:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d115      	bne.n	8008f7c <prvProcessExpiredTimer+0x88>
	__asm volatile
 8008f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f54:	b672      	cpsid	i
 8008f56:	f383 8811 	msr	BASEPRI, r3
 8008f5a:	f3bf 8f6f 	isb	sy
 8008f5e:	f3bf 8f4f 	dsb	sy
 8008f62:	b662      	cpsie	i
 8008f64:	60fb      	str	r3, [r7, #12]
}
 8008f66:	bf00      	nop
 8008f68:	e7fe      	b.n	8008f68 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008f6a:	697b      	ldr	r3, [r7, #20]
 8008f6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008f70:	f023 0301 	bic.w	r3, r3, #1
 8008f74:	b2da      	uxtb	r2, r3
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f7c:	697b      	ldr	r3, [r7, #20]
 8008f7e:	6a1b      	ldr	r3, [r3, #32]
 8008f80:	6978      	ldr	r0, [r7, #20]
 8008f82:	4798      	blx	r3
}
 8008f84:	bf00      	nop
 8008f86:	3718      	adds	r7, #24
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}
 8008f8c:	20000c8c 	.word	0x20000c8c

08008f90 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b084      	sub	sp, #16
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008f98:	f107 0308 	add.w	r3, r7, #8
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f000 f857 	bl	8009050 <prvGetNextExpireTime>
 8008fa2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	4619      	mov	r1, r3
 8008fa8:	68f8      	ldr	r0, [r7, #12]
 8008faa:	f000 f803 	bl	8008fb4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008fae:	f000 f8d5 	bl	800915c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008fb2:	e7f1      	b.n	8008f98 <prvTimerTask+0x8>

08008fb4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b084      	sub	sp, #16
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
 8008fbc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008fbe:	f7ff f903 	bl	80081c8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008fc2:	f107 0308 	add.w	r3, r7, #8
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	f000 f866 	bl	8009098 <prvSampleTimeNow>
 8008fcc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d130      	bne.n	8009036 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008fd4:	683b      	ldr	r3, [r7, #0]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d10a      	bne.n	8008ff0 <prvProcessTimerOrBlockTask+0x3c>
 8008fda:	687a      	ldr	r2, [r7, #4]
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	429a      	cmp	r2, r3
 8008fe0:	d806      	bhi.n	8008ff0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008fe2:	f7ff f8ff 	bl	80081e4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008fe6:	68f9      	ldr	r1, [r7, #12]
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f7ff ff83 	bl	8008ef4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008fee:	e024      	b.n	800903a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d008      	beq.n	8009008 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008ff6:	4b13      	ldr	r3, [pc, #76]	; (8009044 <prvProcessTimerOrBlockTask+0x90>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d101      	bne.n	8009004 <prvProcessTimerOrBlockTask+0x50>
 8009000:	2301      	movs	r3, #1
 8009002:	e000      	b.n	8009006 <prvProcessTimerOrBlockTask+0x52>
 8009004:	2300      	movs	r3, #0
 8009006:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009008:	4b0f      	ldr	r3, [pc, #60]	; (8009048 <prvProcessTimerOrBlockTask+0x94>)
 800900a:	6818      	ldr	r0, [r3, #0]
 800900c:	687a      	ldr	r2, [r7, #4]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	1ad3      	subs	r3, r2, r3
 8009012:	683a      	ldr	r2, [r7, #0]
 8009014:	4619      	mov	r1, r3
 8009016:	f7fe fe59 	bl	8007ccc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800901a:	f7ff f8e3 	bl	80081e4 <xTaskResumeAll>
 800901e:	4603      	mov	r3, r0
 8009020:	2b00      	cmp	r3, #0
 8009022:	d10a      	bne.n	800903a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009024:	4b09      	ldr	r3, [pc, #36]	; (800904c <prvProcessTimerOrBlockTask+0x98>)
 8009026:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800902a:	601a      	str	r2, [r3, #0]
 800902c:	f3bf 8f4f 	dsb	sy
 8009030:	f3bf 8f6f 	isb	sy
}
 8009034:	e001      	b.n	800903a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009036:	f7ff f8d5 	bl	80081e4 <xTaskResumeAll>
}
 800903a:	bf00      	nop
 800903c:	3710      	adds	r7, #16
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}
 8009042:	bf00      	nop
 8009044:	20000c90 	.word	0x20000c90
 8009048:	20000c94 	.word	0x20000c94
 800904c:	e000ed04 	.word	0xe000ed04

08009050 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009050:	b480      	push	{r7}
 8009052:	b085      	sub	sp, #20
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009058:	4b0e      	ldr	r3, [pc, #56]	; (8009094 <prvGetNextExpireTime+0x44>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d101      	bne.n	8009066 <prvGetNextExpireTime+0x16>
 8009062:	2201      	movs	r2, #1
 8009064:	e000      	b.n	8009068 <prvGetNextExpireTime+0x18>
 8009066:	2200      	movs	r2, #0
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d105      	bne.n	8009080 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009074:	4b07      	ldr	r3, [pc, #28]	; (8009094 <prvGetNextExpireTime+0x44>)
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	68db      	ldr	r3, [r3, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	60fb      	str	r3, [r7, #12]
 800907e:	e001      	b.n	8009084 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009080:	2300      	movs	r3, #0
 8009082:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009084:	68fb      	ldr	r3, [r7, #12]
}
 8009086:	4618      	mov	r0, r3
 8009088:	3714      	adds	r7, #20
 800908a:	46bd      	mov	sp, r7
 800908c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009090:	4770      	bx	lr
 8009092:	bf00      	nop
 8009094:	20000c8c 	.word	0x20000c8c

08009098 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b084      	sub	sp, #16
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80090a0:	f7ff f940 	bl	8008324 <xTaskGetTickCount>
 80090a4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80090a6:	4b0b      	ldr	r3, [pc, #44]	; (80090d4 <prvSampleTimeNow+0x3c>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	68fa      	ldr	r2, [r7, #12]
 80090ac:	429a      	cmp	r2, r3
 80090ae:	d205      	bcs.n	80090bc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80090b0:	f000 f93c 	bl	800932c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2201      	movs	r2, #1
 80090b8:	601a      	str	r2, [r3, #0]
 80090ba:	e002      	b.n	80090c2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2200      	movs	r2, #0
 80090c0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80090c2:	4a04      	ldr	r2, [pc, #16]	; (80090d4 <prvSampleTimeNow+0x3c>)
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80090c8:	68fb      	ldr	r3, [r7, #12]
}
 80090ca:	4618      	mov	r0, r3
 80090cc:	3710      	adds	r7, #16
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bd80      	pop	{r7, pc}
 80090d2:	bf00      	nop
 80090d4:	20000c9c 	.word	0x20000c9c

080090d8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b086      	sub	sp, #24
 80090dc:	af00      	add	r7, sp, #0
 80090de:	60f8      	str	r0, [r7, #12]
 80090e0:	60b9      	str	r1, [r7, #8]
 80090e2:	607a      	str	r2, [r7, #4]
 80090e4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80090e6:	2300      	movs	r3, #0
 80090e8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	68ba      	ldr	r2, [r7, #8]
 80090ee:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	68fa      	ldr	r2, [r7, #12]
 80090f4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80090f6:	68ba      	ldr	r2, [r7, #8]
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	429a      	cmp	r2, r3
 80090fc:	d812      	bhi.n	8009124 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090fe:	687a      	ldr	r2, [r7, #4]
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	1ad2      	subs	r2, r2, r3
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	699b      	ldr	r3, [r3, #24]
 8009108:	429a      	cmp	r2, r3
 800910a:	d302      	bcc.n	8009112 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800910c:	2301      	movs	r3, #1
 800910e:	617b      	str	r3, [r7, #20]
 8009110:	e01b      	b.n	800914a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009112:	4b10      	ldr	r3, [pc, #64]	; (8009154 <prvInsertTimerInActiveList+0x7c>)
 8009114:	681a      	ldr	r2, [r3, #0]
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	3304      	adds	r3, #4
 800911a:	4619      	mov	r1, r3
 800911c:	4610      	mov	r0, r2
 800911e:	f7fd fc96 	bl	8006a4e <vListInsert>
 8009122:	e012      	b.n	800914a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009124:	687a      	ldr	r2, [r7, #4]
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	429a      	cmp	r2, r3
 800912a:	d206      	bcs.n	800913a <prvInsertTimerInActiveList+0x62>
 800912c:	68ba      	ldr	r2, [r7, #8]
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	429a      	cmp	r2, r3
 8009132:	d302      	bcc.n	800913a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009134:	2301      	movs	r3, #1
 8009136:	617b      	str	r3, [r7, #20]
 8009138:	e007      	b.n	800914a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800913a:	4b07      	ldr	r3, [pc, #28]	; (8009158 <prvInsertTimerInActiveList+0x80>)
 800913c:	681a      	ldr	r2, [r3, #0]
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	3304      	adds	r3, #4
 8009142:	4619      	mov	r1, r3
 8009144:	4610      	mov	r0, r2
 8009146:	f7fd fc82 	bl	8006a4e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800914a:	697b      	ldr	r3, [r7, #20]
}
 800914c:	4618      	mov	r0, r3
 800914e:	3718      	adds	r7, #24
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}
 8009154:	20000c90 	.word	0x20000c90
 8009158:	20000c8c 	.word	0x20000c8c

0800915c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b08e      	sub	sp, #56	; 0x38
 8009160:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009162:	e0d0      	b.n	8009306 <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2b00      	cmp	r3, #0
 8009168:	da1a      	bge.n	80091a0 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800916a:	1d3b      	adds	r3, r7, #4
 800916c:	3304      	adds	r3, #4
 800916e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009172:	2b00      	cmp	r3, #0
 8009174:	d10c      	bne.n	8009190 <prvProcessReceivedCommands+0x34>
	__asm volatile
 8009176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800917a:	b672      	cpsid	i
 800917c:	f383 8811 	msr	BASEPRI, r3
 8009180:	f3bf 8f6f 	isb	sy
 8009184:	f3bf 8f4f 	dsb	sy
 8009188:	b662      	cpsie	i
 800918a:	61fb      	str	r3, [r7, #28]
}
 800918c:	bf00      	nop
 800918e:	e7fe      	b.n	800918e <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009196:	6850      	ldr	r0, [r2, #4]
 8009198:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800919a:	6892      	ldr	r2, [r2, #8]
 800919c:	4611      	mov	r1, r2
 800919e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	f2c0 80ae 	blt.w	8009304 <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80091ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091ae:	695b      	ldr	r3, [r3, #20]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d004      	beq.n	80091be <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80091b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091b6:	3304      	adds	r3, #4
 80091b8:	4618      	mov	r0, r3
 80091ba:	f7fd fc81 	bl	8006ac0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80091be:	463b      	mov	r3, r7
 80091c0:	4618      	mov	r0, r3
 80091c2:	f7ff ff69 	bl	8009098 <prvSampleTimeNow>
 80091c6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2b09      	cmp	r3, #9
 80091cc:	f200 809b 	bhi.w	8009306 <prvProcessReceivedCommands+0x1aa>
 80091d0:	a201      	add	r2, pc, #4	; (adr r2, 80091d8 <prvProcessReceivedCommands+0x7c>)
 80091d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091d6:	bf00      	nop
 80091d8:	08009201 	.word	0x08009201
 80091dc:	08009201 	.word	0x08009201
 80091e0:	08009201 	.word	0x08009201
 80091e4:	08009279 	.word	0x08009279
 80091e8:	0800928d 	.word	0x0800928d
 80091ec:	080092db 	.word	0x080092db
 80091f0:	08009201 	.word	0x08009201
 80091f4:	08009201 	.word	0x08009201
 80091f8:	08009279 	.word	0x08009279
 80091fc:	0800928d 	.word	0x0800928d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009202:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009206:	f043 0301 	orr.w	r3, r3, #1
 800920a:	b2da      	uxtb	r2, r3
 800920c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800920e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009212:	68ba      	ldr	r2, [r7, #8]
 8009214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009216:	699b      	ldr	r3, [r3, #24]
 8009218:	18d1      	adds	r1, r2, r3
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800921e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009220:	f7ff ff5a 	bl	80090d8 <prvInsertTimerInActiveList>
 8009224:	4603      	mov	r3, r0
 8009226:	2b00      	cmp	r3, #0
 8009228:	d06d      	beq.n	8009306 <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800922a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800922c:	6a1b      	ldr	r3, [r3, #32]
 800922e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009230:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009234:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009238:	f003 0304 	and.w	r3, r3, #4
 800923c:	2b00      	cmp	r3, #0
 800923e:	d062      	beq.n	8009306 <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009240:	68ba      	ldr	r2, [r7, #8]
 8009242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009244:	699b      	ldr	r3, [r3, #24]
 8009246:	441a      	add	r2, r3
 8009248:	2300      	movs	r3, #0
 800924a:	9300      	str	r3, [sp, #0]
 800924c:	2300      	movs	r3, #0
 800924e:	2100      	movs	r1, #0
 8009250:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009252:	f7ff fdff 	bl	8008e54 <xTimerGenericCommand>
 8009256:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009258:	6a3b      	ldr	r3, [r7, #32]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d153      	bne.n	8009306 <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800925e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009262:	b672      	cpsid	i
 8009264:	f383 8811 	msr	BASEPRI, r3
 8009268:	f3bf 8f6f 	isb	sy
 800926c:	f3bf 8f4f 	dsb	sy
 8009270:	b662      	cpsie	i
 8009272:	61bb      	str	r3, [r7, #24]
}
 8009274:	bf00      	nop
 8009276:	e7fe      	b.n	8009276 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800927a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800927e:	f023 0301 	bic.w	r3, r3, #1
 8009282:	b2da      	uxtb	r2, r3
 8009284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009286:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800928a:	e03c      	b.n	8009306 <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800928c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800928e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009292:	f043 0301 	orr.w	r3, r3, #1
 8009296:	b2da      	uxtb	r2, r3
 8009298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800929a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800929e:	68ba      	ldr	r2, [r7, #8]
 80092a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092a2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80092a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092a6:	699b      	ldr	r3, [r3, #24]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d10c      	bne.n	80092c6 <prvProcessReceivedCommands+0x16a>
	__asm volatile
 80092ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092b0:	b672      	cpsid	i
 80092b2:	f383 8811 	msr	BASEPRI, r3
 80092b6:	f3bf 8f6f 	isb	sy
 80092ba:	f3bf 8f4f 	dsb	sy
 80092be:	b662      	cpsie	i
 80092c0:	617b      	str	r3, [r7, #20]
}
 80092c2:	bf00      	nop
 80092c4:	e7fe      	b.n	80092c4 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80092c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092c8:	699a      	ldr	r2, [r3, #24]
 80092ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092cc:	18d1      	adds	r1, r2, r3
 80092ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092d4:	f7ff ff00 	bl	80090d8 <prvInsertTimerInActiveList>
					break;
 80092d8:	e015      	b.n	8009306 <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80092da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80092e0:	f003 0302 	and.w	r3, r3, #2
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d103      	bne.n	80092f0 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 80092e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092ea:	f000 fbc5 	bl	8009a78 <vPortFree>
 80092ee:	e00a      	b.n	8009306 <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80092f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80092f6:	f023 0301 	bic.w	r3, r3, #1
 80092fa:	b2da      	uxtb	r2, r3
 80092fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009302:	e000      	b.n	8009306 <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009304:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009306:	4b08      	ldr	r3, [pc, #32]	; (8009328 <prvProcessReceivedCommands+0x1cc>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	1d39      	adds	r1, r7, #4
 800930c:	2200      	movs	r2, #0
 800930e:	4618      	mov	r0, r3
 8009310:	f7fe f8ba 	bl	8007488 <xQueueReceive>
 8009314:	4603      	mov	r3, r0
 8009316:	2b00      	cmp	r3, #0
 8009318:	f47f af24 	bne.w	8009164 <prvProcessReceivedCommands+0x8>
	}
}
 800931c:	bf00      	nop
 800931e:	bf00      	nop
 8009320:	3730      	adds	r7, #48	; 0x30
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}
 8009326:	bf00      	nop
 8009328:	20000c94 	.word	0x20000c94

0800932c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800932c:	b580      	push	{r7, lr}
 800932e:	b088      	sub	sp, #32
 8009330:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009332:	e04a      	b.n	80093ca <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009334:	4b2e      	ldr	r3, [pc, #184]	; (80093f0 <prvSwitchTimerLists+0xc4>)
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	68db      	ldr	r3, [r3, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800933e:	4b2c      	ldr	r3, [pc, #176]	; (80093f0 <prvSwitchTimerLists+0xc4>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	68db      	ldr	r3, [r3, #12]
 8009344:	68db      	ldr	r3, [r3, #12]
 8009346:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	3304      	adds	r3, #4
 800934c:	4618      	mov	r0, r3
 800934e:	f7fd fbb7 	bl	8006ac0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	6a1b      	ldr	r3, [r3, #32]
 8009356:	68f8      	ldr	r0, [r7, #12]
 8009358:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009360:	f003 0304 	and.w	r3, r3, #4
 8009364:	2b00      	cmp	r3, #0
 8009366:	d030      	beq.n	80093ca <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	699b      	ldr	r3, [r3, #24]
 800936c:	693a      	ldr	r2, [r7, #16]
 800936e:	4413      	add	r3, r2
 8009370:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009372:	68ba      	ldr	r2, [r7, #8]
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	429a      	cmp	r2, r3
 8009378:	d90e      	bls.n	8009398 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	68ba      	ldr	r2, [r7, #8]
 800937e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	68fa      	ldr	r2, [r7, #12]
 8009384:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009386:	4b1a      	ldr	r3, [pc, #104]	; (80093f0 <prvSwitchTimerLists+0xc4>)
 8009388:	681a      	ldr	r2, [r3, #0]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	3304      	adds	r3, #4
 800938e:	4619      	mov	r1, r3
 8009390:	4610      	mov	r0, r2
 8009392:	f7fd fb5c 	bl	8006a4e <vListInsert>
 8009396:	e018      	b.n	80093ca <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009398:	2300      	movs	r3, #0
 800939a:	9300      	str	r3, [sp, #0]
 800939c:	2300      	movs	r3, #0
 800939e:	693a      	ldr	r2, [r7, #16]
 80093a0:	2100      	movs	r1, #0
 80093a2:	68f8      	ldr	r0, [r7, #12]
 80093a4:	f7ff fd56 	bl	8008e54 <xTimerGenericCommand>
 80093a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d10c      	bne.n	80093ca <prvSwitchTimerLists+0x9e>
	__asm volatile
 80093b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b4:	b672      	cpsid	i
 80093b6:	f383 8811 	msr	BASEPRI, r3
 80093ba:	f3bf 8f6f 	isb	sy
 80093be:	f3bf 8f4f 	dsb	sy
 80093c2:	b662      	cpsie	i
 80093c4:	603b      	str	r3, [r7, #0]
}
 80093c6:	bf00      	nop
 80093c8:	e7fe      	b.n	80093c8 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80093ca:	4b09      	ldr	r3, [pc, #36]	; (80093f0 <prvSwitchTimerLists+0xc4>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d1af      	bne.n	8009334 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80093d4:	4b06      	ldr	r3, [pc, #24]	; (80093f0 <prvSwitchTimerLists+0xc4>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80093da:	4b06      	ldr	r3, [pc, #24]	; (80093f4 <prvSwitchTimerLists+0xc8>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a04      	ldr	r2, [pc, #16]	; (80093f0 <prvSwitchTimerLists+0xc4>)
 80093e0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80093e2:	4a04      	ldr	r2, [pc, #16]	; (80093f4 <prvSwitchTimerLists+0xc8>)
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	6013      	str	r3, [r2, #0]
}
 80093e8:	bf00      	nop
 80093ea:	3718      	adds	r7, #24
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}
 80093f0:	20000c8c 	.word	0x20000c8c
 80093f4:	20000c90 	.word	0x20000c90

080093f8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b082      	sub	sp, #8
 80093fc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80093fe:	f000 f945 	bl	800968c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009402:	4b15      	ldr	r3, [pc, #84]	; (8009458 <prvCheckForValidListAndQueue+0x60>)
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d120      	bne.n	800944c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800940a:	4814      	ldr	r0, [pc, #80]	; (800945c <prvCheckForValidListAndQueue+0x64>)
 800940c:	f7fd face 	bl	80069ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009410:	4813      	ldr	r0, [pc, #76]	; (8009460 <prvCheckForValidListAndQueue+0x68>)
 8009412:	f7fd facb 	bl	80069ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009416:	4b13      	ldr	r3, [pc, #76]	; (8009464 <prvCheckForValidListAndQueue+0x6c>)
 8009418:	4a10      	ldr	r2, [pc, #64]	; (800945c <prvCheckForValidListAndQueue+0x64>)
 800941a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800941c:	4b12      	ldr	r3, [pc, #72]	; (8009468 <prvCheckForValidListAndQueue+0x70>)
 800941e:	4a10      	ldr	r2, [pc, #64]	; (8009460 <prvCheckForValidListAndQueue+0x68>)
 8009420:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009422:	2300      	movs	r3, #0
 8009424:	9300      	str	r3, [sp, #0]
 8009426:	4b11      	ldr	r3, [pc, #68]	; (800946c <prvCheckForValidListAndQueue+0x74>)
 8009428:	4a11      	ldr	r2, [pc, #68]	; (8009470 <prvCheckForValidListAndQueue+0x78>)
 800942a:	2110      	movs	r1, #16
 800942c:	200a      	movs	r0, #10
 800942e:	f7fd fbdb 	bl	8006be8 <xQueueGenericCreateStatic>
 8009432:	4603      	mov	r3, r0
 8009434:	4a08      	ldr	r2, [pc, #32]	; (8009458 <prvCheckForValidListAndQueue+0x60>)
 8009436:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009438:	4b07      	ldr	r3, [pc, #28]	; (8009458 <prvCheckForValidListAndQueue+0x60>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d005      	beq.n	800944c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009440:	4b05      	ldr	r3, [pc, #20]	; (8009458 <prvCheckForValidListAndQueue+0x60>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	490b      	ldr	r1, [pc, #44]	; (8009474 <prvCheckForValidListAndQueue+0x7c>)
 8009446:	4618      	mov	r0, r3
 8009448:	f7fe fbec 	bl	8007c24 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800944c:	f000 f952 	bl	80096f4 <vPortExitCritical>
}
 8009450:	bf00      	nop
 8009452:	46bd      	mov	sp, r7
 8009454:	bd80      	pop	{r7, pc}
 8009456:	bf00      	nop
 8009458:	20000c94 	.word	0x20000c94
 800945c:	20000c64 	.word	0x20000c64
 8009460:	20000c78 	.word	0x20000c78
 8009464:	20000c8c 	.word	0x20000c8c
 8009468:	20000c90 	.word	0x20000c90
 800946c:	20000d40 	.word	0x20000d40
 8009470:	20000ca0 	.word	0x20000ca0
 8009474:	08015140 	.word	0x08015140

08009478 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009478:	b480      	push	{r7}
 800947a:	b085      	sub	sp, #20
 800947c:	af00      	add	r7, sp, #0
 800947e:	60f8      	str	r0, [r7, #12]
 8009480:	60b9      	str	r1, [r7, #8]
 8009482:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	3b04      	subs	r3, #4
 8009488:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009490:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	3b04      	subs	r3, #4
 8009496:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009498:	68bb      	ldr	r3, [r7, #8]
 800949a:	f023 0201 	bic.w	r2, r3, #1
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	3b04      	subs	r3, #4
 80094a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80094a8:	4a0c      	ldr	r2, [pc, #48]	; (80094dc <pxPortInitialiseStack+0x64>)
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	3b14      	subs	r3, #20
 80094b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80094b4:	687a      	ldr	r2, [r7, #4]
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	3b04      	subs	r3, #4
 80094be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	f06f 0202 	mvn.w	r2, #2
 80094c6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	3b20      	subs	r3, #32
 80094cc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80094ce:	68fb      	ldr	r3, [r7, #12]
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3714      	adds	r7, #20
 80094d4:	46bd      	mov	sp, r7
 80094d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094da:	4770      	bx	lr
 80094dc:	080094e1 	.word	0x080094e1

080094e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80094e0:	b480      	push	{r7}
 80094e2:	b085      	sub	sp, #20
 80094e4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80094e6:	2300      	movs	r3, #0
 80094e8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80094ea:	4b14      	ldr	r3, [pc, #80]	; (800953c <prvTaskExitError+0x5c>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094f2:	d00c      	beq.n	800950e <prvTaskExitError+0x2e>
	__asm volatile
 80094f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094f8:	b672      	cpsid	i
 80094fa:	f383 8811 	msr	BASEPRI, r3
 80094fe:	f3bf 8f6f 	isb	sy
 8009502:	f3bf 8f4f 	dsb	sy
 8009506:	b662      	cpsie	i
 8009508:	60fb      	str	r3, [r7, #12]
}
 800950a:	bf00      	nop
 800950c:	e7fe      	b.n	800950c <prvTaskExitError+0x2c>
	__asm volatile
 800950e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009512:	b672      	cpsid	i
 8009514:	f383 8811 	msr	BASEPRI, r3
 8009518:	f3bf 8f6f 	isb	sy
 800951c:	f3bf 8f4f 	dsb	sy
 8009520:	b662      	cpsie	i
 8009522:	60bb      	str	r3, [r7, #8]
}
 8009524:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009526:	bf00      	nop
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d0fc      	beq.n	8009528 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800952e:	bf00      	nop
 8009530:	bf00      	nop
 8009532:	3714      	adds	r7, #20
 8009534:	46bd      	mov	sp, r7
 8009536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953a:	4770      	bx	lr
 800953c:	2000000c 	.word	0x2000000c

08009540 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009540:	4b07      	ldr	r3, [pc, #28]	; (8009560 <pxCurrentTCBConst2>)
 8009542:	6819      	ldr	r1, [r3, #0]
 8009544:	6808      	ldr	r0, [r1, #0]
 8009546:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800954a:	f380 8809 	msr	PSP, r0
 800954e:	f3bf 8f6f 	isb	sy
 8009552:	f04f 0000 	mov.w	r0, #0
 8009556:	f380 8811 	msr	BASEPRI, r0
 800955a:	4770      	bx	lr
 800955c:	f3af 8000 	nop.w

08009560 <pxCurrentTCBConst2>:
 8009560:	20000764 	.word	0x20000764
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009564:	bf00      	nop
 8009566:	bf00      	nop

08009568 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009568:	4808      	ldr	r0, [pc, #32]	; (800958c <prvPortStartFirstTask+0x24>)
 800956a:	6800      	ldr	r0, [r0, #0]
 800956c:	6800      	ldr	r0, [r0, #0]
 800956e:	f380 8808 	msr	MSP, r0
 8009572:	f04f 0000 	mov.w	r0, #0
 8009576:	f380 8814 	msr	CONTROL, r0
 800957a:	b662      	cpsie	i
 800957c:	b661      	cpsie	f
 800957e:	f3bf 8f4f 	dsb	sy
 8009582:	f3bf 8f6f 	isb	sy
 8009586:	df00      	svc	0
 8009588:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800958a:	bf00      	nop
 800958c:	e000ed08 	.word	0xe000ed08

08009590 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b084      	sub	sp, #16
 8009594:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009596:	4b37      	ldr	r3, [pc, #220]	; (8009674 <xPortStartScheduler+0xe4>)
 8009598:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	781b      	ldrb	r3, [r3, #0]
 800959e:	b2db      	uxtb	r3, r3
 80095a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	22ff      	movs	r2, #255	; 0xff
 80095a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	781b      	ldrb	r3, [r3, #0]
 80095ac:	b2db      	uxtb	r3, r3
 80095ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80095b0:	78fb      	ldrb	r3, [r7, #3]
 80095b2:	b2db      	uxtb	r3, r3
 80095b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80095b8:	b2da      	uxtb	r2, r3
 80095ba:	4b2f      	ldr	r3, [pc, #188]	; (8009678 <xPortStartScheduler+0xe8>)
 80095bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80095be:	4b2f      	ldr	r3, [pc, #188]	; (800967c <xPortStartScheduler+0xec>)
 80095c0:	2207      	movs	r2, #7
 80095c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80095c4:	e009      	b.n	80095da <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80095c6:	4b2d      	ldr	r3, [pc, #180]	; (800967c <xPortStartScheduler+0xec>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	3b01      	subs	r3, #1
 80095cc:	4a2b      	ldr	r2, [pc, #172]	; (800967c <xPortStartScheduler+0xec>)
 80095ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80095d0:	78fb      	ldrb	r3, [r7, #3]
 80095d2:	b2db      	uxtb	r3, r3
 80095d4:	005b      	lsls	r3, r3, #1
 80095d6:	b2db      	uxtb	r3, r3
 80095d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80095da:	78fb      	ldrb	r3, [r7, #3]
 80095dc:	b2db      	uxtb	r3, r3
 80095de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095e2:	2b80      	cmp	r3, #128	; 0x80
 80095e4:	d0ef      	beq.n	80095c6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80095e6:	4b25      	ldr	r3, [pc, #148]	; (800967c <xPortStartScheduler+0xec>)
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f1c3 0307 	rsb	r3, r3, #7
 80095ee:	2b04      	cmp	r3, #4
 80095f0:	d00c      	beq.n	800960c <xPortStartScheduler+0x7c>
	__asm volatile
 80095f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095f6:	b672      	cpsid	i
 80095f8:	f383 8811 	msr	BASEPRI, r3
 80095fc:	f3bf 8f6f 	isb	sy
 8009600:	f3bf 8f4f 	dsb	sy
 8009604:	b662      	cpsie	i
 8009606:	60bb      	str	r3, [r7, #8]
}
 8009608:	bf00      	nop
 800960a:	e7fe      	b.n	800960a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800960c:	4b1b      	ldr	r3, [pc, #108]	; (800967c <xPortStartScheduler+0xec>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	021b      	lsls	r3, r3, #8
 8009612:	4a1a      	ldr	r2, [pc, #104]	; (800967c <xPortStartScheduler+0xec>)
 8009614:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009616:	4b19      	ldr	r3, [pc, #100]	; (800967c <xPortStartScheduler+0xec>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800961e:	4a17      	ldr	r2, [pc, #92]	; (800967c <xPortStartScheduler+0xec>)
 8009620:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	b2da      	uxtb	r2, r3
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800962a:	4b15      	ldr	r3, [pc, #84]	; (8009680 <xPortStartScheduler+0xf0>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4a14      	ldr	r2, [pc, #80]	; (8009680 <xPortStartScheduler+0xf0>)
 8009630:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009634:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009636:	4b12      	ldr	r3, [pc, #72]	; (8009680 <xPortStartScheduler+0xf0>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	4a11      	ldr	r2, [pc, #68]	; (8009680 <xPortStartScheduler+0xf0>)
 800963c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009640:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009642:	f000 f8dd 	bl	8009800 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009646:	4b0f      	ldr	r3, [pc, #60]	; (8009684 <xPortStartScheduler+0xf4>)
 8009648:	2200      	movs	r2, #0
 800964a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800964c:	f000 f8fc 	bl	8009848 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009650:	4b0d      	ldr	r3, [pc, #52]	; (8009688 <xPortStartScheduler+0xf8>)
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	4a0c      	ldr	r2, [pc, #48]	; (8009688 <xPortStartScheduler+0xf8>)
 8009656:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800965a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800965c:	f7ff ff84 	bl	8009568 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009660:	f7fe ff3e 	bl	80084e0 <vTaskSwitchContext>
	prvTaskExitError();
 8009664:	f7ff ff3c 	bl	80094e0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009668:	2300      	movs	r3, #0
}
 800966a:	4618      	mov	r0, r3
 800966c:	3710      	adds	r7, #16
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}
 8009672:	bf00      	nop
 8009674:	e000e400 	.word	0xe000e400
 8009678:	20000d90 	.word	0x20000d90
 800967c:	20000d94 	.word	0x20000d94
 8009680:	e000ed20 	.word	0xe000ed20
 8009684:	2000000c 	.word	0x2000000c
 8009688:	e000ef34 	.word	0xe000ef34

0800968c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800968c:	b480      	push	{r7}
 800968e:	b083      	sub	sp, #12
 8009690:	af00      	add	r7, sp, #0
	__asm volatile
 8009692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009696:	b672      	cpsid	i
 8009698:	f383 8811 	msr	BASEPRI, r3
 800969c:	f3bf 8f6f 	isb	sy
 80096a0:	f3bf 8f4f 	dsb	sy
 80096a4:	b662      	cpsie	i
 80096a6:	607b      	str	r3, [r7, #4]
}
 80096a8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80096aa:	4b10      	ldr	r3, [pc, #64]	; (80096ec <vPortEnterCritical+0x60>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	3301      	adds	r3, #1
 80096b0:	4a0e      	ldr	r2, [pc, #56]	; (80096ec <vPortEnterCritical+0x60>)
 80096b2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80096b4:	4b0d      	ldr	r3, [pc, #52]	; (80096ec <vPortEnterCritical+0x60>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	2b01      	cmp	r3, #1
 80096ba:	d111      	bne.n	80096e0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80096bc:	4b0c      	ldr	r3, [pc, #48]	; (80096f0 <vPortEnterCritical+0x64>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	b2db      	uxtb	r3, r3
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d00c      	beq.n	80096e0 <vPortEnterCritical+0x54>
	__asm volatile
 80096c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ca:	b672      	cpsid	i
 80096cc:	f383 8811 	msr	BASEPRI, r3
 80096d0:	f3bf 8f6f 	isb	sy
 80096d4:	f3bf 8f4f 	dsb	sy
 80096d8:	b662      	cpsie	i
 80096da:	603b      	str	r3, [r7, #0]
}
 80096dc:	bf00      	nop
 80096de:	e7fe      	b.n	80096de <vPortEnterCritical+0x52>
	}
}
 80096e0:	bf00      	nop
 80096e2:	370c      	adds	r7, #12
 80096e4:	46bd      	mov	sp, r7
 80096e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ea:	4770      	bx	lr
 80096ec:	2000000c 	.word	0x2000000c
 80096f0:	e000ed04 	.word	0xe000ed04

080096f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80096f4:	b480      	push	{r7}
 80096f6:	b083      	sub	sp, #12
 80096f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80096fa:	4b13      	ldr	r3, [pc, #76]	; (8009748 <vPortExitCritical+0x54>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d10c      	bne.n	800971c <vPortExitCritical+0x28>
	__asm volatile
 8009702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009706:	b672      	cpsid	i
 8009708:	f383 8811 	msr	BASEPRI, r3
 800970c:	f3bf 8f6f 	isb	sy
 8009710:	f3bf 8f4f 	dsb	sy
 8009714:	b662      	cpsie	i
 8009716:	607b      	str	r3, [r7, #4]
}
 8009718:	bf00      	nop
 800971a:	e7fe      	b.n	800971a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800971c:	4b0a      	ldr	r3, [pc, #40]	; (8009748 <vPortExitCritical+0x54>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	3b01      	subs	r3, #1
 8009722:	4a09      	ldr	r2, [pc, #36]	; (8009748 <vPortExitCritical+0x54>)
 8009724:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009726:	4b08      	ldr	r3, [pc, #32]	; (8009748 <vPortExitCritical+0x54>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d105      	bne.n	800973a <vPortExitCritical+0x46>
 800972e:	2300      	movs	r3, #0
 8009730:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	f383 8811 	msr	BASEPRI, r3
}
 8009738:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800973a:	bf00      	nop
 800973c:	370c      	adds	r7, #12
 800973e:	46bd      	mov	sp, r7
 8009740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009744:	4770      	bx	lr
 8009746:	bf00      	nop
 8009748:	2000000c 	.word	0x2000000c
 800974c:	00000000 	.word	0x00000000

08009750 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009750:	f3ef 8009 	mrs	r0, PSP
 8009754:	f3bf 8f6f 	isb	sy
 8009758:	4b15      	ldr	r3, [pc, #84]	; (80097b0 <pxCurrentTCBConst>)
 800975a:	681a      	ldr	r2, [r3, #0]
 800975c:	f01e 0f10 	tst.w	lr, #16
 8009760:	bf08      	it	eq
 8009762:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009766:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800976a:	6010      	str	r0, [r2, #0]
 800976c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009770:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009774:	b672      	cpsid	i
 8009776:	f380 8811 	msr	BASEPRI, r0
 800977a:	f3bf 8f4f 	dsb	sy
 800977e:	f3bf 8f6f 	isb	sy
 8009782:	b662      	cpsie	i
 8009784:	f7fe feac 	bl	80084e0 <vTaskSwitchContext>
 8009788:	f04f 0000 	mov.w	r0, #0
 800978c:	f380 8811 	msr	BASEPRI, r0
 8009790:	bc09      	pop	{r0, r3}
 8009792:	6819      	ldr	r1, [r3, #0]
 8009794:	6808      	ldr	r0, [r1, #0]
 8009796:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800979a:	f01e 0f10 	tst.w	lr, #16
 800979e:	bf08      	it	eq
 80097a0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80097a4:	f380 8809 	msr	PSP, r0
 80097a8:	f3bf 8f6f 	isb	sy
 80097ac:	4770      	bx	lr
 80097ae:	bf00      	nop

080097b0 <pxCurrentTCBConst>:
 80097b0:	20000764 	.word	0x20000764
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80097b4:	bf00      	nop
 80097b6:	bf00      	nop

080097b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b082      	sub	sp, #8
 80097bc:	af00      	add	r7, sp, #0
	__asm volatile
 80097be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097c2:	b672      	cpsid	i
 80097c4:	f383 8811 	msr	BASEPRI, r3
 80097c8:	f3bf 8f6f 	isb	sy
 80097cc:	f3bf 8f4f 	dsb	sy
 80097d0:	b662      	cpsie	i
 80097d2:	607b      	str	r3, [r7, #4]
}
 80097d4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80097d6:	f7fe fdc7 	bl	8008368 <xTaskIncrementTick>
 80097da:	4603      	mov	r3, r0
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d003      	beq.n	80097e8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80097e0:	4b06      	ldr	r3, [pc, #24]	; (80097fc <SysTick_Handler+0x44>)
 80097e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097e6:	601a      	str	r2, [r3, #0]
 80097e8:	2300      	movs	r3, #0
 80097ea:	603b      	str	r3, [r7, #0]
	__asm volatile
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	f383 8811 	msr	BASEPRI, r3
}
 80097f2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80097f4:	bf00      	nop
 80097f6:	3708      	adds	r7, #8
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bd80      	pop	{r7, pc}
 80097fc:	e000ed04 	.word	0xe000ed04

08009800 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009800:	b480      	push	{r7}
 8009802:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009804:	4b0b      	ldr	r3, [pc, #44]	; (8009834 <vPortSetupTimerInterrupt+0x34>)
 8009806:	2200      	movs	r2, #0
 8009808:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800980a:	4b0b      	ldr	r3, [pc, #44]	; (8009838 <vPortSetupTimerInterrupt+0x38>)
 800980c:	2200      	movs	r2, #0
 800980e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009810:	4b0a      	ldr	r3, [pc, #40]	; (800983c <vPortSetupTimerInterrupt+0x3c>)
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4a0a      	ldr	r2, [pc, #40]	; (8009840 <vPortSetupTimerInterrupt+0x40>)
 8009816:	fba2 2303 	umull	r2, r3, r2, r3
 800981a:	099b      	lsrs	r3, r3, #6
 800981c:	4a09      	ldr	r2, [pc, #36]	; (8009844 <vPortSetupTimerInterrupt+0x44>)
 800981e:	3b01      	subs	r3, #1
 8009820:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009822:	4b04      	ldr	r3, [pc, #16]	; (8009834 <vPortSetupTimerInterrupt+0x34>)
 8009824:	2207      	movs	r2, #7
 8009826:	601a      	str	r2, [r3, #0]
}
 8009828:	bf00      	nop
 800982a:	46bd      	mov	sp, r7
 800982c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009830:	4770      	bx	lr
 8009832:	bf00      	nop
 8009834:	e000e010 	.word	0xe000e010
 8009838:	e000e018 	.word	0xe000e018
 800983c:	20000000 	.word	0x20000000
 8009840:	10624dd3 	.word	0x10624dd3
 8009844:	e000e014 	.word	0xe000e014

08009848 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009848:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009858 <vPortEnableVFP+0x10>
 800984c:	6801      	ldr	r1, [r0, #0]
 800984e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009852:	6001      	str	r1, [r0, #0]
 8009854:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009856:	bf00      	nop
 8009858:	e000ed88 	.word	0xe000ed88

0800985c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800985c:	b480      	push	{r7}
 800985e:	b085      	sub	sp, #20
 8009860:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009862:	f3ef 8305 	mrs	r3, IPSR
 8009866:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	2b0f      	cmp	r3, #15
 800986c:	d916      	bls.n	800989c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800986e:	4a19      	ldr	r2, [pc, #100]	; (80098d4 <vPortValidateInterruptPriority+0x78>)
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	4413      	add	r3, r2
 8009874:	781b      	ldrb	r3, [r3, #0]
 8009876:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009878:	4b17      	ldr	r3, [pc, #92]	; (80098d8 <vPortValidateInterruptPriority+0x7c>)
 800987a:	781b      	ldrb	r3, [r3, #0]
 800987c:	7afa      	ldrb	r2, [r7, #11]
 800987e:	429a      	cmp	r2, r3
 8009880:	d20c      	bcs.n	800989c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 8009882:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009886:	b672      	cpsid	i
 8009888:	f383 8811 	msr	BASEPRI, r3
 800988c:	f3bf 8f6f 	isb	sy
 8009890:	f3bf 8f4f 	dsb	sy
 8009894:	b662      	cpsie	i
 8009896:	607b      	str	r3, [r7, #4]
}
 8009898:	bf00      	nop
 800989a:	e7fe      	b.n	800989a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800989c:	4b0f      	ldr	r3, [pc, #60]	; (80098dc <vPortValidateInterruptPriority+0x80>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80098a4:	4b0e      	ldr	r3, [pc, #56]	; (80098e0 <vPortValidateInterruptPriority+0x84>)
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	429a      	cmp	r2, r3
 80098aa:	d90c      	bls.n	80098c6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 80098ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098b0:	b672      	cpsid	i
 80098b2:	f383 8811 	msr	BASEPRI, r3
 80098b6:	f3bf 8f6f 	isb	sy
 80098ba:	f3bf 8f4f 	dsb	sy
 80098be:	b662      	cpsie	i
 80098c0:	603b      	str	r3, [r7, #0]
}
 80098c2:	bf00      	nop
 80098c4:	e7fe      	b.n	80098c4 <vPortValidateInterruptPriority+0x68>
	}
 80098c6:	bf00      	nop
 80098c8:	3714      	adds	r7, #20
 80098ca:	46bd      	mov	sp, r7
 80098cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d0:	4770      	bx	lr
 80098d2:	bf00      	nop
 80098d4:	e000e3f0 	.word	0xe000e3f0
 80098d8:	20000d90 	.word	0x20000d90
 80098dc:	e000ed0c 	.word	0xe000ed0c
 80098e0:	20000d94 	.word	0x20000d94

080098e4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b08a      	sub	sp, #40	; 0x28
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80098ec:	2300      	movs	r3, #0
 80098ee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80098f0:	f7fe fc6a 	bl	80081c8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80098f4:	4b5b      	ldr	r3, [pc, #364]	; (8009a64 <pvPortMalloc+0x180>)
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d101      	bne.n	8009900 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80098fc:	f000 f91a 	bl	8009b34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009900:	4b59      	ldr	r3, [pc, #356]	; (8009a68 <pvPortMalloc+0x184>)
 8009902:	681a      	ldr	r2, [r3, #0]
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	4013      	ands	r3, r2
 8009908:	2b00      	cmp	r3, #0
 800990a:	f040 8092 	bne.w	8009a32 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d01f      	beq.n	8009954 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8009914:	2208      	movs	r2, #8
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	4413      	add	r3, r2
 800991a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f003 0307 	and.w	r3, r3, #7
 8009922:	2b00      	cmp	r3, #0
 8009924:	d016      	beq.n	8009954 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	f023 0307 	bic.w	r3, r3, #7
 800992c:	3308      	adds	r3, #8
 800992e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	f003 0307 	and.w	r3, r3, #7
 8009936:	2b00      	cmp	r3, #0
 8009938:	d00c      	beq.n	8009954 <pvPortMalloc+0x70>
	__asm volatile
 800993a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800993e:	b672      	cpsid	i
 8009940:	f383 8811 	msr	BASEPRI, r3
 8009944:	f3bf 8f6f 	isb	sy
 8009948:	f3bf 8f4f 	dsb	sy
 800994c:	b662      	cpsie	i
 800994e:	617b      	str	r3, [r7, #20]
}
 8009950:	bf00      	nop
 8009952:	e7fe      	b.n	8009952 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d06b      	beq.n	8009a32 <pvPortMalloc+0x14e>
 800995a:	4b44      	ldr	r3, [pc, #272]	; (8009a6c <pvPortMalloc+0x188>)
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	687a      	ldr	r2, [r7, #4]
 8009960:	429a      	cmp	r2, r3
 8009962:	d866      	bhi.n	8009a32 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009964:	4b42      	ldr	r3, [pc, #264]	; (8009a70 <pvPortMalloc+0x18c>)
 8009966:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009968:	4b41      	ldr	r3, [pc, #260]	; (8009a70 <pvPortMalloc+0x18c>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800996e:	e004      	b.n	800997a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8009970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009972:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800997a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800997c:	685b      	ldr	r3, [r3, #4]
 800997e:	687a      	ldr	r2, [r7, #4]
 8009980:	429a      	cmp	r2, r3
 8009982:	d903      	bls.n	800998c <pvPortMalloc+0xa8>
 8009984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d1f1      	bne.n	8009970 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800998c:	4b35      	ldr	r3, [pc, #212]	; (8009a64 <pvPortMalloc+0x180>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009992:	429a      	cmp	r2, r3
 8009994:	d04d      	beq.n	8009a32 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009996:	6a3b      	ldr	r3, [r7, #32]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	2208      	movs	r2, #8
 800999c:	4413      	add	r3, r2
 800999e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80099a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	6a3b      	ldr	r3, [r7, #32]
 80099a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80099a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099aa:	685a      	ldr	r2, [r3, #4]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	1ad2      	subs	r2, r2, r3
 80099b0:	2308      	movs	r3, #8
 80099b2:	005b      	lsls	r3, r3, #1
 80099b4:	429a      	cmp	r2, r3
 80099b6:	d921      	bls.n	80099fc <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80099b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	4413      	add	r3, r2
 80099be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80099c0:	69bb      	ldr	r3, [r7, #24]
 80099c2:	f003 0307 	and.w	r3, r3, #7
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d00c      	beq.n	80099e4 <pvPortMalloc+0x100>
	__asm volatile
 80099ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ce:	b672      	cpsid	i
 80099d0:	f383 8811 	msr	BASEPRI, r3
 80099d4:	f3bf 8f6f 	isb	sy
 80099d8:	f3bf 8f4f 	dsb	sy
 80099dc:	b662      	cpsie	i
 80099de:	613b      	str	r3, [r7, #16]
}
 80099e0:	bf00      	nop
 80099e2:	e7fe      	b.n	80099e2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80099e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e6:	685a      	ldr	r2, [r3, #4]
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	1ad2      	subs	r2, r2, r3
 80099ec:	69bb      	ldr	r3, [r7, #24]
 80099ee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80099f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f2:	687a      	ldr	r2, [r7, #4]
 80099f4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80099f6:	69b8      	ldr	r0, [r7, #24]
 80099f8:	f000 f8fe 	bl	8009bf8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80099fc:	4b1b      	ldr	r3, [pc, #108]	; (8009a6c <pvPortMalloc+0x188>)
 80099fe:	681a      	ldr	r2, [r3, #0]
 8009a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a02:	685b      	ldr	r3, [r3, #4]
 8009a04:	1ad3      	subs	r3, r2, r3
 8009a06:	4a19      	ldr	r2, [pc, #100]	; (8009a6c <pvPortMalloc+0x188>)
 8009a08:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009a0a:	4b18      	ldr	r3, [pc, #96]	; (8009a6c <pvPortMalloc+0x188>)
 8009a0c:	681a      	ldr	r2, [r3, #0]
 8009a0e:	4b19      	ldr	r3, [pc, #100]	; (8009a74 <pvPortMalloc+0x190>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	429a      	cmp	r2, r3
 8009a14:	d203      	bcs.n	8009a1e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009a16:	4b15      	ldr	r3, [pc, #84]	; (8009a6c <pvPortMalloc+0x188>)
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4a16      	ldr	r2, [pc, #88]	; (8009a74 <pvPortMalloc+0x190>)
 8009a1c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a20:	685a      	ldr	r2, [r3, #4]
 8009a22:	4b11      	ldr	r3, [pc, #68]	; (8009a68 <pvPortMalloc+0x184>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	431a      	orrs	r2, r3
 8009a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a2a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a2e:	2200      	movs	r2, #0
 8009a30:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009a32:	f7fe fbd7 	bl	80081e4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a36:	69fb      	ldr	r3, [r7, #28]
 8009a38:	f003 0307 	and.w	r3, r3, #7
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d00c      	beq.n	8009a5a <pvPortMalloc+0x176>
	__asm volatile
 8009a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a44:	b672      	cpsid	i
 8009a46:	f383 8811 	msr	BASEPRI, r3
 8009a4a:	f3bf 8f6f 	isb	sy
 8009a4e:	f3bf 8f4f 	dsb	sy
 8009a52:	b662      	cpsie	i
 8009a54:	60fb      	str	r3, [r7, #12]
}
 8009a56:	bf00      	nop
 8009a58:	e7fe      	b.n	8009a58 <pvPortMalloc+0x174>
	return pvReturn;
 8009a5a:	69fb      	ldr	r3, [r7, #28]
}
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	3728      	adds	r7, #40	; 0x28
 8009a60:	46bd      	mov	sp, r7
 8009a62:	bd80      	pop	{r7, pc}
 8009a64:	200049a0 	.word	0x200049a0
 8009a68:	200049ac 	.word	0x200049ac
 8009a6c:	200049a4 	.word	0x200049a4
 8009a70:	20004998 	.word	0x20004998
 8009a74:	200049a8 	.word	0x200049a8

08009a78 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b086      	sub	sp, #24
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d04c      	beq.n	8009b24 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009a8a:	2308      	movs	r3, #8
 8009a8c:	425b      	negs	r3, r3
 8009a8e:	697a      	ldr	r2, [r7, #20]
 8009a90:	4413      	add	r3, r2
 8009a92:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009a94:	697b      	ldr	r3, [r7, #20]
 8009a96:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009a98:	693b      	ldr	r3, [r7, #16]
 8009a9a:	685a      	ldr	r2, [r3, #4]
 8009a9c:	4b23      	ldr	r3, [pc, #140]	; (8009b2c <vPortFree+0xb4>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4013      	ands	r3, r2
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d10c      	bne.n	8009ac0 <vPortFree+0x48>
	__asm volatile
 8009aa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aaa:	b672      	cpsid	i
 8009aac:	f383 8811 	msr	BASEPRI, r3
 8009ab0:	f3bf 8f6f 	isb	sy
 8009ab4:	f3bf 8f4f 	dsb	sy
 8009ab8:	b662      	cpsie	i
 8009aba:	60fb      	str	r3, [r7, #12]
}
 8009abc:	bf00      	nop
 8009abe:	e7fe      	b.n	8009abe <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d00c      	beq.n	8009ae2 <vPortFree+0x6a>
	__asm volatile
 8009ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009acc:	b672      	cpsid	i
 8009ace:	f383 8811 	msr	BASEPRI, r3
 8009ad2:	f3bf 8f6f 	isb	sy
 8009ad6:	f3bf 8f4f 	dsb	sy
 8009ada:	b662      	cpsie	i
 8009adc:	60bb      	str	r3, [r7, #8]
}
 8009ade:	bf00      	nop
 8009ae0:	e7fe      	b.n	8009ae0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009ae2:	693b      	ldr	r3, [r7, #16]
 8009ae4:	685a      	ldr	r2, [r3, #4]
 8009ae6:	4b11      	ldr	r3, [pc, #68]	; (8009b2c <vPortFree+0xb4>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	4013      	ands	r3, r2
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d019      	beq.n	8009b24 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d115      	bne.n	8009b24 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	685a      	ldr	r2, [r3, #4]
 8009afc:	4b0b      	ldr	r3, [pc, #44]	; (8009b2c <vPortFree+0xb4>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	43db      	mvns	r3, r3
 8009b02:	401a      	ands	r2, r3
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009b08:	f7fe fb5e 	bl	80081c8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	685a      	ldr	r2, [r3, #4]
 8009b10:	4b07      	ldr	r3, [pc, #28]	; (8009b30 <vPortFree+0xb8>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	4413      	add	r3, r2
 8009b16:	4a06      	ldr	r2, [pc, #24]	; (8009b30 <vPortFree+0xb8>)
 8009b18:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009b1a:	6938      	ldr	r0, [r7, #16]
 8009b1c:	f000 f86c 	bl	8009bf8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009b20:	f7fe fb60 	bl	80081e4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009b24:	bf00      	nop
 8009b26:	3718      	adds	r7, #24
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}
 8009b2c:	200049ac 	.word	0x200049ac
 8009b30:	200049a4 	.word	0x200049a4

08009b34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009b34:	b480      	push	{r7}
 8009b36:	b085      	sub	sp, #20
 8009b38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009b3a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009b3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009b40:	4b27      	ldr	r3, [pc, #156]	; (8009be0 <prvHeapInit+0xac>)
 8009b42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	f003 0307 	and.w	r3, r3, #7
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d00c      	beq.n	8009b68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	3307      	adds	r3, #7
 8009b52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	f023 0307 	bic.w	r3, r3, #7
 8009b5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009b5c:	68ba      	ldr	r2, [r7, #8]
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	1ad3      	subs	r3, r2, r3
 8009b62:	4a1f      	ldr	r2, [pc, #124]	; (8009be0 <prvHeapInit+0xac>)
 8009b64:	4413      	add	r3, r2
 8009b66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009b6c:	4a1d      	ldr	r2, [pc, #116]	; (8009be4 <prvHeapInit+0xb0>)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009b72:	4b1c      	ldr	r3, [pc, #112]	; (8009be4 <prvHeapInit+0xb0>)
 8009b74:	2200      	movs	r2, #0
 8009b76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	68ba      	ldr	r2, [r7, #8]
 8009b7c:	4413      	add	r3, r2
 8009b7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009b80:	2208      	movs	r2, #8
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	1a9b      	subs	r3, r3, r2
 8009b86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	f023 0307 	bic.w	r3, r3, #7
 8009b8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	4a15      	ldr	r2, [pc, #84]	; (8009be8 <prvHeapInit+0xb4>)
 8009b94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009b96:	4b14      	ldr	r3, [pc, #80]	; (8009be8 <prvHeapInit+0xb4>)
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009b9e:	4b12      	ldr	r3, [pc, #72]	; (8009be8 <prvHeapInit+0xb4>)
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	68fa      	ldr	r2, [r7, #12]
 8009bae:	1ad2      	subs	r2, r2, r3
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009bb4:	4b0c      	ldr	r3, [pc, #48]	; (8009be8 <prvHeapInit+0xb4>)
 8009bb6:	681a      	ldr	r2, [r3, #0]
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009bbc:	683b      	ldr	r3, [r7, #0]
 8009bbe:	685b      	ldr	r3, [r3, #4]
 8009bc0:	4a0a      	ldr	r2, [pc, #40]	; (8009bec <prvHeapInit+0xb8>)
 8009bc2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009bc4:	683b      	ldr	r3, [r7, #0]
 8009bc6:	685b      	ldr	r3, [r3, #4]
 8009bc8:	4a09      	ldr	r2, [pc, #36]	; (8009bf0 <prvHeapInit+0xbc>)
 8009bca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009bcc:	4b09      	ldr	r3, [pc, #36]	; (8009bf4 <prvHeapInit+0xc0>)
 8009bce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009bd2:	601a      	str	r2, [r3, #0]
}
 8009bd4:	bf00      	nop
 8009bd6:	3714      	adds	r7, #20
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bde:	4770      	bx	lr
 8009be0:	20000d98 	.word	0x20000d98
 8009be4:	20004998 	.word	0x20004998
 8009be8:	200049a0 	.word	0x200049a0
 8009bec:	200049a8 	.word	0x200049a8
 8009bf0:	200049a4 	.word	0x200049a4
 8009bf4:	200049ac 	.word	0x200049ac

08009bf8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b085      	sub	sp, #20
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009c00:	4b28      	ldr	r3, [pc, #160]	; (8009ca4 <prvInsertBlockIntoFreeList+0xac>)
 8009c02:	60fb      	str	r3, [r7, #12]
 8009c04:	e002      	b.n	8009c0c <prvInsertBlockIntoFreeList+0x14>
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	60fb      	str	r3, [r7, #12]
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	687a      	ldr	r2, [r7, #4]
 8009c12:	429a      	cmp	r2, r3
 8009c14:	d8f7      	bhi.n	8009c06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	685b      	ldr	r3, [r3, #4]
 8009c1e:	68ba      	ldr	r2, [r7, #8]
 8009c20:	4413      	add	r3, r2
 8009c22:	687a      	ldr	r2, [r7, #4]
 8009c24:	429a      	cmp	r2, r3
 8009c26:	d108      	bne.n	8009c3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	685a      	ldr	r2, [r3, #4]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	685b      	ldr	r3, [r3, #4]
 8009c30:	441a      	add	r2, r3
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	685b      	ldr	r3, [r3, #4]
 8009c42:	68ba      	ldr	r2, [r7, #8]
 8009c44:	441a      	add	r2, r3
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	429a      	cmp	r2, r3
 8009c4c:	d118      	bne.n	8009c80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681a      	ldr	r2, [r3, #0]
 8009c52:	4b15      	ldr	r3, [pc, #84]	; (8009ca8 <prvInsertBlockIntoFreeList+0xb0>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	429a      	cmp	r2, r3
 8009c58:	d00d      	beq.n	8009c76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	685a      	ldr	r2, [r3, #4]
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	685b      	ldr	r3, [r3, #4]
 8009c64:	441a      	add	r2, r3
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	681a      	ldr	r2, [r3, #0]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	601a      	str	r2, [r3, #0]
 8009c74:	e008      	b.n	8009c88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009c76:	4b0c      	ldr	r3, [pc, #48]	; (8009ca8 <prvInsertBlockIntoFreeList+0xb0>)
 8009c78:	681a      	ldr	r2, [r3, #0]
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	601a      	str	r2, [r3, #0]
 8009c7e:	e003      	b.n	8009c88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	681a      	ldr	r2, [r3, #0]
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009c88:	68fa      	ldr	r2, [r7, #12]
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	429a      	cmp	r2, r3
 8009c8e:	d002      	beq.n	8009c96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	687a      	ldr	r2, [r7, #4]
 8009c94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c96:	bf00      	nop
 8009c98:	3714      	adds	r7, #20
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca0:	4770      	bx	lr
 8009ca2:	bf00      	nop
 8009ca4:	20004998 	.word	0x20004998
 8009ca8:	200049a0 	.word	0x200049a0

08009cac <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b084      	sub	sp, #16
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
 8009cb4:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8009cb6:	f007 fa7b 	bl	80111b0 <sys_timeouts_sleeptime>
 8009cba:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cc2:	d10b      	bne.n	8009cdc <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8009cc4:	4813      	ldr	r0, [pc, #76]	; (8009d14 <tcpip_timeouts_mbox_fetch+0x68>)
 8009cc6:	f00a f85e 	bl	8013d86 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8009cca:	2200      	movs	r2, #0
 8009ccc:	6839      	ldr	r1, [r7, #0]
 8009cce:	6878      	ldr	r0, [r7, #4]
 8009cd0:	f009 ffe6 	bl	8013ca0 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8009cd4:	480f      	ldr	r0, [pc, #60]	; (8009d14 <tcpip_timeouts_mbox_fetch+0x68>)
 8009cd6:	f00a f847 	bl	8013d68 <sys_mutex_lock>
    return;
 8009cda:	e018      	b.n	8009d0e <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d102      	bne.n	8009ce8 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8009ce2:	f007 fa2b 	bl	801113c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8009ce6:	e7e6      	b.n	8009cb6 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8009ce8:	480a      	ldr	r0, [pc, #40]	; (8009d14 <tcpip_timeouts_mbox_fetch+0x68>)
 8009cea:	f00a f84c 	bl	8013d86 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8009cee:	68fa      	ldr	r2, [r7, #12]
 8009cf0:	6839      	ldr	r1, [r7, #0]
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f009 ffd4 	bl	8013ca0 <sys_arch_mbox_fetch>
 8009cf8:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8009cfa:	4806      	ldr	r0, [pc, #24]	; (8009d14 <tcpip_timeouts_mbox_fetch+0x68>)
 8009cfc:	f00a f834 	bl	8013d68 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d06:	d102      	bne.n	8009d0e <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8009d08:	f007 fa18 	bl	801113c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8009d0c:	e7d3      	b.n	8009cb6 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8009d0e:	3710      	adds	r7, #16
 8009d10:	46bd      	mov	sp, r7
 8009d12:	bd80      	pop	{r7, pc}
 8009d14:	200081d8 	.word	0x200081d8

08009d18 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b084      	sub	sp, #16
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8009d20:	4810      	ldr	r0, [pc, #64]	; (8009d64 <tcpip_thread+0x4c>)
 8009d22:	f00a f821 	bl	8013d68 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8009d26:	4b10      	ldr	r3, [pc, #64]	; (8009d68 <tcpip_thread+0x50>)
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d005      	beq.n	8009d3a <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8009d2e:	4b0e      	ldr	r3, [pc, #56]	; (8009d68 <tcpip_thread+0x50>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	4a0e      	ldr	r2, [pc, #56]	; (8009d6c <tcpip_thread+0x54>)
 8009d34:	6812      	ldr	r2, [r2, #0]
 8009d36:	4610      	mov	r0, r2
 8009d38:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8009d3a:	f107 030c 	add.w	r3, r7, #12
 8009d3e:	4619      	mov	r1, r3
 8009d40:	480b      	ldr	r0, [pc, #44]	; (8009d70 <tcpip_thread+0x58>)
 8009d42:	f7ff ffb3 	bl	8009cac <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d106      	bne.n	8009d5a <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8009d4c:	4b09      	ldr	r3, [pc, #36]	; (8009d74 <tcpip_thread+0x5c>)
 8009d4e:	2291      	movs	r2, #145	; 0x91
 8009d50:	4909      	ldr	r1, [pc, #36]	; (8009d78 <tcpip_thread+0x60>)
 8009d52:	480a      	ldr	r0, [pc, #40]	; (8009d7c <tcpip_thread+0x64>)
 8009d54:	f00a f8aa 	bl	8013eac <iprintf>
      continue;
 8009d58:	e003      	b.n	8009d62 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f000 f80f 	bl	8009d80 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8009d62:	e7ea      	b.n	8009d3a <tcpip_thread+0x22>
 8009d64:	200081d8 	.word	0x200081d8
 8009d68:	200049b0 	.word	0x200049b0
 8009d6c:	200049b4 	.word	0x200049b4
 8009d70:	200049b8 	.word	0x200049b8
 8009d74:	08015148 	.word	0x08015148
 8009d78:	08015178 	.word	0x08015178
 8009d7c:	08015198 	.word	0x08015198

08009d80 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b082      	sub	sp, #8
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	781b      	ldrb	r3, [r3, #0]
 8009d8c:	2b02      	cmp	r3, #2
 8009d8e:	d026      	beq.n	8009dde <tcpip_thread_handle_msg+0x5e>
 8009d90:	2b02      	cmp	r3, #2
 8009d92:	dc2b      	bgt.n	8009dec <tcpip_thread_handle_msg+0x6c>
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d002      	beq.n	8009d9e <tcpip_thread_handle_msg+0x1e>
 8009d98:	2b01      	cmp	r3, #1
 8009d9a:	d015      	beq.n	8009dc8 <tcpip_thread_handle_msg+0x48>
 8009d9c:	e026      	b.n	8009dec <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	68db      	ldr	r3, [r3, #12]
 8009da2:	687a      	ldr	r2, [r7, #4]
 8009da4:	6850      	ldr	r0, [r2, #4]
 8009da6:	687a      	ldr	r2, [r7, #4]
 8009da8:	6892      	ldr	r2, [r2, #8]
 8009daa:	4611      	mov	r1, r2
 8009dac:	4798      	blx	r3
 8009dae:	4603      	mov	r3, r0
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d004      	beq.n	8009dbe <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	685b      	ldr	r3, [r3, #4]
 8009db8:	4618      	mov	r0, r3
 8009dba:	f001 fcc5 	bl	800b748 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8009dbe:	6879      	ldr	r1, [r7, #4]
 8009dc0:	2009      	movs	r0, #9
 8009dc2:	f000 fe1d 	bl	800aa00 <memp_free>
      break;
 8009dc6:	e018      	b.n	8009dfa <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	685b      	ldr	r3, [r3, #4]
 8009dcc:	687a      	ldr	r2, [r7, #4]
 8009dce:	6892      	ldr	r2, [r2, #8]
 8009dd0:	4610      	mov	r0, r2
 8009dd2:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8009dd4:	6879      	ldr	r1, [r7, #4]
 8009dd6:	2008      	movs	r0, #8
 8009dd8:	f000 fe12 	bl	800aa00 <memp_free>
      break;
 8009ddc:	e00d      	b.n	8009dfa <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	685b      	ldr	r3, [r3, #4]
 8009de2:	687a      	ldr	r2, [r7, #4]
 8009de4:	6892      	ldr	r2, [r2, #8]
 8009de6:	4610      	mov	r0, r2
 8009de8:	4798      	blx	r3
      break;
 8009dea:	e006      	b.n	8009dfa <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8009dec:	4b05      	ldr	r3, [pc, #20]	; (8009e04 <tcpip_thread_handle_msg+0x84>)
 8009dee:	22cf      	movs	r2, #207	; 0xcf
 8009df0:	4905      	ldr	r1, [pc, #20]	; (8009e08 <tcpip_thread_handle_msg+0x88>)
 8009df2:	4806      	ldr	r0, [pc, #24]	; (8009e0c <tcpip_thread_handle_msg+0x8c>)
 8009df4:	f00a f85a 	bl	8013eac <iprintf>
      break;
 8009df8:	bf00      	nop
  }
}
 8009dfa:	bf00      	nop
 8009dfc:	3708      	adds	r7, #8
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	bd80      	pop	{r7, pc}
 8009e02:	bf00      	nop
 8009e04:	08015148 	.word	0x08015148
 8009e08:	08015178 	.word	0x08015178
 8009e0c:	08015198 	.word	0x08015198

08009e10 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b086      	sub	sp, #24
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	60f8      	str	r0, [r7, #12]
 8009e18:	60b9      	str	r1, [r7, #8]
 8009e1a:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8009e1c:	481a      	ldr	r0, [pc, #104]	; (8009e88 <tcpip_inpkt+0x78>)
 8009e1e:	f009 ff70 	bl	8013d02 <sys_mbox_valid>
 8009e22:	4603      	mov	r3, r0
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d105      	bne.n	8009e34 <tcpip_inpkt+0x24>
 8009e28:	4b18      	ldr	r3, [pc, #96]	; (8009e8c <tcpip_inpkt+0x7c>)
 8009e2a:	22fc      	movs	r2, #252	; 0xfc
 8009e2c:	4918      	ldr	r1, [pc, #96]	; (8009e90 <tcpip_inpkt+0x80>)
 8009e2e:	4819      	ldr	r0, [pc, #100]	; (8009e94 <tcpip_inpkt+0x84>)
 8009e30:	f00a f83c 	bl	8013eac <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8009e34:	2009      	movs	r0, #9
 8009e36:	f000 fd91 	bl	800a95c <memp_malloc>
 8009e3a:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8009e3c:	697b      	ldr	r3, [r7, #20]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d102      	bne.n	8009e48 <tcpip_inpkt+0x38>
    return ERR_MEM;
 8009e42:	f04f 33ff 	mov.w	r3, #4294967295
 8009e46:	e01a      	b.n	8009e7e <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8009e4e:	697b      	ldr	r3, [r7, #20]
 8009e50:	68fa      	ldr	r2, [r7, #12]
 8009e52:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8009e54:	697b      	ldr	r3, [r7, #20]
 8009e56:	68ba      	ldr	r2, [r7, #8]
 8009e58:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8009e5a:	697b      	ldr	r3, [r7, #20]
 8009e5c:	687a      	ldr	r2, [r7, #4]
 8009e5e:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8009e60:	6979      	ldr	r1, [r7, #20]
 8009e62:	4809      	ldr	r0, [pc, #36]	; (8009e88 <tcpip_inpkt+0x78>)
 8009e64:	f009 ff02 	bl	8013c6c <sys_mbox_trypost>
 8009e68:	4603      	mov	r3, r0
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d006      	beq.n	8009e7c <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8009e6e:	6979      	ldr	r1, [r7, #20]
 8009e70:	2009      	movs	r0, #9
 8009e72:	f000 fdc5 	bl	800aa00 <memp_free>
    return ERR_MEM;
 8009e76:	f04f 33ff 	mov.w	r3, #4294967295
 8009e7a:	e000      	b.n	8009e7e <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8009e7c:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8009e7e:	4618      	mov	r0, r3
 8009e80:	3718      	adds	r7, #24
 8009e82:	46bd      	mov	sp, r7
 8009e84:	bd80      	pop	{r7, pc}
 8009e86:	bf00      	nop
 8009e88:	200049b8 	.word	0x200049b8
 8009e8c:	08015148 	.word	0x08015148
 8009e90:	080151c0 	.word	0x080151c0
 8009e94:	08015198 	.word	0x08015198

08009e98 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b082      	sub	sp, #8
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
 8009ea0:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009ea8:	f003 0318 	and.w	r3, r3, #24
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d006      	beq.n	8009ebe <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8009eb0:	4a08      	ldr	r2, [pc, #32]	; (8009ed4 <tcpip_input+0x3c>)
 8009eb2:	6839      	ldr	r1, [r7, #0]
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	f7ff ffab 	bl	8009e10 <tcpip_inpkt>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	e005      	b.n	8009eca <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8009ebe:	4a06      	ldr	r2, [pc, #24]	; (8009ed8 <tcpip_input+0x40>)
 8009ec0:	6839      	ldr	r1, [r7, #0]
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f7ff ffa4 	bl	8009e10 <tcpip_inpkt>
 8009ec8:	4603      	mov	r3, r0
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	3708      	adds	r7, #8
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}
 8009ed2:	bf00      	nop
 8009ed4:	08013a8d 	.word	0x08013a8d
 8009ed8:	0801287d 	.word	0x0801287d

08009edc <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b084      	sub	sp, #16
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
 8009ee4:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8009ee6:	4819      	ldr	r0, [pc, #100]	; (8009f4c <tcpip_try_callback+0x70>)
 8009ee8:	f009 ff0b 	bl	8013d02 <sys_mbox_valid>
 8009eec:	4603      	mov	r3, r0
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d106      	bne.n	8009f00 <tcpip_try_callback+0x24>
 8009ef2:	4b17      	ldr	r3, [pc, #92]	; (8009f50 <tcpip_try_callback+0x74>)
 8009ef4:	f240 125d 	movw	r2, #349	; 0x15d
 8009ef8:	4916      	ldr	r1, [pc, #88]	; (8009f54 <tcpip_try_callback+0x78>)
 8009efa:	4817      	ldr	r0, [pc, #92]	; (8009f58 <tcpip_try_callback+0x7c>)
 8009efc:	f009 ffd6 	bl	8013eac <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8009f00:	2008      	movs	r0, #8
 8009f02:	f000 fd2b 	bl	800a95c <memp_malloc>
 8009f06:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d102      	bne.n	8009f14 <tcpip_try_callback+0x38>
    return ERR_MEM;
 8009f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8009f12:	e017      	b.n	8009f44 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	2201      	movs	r2, #1
 8009f18:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	687a      	ldr	r2, [r7, #4]
 8009f1e:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	683a      	ldr	r2, [r7, #0]
 8009f24:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8009f26:	68f9      	ldr	r1, [r7, #12]
 8009f28:	4808      	ldr	r0, [pc, #32]	; (8009f4c <tcpip_try_callback+0x70>)
 8009f2a:	f009 fe9f 	bl	8013c6c <sys_mbox_trypost>
 8009f2e:	4603      	mov	r3, r0
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d006      	beq.n	8009f42 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8009f34:	68f9      	ldr	r1, [r7, #12]
 8009f36:	2008      	movs	r0, #8
 8009f38:	f000 fd62 	bl	800aa00 <memp_free>
    return ERR_MEM;
 8009f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8009f40:	e000      	b.n	8009f44 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8009f42:	2300      	movs	r3, #0
}
 8009f44:	4618      	mov	r0, r3
 8009f46:	3710      	adds	r7, #16
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	bd80      	pop	{r7, pc}
 8009f4c:	200049b8 	.word	0x200049b8
 8009f50:	08015148 	.word	0x08015148
 8009f54:	080151c0 	.word	0x080151c0
 8009f58:	08015198 	.word	0x08015198

08009f5c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b084      	sub	sp, #16
 8009f60:	af02      	add	r7, sp, #8
 8009f62:	6078      	str	r0, [r7, #4]
 8009f64:	6039      	str	r1, [r7, #0]
  lwip_init();
 8009f66:	f000 f871 	bl	800a04c <lwip_init>

  tcpip_init_done = initfunc;
 8009f6a:	4a17      	ldr	r2, [pc, #92]	; (8009fc8 <tcpip_init+0x6c>)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8009f70:	4a16      	ldr	r2, [pc, #88]	; (8009fcc <tcpip_init+0x70>)
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8009f76:	2106      	movs	r1, #6
 8009f78:	4815      	ldr	r0, [pc, #84]	; (8009fd0 <tcpip_init+0x74>)
 8009f7a:	f009 fe5d 	bl	8013c38 <sys_mbox_new>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d006      	beq.n	8009f92 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8009f84:	4b13      	ldr	r3, [pc, #76]	; (8009fd4 <tcpip_init+0x78>)
 8009f86:	f240 2261 	movw	r2, #609	; 0x261
 8009f8a:	4913      	ldr	r1, [pc, #76]	; (8009fd8 <tcpip_init+0x7c>)
 8009f8c:	4813      	ldr	r0, [pc, #76]	; (8009fdc <tcpip_init+0x80>)
 8009f8e:	f009 ff8d 	bl	8013eac <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8009f92:	4813      	ldr	r0, [pc, #76]	; (8009fe0 <tcpip_init+0x84>)
 8009f94:	f009 fed2 	bl	8013d3c <sys_mutex_new>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d006      	beq.n	8009fac <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8009f9e:	4b0d      	ldr	r3, [pc, #52]	; (8009fd4 <tcpip_init+0x78>)
 8009fa0:	f240 2265 	movw	r2, #613	; 0x265
 8009fa4:	490f      	ldr	r1, [pc, #60]	; (8009fe4 <tcpip_init+0x88>)
 8009fa6:	480d      	ldr	r0, [pc, #52]	; (8009fdc <tcpip_init+0x80>)
 8009fa8:	f009 ff80 	bl	8013eac <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8009fac:	2318      	movs	r3, #24
 8009fae:	9300      	str	r3, [sp, #0]
 8009fb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	490c      	ldr	r1, [pc, #48]	; (8009fe8 <tcpip_init+0x8c>)
 8009fb8:	480c      	ldr	r0, [pc, #48]	; (8009fec <tcpip_init+0x90>)
 8009fba:	f009 fef1 	bl	8013da0 <sys_thread_new>
}
 8009fbe:	bf00      	nop
 8009fc0:	3708      	adds	r7, #8
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}
 8009fc6:	bf00      	nop
 8009fc8:	200049b0 	.word	0x200049b0
 8009fcc:	200049b4 	.word	0x200049b4
 8009fd0:	200049b8 	.word	0x200049b8
 8009fd4:	08015148 	.word	0x08015148
 8009fd8:	080151d0 	.word	0x080151d0
 8009fdc:	08015198 	.word	0x08015198
 8009fe0:	200081d8 	.word	0x200081d8
 8009fe4:	080151f4 	.word	0x080151f4
 8009fe8:	08009d19 	.word	0x08009d19
 8009fec:	08015218 	.word	0x08015218

08009ff0 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b083      	sub	sp, #12
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8009ffa:	88fb      	ldrh	r3, [r7, #6]
 8009ffc:	021b      	lsls	r3, r3, #8
 8009ffe:	b21a      	sxth	r2, r3
 800a000:	88fb      	ldrh	r3, [r7, #6]
 800a002:	0a1b      	lsrs	r3, r3, #8
 800a004:	b29b      	uxth	r3, r3
 800a006:	b21b      	sxth	r3, r3
 800a008:	4313      	orrs	r3, r2
 800a00a:	b21b      	sxth	r3, r3
 800a00c:	b29b      	uxth	r3, r3
}
 800a00e:	4618      	mov	r0, r3
 800a010:	370c      	adds	r7, #12
 800a012:	46bd      	mov	sp, r7
 800a014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a018:	4770      	bx	lr

0800a01a <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800a01a:	b480      	push	{r7}
 800a01c:	b083      	sub	sp, #12
 800a01e:	af00      	add	r7, sp, #0
 800a020:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	061a      	lsls	r2, r3, #24
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	021b      	lsls	r3, r3, #8
 800a02a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a02e:	431a      	orrs	r2, r3
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	0a1b      	lsrs	r3, r3, #8
 800a034:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a038:	431a      	orrs	r2, r3
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	0e1b      	lsrs	r3, r3, #24
 800a03e:	4313      	orrs	r3, r2
}
 800a040:	4618      	mov	r0, r3
 800a042:	370c      	adds	r7, #12
 800a044:	46bd      	mov	sp, r7
 800a046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04a:	4770      	bx	lr

0800a04c <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b082      	sub	sp, #8
 800a050:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800a052:	2300      	movs	r3, #0
 800a054:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800a056:	f009 fe65 	bl	8013d24 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800a05a:	f000 f8d5 	bl	800a208 <mem_init>
  memp_init();
 800a05e:	f000 fc31 	bl	800a8c4 <memp_init>
  pbuf_init();
  netif_init();
 800a062:	f000 fcf7 	bl	800aa54 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800a066:	f007 f8db 	bl	8011220 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800a06a:	f001 fe07 	bl	800bc7c <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800a06e:	f007 f81d 	bl	80110ac <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800a072:	bf00      	nop
 800a074:	3708      	adds	r7, #8
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}
	...

0800a07c <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800a07c:	b480      	push	{r7}
 800a07e:	b083      	sub	sp, #12
 800a080:	af00      	add	r7, sp, #0
 800a082:	4603      	mov	r3, r0
 800a084:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800a086:	4b05      	ldr	r3, [pc, #20]	; (800a09c <ptr_to_mem+0x20>)
 800a088:	681a      	ldr	r2, [r3, #0]
 800a08a:	88fb      	ldrh	r3, [r7, #6]
 800a08c:	4413      	add	r3, r2
}
 800a08e:	4618      	mov	r0, r3
 800a090:	370c      	adds	r7, #12
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr
 800a09a:	bf00      	nop
 800a09c:	200049bc 	.word	0x200049bc

0800a0a0 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	b083      	sub	sp, #12
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800a0a8:	4b05      	ldr	r3, [pc, #20]	; (800a0c0 <mem_to_ptr+0x20>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	687a      	ldr	r2, [r7, #4]
 800a0ae:	1ad3      	subs	r3, r2, r3
 800a0b0:	b29b      	uxth	r3, r3
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	370c      	adds	r7, #12
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0bc:	4770      	bx	lr
 800a0be:	bf00      	nop
 800a0c0:	200049bc 	.word	0x200049bc

0800a0c4 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800a0c4:	b590      	push	{r4, r7, lr}
 800a0c6:	b085      	sub	sp, #20
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800a0cc:	4b45      	ldr	r3, [pc, #276]	; (800a1e4 <plug_holes+0x120>)
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	687a      	ldr	r2, [r7, #4]
 800a0d2:	429a      	cmp	r2, r3
 800a0d4:	d206      	bcs.n	800a0e4 <plug_holes+0x20>
 800a0d6:	4b44      	ldr	r3, [pc, #272]	; (800a1e8 <plug_holes+0x124>)
 800a0d8:	f240 12df 	movw	r2, #479	; 0x1df
 800a0dc:	4943      	ldr	r1, [pc, #268]	; (800a1ec <plug_holes+0x128>)
 800a0de:	4844      	ldr	r0, [pc, #272]	; (800a1f0 <plug_holes+0x12c>)
 800a0e0:	f009 fee4 	bl	8013eac <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800a0e4:	4b43      	ldr	r3, [pc, #268]	; (800a1f4 <plug_holes+0x130>)
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	687a      	ldr	r2, [r7, #4]
 800a0ea:	429a      	cmp	r2, r3
 800a0ec:	d306      	bcc.n	800a0fc <plug_holes+0x38>
 800a0ee:	4b3e      	ldr	r3, [pc, #248]	; (800a1e8 <plug_holes+0x124>)
 800a0f0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800a0f4:	4940      	ldr	r1, [pc, #256]	; (800a1f8 <plug_holes+0x134>)
 800a0f6:	483e      	ldr	r0, [pc, #248]	; (800a1f0 <plug_holes+0x12c>)
 800a0f8:	f009 fed8 	bl	8013eac <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	791b      	ldrb	r3, [r3, #4]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d006      	beq.n	800a112 <plug_holes+0x4e>
 800a104:	4b38      	ldr	r3, [pc, #224]	; (800a1e8 <plug_holes+0x124>)
 800a106:	f240 12e1 	movw	r2, #481	; 0x1e1
 800a10a:	493c      	ldr	r1, [pc, #240]	; (800a1fc <plug_holes+0x138>)
 800a10c:	4838      	ldr	r0, [pc, #224]	; (800a1f0 <plug_holes+0x12c>)
 800a10e:	f009 fecd 	bl	8013eac <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	881b      	ldrh	r3, [r3, #0]
 800a116:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800a11a:	d906      	bls.n	800a12a <plug_holes+0x66>
 800a11c:	4b32      	ldr	r3, [pc, #200]	; (800a1e8 <plug_holes+0x124>)
 800a11e:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800a122:	4937      	ldr	r1, [pc, #220]	; (800a200 <plug_holes+0x13c>)
 800a124:	4832      	ldr	r0, [pc, #200]	; (800a1f0 <plug_holes+0x12c>)
 800a126:	f009 fec1 	bl	8013eac <iprintf>

  nmem = ptr_to_mem(mem->next);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	881b      	ldrh	r3, [r3, #0]
 800a12e:	4618      	mov	r0, r3
 800a130:	f7ff ffa4 	bl	800a07c <ptr_to_mem>
 800a134:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800a136:	687a      	ldr	r2, [r7, #4]
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	429a      	cmp	r2, r3
 800a13c:	d024      	beq.n	800a188 <plug_holes+0xc4>
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	791b      	ldrb	r3, [r3, #4]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d120      	bne.n	800a188 <plug_holes+0xc4>
 800a146:	4b2b      	ldr	r3, [pc, #172]	; (800a1f4 <plug_holes+0x130>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	68fa      	ldr	r2, [r7, #12]
 800a14c:	429a      	cmp	r2, r3
 800a14e:	d01b      	beq.n	800a188 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800a150:	4b2c      	ldr	r3, [pc, #176]	; (800a204 <plug_holes+0x140>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	68fa      	ldr	r2, [r7, #12]
 800a156:	429a      	cmp	r2, r3
 800a158:	d102      	bne.n	800a160 <plug_holes+0x9c>
      lfree = mem;
 800a15a:	4a2a      	ldr	r2, [pc, #168]	; (800a204 <plug_holes+0x140>)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	881a      	ldrh	r2, [r3, #0]
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	881b      	ldrh	r3, [r3, #0]
 800a16c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800a170:	d00a      	beq.n	800a188 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	881b      	ldrh	r3, [r3, #0]
 800a176:	4618      	mov	r0, r3
 800a178:	f7ff ff80 	bl	800a07c <ptr_to_mem>
 800a17c:	4604      	mov	r4, r0
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f7ff ff8e 	bl	800a0a0 <mem_to_ptr>
 800a184:	4603      	mov	r3, r0
 800a186:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	885b      	ldrh	r3, [r3, #2]
 800a18c:	4618      	mov	r0, r3
 800a18e:	f7ff ff75 	bl	800a07c <ptr_to_mem>
 800a192:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800a194:	68ba      	ldr	r2, [r7, #8]
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	429a      	cmp	r2, r3
 800a19a:	d01f      	beq.n	800a1dc <plug_holes+0x118>
 800a19c:	68bb      	ldr	r3, [r7, #8]
 800a19e:	791b      	ldrb	r3, [r3, #4]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d11b      	bne.n	800a1dc <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800a1a4:	4b17      	ldr	r3, [pc, #92]	; (800a204 <plug_holes+0x140>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	687a      	ldr	r2, [r7, #4]
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	d102      	bne.n	800a1b4 <plug_holes+0xf0>
      lfree = pmem;
 800a1ae:	4a15      	ldr	r2, [pc, #84]	; (800a204 <plug_holes+0x140>)
 800a1b0:	68bb      	ldr	r3, [r7, #8]
 800a1b2:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	881a      	ldrh	r2, [r3, #0]
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	881b      	ldrh	r3, [r3, #0]
 800a1c0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800a1c4:	d00a      	beq.n	800a1dc <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	881b      	ldrh	r3, [r3, #0]
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	f7ff ff56 	bl	800a07c <ptr_to_mem>
 800a1d0:	4604      	mov	r4, r0
 800a1d2:	68b8      	ldr	r0, [r7, #8]
 800a1d4:	f7ff ff64 	bl	800a0a0 <mem_to_ptr>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800a1dc:	bf00      	nop
 800a1de:	3714      	adds	r7, #20
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd90      	pop	{r4, r7, pc}
 800a1e4:	200049bc 	.word	0x200049bc
 800a1e8:	08015228 	.word	0x08015228
 800a1ec:	08015258 	.word	0x08015258
 800a1f0:	08015270 	.word	0x08015270
 800a1f4:	200049c0 	.word	0x200049c0
 800a1f8:	08015298 	.word	0x08015298
 800a1fc:	080152b4 	.word	0x080152b4
 800a200:	080152d0 	.word	0x080152d0
 800a204:	200049c8 	.word	0x200049c8

0800a208 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b082      	sub	sp, #8
 800a20c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800a20e:	4b1f      	ldr	r3, [pc, #124]	; (800a28c <mem_init+0x84>)
 800a210:	3303      	adds	r3, #3
 800a212:	f023 0303 	bic.w	r3, r3, #3
 800a216:	461a      	mov	r2, r3
 800a218:	4b1d      	ldr	r3, [pc, #116]	; (800a290 <mem_init+0x88>)
 800a21a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800a21c:	4b1c      	ldr	r3, [pc, #112]	; (800a290 <mem_init+0x88>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800a228:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2200      	movs	r2, #0
 800a22e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	2200      	movs	r2, #0
 800a234:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800a236:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 800a23a:	f7ff ff1f 	bl	800a07c <ptr_to_mem>
 800a23e:	4603      	mov	r3, r0
 800a240:	4a14      	ldr	r2, [pc, #80]	; (800a294 <mem_init+0x8c>)
 800a242:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800a244:	4b13      	ldr	r3, [pc, #76]	; (800a294 <mem_init+0x8c>)
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	2201      	movs	r2, #1
 800a24a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800a24c:	4b11      	ldr	r3, [pc, #68]	; (800a294 <mem_init+0x8c>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800a254:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800a256:	4b0f      	ldr	r3, [pc, #60]	; (800a294 <mem_init+0x8c>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800a25e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800a260:	4b0b      	ldr	r3, [pc, #44]	; (800a290 <mem_init+0x88>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4a0c      	ldr	r2, [pc, #48]	; (800a298 <mem_init+0x90>)
 800a266:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800a268:	480c      	ldr	r0, [pc, #48]	; (800a29c <mem_init+0x94>)
 800a26a:	f009 fd67 	bl	8013d3c <sys_mutex_new>
 800a26e:	4603      	mov	r3, r0
 800a270:	2b00      	cmp	r3, #0
 800a272:	d006      	beq.n	800a282 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800a274:	4b0a      	ldr	r3, [pc, #40]	; (800a2a0 <mem_init+0x98>)
 800a276:	f240 221f 	movw	r2, #543	; 0x21f
 800a27a:	490a      	ldr	r1, [pc, #40]	; (800a2a4 <mem_init+0x9c>)
 800a27c:	480a      	ldr	r0, [pc, #40]	; (800a2a8 <mem_init+0xa0>)
 800a27e:	f009 fe15 	bl	8013eac <iprintf>
  }
}
 800a282:	bf00      	nop
 800a284:	3708      	adds	r7, #8
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	200081f4 	.word	0x200081f4
 800a290:	200049bc 	.word	0x200049bc
 800a294:	200049c0 	.word	0x200049c0
 800a298:	200049c8 	.word	0x200049c8
 800a29c:	200049c4 	.word	0x200049c4
 800a2a0:	08015228 	.word	0x08015228
 800a2a4:	080152fc 	.word	0x080152fc
 800a2a8:	08015270 	.word	0x08015270

0800a2ac <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b086      	sub	sp, #24
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f7ff fef3 	bl	800a0a0 <mem_to_ptr>
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	881b      	ldrh	r3, [r3, #0]
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	f7ff feda 	bl	800a07c <ptr_to_mem>
 800a2c8:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	885b      	ldrh	r3, [r3, #2]
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f7ff fed4 	bl	800a07c <ptr_to_mem>
 800a2d4:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	881b      	ldrh	r3, [r3, #0]
 800a2da:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800a2de:	d818      	bhi.n	800a312 <mem_link_valid+0x66>
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	885b      	ldrh	r3, [r3, #2]
 800a2e4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800a2e8:	d813      	bhi.n	800a312 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800a2ee:	8afa      	ldrh	r2, [r7, #22]
 800a2f0:	429a      	cmp	r2, r3
 800a2f2:	d004      	beq.n	800a2fe <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	881b      	ldrh	r3, [r3, #0]
 800a2f8:	8afa      	ldrh	r2, [r7, #22]
 800a2fa:	429a      	cmp	r2, r3
 800a2fc:	d109      	bne.n	800a312 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a2fe:	4b08      	ldr	r3, [pc, #32]	; (800a320 <mem_link_valid+0x74>)
 800a300:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800a302:	693a      	ldr	r2, [r7, #16]
 800a304:	429a      	cmp	r2, r3
 800a306:	d006      	beq.n	800a316 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	885b      	ldrh	r3, [r3, #2]
 800a30c:	8afa      	ldrh	r2, [r7, #22]
 800a30e:	429a      	cmp	r2, r3
 800a310:	d001      	beq.n	800a316 <mem_link_valid+0x6a>
    return 0;
 800a312:	2300      	movs	r3, #0
 800a314:	e000      	b.n	800a318 <mem_link_valid+0x6c>
  }
  return 1;
 800a316:	2301      	movs	r3, #1
}
 800a318:	4618      	mov	r0, r3
 800a31a:	3718      	adds	r7, #24
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bd80      	pop	{r7, pc}
 800a320:	200049c0 	.word	0x200049c0

0800a324 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b088      	sub	sp, #32
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d070      	beq.n	800a414 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	f003 0303 	and.w	r3, r3, #3
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d00d      	beq.n	800a358 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800a33c:	4b37      	ldr	r3, [pc, #220]	; (800a41c <mem_free+0xf8>)
 800a33e:	f240 2273 	movw	r2, #627	; 0x273
 800a342:	4937      	ldr	r1, [pc, #220]	; (800a420 <mem_free+0xfc>)
 800a344:	4837      	ldr	r0, [pc, #220]	; (800a424 <mem_free+0x100>)
 800a346:	f009 fdb1 	bl	8013eac <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a34a:	f009 fd49 	bl	8013de0 <sys_arch_protect>
 800a34e:	60f8      	str	r0, [r7, #12]
 800a350:	68f8      	ldr	r0, [r7, #12]
 800a352:	f009 fd53 	bl	8013dfc <sys_arch_unprotect>
    return;
 800a356:	e05e      	b.n	800a416 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	3b08      	subs	r3, #8
 800a35c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800a35e:	4b32      	ldr	r3, [pc, #200]	; (800a428 <mem_free+0x104>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	69fa      	ldr	r2, [r7, #28]
 800a364:	429a      	cmp	r2, r3
 800a366:	d306      	bcc.n	800a376 <mem_free+0x52>
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	f103 020c 	add.w	r2, r3, #12
 800a36e:	4b2f      	ldr	r3, [pc, #188]	; (800a42c <mem_free+0x108>)
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	429a      	cmp	r2, r3
 800a374:	d90d      	bls.n	800a392 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800a376:	4b29      	ldr	r3, [pc, #164]	; (800a41c <mem_free+0xf8>)
 800a378:	f240 227f 	movw	r2, #639	; 0x27f
 800a37c:	492c      	ldr	r1, [pc, #176]	; (800a430 <mem_free+0x10c>)
 800a37e:	4829      	ldr	r0, [pc, #164]	; (800a424 <mem_free+0x100>)
 800a380:	f009 fd94 	bl	8013eac <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a384:	f009 fd2c 	bl	8013de0 <sys_arch_protect>
 800a388:	6138      	str	r0, [r7, #16]
 800a38a:	6938      	ldr	r0, [r7, #16]
 800a38c:	f009 fd36 	bl	8013dfc <sys_arch_unprotect>
    return;
 800a390:	e041      	b.n	800a416 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800a392:	4828      	ldr	r0, [pc, #160]	; (800a434 <mem_free+0x110>)
 800a394:	f009 fce8 	bl	8013d68 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800a398:	69fb      	ldr	r3, [r7, #28]
 800a39a:	791b      	ldrb	r3, [r3, #4]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d110      	bne.n	800a3c2 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800a3a0:	4b1e      	ldr	r3, [pc, #120]	; (800a41c <mem_free+0xf8>)
 800a3a2:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800a3a6:	4924      	ldr	r1, [pc, #144]	; (800a438 <mem_free+0x114>)
 800a3a8:	481e      	ldr	r0, [pc, #120]	; (800a424 <mem_free+0x100>)
 800a3aa:	f009 fd7f 	bl	8013eac <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800a3ae:	4821      	ldr	r0, [pc, #132]	; (800a434 <mem_free+0x110>)
 800a3b0:	f009 fce9 	bl	8013d86 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a3b4:	f009 fd14 	bl	8013de0 <sys_arch_protect>
 800a3b8:	6178      	str	r0, [r7, #20]
 800a3ba:	6978      	ldr	r0, [r7, #20]
 800a3bc:	f009 fd1e 	bl	8013dfc <sys_arch_unprotect>
    return;
 800a3c0:	e029      	b.n	800a416 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800a3c2:	69f8      	ldr	r0, [r7, #28]
 800a3c4:	f7ff ff72 	bl	800a2ac <mem_link_valid>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d110      	bne.n	800a3f0 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800a3ce:	4b13      	ldr	r3, [pc, #76]	; (800a41c <mem_free+0xf8>)
 800a3d0:	f240 2295 	movw	r2, #661	; 0x295
 800a3d4:	4919      	ldr	r1, [pc, #100]	; (800a43c <mem_free+0x118>)
 800a3d6:	4813      	ldr	r0, [pc, #76]	; (800a424 <mem_free+0x100>)
 800a3d8:	f009 fd68 	bl	8013eac <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800a3dc:	4815      	ldr	r0, [pc, #84]	; (800a434 <mem_free+0x110>)
 800a3de:	f009 fcd2 	bl	8013d86 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a3e2:	f009 fcfd 	bl	8013de0 <sys_arch_protect>
 800a3e6:	61b8      	str	r0, [r7, #24]
 800a3e8:	69b8      	ldr	r0, [r7, #24]
 800a3ea:	f009 fd07 	bl	8013dfc <sys_arch_unprotect>
    return;
 800a3ee:	e012      	b.n	800a416 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800a3f0:	69fb      	ldr	r3, [r7, #28]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800a3f6:	4b12      	ldr	r3, [pc, #72]	; (800a440 <mem_free+0x11c>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	69fa      	ldr	r2, [r7, #28]
 800a3fc:	429a      	cmp	r2, r3
 800a3fe:	d202      	bcs.n	800a406 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800a400:	4a0f      	ldr	r2, [pc, #60]	; (800a440 <mem_free+0x11c>)
 800a402:	69fb      	ldr	r3, [r7, #28]
 800a404:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800a406:	69f8      	ldr	r0, [r7, #28]
 800a408:	f7ff fe5c 	bl	800a0c4 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800a40c:	4809      	ldr	r0, [pc, #36]	; (800a434 <mem_free+0x110>)
 800a40e:	f009 fcba 	bl	8013d86 <sys_mutex_unlock>
 800a412:	e000      	b.n	800a416 <mem_free+0xf2>
    return;
 800a414:	bf00      	nop
}
 800a416:	3720      	adds	r7, #32
 800a418:	46bd      	mov	sp, r7
 800a41a:	bd80      	pop	{r7, pc}
 800a41c:	08015228 	.word	0x08015228
 800a420:	08015318 	.word	0x08015318
 800a424:	08015270 	.word	0x08015270
 800a428:	200049bc 	.word	0x200049bc
 800a42c:	200049c0 	.word	0x200049c0
 800a430:	0801533c 	.word	0x0801533c
 800a434:	200049c4 	.word	0x200049c4
 800a438:	08015358 	.word	0x08015358
 800a43c:	08015380 	.word	0x08015380
 800a440:	200049c8 	.word	0x200049c8

0800a444 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b088      	sub	sp, #32
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
 800a44c:	460b      	mov	r3, r1
 800a44e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800a450:	887b      	ldrh	r3, [r7, #2]
 800a452:	3303      	adds	r3, #3
 800a454:	b29b      	uxth	r3, r3
 800a456:	f023 0303 	bic.w	r3, r3, #3
 800a45a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800a45c:	8bfb      	ldrh	r3, [r7, #30]
 800a45e:	2b0b      	cmp	r3, #11
 800a460:	d801      	bhi.n	800a466 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800a462:	230c      	movs	r3, #12
 800a464:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800a466:	8bfb      	ldrh	r3, [r7, #30]
 800a468:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800a46c:	d803      	bhi.n	800a476 <mem_trim+0x32>
 800a46e:	8bfa      	ldrh	r2, [r7, #30]
 800a470:	887b      	ldrh	r3, [r7, #2]
 800a472:	429a      	cmp	r2, r3
 800a474:	d201      	bcs.n	800a47a <mem_trim+0x36>
    return NULL;
 800a476:	2300      	movs	r3, #0
 800a478:	e0d8      	b.n	800a62c <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800a47a:	4b6e      	ldr	r3, [pc, #440]	; (800a634 <mem_trim+0x1f0>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	687a      	ldr	r2, [r7, #4]
 800a480:	429a      	cmp	r2, r3
 800a482:	d304      	bcc.n	800a48e <mem_trim+0x4a>
 800a484:	4b6c      	ldr	r3, [pc, #432]	; (800a638 <mem_trim+0x1f4>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	687a      	ldr	r2, [r7, #4]
 800a48a:	429a      	cmp	r2, r3
 800a48c:	d306      	bcc.n	800a49c <mem_trim+0x58>
 800a48e:	4b6b      	ldr	r3, [pc, #428]	; (800a63c <mem_trim+0x1f8>)
 800a490:	f240 22d1 	movw	r2, #721	; 0x2d1
 800a494:	496a      	ldr	r1, [pc, #424]	; (800a640 <mem_trim+0x1fc>)
 800a496:	486b      	ldr	r0, [pc, #428]	; (800a644 <mem_trim+0x200>)
 800a498:	f009 fd08 	bl	8013eac <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800a49c:	4b65      	ldr	r3, [pc, #404]	; (800a634 <mem_trim+0x1f0>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	687a      	ldr	r2, [r7, #4]
 800a4a2:	429a      	cmp	r2, r3
 800a4a4:	d304      	bcc.n	800a4b0 <mem_trim+0x6c>
 800a4a6:	4b64      	ldr	r3, [pc, #400]	; (800a638 <mem_trim+0x1f4>)
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	687a      	ldr	r2, [r7, #4]
 800a4ac:	429a      	cmp	r2, r3
 800a4ae:	d307      	bcc.n	800a4c0 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800a4b0:	f009 fc96 	bl	8013de0 <sys_arch_protect>
 800a4b4:	60b8      	str	r0, [r7, #8]
 800a4b6:	68b8      	ldr	r0, [r7, #8]
 800a4b8:	f009 fca0 	bl	8013dfc <sys_arch_unprotect>
    return rmem;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	e0b5      	b.n	800a62c <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	3b08      	subs	r3, #8
 800a4c4:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800a4c6:	69b8      	ldr	r0, [r7, #24]
 800a4c8:	f7ff fdea 	bl	800a0a0 <mem_to_ptr>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800a4d0:	69bb      	ldr	r3, [r7, #24]
 800a4d2:	881a      	ldrh	r2, [r3, #0]
 800a4d4:	8afb      	ldrh	r3, [r7, #22]
 800a4d6:	1ad3      	subs	r3, r2, r3
 800a4d8:	b29b      	uxth	r3, r3
 800a4da:	3b08      	subs	r3, #8
 800a4dc:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800a4de:	8bfa      	ldrh	r2, [r7, #30]
 800a4e0:	8abb      	ldrh	r3, [r7, #20]
 800a4e2:	429a      	cmp	r2, r3
 800a4e4:	d906      	bls.n	800a4f4 <mem_trim+0xb0>
 800a4e6:	4b55      	ldr	r3, [pc, #340]	; (800a63c <mem_trim+0x1f8>)
 800a4e8:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800a4ec:	4956      	ldr	r1, [pc, #344]	; (800a648 <mem_trim+0x204>)
 800a4ee:	4855      	ldr	r0, [pc, #340]	; (800a644 <mem_trim+0x200>)
 800a4f0:	f009 fcdc 	bl	8013eac <iprintf>
  if (newsize > size) {
 800a4f4:	8bfa      	ldrh	r2, [r7, #30]
 800a4f6:	8abb      	ldrh	r3, [r7, #20]
 800a4f8:	429a      	cmp	r2, r3
 800a4fa:	d901      	bls.n	800a500 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	e095      	b.n	800a62c <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800a500:	8bfa      	ldrh	r2, [r7, #30]
 800a502:	8abb      	ldrh	r3, [r7, #20]
 800a504:	429a      	cmp	r2, r3
 800a506:	d101      	bne.n	800a50c <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	e08f      	b.n	800a62c <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800a50c:	484f      	ldr	r0, [pc, #316]	; (800a64c <mem_trim+0x208>)
 800a50e:	f009 fc2b 	bl	8013d68 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800a512:	69bb      	ldr	r3, [r7, #24]
 800a514:	881b      	ldrh	r3, [r3, #0]
 800a516:	4618      	mov	r0, r3
 800a518:	f7ff fdb0 	bl	800a07c <ptr_to_mem>
 800a51c:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800a51e:	693b      	ldr	r3, [r7, #16]
 800a520:	791b      	ldrb	r3, [r3, #4]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d13f      	bne.n	800a5a6 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800a526:	69bb      	ldr	r3, [r7, #24]
 800a528:	881b      	ldrh	r3, [r3, #0]
 800a52a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800a52e:	d106      	bne.n	800a53e <mem_trim+0xfa>
 800a530:	4b42      	ldr	r3, [pc, #264]	; (800a63c <mem_trim+0x1f8>)
 800a532:	f240 22f5 	movw	r2, #757	; 0x2f5
 800a536:	4946      	ldr	r1, [pc, #280]	; (800a650 <mem_trim+0x20c>)
 800a538:	4842      	ldr	r0, [pc, #264]	; (800a644 <mem_trim+0x200>)
 800a53a:	f009 fcb7 	bl	8013eac <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800a53e:	693b      	ldr	r3, [r7, #16]
 800a540:	881b      	ldrh	r3, [r3, #0]
 800a542:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800a544:	8afa      	ldrh	r2, [r7, #22]
 800a546:	8bfb      	ldrh	r3, [r7, #30]
 800a548:	4413      	add	r3, r2
 800a54a:	b29b      	uxth	r3, r3
 800a54c:	3308      	adds	r3, #8
 800a54e:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800a550:	4b40      	ldr	r3, [pc, #256]	; (800a654 <mem_trim+0x210>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	693a      	ldr	r2, [r7, #16]
 800a556:	429a      	cmp	r2, r3
 800a558:	d106      	bne.n	800a568 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 800a55a:	89fb      	ldrh	r3, [r7, #14]
 800a55c:	4618      	mov	r0, r3
 800a55e:	f7ff fd8d 	bl	800a07c <ptr_to_mem>
 800a562:	4603      	mov	r3, r0
 800a564:	4a3b      	ldr	r2, [pc, #236]	; (800a654 <mem_trim+0x210>)
 800a566:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800a568:	89fb      	ldrh	r3, [r7, #14]
 800a56a:	4618      	mov	r0, r3
 800a56c:	f7ff fd86 	bl	800a07c <ptr_to_mem>
 800a570:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800a572:	693b      	ldr	r3, [r7, #16]
 800a574:	2200      	movs	r2, #0
 800a576:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	89ba      	ldrh	r2, [r7, #12]
 800a57c:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	8afa      	ldrh	r2, [r7, #22]
 800a582:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800a584:	69bb      	ldr	r3, [r7, #24]
 800a586:	89fa      	ldrh	r2, [r7, #14]
 800a588:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800a58a:	693b      	ldr	r3, [r7, #16]
 800a58c:	881b      	ldrh	r3, [r3, #0]
 800a58e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800a592:	d047      	beq.n	800a624 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	881b      	ldrh	r3, [r3, #0]
 800a598:	4618      	mov	r0, r3
 800a59a:	f7ff fd6f 	bl	800a07c <ptr_to_mem>
 800a59e:	4602      	mov	r2, r0
 800a5a0:	89fb      	ldrh	r3, [r7, #14]
 800a5a2:	8053      	strh	r3, [r2, #2]
 800a5a4:	e03e      	b.n	800a624 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800a5a6:	8bfb      	ldrh	r3, [r7, #30]
 800a5a8:	f103 0214 	add.w	r2, r3, #20
 800a5ac:	8abb      	ldrh	r3, [r7, #20]
 800a5ae:	429a      	cmp	r2, r3
 800a5b0:	d838      	bhi.n	800a624 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800a5b2:	8afa      	ldrh	r2, [r7, #22]
 800a5b4:	8bfb      	ldrh	r3, [r7, #30]
 800a5b6:	4413      	add	r3, r2
 800a5b8:	b29b      	uxth	r3, r3
 800a5ba:	3308      	adds	r3, #8
 800a5bc:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800a5be:	69bb      	ldr	r3, [r7, #24]
 800a5c0:	881b      	ldrh	r3, [r3, #0]
 800a5c2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800a5c6:	d106      	bne.n	800a5d6 <mem_trim+0x192>
 800a5c8:	4b1c      	ldr	r3, [pc, #112]	; (800a63c <mem_trim+0x1f8>)
 800a5ca:	f240 3216 	movw	r2, #790	; 0x316
 800a5ce:	4920      	ldr	r1, [pc, #128]	; (800a650 <mem_trim+0x20c>)
 800a5d0:	481c      	ldr	r0, [pc, #112]	; (800a644 <mem_trim+0x200>)
 800a5d2:	f009 fc6b 	bl	8013eac <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800a5d6:	89fb      	ldrh	r3, [r7, #14]
 800a5d8:	4618      	mov	r0, r3
 800a5da:	f7ff fd4f 	bl	800a07c <ptr_to_mem>
 800a5de:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800a5e0:	4b1c      	ldr	r3, [pc, #112]	; (800a654 <mem_trim+0x210>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	693a      	ldr	r2, [r7, #16]
 800a5e6:	429a      	cmp	r2, r3
 800a5e8:	d202      	bcs.n	800a5f0 <mem_trim+0x1ac>
      lfree = mem2;
 800a5ea:	4a1a      	ldr	r2, [pc, #104]	; (800a654 <mem_trim+0x210>)
 800a5ec:	693b      	ldr	r3, [r7, #16]
 800a5ee:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800a5f0:	693b      	ldr	r3, [r7, #16]
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800a5f6:	69bb      	ldr	r3, [r7, #24]
 800a5f8:	881a      	ldrh	r2, [r3, #0]
 800a5fa:	693b      	ldr	r3, [r7, #16]
 800a5fc:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800a5fe:	693b      	ldr	r3, [r7, #16]
 800a600:	8afa      	ldrh	r2, [r7, #22]
 800a602:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800a604:	69bb      	ldr	r3, [r7, #24]
 800a606:	89fa      	ldrh	r2, [r7, #14]
 800a608:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800a60a:	693b      	ldr	r3, [r7, #16]
 800a60c:	881b      	ldrh	r3, [r3, #0]
 800a60e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800a612:	d007      	beq.n	800a624 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800a614:	693b      	ldr	r3, [r7, #16]
 800a616:	881b      	ldrh	r3, [r3, #0]
 800a618:	4618      	mov	r0, r3
 800a61a:	f7ff fd2f 	bl	800a07c <ptr_to_mem>
 800a61e:	4602      	mov	r2, r0
 800a620:	89fb      	ldrh	r3, [r7, #14]
 800a622:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800a624:	4809      	ldr	r0, [pc, #36]	; (800a64c <mem_trim+0x208>)
 800a626:	f009 fbae 	bl	8013d86 <sys_mutex_unlock>
  return rmem;
 800a62a:	687b      	ldr	r3, [r7, #4]
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	3720      	adds	r7, #32
 800a630:	46bd      	mov	sp, r7
 800a632:	bd80      	pop	{r7, pc}
 800a634:	200049bc 	.word	0x200049bc
 800a638:	200049c0 	.word	0x200049c0
 800a63c:	08015228 	.word	0x08015228
 800a640:	080153b4 	.word	0x080153b4
 800a644:	08015270 	.word	0x08015270
 800a648:	080153cc 	.word	0x080153cc
 800a64c:	200049c4 	.word	0x200049c4
 800a650:	080153ec 	.word	0x080153ec
 800a654:	200049c8 	.word	0x200049c8

0800a658 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b088      	sub	sp, #32
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	4603      	mov	r3, r0
 800a660:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800a662:	88fb      	ldrh	r3, [r7, #6]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d101      	bne.n	800a66c <mem_malloc+0x14>
    return NULL;
 800a668:	2300      	movs	r3, #0
 800a66a:	e0e2      	b.n	800a832 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800a66c:	88fb      	ldrh	r3, [r7, #6]
 800a66e:	3303      	adds	r3, #3
 800a670:	b29b      	uxth	r3, r3
 800a672:	f023 0303 	bic.w	r3, r3, #3
 800a676:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800a678:	8bbb      	ldrh	r3, [r7, #28]
 800a67a:	2b0b      	cmp	r3, #11
 800a67c:	d801      	bhi.n	800a682 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800a67e:	230c      	movs	r3, #12
 800a680:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800a682:	8bbb      	ldrh	r3, [r7, #28]
 800a684:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800a688:	d803      	bhi.n	800a692 <mem_malloc+0x3a>
 800a68a:	8bba      	ldrh	r2, [r7, #28]
 800a68c:	88fb      	ldrh	r3, [r7, #6]
 800a68e:	429a      	cmp	r2, r3
 800a690:	d201      	bcs.n	800a696 <mem_malloc+0x3e>
    return NULL;
 800a692:	2300      	movs	r3, #0
 800a694:	e0cd      	b.n	800a832 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800a696:	4869      	ldr	r0, [pc, #420]	; (800a83c <mem_malloc+0x1e4>)
 800a698:	f009 fb66 	bl	8013d68 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800a69c:	4b68      	ldr	r3, [pc, #416]	; (800a840 <mem_malloc+0x1e8>)
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	f7ff fcfd 	bl	800a0a0 <mem_to_ptr>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	83fb      	strh	r3, [r7, #30]
 800a6aa:	e0b7      	b.n	800a81c <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800a6ac:	8bfb      	ldrh	r3, [r7, #30]
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	f7ff fce4 	bl	800a07c <ptr_to_mem>
 800a6b4:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800a6b6:	697b      	ldr	r3, [r7, #20]
 800a6b8:	791b      	ldrb	r3, [r3, #4]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	f040 80a7 	bne.w	800a80e <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800a6c0:	697b      	ldr	r3, [r7, #20]
 800a6c2:	881b      	ldrh	r3, [r3, #0]
 800a6c4:	461a      	mov	r2, r3
 800a6c6:	8bfb      	ldrh	r3, [r7, #30]
 800a6c8:	1ad3      	subs	r3, r2, r3
 800a6ca:	f1a3 0208 	sub.w	r2, r3, #8
 800a6ce:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800a6d0:	429a      	cmp	r2, r3
 800a6d2:	f0c0 809c 	bcc.w	800a80e <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800a6d6:	697b      	ldr	r3, [r7, #20]
 800a6d8:	881b      	ldrh	r3, [r3, #0]
 800a6da:	461a      	mov	r2, r3
 800a6dc:	8bfb      	ldrh	r3, [r7, #30]
 800a6de:	1ad3      	subs	r3, r2, r3
 800a6e0:	f1a3 0208 	sub.w	r2, r3, #8
 800a6e4:	8bbb      	ldrh	r3, [r7, #28]
 800a6e6:	3314      	adds	r3, #20
 800a6e8:	429a      	cmp	r2, r3
 800a6ea:	d333      	bcc.n	800a754 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800a6ec:	8bfa      	ldrh	r2, [r7, #30]
 800a6ee:	8bbb      	ldrh	r3, [r7, #28]
 800a6f0:	4413      	add	r3, r2
 800a6f2:	b29b      	uxth	r3, r3
 800a6f4:	3308      	adds	r3, #8
 800a6f6:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800a6f8:	8a7b      	ldrh	r3, [r7, #18]
 800a6fa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800a6fe:	d106      	bne.n	800a70e <mem_malloc+0xb6>
 800a700:	4b50      	ldr	r3, [pc, #320]	; (800a844 <mem_malloc+0x1ec>)
 800a702:	f240 3287 	movw	r2, #903	; 0x387
 800a706:	4950      	ldr	r1, [pc, #320]	; (800a848 <mem_malloc+0x1f0>)
 800a708:	4850      	ldr	r0, [pc, #320]	; (800a84c <mem_malloc+0x1f4>)
 800a70a:	f009 fbcf 	bl	8013eac <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800a70e:	8a7b      	ldrh	r3, [r7, #18]
 800a710:	4618      	mov	r0, r3
 800a712:	f7ff fcb3 	bl	800a07c <ptr_to_mem>
 800a716:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	2200      	movs	r2, #0
 800a71c:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800a71e:	697b      	ldr	r3, [r7, #20]
 800a720:	881a      	ldrh	r2, [r3, #0]
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	8bfa      	ldrh	r2, [r7, #30]
 800a72a:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800a72c:	697b      	ldr	r3, [r7, #20]
 800a72e:	8a7a      	ldrh	r2, [r7, #18]
 800a730:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800a732:	697b      	ldr	r3, [r7, #20]
 800a734:	2201      	movs	r2, #1
 800a736:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	881b      	ldrh	r3, [r3, #0]
 800a73c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800a740:	d00b      	beq.n	800a75a <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	881b      	ldrh	r3, [r3, #0]
 800a746:	4618      	mov	r0, r3
 800a748:	f7ff fc98 	bl	800a07c <ptr_to_mem>
 800a74c:	4602      	mov	r2, r0
 800a74e:	8a7b      	ldrh	r3, [r7, #18]
 800a750:	8053      	strh	r3, [r2, #2]
 800a752:	e002      	b.n	800a75a <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800a754:	697b      	ldr	r3, [r7, #20]
 800a756:	2201      	movs	r2, #1
 800a758:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800a75a:	4b39      	ldr	r3, [pc, #228]	; (800a840 <mem_malloc+0x1e8>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	697a      	ldr	r2, [r7, #20]
 800a760:	429a      	cmp	r2, r3
 800a762:	d127      	bne.n	800a7b4 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 800a764:	4b36      	ldr	r3, [pc, #216]	; (800a840 <mem_malloc+0x1e8>)
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800a76a:	e005      	b.n	800a778 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800a76c:	69bb      	ldr	r3, [r7, #24]
 800a76e:	881b      	ldrh	r3, [r3, #0]
 800a770:	4618      	mov	r0, r3
 800a772:	f7ff fc83 	bl	800a07c <ptr_to_mem>
 800a776:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800a778:	69bb      	ldr	r3, [r7, #24]
 800a77a:	791b      	ldrb	r3, [r3, #4]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d004      	beq.n	800a78a <mem_malloc+0x132>
 800a780:	4b33      	ldr	r3, [pc, #204]	; (800a850 <mem_malloc+0x1f8>)
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	69ba      	ldr	r2, [r7, #24]
 800a786:	429a      	cmp	r2, r3
 800a788:	d1f0      	bne.n	800a76c <mem_malloc+0x114>
          }
          lfree = cur;
 800a78a:	4a2d      	ldr	r2, [pc, #180]	; (800a840 <mem_malloc+0x1e8>)
 800a78c:	69bb      	ldr	r3, [r7, #24]
 800a78e:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800a790:	4b2b      	ldr	r3, [pc, #172]	; (800a840 <mem_malloc+0x1e8>)
 800a792:	681a      	ldr	r2, [r3, #0]
 800a794:	4b2e      	ldr	r3, [pc, #184]	; (800a850 <mem_malloc+0x1f8>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	429a      	cmp	r2, r3
 800a79a:	d00b      	beq.n	800a7b4 <mem_malloc+0x15c>
 800a79c:	4b28      	ldr	r3, [pc, #160]	; (800a840 <mem_malloc+0x1e8>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	791b      	ldrb	r3, [r3, #4]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d006      	beq.n	800a7b4 <mem_malloc+0x15c>
 800a7a6:	4b27      	ldr	r3, [pc, #156]	; (800a844 <mem_malloc+0x1ec>)
 800a7a8:	f240 32b5 	movw	r2, #949	; 0x3b5
 800a7ac:	4929      	ldr	r1, [pc, #164]	; (800a854 <mem_malloc+0x1fc>)
 800a7ae:	4827      	ldr	r0, [pc, #156]	; (800a84c <mem_malloc+0x1f4>)
 800a7b0:	f009 fb7c 	bl	8013eac <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800a7b4:	4821      	ldr	r0, [pc, #132]	; (800a83c <mem_malloc+0x1e4>)
 800a7b6:	f009 fae6 	bl	8013d86 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800a7ba:	8bba      	ldrh	r2, [r7, #28]
 800a7bc:	697b      	ldr	r3, [r7, #20]
 800a7be:	4413      	add	r3, r2
 800a7c0:	3308      	adds	r3, #8
 800a7c2:	4a23      	ldr	r2, [pc, #140]	; (800a850 <mem_malloc+0x1f8>)
 800a7c4:	6812      	ldr	r2, [r2, #0]
 800a7c6:	4293      	cmp	r3, r2
 800a7c8:	d906      	bls.n	800a7d8 <mem_malloc+0x180>
 800a7ca:	4b1e      	ldr	r3, [pc, #120]	; (800a844 <mem_malloc+0x1ec>)
 800a7cc:	f240 32b9 	movw	r2, #953	; 0x3b9
 800a7d0:	4921      	ldr	r1, [pc, #132]	; (800a858 <mem_malloc+0x200>)
 800a7d2:	481e      	ldr	r0, [pc, #120]	; (800a84c <mem_malloc+0x1f4>)
 800a7d4:	f009 fb6a 	bl	8013eac <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800a7d8:	697b      	ldr	r3, [r7, #20]
 800a7da:	f003 0303 	and.w	r3, r3, #3
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d006      	beq.n	800a7f0 <mem_malloc+0x198>
 800a7e2:	4b18      	ldr	r3, [pc, #96]	; (800a844 <mem_malloc+0x1ec>)
 800a7e4:	f240 32bb 	movw	r2, #955	; 0x3bb
 800a7e8:	491c      	ldr	r1, [pc, #112]	; (800a85c <mem_malloc+0x204>)
 800a7ea:	4818      	ldr	r0, [pc, #96]	; (800a84c <mem_malloc+0x1f4>)
 800a7ec:	f009 fb5e 	bl	8013eac <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	f003 0303 	and.w	r3, r3, #3
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d006      	beq.n	800a808 <mem_malloc+0x1b0>
 800a7fa:	4b12      	ldr	r3, [pc, #72]	; (800a844 <mem_malloc+0x1ec>)
 800a7fc:	f240 32bd 	movw	r2, #957	; 0x3bd
 800a800:	4917      	ldr	r1, [pc, #92]	; (800a860 <mem_malloc+0x208>)
 800a802:	4812      	ldr	r0, [pc, #72]	; (800a84c <mem_malloc+0x1f4>)
 800a804:	f009 fb52 	bl	8013eac <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800a808:	697b      	ldr	r3, [r7, #20]
 800a80a:	3308      	adds	r3, #8
 800a80c:	e011      	b.n	800a832 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 800a80e:	8bfb      	ldrh	r3, [r7, #30]
 800a810:	4618      	mov	r0, r3
 800a812:	f7ff fc33 	bl	800a07c <ptr_to_mem>
 800a816:	4603      	mov	r3, r0
 800a818:	881b      	ldrh	r3, [r3, #0]
 800a81a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800a81c:	8bfa      	ldrh	r2, [r7, #30]
 800a81e:	8bbb      	ldrh	r3, [r7, #28]
 800a820:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800a824:	429a      	cmp	r2, r3
 800a826:	f4ff af41 	bcc.w	800a6ac <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800a82a:	4804      	ldr	r0, [pc, #16]	; (800a83c <mem_malloc+0x1e4>)
 800a82c:	f009 faab 	bl	8013d86 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800a830:	2300      	movs	r3, #0
}
 800a832:	4618      	mov	r0, r3
 800a834:	3720      	adds	r7, #32
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}
 800a83a:	bf00      	nop
 800a83c:	200049c4 	.word	0x200049c4
 800a840:	200049c8 	.word	0x200049c8
 800a844:	08015228 	.word	0x08015228
 800a848:	080153ec 	.word	0x080153ec
 800a84c:	08015270 	.word	0x08015270
 800a850:	200049c0 	.word	0x200049c0
 800a854:	08015400 	.word	0x08015400
 800a858:	0801541c 	.word	0x0801541c
 800a85c:	0801544c 	.word	0x0801544c
 800a860:	0801547c 	.word	0x0801547c

0800a864 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800a864:	b480      	push	{r7}
 800a866:	b085      	sub	sp, #20
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	689b      	ldr	r3, [r3, #8]
 800a870:	2200      	movs	r2, #0
 800a872:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	685b      	ldr	r3, [r3, #4]
 800a878:	3303      	adds	r3, #3
 800a87a:	f023 0303 	bic.w	r3, r3, #3
 800a87e:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800a880:	2300      	movs	r3, #0
 800a882:	60fb      	str	r3, [r7, #12]
 800a884:	e011      	b.n	800a8aa <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	689b      	ldr	r3, [r3, #8]
 800a88a:	681a      	ldr	r2, [r3, #0]
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	689b      	ldr	r3, [r3, #8]
 800a894:	68ba      	ldr	r2, [r7, #8]
 800a896:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	881b      	ldrh	r3, [r3, #0]
 800a89c:	461a      	mov	r2, r3
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	4413      	add	r3, r2
 800a8a2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	3301      	adds	r3, #1
 800a8a8:	60fb      	str	r3, [r7, #12]
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	885b      	ldrh	r3, [r3, #2]
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	4293      	cmp	r3, r2
 800a8b4:	dbe7      	blt.n	800a886 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800a8b6:	bf00      	nop
 800a8b8:	bf00      	nop
 800a8ba:	3714      	adds	r7, #20
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c2:	4770      	bx	lr

0800a8c4 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b082      	sub	sp, #8
 800a8c8:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	80fb      	strh	r3, [r7, #6]
 800a8ce:	e009      	b.n	800a8e4 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800a8d0:	88fb      	ldrh	r3, [r7, #6]
 800a8d2:	4a08      	ldr	r2, [pc, #32]	; (800a8f4 <memp_init+0x30>)
 800a8d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a8d8:	4618      	mov	r0, r3
 800a8da:	f7ff ffc3 	bl	800a864 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800a8de:	88fb      	ldrh	r3, [r7, #6]
 800a8e0:	3301      	adds	r3, #1
 800a8e2:	80fb      	strh	r3, [r7, #6]
 800a8e4:	88fb      	ldrh	r3, [r7, #6]
 800a8e6:	2b0c      	cmp	r3, #12
 800a8e8:	d9f2      	bls.n	800a8d0 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800a8ea:	bf00      	nop
 800a8ec:	bf00      	nop
 800a8ee:	3708      	adds	r7, #8
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}
 800a8f4:	08017ca8 	.word	0x08017ca8

0800a8f8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b084      	sub	sp, #16
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800a900:	f009 fa6e 	bl	8013de0 <sys_arch_protect>
 800a904:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	689b      	ldr	r3, [r3, #8]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d015      	beq.n	800a940 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	689b      	ldr	r3, [r3, #8]
 800a918:	68ba      	ldr	r2, [r7, #8]
 800a91a:	6812      	ldr	r2, [r2, #0]
 800a91c:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	f003 0303 	and.w	r3, r3, #3
 800a924:	2b00      	cmp	r3, #0
 800a926:	d006      	beq.n	800a936 <do_memp_malloc_pool+0x3e>
 800a928:	4b09      	ldr	r3, [pc, #36]	; (800a950 <do_memp_malloc_pool+0x58>)
 800a92a:	f44f 728c 	mov.w	r2, #280	; 0x118
 800a92e:	4909      	ldr	r1, [pc, #36]	; (800a954 <do_memp_malloc_pool+0x5c>)
 800a930:	4809      	ldr	r0, [pc, #36]	; (800a958 <do_memp_malloc_pool+0x60>)
 800a932:	f009 fabb 	bl	8013eac <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800a936:	68f8      	ldr	r0, [r7, #12]
 800a938:	f009 fa60 	bl	8013dfc <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	e003      	b.n	800a948 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800a940:	68f8      	ldr	r0, [r7, #12]
 800a942:	f009 fa5b 	bl	8013dfc <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800a946:	2300      	movs	r3, #0
}
 800a948:	4618      	mov	r0, r3
 800a94a:	3710      	adds	r7, #16
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}
 800a950:	080154a0 	.word	0x080154a0
 800a954:	080154d0 	.word	0x080154d0
 800a958:	080154f4 	.word	0x080154f4

0800a95c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b084      	sub	sp, #16
 800a960:	af00      	add	r7, sp, #0
 800a962:	4603      	mov	r3, r0
 800a964:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800a966:	79fb      	ldrb	r3, [r7, #7]
 800a968:	2b0c      	cmp	r3, #12
 800a96a:	d908      	bls.n	800a97e <memp_malloc+0x22>
 800a96c:	4b0a      	ldr	r3, [pc, #40]	; (800a998 <memp_malloc+0x3c>)
 800a96e:	f240 1257 	movw	r2, #343	; 0x157
 800a972:	490a      	ldr	r1, [pc, #40]	; (800a99c <memp_malloc+0x40>)
 800a974:	480a      	ldr	r0, [pc, #40]	; (800a9a0 <memp_malloc+0x44>)
 800a976:	f009 fa99 	bl	8013eac <iprintf>
 800a97a:	2300      	movs	r3, #0
 800a97c:	e008      	b.n	800a990 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800a97e:	79fb      	ldrb	r3, [r7, #7]
 800a980:	4a08      	ldr	r2, [pc, #32]	; (800a9a4 <memp_malloc+0x48>)
 800a982:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a986:	4618      	mov	r0, r3
 800a988:	f7ff ffb6 	bl	800a8f8 <do_memp_malloc_pool>
 800a98c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800a98e:	68fb      	ldr	r3, [r7, #12]
}
 800a990:	4618      	mov	r0, r3
 800a992:	3710      	adds	r7, #16
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}
 800a998:	080154a0 	.word	0x080154a0
 800a99c:	08015530 	.word	0x08015530
 800a9a0:	080154f4 	.word	0x080154f4
 800a9a4:	08017ca8 	.word	0x08017ca8

0800a9a8 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b084      	sub	sp, #16
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
 800a9b0:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	f003 0303 	and.w	r3, r3, #3
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d006      	beq.n	800a9ca <do_memp_free_pool+0x22>
 800a9bc:	4b0d      	ldr	r3, [pc, #52]	; (800a9f4 <do_memp_free_pool+0x4c>)
 800a9be:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800a9c2:	490d      	ldr	r1, [pc, #52]	; (800a9f8 <do_memp_free_pool+0x50>)
 800a9c4:	480d      	ldr	r0, [pc, #52]	; (800a9fc <do_memp_free_pool+0x54>)
 800a9c6:	f009 fa71 	bl	8013eac <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800a9ce:	f009 fa07 	bl	8013de0 <sys_arch_protect>
 800a9d2:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	689b      	ldr	r3, [r3, #8]
 800a9d8:	681a      	ldr	r2, [r3, #0]
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	689b      	ldr	r3, [r3, #8]
 800a9e2:	68fa      	ldr	r2, [r7, #12]
 800a9e4:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800a9e6:	68b8      	ldr	r0, [r7, #8]
 800a9e8:	f009 fa08 	bl	8013dfc <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800a9ec:	bf00      	nop
 800a9ee:	3710      	adds	r7, #16
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	bd80      	pop	{r7, pc}
 800a9f4:	080154a0 	.word	0x080154a0
 800a9f8:	08015550 	.word	0x08015550
 800a9fc:	080154f4 	.word	0x080154f4

0800aa00 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b082      	sub	sp, #8
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	4603      	mov	r3, r0
 800aa08:	6039      	str	r1, [r7, #0]
 800aa0a:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800aa0c:	79fb      	ldrb	r3, [r7, #7]
 800aa0e:	2b0c      	cmp	r3, #12
 800aa10:	d907      	bls.n	800aa22 <memp_free+0x22>
 800aa12:	4b0c      	ldr	r3, [pc, #48]	; (800aa44 <memp_free+0x44>)
 800aa14:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800aa18:	490b      	ldr	r1, [pc, #44]	; (800aa48 <memp_free+0x48>)
 800aa1a:	480c      	ldr	r0, [pc, #48]	; (800aa4c <memp_free+0x4c>)
 800aa1c:	f009 fa46 	bl	8013eac <iprintf>
 800aa20:	e00c      	b.n	800aa3c <memp_free+0x3c>

  if (mem == NULL) {
 800aa22:	683b      	ldr	r3, [r7, #0]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d008      	beq.n	800aa3a <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800aa28:	79fb      	ldrb	r3, [r7, #7]
 800aa2a:	4a09      	ldr	r2, [pc, #36]	; (800aa50 <memp_free+0x50>)
 800aa2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa30:	6839      	ldr	r1, [r7, #0]
 800aa32:	4618      	mov	r0, r3
 800aa34:	f7ff ffb8 	bl	800a9a8 <do_memp_free_pool>
 800aa38:	e000      	b.n	800aa3c <memp_free+0x3c>
    return;
 800aa3a:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800aa3c:	3708      	adds	r7, #8
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	bd80      	pop	{r7, pc}
 800aa42:	bf00      	nop
 800aa44:	080154a0 	.word	0x080154a0
 800aa48:	08015570 	.word	0x08015570
 800aa4c:	080154f4 	.word	0x080154f4
 800aa50:	08017ca8 	.word	0x08017ca8

0800aa54 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800aa54:	b480      	push	{r7}
 800aa56:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800aa58:	bf00      	nop
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa60:	4770      	bx	lr
	...

0800aa64 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b086      	sub	sp, #24
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	60f8      	str	r0, [r7, #12]
 800aa6c:	60b9      	str	r1, [r7, #8]
 800aa6e:	607a      	str	r2, [r7, #4]
 800aa70:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d108      	bne.n	800aa8a <netif_add+0x26>
 800aa78:	4b57      	ldr	r3, [pc, #348]	; (800abd8 <netif_add+0x174>)
 800aa7a:	f240 1227 	movw	r2, #295	; 0x127
 800aa7e:	4957      	ldr	r1, [pc, #348]	; (800abdc <netif_add+0x178>)
 800aa80:	4857      	ldr	r0, [pc, #348]	; (800abe0 <netif_add+0x17c>)
 800aa82:	f009 fa13 	bl	8013eac <iprintf>
 800aa86:	2300      	movs	r3, #0
 800aa88:	e0a2      	b.n	800abd0 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800aa8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d108      	bne.n	800aaa2 <netif_add+0x3e>
 800aa90:	4b51      	ldr	r3, [pc, #324]	; (800abd8 <netif_add+0x174>)
 800aa92:	f44f 7294 	mov.w	r2, #296	; 0x128
 800aa96:	4953      	ldr	r1, [pc, #332]	; (800abe4 <netif_add+0x180>)
 800aa98:	4851      	ldr	r0, [pc, #324]	; (800abe0 <netif_add+0x17c>)
 800aa9a:	f009 fa07 	bl	8013eac <iprintf>
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	e096      	b.n	800abd0 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800aaa2:	68bb      	ldr	r3, [r7, #8]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d101      	bne.n	800aaac <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800aaa8:	4b4f      	ldr	r3, [pc, #316]	; (800abe8 <netif_add+0x184>)
 800aaaa:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d101      	bne.n	800aab6 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800aab2:	4b4d      	ldr	r3, [pc, #308]	; (800abe8 <netif_add+0x184>)
 800aab4:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d101      	bne.n	800aac0 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800aabc:	4b4a      	ldr	r3, [pc, #296]	; (800abe8 <netif_add+0x184>)
 800aabe:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	2200      	movs	r2, #0
 800aac4:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	2200      	movs	r2, #0
 800aaca:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	2200      	movs	r2, #0
 800aad0:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	4a45      	ldr	r2, [pc, #276]	; (800abec <netif_add+0x188>)
 800aad6:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	2200      	movs	r2, #0
 800aadc:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	2200      	movs	r2, #0
 800aae2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	2200      	movs	r2, #0
 800aaea:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	6a3a      	ldr	r2, [r7, #32]
 800aaf0:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800aaf2:	4b3f      	ldr	r3, [pc, #252]	; (800abf0 <netif_add+0x18c>)
 800aaf4:	781a      	ldrb	r2, [r3, #0]
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab00:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	687a      	ldr	r2, [r7, #4]
 800ab06:	68b9      	ldr	r1, [r7, #8]
 800ab08:	68f8      	ldr	r0, [r7, #12]
 800ab0a:	f000 f913 	bl	800ad34 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800ab0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab10:	68f8      	ldr	r0, [r7, #12]
 800ab12:	4798      	blx	r3
 800ab14:	4603      	mov	r3, r0
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d001      	beq.n	800ab1e <netif_add+0xba>
    return NULL;
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	e058      	b.n	800abd0 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ab24:	2bff      	cmp	r3, #255	; 0xff
 800ab26:	d103      	bne.n	800ab30 <netif_add+0xcc>
        netif->num = 0;
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 800ab30:	2300      	movs	r3, #0
 800ab32:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800ab34:	4b2f      	ldr	r3, [pc, #188]	; (800abf4 <netif_add+0x190>)
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	617b      	str	r3, [r7, #20]
 800ab3a:	e02b      	b.n	800ab94 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800ab3c:	697a      	ldr	r2, [r7, #20]
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	429a      	cmp	r2, r3
 800ab42:	d106      	bne.n	800ab52 <netif_add+0xee>
 800ab44:	4b24      	ldr	r3, [pc, #144]	; (800abd8 <netif_add+0x174>)
 800ab46:	f240 128b 	movw	r2, #395	; 0x18b
 800ab4a:	492b      	ldr	r1, [pc, #172]	; (800abf8 <netif_add+0x194>)
 800ab4c:	4824      	ldr	r0, [pc, #144]	; (800abe0 <netif_add+0x17c>)
 800ab4e:	f009 f9ad 	bl	8013eac <iprintf>
        num_netifs++;
 800ab52:	693b      	ldr	r3, [r7, #16]
 800ab54:	3301      	adds	r3, #1
 800ab56:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800ab58:	693b      	ldr	r3, [r7, #16]
 800ab5a:	2bff      	cmp	r3, #255	; 0xff
 800ab5c:	dd06      	ble.n	800ab6c <netif_add+0x108>
 800ab5e:	4b1e      	ldr	r3, [pc, #120]	; (800abd8 <netif_add+0x174>)
 800ab60:	f240 128d 	movw	r2, #397	; 0x18d
 800ab64:	4925      	ldr	r1, [pc, #148]	; (800abfc <netif_add+0x198>)
 800ab66:	481e      	ldr	r0, [pc, #120]	; (800abe0 <netif_add+0x17c>)
 800ab68:	f009 f9a0 	bl	8013eac <iprintf>
        if (netif2->num == netif->num) {
 800ab6c:	697b      	ldr	r3, [r7, #20]
 800ab6e:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ab78:	429a      	cmp	r2, r3
 800ab7a:	d108      	bne.n	800ab8e <netif_add+0x12a>
          netif->num++;
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800ab82:	3301      	adds	r3, #1
 800ab84:	b2da      	uxtb	r2, r3
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 800ab8c:	e005      	b.n	800ab9a <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800ab8e:	697b      	ldr	r3, [r7, #20]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	617b      	str	r3, [r7, #20]
 800ab94:	697b      	ldr	r3, [r7, #20]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d1d0      	bne.n	800ab3c <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800ab9a:	697b      	ldr	r3, [r7, #20]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d1be      	bne.n	800ab1e <netif_add+0xba>
  }
  if (netif->num == 254) {
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800aba6:	2bfe      	cmp	r3, #254	; 0xfe
 800aba8:	d103      	bne.n	800abb2 <netif_add+0x14e>
    netif_num = 0;
 800abaa:	4b11      	ldr	r3, [pc, #68]	; (800abf0 <netif_add+0x18c>)
 800abac:	2200      	movs	r2, #0
 800abae:	701a      	strb	r2, [r3, #0]
 800abb0:	e006      	b.n	800abc0 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800abb8:	3301      	adds	r3, #1
 800abba:	b2da      	uxtb	r2, r3
 800abbc:	4b0c      	ldr	r3, [pc, #48]	; (800abf0 <netif_add+0x18c>)
 800abbe:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800abc0:	4b0c      	ldr	r3, [pc, #48]	; (800abf4 <netif_add+0x190>)
 800abc2:	681a      	ldr	r2, [r3, #0]
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800abc8:	4a0a      	ldr	r2, [pc, #40]	; (800abf4 <netif_add+0x190>)
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800abce:	68fb      	ldr	r3, [r7, #12]
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	3718      	adds	r7, #24
 800abd4:	46bd      	mov	sp, r7
 800abd6:	bd80      	pop	{r7, pc}
 800abd8:	0801558c 	.word	0x0801558c
 800abdc:	08015620 	.word	0x08015620
 800abe0:	080155dc 	.word	0x080155dc
 800abe4:	0801563c 	.word	0x0801563c
 800abe8:	08017d1c 	.word	0x08017d1c
 800abec:	0800b00f 	.word	0x0800b00f
 800abf0:	20004a00 	.word	0x20004a00
 800abf4:	2000b8e0 	.word	0x2000b8e0
 800abf8:	08015660 	.word	0x08015660
 800abfc:	08015674 	.word	0x08015674

0800ac00 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800ac00:	b580      	push	{r7, lr}
 800ac02:	b082      	sub	sp, #8
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
 800ac08:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800ac0a:	6839      	ldr	r1, [r7, #0]
 800ac0c:	6878      	ldr	r0, [r7, #4]
 800ac0e:	f002 fb7d 	bl	800d30c <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800ac12:	6839      	ldr	r1, [r7, #0]
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f006 fc8d 	bl	8011534 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800ac1a:	bf00      	nop
 800ac1c:	3708      	adds	r7, #8
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bd80      	pop	{r7, pc}
	...

0800ac24 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b086      	sub	sp, #24
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	60f8      	str	r0, [r7, #12]
 800ac2c:	60b9      	str	r1, [r7, #8]
 800ac2e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d106      	bne.n	800ac44 <netif_do_set_ipaddr+0x20>
 800ac36:	4b1d      	ldr	r3, [pc, #116]	; (800acac <netif_do_set_ipaddr+0x88>)
 800ac38:	f240 12cb 	movw	r2, #459	; 0x1cb
 800ac3c:	491c      	ldr	r1, [pc, #112]	; (800acb0 <netif_do_set_ipaddr+0x8c>)
 800ac3e:	481d      	ldr	r0, [pc, #116]	; (800acb4 <netif_do_set_ipaddr+0x90>)
 800ac40:	f009 f934 	bl	8013eac <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d106      	bne.n	800ac58 <netif_do_set_ipaddr+0x34>
 800ac4a:	4b18      	ldr	r3, [pc, #96]	; (800acac <netif_do_set_ipaddr+0x88>)
 800ac4c:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800ac50:	4917      	ldr	r1, [pc, #92]	; (800acb0 <netif_do_set_ipaddr+0x8c>)
 800ac52:	4818      	ldr	r0, [pc, #96]	; (800acb4 <netif_do_set_ipaddr+0x90>)
 800ac54:	f009 f92a 	bl	8013eac <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	681a      	ldr	r2, [r3, #0]
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	3304      	adds	r3, #4
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	429a      	cmp	r2, r3
 800ac64:	d01c      	beq.n	800aca0 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800ac66:	68bb      	ldr	r3, [r7, #8]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	3304      	adds	r3, #4
 800ac70:	681a      	ldr	r2, [r3, #0]
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800ac76:	f107 0314 	add.w	r3, r7, #20
 800ac7a:	4619      	mov	r1, r3
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	f7ff ffbf 	bl	800ac00 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800ac82:	68bb      	ldr	r3, [r7, #8]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d002      	beq.n	800ac8e <netif_do_set_ipaddr+0x6a>
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	e000      	b.n	800ac90 <netif_do_set_ipaddr+0x6c>
 800ac8e:	2300      	movs	r3, #0
 800ac90:	68fa      	ldr	r2, [r7, #12]
 800ac92:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800ac94:	2101      	movs	r1, #1
 800ac96:	68f8      	ldr	r0, [r7, #12]
 800ac98:	f000 f8d2 	bl	800ae40 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800ac9c:	2301      	movs	r3, #1
 800ac9e:	e000      	b.n	800aca2 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800aca0:	2300      	movs	r3, #0
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	3718      	adds	r7, #24
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}
 800acaa:	bf00      	nop
 800acac:	0801558c 	.word	0x0801558c
 800acb0:	080156a4 	.word	0x080156a4
 800acb4:	080155dc 	.word	0x080155dc

0800acb8 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800acb8:	b480      	push	{r7}
 800acba:	b085      	sub	sp, #20
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	60f8      	str	r0, [r7, #12]
 800acc0:	60b9      	str	r1, [r7, #8]
 800acc2:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800acc4:	68bb      	ldr	r3, [r7, #8]
 800acc6:	681a      	ldr	r2, [r3, #0]
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	3308      	adds	r3, #8
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	429a      	cmp	r2, r3
 800acd0:	d00a      	beq.n	800ace8 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800acd2:	68bb      	ldr	r3, [r7, #8]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d002      	beq.n	800acde <netif_do_set_netmask+0x26>
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	e000      	b.n	800ace0 <netif_do_set_netmask+0x28>
 800acde:	2300      	movs	r3, #0
 800ace0:	68fa      	ldr	r2, [r7, #12]
 800ace2:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800ace4:	2301      	movs	r3, #1
 800ace6:	e000      	b.n	800acea <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800ace8:	2300      	movs	r3, #0
}
 800acea:	4618      	mov	r0, r3
 800acec:	3714      	adds	r7, #20
 800acee:	46bd      	mov	sp, r7
 800acf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf4:	4770      	bx	lr

0800acf6 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800acf6:	b480      	push	{r7}
 800acf8:	b085      	sub	sp, #20
 800acfa:	af00      	add	r7, sp, #0
 800acfc:	60f8      	str	r0, [r7, #12]
 800acfe:	60b9      	str	r1, [r7, #8]
 800ad00:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800ad02:	68bb      	ldr	r3, [r7, #8]
 800ad04:	681a      	ldr	r2, [r3, #0]
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	330c      	adds	r3, #12
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	429a      	cmp	r2, r3
 800ad0e:	d00a      	beq.n	800ad26 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800ad10:	68bb      	ldr	r3, [r7, #8]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d002      	beq.n	800ad1c <netif_do_set_gw+0x26>
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	e000      	b.n	800ad1e <netif_do_set_gw+0x28>
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	68fa      	ldr	r2, [r7, #12]
 800ad20:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800ad22:	2301      	movs	r3, #1
 800ad24:	e000      	b.n	800ad28 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800ad26:	2300      	movs	r3, #0
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	3714      	adds	r7, #20
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad32:	4770      	bx	lr

0800ad34 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b088      	sub	sp, #32
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	60f8      	str	r0, [r7, #12]
 800ad3c:	60b9      	str	r1, [r7, #8]
 800ad3e:	607a      	str	r2, [r7, #4]
 800ad40:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800ad42:	2300      	movs	r3, #0
 800ad44:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800ad46:	2300      	movs	r3, #0
 800ad48:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800ad4a:	68bb      	ldr	r3, [r7, #8]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d101      	bne.n	800ad54 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800ad50:	4b1c      	ldr	r3, [pc, #112]	; (800adc4 <netif_set_addr+0x90>)
 800ad52:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d101      	bne.n	800ad5e <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800ad5a:	4b1a      	ldr	r3, [pc, #104]	; (800adc4 <netif_set_addr+0x90>)
 800ad5c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800ad5e:	683b      	ldr	r3, [r7, #0]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d101      	bne.n	800ad68 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800ad64:	4b17      	ldr	r3, [pc, #92]	; (800adc4 <netif_set_addr+0x90>)
 800ad66:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d003      	beq.n	800ad76 <netif_set_addr+0x42>
 800ad6e:	68bb      	ldr	r3, [r7, #8]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d101      	bne.n	800ad7a <netif_set_addr+0x46>
 800ad76:	2301      	movs	r3, #1
 800ad78:	e000      	b.n	800ad7c <netif_set_addr+0x48>
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	617b      	str	r3, [r7, #20]
  if (remove) {
 800ad7e:	697b      	ldr	r3, [r7, #20]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d006      	beq.n	800ad92 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800ad84:	f107 0310 	add.w	r3, r7, #16
 800ad88:	461a      	mov	r2, r3
 800ad8a:	68b9      	ldr	r1, [r7, #8]
 800ad8c:	68f8      	ldr	r0, [r7, #12]
 800ad8e:	f7ff ff49 	bl	800ac24 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800ad92:	69fa      	ldr	r2, [r7, #28]
 800ad94:	6879      	ldr	r1, [r7, #4]
 800ad96:	68f8      	ldr	r0, [r7, #12]
 800ad98:	f7ff ff8e 	bl	800acb8 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800ad9c:	69ba      	ldr	r2, [r7, #24]
 800ad9e:	6839      	ldr	r1, [r7, #0]
 800ada0:	68f8      	ldr	r0, [r7, #12]
 800ada2:	f7ff ffa8 	bl	800acf6 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800ada6:	697b      	ldr	r3, [r7, #20]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d106      	bne.n	800adba <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800adac:	f107 0310 	add.w	r3, r7, #16
 800adb0:	461a      	mov	r2, r3
 800adb2:	68b9      	ldr	r1, [r7, #8]
 800adb4:	68f8      	ldr	r0, [r7, #12]
 800adb6:	f7ff ff35 	bl	800ac24 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800adba:	bf00      	nop
 800adbc:	3720      	adds	r7, #32
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}
 800adc2:	bf00      	nop
 800adc4:	08017d1c 	.word	0x08017d1c

0800adc8 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800adc8:	b480      	push	{r7}
 800adca:	b083      	sub	sp, #12
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800add0:	4a04      	ldr	r2, [pc, #16]	; (800ade4 <netif_set_default+0x1c>)
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800add6:	bf00      	nop
 800add8:	370c      	adds	r7, #12
 800adda:	46bd      	mov	sp, r7
 800addc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade0:	4770      	bx	lr
 800ade2:	bf00      	nop
 800ade4:	2000b8e4 	.word	0x2000b8e4

0800ade8 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b082      	sub	sp, #8
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d107      	bne.n	800ae06 <netif_set_up+0x1e>
 800adf6:	4b0f      	ldr	r3, [pc, #60]	; (800ae34 <netif_set_up+0x4c>)
 800adf8:	f44f 7254 	mov.w	r2, #848	; 0x350
 800adfc:	490e      	ldr	r1, [pc, #56]	; (800ae38 <netif_set_up+0x50>)
 800adfe:	480f      	ldr	r0, [pc, #60]	; (800ae3c <netif_set_up+0x54>)
 800ae00:	f009 f854 	bl	8013eac <iprintf>
 800ae04:	e013      	b.n	800ae2e <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ae0c:	f003 0301 	and.w	r3, r3, #1
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d10c      	bne.n	800ae2e <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ae1a:	f043 0301 	orr.w	r3, r3, #1
 800ae1e:	b2da      	uxtb	r2, r3
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800ae26:	2103      	movs	r1, #3
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f000 f809 	bl	800ae40 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800ae2e:	3708      	adds	r7, #8
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}
 800ae34:	0801558c 	.word	0x0801558c
 800ae38:	08015714 	.word	0x08015714
 800ae3c:	080155dc 	.word	0x080155dc

0800ae40 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b082      	sub	sp, #8
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
 800ae48:	460b      	mov	r3, r1
 800ae4a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d106      	bne.n	800ae60 <netif_issue_reports+0x20>
 800ae52:	4b18      	ldr	r3, [pc, #96]	; (800aeb4 <netif_issue_reports+0x74>)
 800ae54:	f240 326d 	movw	r2, #877	; 0x36d
 800ae58:	4917      	ldr	r1, [pc, #92]	; (800aeb8 <netif_issue_reports+0x78>)
 800ae5a:	4818      	ldr	r0, [pc, #96]	; (800aebc <netif_issue_reports+0x7c>)
 800ae5c:	f009 f826 	bl	8013eac <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ae66:	f003 0304 	and.w	r3, r3, #4
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d01e      	beq.n	800aeac <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ae74:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d017      	beq.n	800aeac <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800ae7c:	78fb      	ldrb	r3, [r7, #3]
 800ae7e:	f003 0301 	and.w	r3, r3, #1
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d013      	beq.n	800aeae <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	3304      	adds	r3, #4
 800ae8a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d00e      	beq.n	800aeae <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ae96:	f003 0308 	and.w	r3, r3, #8
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d007      	beq.n	800aeae <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	3304      	adds	r3, #4
 800aea2:	4619      	mov	r1, r3
 800aea4:	6878      	ldr	r0, [r7, #4]
 800aea6:	f007 faaf 	bl	8012408 <etharp_request>
 800aeaa:	e000      	b.n	800aeae <netif_issue_reports+0x6e>
    return;
 800aeac:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800aeae:	3708      	adds	r7, #8
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	bd80      	pop	{r7, pc}
 800aeb4:	0801558c 	.word	0x0801558c
 800aeb8:	08015730 	.word	0x08015730
 800aebc:	080155dc 	.word	0x080155dc

0800aec0 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b082      	sub	sp, #8
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d107      	bne.n	800aede <netif_set_down+0x1e>
 800aece:	4b12      	ldr	r3, [pc, #72]	; (800af18 <netif_set_down+0x58>)
 800aed0:	f240 329b 	movw	r2, #923	; 0x39b
 800aed4:	4911      	ldr	r1, [pc, #68]	; (800af1c <netif_set_down+0x5c>)
 800aed6:	4812      	ldr	r0, [pc, #72]	; (800af20 <netif_set_down+0x60>)
 800aed8:	f008 ffe8 	bl	8013eac <iprintf>
 800aedc:	e019      	b.n	800af12 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800aee4:	f003 0301 	and.w	r3, r3, #1
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d012      	beq.n	800af12 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800aef2:	f023 0301 	bic.w	r3, r3, #1
 800aef6:	b2da      	uxtb	r2, r3
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800af04:	f003 0308 	and.w	r3, r3, #8
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d002      	beq.n	800af12 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800af0c:	6878      	ldr	r0, [r7, #4]
 800af0e:	f006 fe39 	bl	8011b84 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800af12:	3708      	adds	r7, #8
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}
 800af18:	0801558c 	.word	0x0801558c
 800af1c:	08015754 	.word	0x08015754
 800af20:	080155dc 	.word	0x080155dc

0800af24 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b082      	sub	sp, #8
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d107      	bne.n	800af42 <netif_set_link_up+0x1e>
 800af32:	4b13      	ldr	r3, [pc, #76]	; (800af80 <netif_set_link_up+0x5c>)
 800af34:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800af38:	4912      	ldr	r1, [pc, #72]	; (800af84 <netif_set_link_up+0x60>)
 800af3a:	4813      	ldr	r0, [pc, #76]	; (800af88 <netif_set_link_up+0x64>)
 800af3c:	f008 ffb6 	bl	8013eac <iprintf>
 800af40:	e01b      	b.n	800af7a <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800af48:	f003 0304 	and.w	r3, r3, #4
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d114      	bne.n	800af7a <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800af56:	f043 0304 	orr.w	r3, r3, #4
 800af5a:	b2da      	uxtb	r2, r3
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800af62:	2103      	movs	r1, #3
 800af64:	6878      	ldr	r0, [r7, #4]
 800af66:	f7ff ff6b 	bl	800ae40 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	69db      	ldr	r3, [r3, #28]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d003      	beq.n	800af7a <netif_set_link_up+0x56>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	69db      	ldr	r3, [r3, #28]
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800af7a:	3708      	adds	r7, #8
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bd80      	pop	{r7, pc}
 800af80:	0801558c 	.word	0x0801558c
 800af84:	08015774 	.word	0x08015774
 800af88:	080155dc 	.word	0x080155dc

0800af8c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b082      	sub	sp, #8
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d107      	bne.n	800afaa <netif_set_link_down+0x1e>
 800af9a:	4b11      	ldr	r3, [pc, #68]	; (800afe0 <netif_set_link_down+0x54>)
 800af9c:	f240 4206 	movw	r2, #1030	; 0x406
 800afa0:	4910      	ldr	r1, [pc, #64]	; (800afe4 <netif_set_link_down+0x58>)
 800afa2:	4811      	ldr	r0, [pc, #68]	; (800afe8 <netif_set_link_down+0x5c>)
 800afa4:	f008 ff82 	bl	8013eac <iprintf>
 800afa8:	e017      	b.n	800afda <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800afb0:	f003 0304 	and.w	r3, r3, #4
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d010      	beq.n	800afda <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800afbe:	f023 0304 	bic.w	r3, r3, #4
 800afc2:	b2da      	uxtb	r2, r3
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	69db      	ldr	r3, [r3, #28]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d003      	beq.n	800afda <netif_set_link_down+0x4e>
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	69db      	ldr	r3, [r3, #28]
 800afd6:	6878      	ldr	r0, [r7, #4]
 800afd8:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800afda:	3708      	adds	r7, #8
 800afdc:	46bd      	mov	sp, r7
 800afde:	bd80      	pop	{r7, pc}
 800afe0:	0801558c 	.word	0x0801558c
 800afe4:	08015798 	.word	0x08015798
 800afe8:	080155dc 	.word	0x080155dc

0800afec <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800afec:	b480      	push	{r7}
 800afee:	b083      	sub	sp, #12
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	6078      	str	r0, [r7, #4]
 800aff4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d002      	beq.n	800b002 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	683a      	ldr	r2, [r7, #0]
 800b000:	61da      	str	r2, [r3, #28]
  }
}
 800b002:	bf00      	nop
 800b004:	370c      	adds	r7, #12
 800b006:	46bd      	mov	sp, r7
 800b008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b00c:	4770      	bx	lr

0800b00e <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800b00e:	b480      	push	{r7}
 800b010:	b085      	sub	sp, #20
 800b012:	af00      	add	r7, sp, #0
 800b014:	60f8      	str	r0, [r7, #12]
 800b016:	60b9      	str	r1, [r7, #8]
 800b018:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800b01a:	f06f 030b 	mvn.w	r3, #11
}
 800b01e:	4618      	mov	r0, r3
 800b020:	3714      	adds	r7, #20
 800b022:	46bd      	mov	sp, r7
 800b024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b028:	4770      	bx	lr
	...

0800b02c <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800b02c:	b480      	push	{r7}
 800b02e:	b085      	sub	sp, #20
 800b030:	af00      	add	r7, sp, #0
 800b032:	4603      	mov	r3, r0
 800b034:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800b036:	79fb      	ldrb	r3, [r7, #7]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d013      	beq.n	800b064 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800b03c:	4b0d      	ldr	r3, [pc, #52]	; (800b074 <netif_get_by_index+0x48>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	60fb      	str	r3, [r7, #12]
 800b042:	e00c      	b.n	800b05e <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b04a:	3301      	adds	r3, #1
 800b04c:	b2db      	uxtb	r3, r3
 800b04e:	79fa      	ldrb	r2, [r7, #7]
 800b050:	429a      	cmp	r2, r3
 800b052:	d101      	bne.n	800b058 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	e006      	b.n	800b066 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	60fb      	str	r3, [r7, #12]
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d1ef      	bne.n	800b044 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800b064:	2300      	movs	r3, #0
}
 800b066:	4618      	mov	r0, r3
 800b068:	3714      	adds	r7, #20
 800b06a:	46bd      	mov	sp, r7
 800b06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b070:	4770      	bx	lr
 800b072:	bf00      	nop
 800b074:	2000b8e0 	.word	0x2000b8e0

0800b078 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b082      	sub	sp, #8
 800b07c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800b07e:	f008 feaf 	bl	8013de0 <sys_arch_protect>
 800b082:	6038      	str	r0, [r7, #0]
 800b084:	4b0d      	ldr	r3, [pc, #52]	; (800b0bc <pbuf_free_ooseq+0x44>)
 800b086:	2200      	movs	r2, #0
 800b088:	701a      	strb	r2, [r3, #0]
 800b08a:	6838      	ldr	r0, [r7, #0]
 800b08c:	f008 feb6 	bl	8013dfc <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800b090:	4b0b      	ldr	r3, [pc, #44]	; (800b0c0 <pbuf_free_ooseq+0x48>)
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	607b      	str	r3, [r7, #4]
 800b096:	e00a      	b.n	800b0ae <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d003      	beq.n	800b0a8 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800b0a0:	6878      	ldr	r0, [r7, #4]
 800b0a2:	f002 f971 	bl	800d388 <tcp_free_ooseq>
      return;
 800b0a6:	e005      	b.n	800b0b4 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	68db      	ldr	r3, [r3, #12]
 800b0ac:	607b      	str	r3, [r7, #4]
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d1f1      	bne.n	800b098 <pbuf_free_ooseq+0x20>
    }
  }
}
 800b0b4:	3708      	adds	r7, #8
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	bd80      	pop	{r7, pc}
 800b0ba:	bf00      	nop
 800b0bc:	2000b8e8 	.word	0x2000b8e8
 800b0c0:	2000b8f0 	.word	0x2000b8f0

0800b0c4 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b082      	sub	sp, #8
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800b0cc:	f7ff ffd4 	bl	800b078 <pbuf_free_ooseq>
}
 800b0d0:	bf00      	nop
 800b0d2:	3708      	adds	r7, #8
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	bd80      	pop	{r7, pc}

0800b0d8 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b082      	sub	sp, #8
 800b0dc:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800b0de:	f008 fe7f 	bl	8013de0 <sys_arch_protect>
 800b0e2:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800b0e4:	4b0f      	ldr	r3, [pc, #60]	; (800b124 <pbuf_pool_is_empty+0x4c>)
 800b0e6:	781b      	ldrb	r3, [r3, #0]
 800b0e8:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800b0ea:	4b0e      	ldr	r3, [pc, #56]	; (800b124 <pbuf_pool_is_empty+0x4c>)
 800b0ec:	2201      	movs	r2, #1
 800b0ee:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f008 fe83 	bl	8013dfc <sys_arch_unprotect>

  if (!queued) {
 800b0f6:	78fb      	ldrb	r3, [r7, #3]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d10f      	bne.n	800b11c <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800b0fc:	2100      	movs	r1, #0
 800b0fe:	480a      	ldr	r0, [pc, #40]	; (800b128 <pbuf_pool_is_empty+0x50>)
 800b100:	f7fe feec 	bl	8009edc <tcpip_try_callback>
 800b104:	4603      	mov	r3, r0
 800b106:	2b00      	cmp	r3, #0
 800b108:	d008      	beq.n	800b11c <pbuf_pool_is_empty+0x44>
 800b10a:	f008 fe69 	bl	8013de0 <sys_arch_protect>
 800b10e:	6078      	str	r0, [r7, #4]
 800b110:	4b04      	ldr	r3, [pc, #16]	; (800b124 <pbuf_pool_is_empty+0x4c>)
 800b112:	2200      	movs	r2, #0
 800b114:	701a      	strb	r2, [r3, #0]
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f008 fe70 	bl	8013dfc <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800b11c:	bf00      	nop
 800b11e:	3708      	adds	r7, #8
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}
 800b124:	2000b8e8 	.word	0x2000b8e8
 800b128:	0800b0c5 	.word	0x0800b0c5

0800b12c <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800b12c:	b480      	push	{r7}
 800b12e:	b085      	sub	sp, #20
 800b130:	af00      	add	r7, sp, #0
 800b132:	60f8      	str	r0, [r7, #12]
 800b134:	60b9      	str	r1, [r7, #8]
 800b136:	4611      	mov	r1, r2
 800b138:	461a      	mov	r2, r3
 800b13a:	460b      	mov	r3, r1
 800b13c:	80fb      	strh	r3, [r7, #6]
 800b13e:	4613      	mov	r3, r2
 800b140:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	2200      	movs	r2, #0
 800b146:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	68ba      	ldr	r2, [r7, #8]
 800b14c:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	88fa      	ldrh	r2, [r7, #6]
 800b152:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	88ba      	ldrh	r2, [r7, #4]
 800b158:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800b15a:	8b3b      	ldrh	r3, [r7, #24]
 800b15c:	b2da      	uxtb	r2, r3
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	7f3a      	ldrb	r2, [r7, #28]
 800b166:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	2201      	movs	r2, #1
 800b16c:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	2200      	movs	r2, #0
 800b172:	73da      	strb	r2, [r3, #15]
}
 800b174:	bf00      	nop
 800b176:	3714      	adds	r7, #20
 800b178:	46bd      	mov	sp, r7
 800b17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17e:	4770      	bx	lr

0800b180 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b08c      	sub	sp, #48	; 0x30
 800b184:	af02      	add	r7, sp, #8
 800b186:	4603      	mov	r3, r0
 800b188:	71fb      	strb	r3, [r7, #7]
 800b18a:	460b      	mov	r3, r1
 800b18c:	80bb      	strh	r3, [r7, #4]
 800b18e:	4613      	mov	r3, r2
 800b190:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800b192:	79fb      	ldrb	r3, [r7, #7]
 800b194:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800b196:	887b      	ldrh	r3, [r7, #2]
 800b198:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800b19c:	d07f      	beq.n	800b29e <pbuf_alloc+0x11e>
 800b19e:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800b1a2:	f300 80c8 	bgt.w	800b336 <pbuf_alloc+0x1b6>
 800b1a6:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800b1aa:	d010      	beq.n	800b1ce <pbuf_alloc+0x4e>
 800b1ac:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800b1b0:	f300 80c1 	bgt.w	800b336 <pbuf_alloc+0x1b6>
 800b1b4:	2b01      	cmp	r3, #1
 800b1b6:	d002      	beq.n	800b1be <pbuf_alloc+0x3e>
 800b1b8:	2b41      	cmp	r3, #65	; 0x41
 800b1ba:	f040 80bc 	bne.w	800b336 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800b1be:	887a      	ldrh	r2, [r7, #2]
 800b1c0:	88bb      	ldrh	r3, [r7, #4]
 800b1c2:	4619      	mov	r1, r3
 800b1c4:	2000      	movs	r0, #0
 800b1c6:	f000 f8d1 	bl	800b36c <pbuf_alloc_reference>
 800b1ca:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800b1cc:	e0bd      	b.n	800b34a <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800b1d2:	2300      	movs	r3, #0
 800b1d4:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800b1d6:	88bb      	ldrh	r3, [r7, #4]
 800b1d8:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800b1da:	200c      	movs	r0, #12
 800b1dc:	f7ff fbbe 	bl	800a95c <memp_malloc>
 800b1e0:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800b1e2:	693b      	ldr	r3, [r7, #16]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d109      	bne.n	800b1fc <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800b1e8:	f7ff ff76 	bl	800b0d8 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800b1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d002      	beq.n	800b1f8 <pbuf_alloc+0x78>
            pbuf_free(p);
 800b1f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b1f4:	f000 faa8 	bl	800b748 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	e0a7      	b.n	800b34c <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800b1fc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b1fe:	3303      	adds	r3, #3
 800b200:	b29b      	uxth	r3, r3
 800b202:	f023 0303 	bic.w	r3, r3, #3
 800b206:	b29b      	uxth	r3, r3
 800b208:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 800b20c:	b29b      	uxth	r3, r3
 800b20e:	8b7a      	ldrh	r2, [r7, #26]
 800b210:	4293      	cmp	r3, r2
 800b212:	bf28      	it	cs
 800b214:	4613      	movcs	r3, r2
 800b216:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800b218:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b21a:	3310      	adds	r3, #16
 800b21c:	693a      	ldr	r2, [r7, #16]
 800b21e:	4413      	add	r3, r2
 800b220:	3303      	adds	r3, #3
 800b222:	f023 0303 	bic.w	r3, r3, #3
 800b226:	4618      	mov	r0, r3
 800b228:	89f9      	ldrh	r1, [r7, #14]
 800b22a:	8b7a      	ldrh	r2, [r7, #26]
 800b22c:	2300      	movs	r3, #0
 800b22e:	9301      	str	r3, [sp, #4]
 800b230:	887b      	ldrh	r3, [r7, #2]
 800b232:	9300      	str	r3, [sp, #0]
 800b234:	460b      	mov	r3, r1
 800b236:	4601      	mov	r1, r0
 800b238:	6938      	ldr	r0, [r7, #16]
 800b23a:	f7ff ff77 	bl	800b12c <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800b23e:	693b      	ldr	r3, [r7, #16]
 800b240:	685b      	ldr	r3, [r3, #4]
 800b242:	f003 0303 	and.w	r3, r3, #3
 800b246:	2b00      	cmp	r3, #0
 800b248:	d006      	beq.n	800b258 <pbuf_alloc+0xd8>
 800b24a:	4b42      	ldr	r3, [pc, #264]	; (800b354 <pbuf_alloc+0x1d4>)
 800b24c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b250:	4941      	ldr	r1, [pc, #260]	; (800b358 <pbuf_alloc+0x1d8>)
 800b252:	4842      	ldr	r0, [pc, #264]	; (800b35c <pbuf_alloc+0x1dc>)
 800b254:	f008 fe2a 	bl	8013eac <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800b258:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b25a:	3303      	adds	r3, #3
 800b25c:	f023 0303 	bic.w	r3, r3, #3
 800b260:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800b264:	d106      	bne.n	800b274 <pbuf_alloc+0xf4>
 800b266:	4b3b      	ldr	r3, [pc, #236]	; (800b354 <pbuf_alloc+0x1d4>)
 800b268:	f44f 7281 	mov.w	r2, #258	; 0x102
 800b26c:	493c      	ldr	r1, [pc, #240]	; (800b360 <pbuf_alloc+0x1e0>)
 800b26e:	483b      	ldr	r0, [pc, #236]	; (800b35c <pbuf_alloc+0x1dc>)
 800b270:	f008 fe1c 	bl	8013eac <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800b274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b276:	2b00      	cmp	r3, #0
 800b278:	d102      	bne.n	800b280 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800b27a:	693b      	ldr	r3, [r7, #16]
 800b27c:	627b      	str	r3, [r7, #36]	; 0x24
 800b27e:	e002      	b.n	800b286 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800b280:	69fb      	ldr	r3, [r7, #28]
 800b282:	693a      	ldr	r2, [r7, #16]
 800b284:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800b286:	693b      	ldr	r3, [r7, #16]
 800b288:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800b28a:	8b7a      	ldrh	r2, [r7, #26]
 800b28c:	89fb      	ldrh	r3, [r7, #14]
 800b28e:	1ad3      	subs	r3, r2, r3
 800b290:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800b292:	2300      	movs	r3, #0
 800b294:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800b296:	8b7b      	ldrh	r3, [r7, #26]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d19e      	bne.n	800b1da <pbuf_alloc+0x5a>
      break;
 800b29c:	e055      	b.n	800b34a <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800b29e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b2a0:	3303      	adds	r3, #3
 800b2a2:	b29b      	uxth	r3, r3
 800b2a4:	f023 0303 	bic.w	r3, r3, #3
 800b2a8:	b29a      	uxth	r2, r3
 800b2aa:	88bb      	ldrh	r3, [r7, #4]
 800b2ac:	3303      	adds	r3, #3
 800b2ae:	b29b      	uxth	r3, r3
 800b2b0:	f023 0303 	bic.w	r3, r3, #3
 800b2b4:	b29b      	uxth	r3, r3
 800b2b6:	4413      	add	r3, r2
 800b2b8:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800b2ba:	8b3b      	ldrh	r3, [r7, #24]
 800b2bc:	3310      	adds	r3, #16
 800b2be:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800b2c0:	8b3a      	ldrh	r2, [r7, #24]
 800b2c2:	88bb      	ldrh	r3, [r7, #4]
 800b2c4:	3303      	adds	r3, #3
 800b2c6:	f023 0303 	bic.w	r3, r3, #3
 800b2ca:	429a      	cmp	r2, r3
 800b2cc:	d306      	bcc.n	800b2dc <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800b2ce:	8afa      	ldrh	r2, [r7, #22]
 800b2d0:	88bb      	ldrh	r3, [r7, #4]
 800b2d2:	3303      	adds	r3, #3
 800b2d4:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800b2d8:	429a      	cmp	r2, r3
 800b2da:	d201      	bcs.n	800b2e0 <pbuf_alloc+0x160>
        return NULL;
 800b2dc:	2300      	movs	r3, #0
 800b2de:	e035      	b.n	800b34c <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800b2e0:	8afb      	ldrh	r3, [r7, #22]
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	f7ff f9b8 	bl	800a658 <mem_malloc>
 800b2e8:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800b2ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d101      	bne.n	800b2f4 <pbuf_alloc+0x174>
        return NULL;
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	e02b      	b.n	800b34c <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800b2f4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b2f6:	3310      	adds	r3, #16
 800b2f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b2fa:	4413      	add	r3, r2
 800b2fc:	3303      	adds	r3, #3
 800b2fe:	f023 0303 	bic.w	r3, r3, #3
 800b302:	4618      	mov	r0, r3
 800b304:	88b9      	ldrh	r1, [r7, #4]
 800b306:	88ba      	ldrh	r2, [r7, #4]
 800b308:	2300      	movs	r3, #0
 800b30a:	9301      	str	r3, [sp, #4]
 800b30c:	887b      	ldrh	r3, [r7, #2]
 800b30e:	9300      	str	r3, [sp, #0]
 800b310:	460b      	mov	r3, r1
 800b312:	4601      	mov	r1, r0
 800b314:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b316:	f7ff ff09 	bl	800b12c <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800b31a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b31c:	685b      	ldr	r3, [r3, #4]
 800b31e:	f003 0303 	and.w	r3, r3, #3
 800b322:	2b00      	cmp	r3, #0
 800b324:	d010      	beq.n	800b348 <pbuf_alloc+0x1c8>
 800b326:	4b0b      	ldr	r3, [pc, #44]	; (800b354 <pbuf_alloc+0x1d4>)
 800b328:	f44f 7291 	mov.w	r2, #290	; 0x122
 800b32c:	490d      	ldr	r1, [pc, #52]	; (800b364 <pbuf_alloc+0x1e4>)
 800b32e:	480b      	ldr	r0, [pc, #44]	; (800b35c <pbuf_alloc+0x1dc>)
 800b330:	f008 fdbc 	bl	8013eac <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800b334:	e008      	b.n	800b348 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800b336:	4b07      	ldr	r3, [pc, #28]	; (800b354 <pbuf_alloc+0x1d4>)
 800b338:	f240 1227 	movw	r2, #295	; 0x127
 800b33c:	490a      	ldr	r1, [pc, #40]	; (800b368 <pbuf_alloc+0x1e8>)
 800b33e:	4807      	ldr	r0, [pc, #28]	; (800b35c <pbuf_alloc+0x1dc>)
 800b340:	f008 fdb4 	bl	8013eac <iprintf>
      return NULL;
 800b344:	2300      	movs	r3, #0
 800b346:	e001      	b.n	800b34c <pbuf_alloc+0x1cc>
      break;
 800b348:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800b34a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b34c:	4618      	mov	r0, r3
 800b34e:	3728      	adds	r7, #40	; 0x28
 800b350:	46bd      	mov	sp, r7
 800b352:	bd80      	pop	{r7, pc}
 800b354:	080157bc 	.word	0x080157bc
 800b358:	080157ec 	.word	0x080157ec
 800b35c:	0801581c 	.word	0x0801581c
 800b360:	08015844 	.word	0x08015844
 800b364:	08015878 	.word	0x08015878
 800b368:	080158a4 	.word	0x080158a4

0800b36c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b086      	sub	sp, #24
 800b370:	af02      	add	r7, sp, #8
 800b372:	6078      	str	r0, [r7, #4]
 800b374:	460b      	mov	r3, r1
 800b376:	807b      	strh	r3, [r7, #2]
 800b378:	4613      	mov	r3, r2
 800b37a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800b37c:	883b      	ldrh	r3, [r7, #0]
 800b37e:	2b41      	cmp	r3, #65	; 0x41
 800b380:	d009      	beq.n	800b396 <pbuf_alloc_reference+0x2a>
 800b382:	883b      	ldrh	r3, [r7, #0]
 800b384:	2b01      	cmp	r3, #1
 800b386:	d006      	beq.n	800b396 <pbuf_alloc_reference+0x2a>
 800b388:	4b0f      	ldr	r3, [pc, #60]	; (800b3c8 <pbuf_alloc_reference+0x5c>)
 800b38a:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800b38e:	490f      	ldr	r1, [pc, #60]	; (800b3cc <pbuf_alloc_reference+0x60>)
 800b390:	480f      	ldr	r0, [pc, #60]	; (800b3d0 <pbuf_alloc_reference+0x64>)
 800b392:	f008 fd8b 	bl	8013eac <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800b396:	200b      	movs	r0, #11
 800b398:	f7ff fae0 	bl	800a95c <memp_malloc>
 800b39c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d101      	bne.n	800b3a8 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	e00b      	b.n	800b3c0 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800b3a8:	8879      	ldrh	r1, [r7, #2]
 800b3aa:	887a      	ldrh	r2, [r7, #2]
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	9301      	str	r3, [sp, #4]
 800b3b0:	883b      	ldrh	r3, [r7, #0]
 800b3b2:	9300      	str	r3, [sp, #0]
 800b3b4:	460b      	mov	r3, r1
 800b3b6:	6879      	ldr	r1, [r7, #4]
 800b3b8:	68f8      	ldr	r0, [r7, #12]
 800b3ba:	f7ff feb7 	bl	800b12c <pbuf_init_alloced_pbuf>
  return p;
 800b3be:	68fb      	ldr	r3, [r7, #12]
}
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	3710      	adds	r7, #16
 800b3c4:	46bd      	mov	sp, r7
 800b3c6:	bd80      	pop	{r7, pc}
 800b3c8:	080157bc 	.word	0x080157bc
 800b3cc:	080158c0 	.word	0x080158c0
 800b3d0:	0801581c 	.word	0x0801581c

0800b3d4 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b088      	sub	sp, #32
 800b3d8:	af02      	add	r7, sp, #8
 800b3da:	607b      	str	r3, [r7, #4]
 800b3dc:	4603      	mov	r3, r0
 800b3de:	73fb      	strb	r3, [r7, #15]
 800b3e0:	460b      	mov	r3, r1
 800b3e2:	81bb      	strh	r3, [r7, #12]
 800b3e4:	4613      	mov	r3, r2
 800b3e6:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800b3e8:	7bfb      	ldrb	r3, [r7, #15]
 800b3ea:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800b3ec:	8a7b      	ldrh	r3, [r7, #18]
 800b3ee:	3303      	adds	r3, #3
 800b3f0:	f023 0203 	bic.w	r2, r3, #3
 800b3f4:	89bb      	ldrh	r3, [r7, #12]
 800b3f6:	441a      	add	r2, r3
 800b3f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b3fa:	429a      	cmp	r2, r3
 800b3fc:	d901      	bls.n	800b402 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800b3fe:	2300      	movs	r3, #0
 800b400:	e018      	b.n	800b434 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800b402:	6a3b      	ldr	r3, [r7, #32]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d007      	beq.n	800b418 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800b408:	8a7b      	ldrh	r3, [r7, #18]
 800b40a:	3303      	adds	r3, #3
 800b40c:	f023 0303 	bic.w	r3, r3, #3
 800b410:	6a3a      	ldr	r2, [r7, #32]
 800b412:	4413      	add	r3, r2
 800b414:	617b      	str	r3, [r7, #20]
 800b416:	e001      	b.n	800b41c <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800b418:	2300      	movs	r3, #0
 800b41a:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800b41c:	6878      	ldr	r0, [r7, #4]
 800b41e:	89b9      	ldrh	r1, [r7, #12]
 800b420:	89ba      	ldrh	r2, [r7, #12]
 800b422:	2302      	movs	r3, #2
 800b424:	9301      	str	r3, [sp, #4]
 800b426:	897b      	ldrh	r3, [r7, #10]
 800b428:	9300      	str	r3, [sp, #0]
 800b42a:	460b      	mov	r3, r1
 800b42c:	6979      	ldr	r1, [r7, #20]
 800b42e:	f7ff fe7d 	bl	800b12c <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800b432:	687b      	ldr	r3, [r7, #4]
}
 800b434:	4618      	mov	r0, r3
 800b436:	3718      	adds	r7, #24
 800b438:	46bd      	mov	sp, r7
 800b43a:	bd80      	pop	{r7, pc}

0800b43c <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b084      	sub	sp, #16
 800b440:	af00      	add	r7, sp, #0
 800b442:	6078      	str	r0, [r7, #4]
 800b444:	460b      	mov	r3, r1
 800b446:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d106      	bne.n	800b45c <pbuf_realloc+0x20>
 800b44e:	4b3a      	ldr	r3, [pc, #232]	; (800b538 <pbuf_realloc+0xfc>)
 800b450:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800b454:	4939      	ldr	r1, [pc, #228]	; (800b53c <pbuf_realloc+0x100>)
 800b456:	483a      	ldr	r0, [pc, #232]	; (800b540 <pbuf_realloc+0x104>)
 800b458:	f008 fd28 	bl	8013eac <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	891b      	ldrh	r3, [r3, #8]
 800b460:	887a      	ldrh	r2, [r7, #2]
 800b462:	429a      	cmp	r2, r3
 800b464:	d263      	bcs.n	800b52e <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	891a      	ldrh	r2, [r3, #8]
 800b46a:	887b      	ldrh	r3, [r7, #2]
 800b46c:	1ad3      	subs	r3, r2, r3
 800b46e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800b470:	887b      	ldrh	r3, [r7, #2]
 800b472:	817b      	strh	r3, [r7, #10]
  q = p;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800b478:	e018      	b.n	800b4ac <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	895b      	ldrh	r3, [r3, #10]
 800b47e:	897a      	ldrh	r2, [r7, #10]
 800b480:	1ad3      	subs	r3, r2, r3
 800b482:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	891a      	ldrh	r2, [r3, #8]
 800b488:	893b      	ldrh	r3, [r7, #8]
 800b48a:	1ad3      	subs	r3, r2, r3
 800b48c:	b29a      	uxth	r2, r3
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d106      	bne.n	800b4ac <pbuf_realloc+0x70>
 800b49e:	4b26      	ldr	r3, [pc, #152]	; (800b538 <pbuf_realloc+0xfc>)
 800b4a0:	f240 12af 	movw	r2, #431	; 0x1af
 800b4a4:	4927      	ldr	r1, [pc, #156]	; (800b544 <pbuf_realloc+0x108>)
 800b4a6:	4826      	ldr	r0, [pc, #152]	; (800b540 <pbuf_realloc+0x104>)
 800b4a8:	f008 fd00 	bl	8013eac <iprintf>
  while (rem_len > q->len) {
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	895b      	ldrh	r3, [r3, #10]
 800b4b0:	897a      	ldrh	r2, [r7, #10]
 800b4b2:	429a      	cmp	r2, r3
 800b4b4:	d8e1      	bhi.n	800b47a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	7b1b      	ldrb	r3, [r3, #12]
 800b4ba:	f003 030f 	and.w	r3, r3, #15
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d121      	bne.n	800b506 <pbuf_realloc+0xca>
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	895b      	ldrh	r3, [r3, #10]
 800b4c6:	897a      	ldrh	r2, [r7, #10]
 800b4c8:	429a      	cmp	r2, r3
 800b4ca:	d01c      	beq.n	800b506 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	7b5b      	ldrb	r3, [r3, #13]
 800b4d0:	f003 0302 	and.w	r3, r3, #2
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d116      	bne.n	800b506 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	685a      	ldr	r2, [r3, #4]
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	1ad3      	subs	r3, r2, r3
 800b4e0:	b29a      	uxth	r2, r3
 800b4e2:	897b      	ldrh	r3, [r7, #10]
 800b4e4:	4413      	add	r3, r2
 800b4e6:	b29b      	uxth	r3, r3
 800b4e8:	4619      	mov	r1, r3
 800b4ea:	68f8      	ldr	r0, [r7, #12]
 800b4ec:	f7fe ffaa 	bl	800a444 <mem_trim>
 800b4f0:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d106      	bne.n	800b506 <pbuf_realloc+0xca>
 800b4f8:	4b0f      	ldr	r3, [pc, #60]	; (800b538 <pbuf_realloc+0xfc>)
 800b4fa:	f240 12bd 	movw	r2, #445	; 0x1bd
 800b4fe:	4912      	ldr	r1, [pc, #72]	; (800b548 <pbuf_realloc+0x10c>)
 800b500:	480f      	ldr	r0, [pc, #60]	; (800b540 <pbuf_realloc+0x104>)
 800b502:	f008 fcd3 	bl	8013eac <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	897a      	ldrh	r2, [r7, #10]
 800b50a:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	895a      	ldrh	r2, [r3, #10]
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d004      	beq.n	800b526 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	4618      	mov	r0, r3
 800b522:	f000 f911 	bl	800b748 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	2200      	movs	r2, #0
 800b52a:	601a      	str	r2, [r3, #0]
 800b52c:	e000      	b.n	800b530 <pbuf_realloc+0xf4>
    return;
 800b52e:	bf00      	nop

}
 800b530:	3710      	adds	r7, #16
 800b532:	46bd      	mov	sp, r7
 800b534:	bd80      	pop	{r7, pc}
 800b536:	bf00      	nop
 800b538:	080157bc 	.word	0x080157bc
 800b53c:	080158d4 	.word	0x080158d4
 800b540:	0801581c 	.word	0x0801581c
 800b544:	080158ec 	.word	0x080158ec
 800b548:	08015904 	.word	0x08015904

0800b54c <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b086      	sub	sp, #24
 800b550:	af00      	add	r7, sp, #0
 800b552:	60f8      	str	r0, [r7, #12]
 800b554:	60b9      	str	r1, [r7, #8]
 800b556:	4613      	mov	r3, r2
 800b558:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d106      	bne.n	800b56e <pbuf_add_header_impl+0x22>
 800b560:	4b2b      	ldr	r3, [pc, #172]	; (800b610 <pbuf_add_header_impl+0xc4>)
 800b562:	f240 12df 	movw	r2, #479	; 0x1df
 800b566:	492b      	ldr	r1, [pc, #172]	; (800b614 <pbuf_add_header_impl+0xc8>)
 800b568:	482b      	ldr	r0, [pc, #172]	; (800b618 <pbuf_add_header_impl+0xcc>)
 800b56a:	f008 fc9f 	bl	8013eac <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d003      	beq.n	800b57c <pbuf_add_header_impl+0x30>
 800b574:	68bb      	ldr	r3, [r7, #8]
 800b576:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b57a:	d301      	bcc.n	800b580 <pbuf_add_header_impl+0x34>
    return 1;
 800b57c:	2301      	movs	r3, #1
 800b57e:	e043      	b.n	800b608 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800b580:	68bb      	ldr	r3, [r7, #8]
 800b582:	2b00      	cmp	r3, #0
 800b584:	d101      	bne.n	800b58a <pbuf_add_header_impl+0x3e>
    return 0;
 800b586:	2300      	movs	r3, #0
 800b588:	e03e      	b.n	800b608 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800b58a:	68bb      	ldr	r3, [r7, #8]
 800b58c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	891a      	ldrh	r2, [r3, #8]
 800b592:	8a7b      	ldrh	r3, [r7, #18]
 800b594:	4413      	add	r3, r2
 800b596:	b29b      	uxth	r3, r3
 800b598:	8a7a      	ldrh	r2, [r7, #18]
 800b59a:	429a      	cmp	r2, r3
 800b59c:	d901      	bls.n	800b5a2 <pbuf_add_header_impl+0x56>
    return 1;
 800b59e:	2301      	movs	r3, #1
 800b5a0:	e032      	b.n	800b608 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	7b1b      	ldrb	r3, [r3, #12]
 800b5a6:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800b5a8:	8a3b      	ldrh	r3, [r7, #16]
 800b5aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d00c      	beq.n	800b5cc <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	685a      	ldr	r2, [r3, #4]
 800b5b6:	68bb      	ldr	r3, [r7, #8]
 800b5b8:	425b      	negs	r3, r3
 800b5ba:	4413      	add	r3, r2
 800b5bc:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	3310      	adds	r3, #16
 800b5c2:	697a      	ldr	r2, [r7, #20]
 800b5c4:	429a      	cmp	r2, r3
 800b5c6:	d20d      	bcs.n	800b5e4 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	e01d      	b.n	800b608 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800b5cc:	79fb      	ldrb	r3, [r7, #7]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d006      	beq.n	800b5e0 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	685a      	ldr	r2, [r3, #4]
 800b5d6:	68bb      	ldr	r3, [r7, #8]
 800b5d8:	425b      	negs	r3, r3
 800b5da:	4413      	add	r3, r2
 800b5dc:	617b      	str	r3, [r7, #20]
 800b5de:	e001      	b.n	800b5e4 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	e011      	b.n	800b608 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	697a      	ldr	r2, [r7, #20]
 800b5e8:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	895a      	ldrh	r2, [r3, #10]
 800b5ee:	8a7b      	ldrh	r3, [r7, #18]
 800b5f0:	4413      	add	r3, r2
 800b5f2:	b29a      	uxth	r2, r3
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	891a      	ldrh	r2, [r3, #8]
 800b5fc:	8a7b      	ldrh	r3, [r7, #18]
 800b5fe:	4413      	add	r3, r2
 800b600:	b29a      	uxth	r2, r3
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	811a      	strh	r2, [r3, #8]


  return 0;
 800b606:	2300      	movs	r3, #0
}
 800b608:	4618      	mov	r0, r3
 800b60a:	3718      	adds	r7, #24
 800b60c:	46bd      	mov	sp, r7
 800b60e:	bd80      	pop	{r7, pc}
 800b610:	080157bc 	.word	0x080157bc
 800b614:	08015920 	.word	0x08015920
 800b618:	0801581c 	.word	0x0801581c

0800b61c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b082      	sub	sp, #8
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
 800b624:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800b626:	2200      	movs	r2, #0
 800b628:	6839      	ldr	r1, [r7, #0]
 800b62a:	6878      	ldr	r0, [r7, #4]
 800b62c:	f7ff ff8e 	bl	800b54c <pbuf_add_header_impl>
 800b630:	4603      	mov	r3, r0
}
 800b632:	4618      	mov	r0, r3
 800b634:	3708      	adds	r7, #8
 800b636:	46bd      	mov	sp, r7
 800b638:	bd80      	pop	{r7, pc}
	...

0800b63c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b084      	sub	sp, #16
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
 800b644:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d106      	bne.n	800b65a <pbuf_remove_header+0x1e>
 800b64c:	4b20      	ldr	r3, [pc, #128]	; (800b6d0 <pbuf_remove_header+0x94>)
 800b64e:	f240 224b 	movw	r2, #587	; 0x24b
 800b652:	4920      	ldr	r1, [pc, #128]	; (800b6d4 <pbuf_remove_header+0x98>)
 800b654:	4820      	ldr	r0, [pc, #128]	; (800b6d8 <pbuf_remove_header+0x9c>)
 800b656:	f008 fc29 	bl	8013eac <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d003      	beq.n	800b668 <pbuf_remove_header+0x2c>
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b666:	d301      	bcc.n	800b66c <pbuf_remove_header+0x30>
    return 1;
 800b668:	2301      	movs	r3, #1
 800b66a:	e02c      	b.n	800b6c6 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d101      	bne.n	800b676 <pbuf_remove_header+0x3a>
    return 0;
 800b672:	2300      	movs	r3, #0
 800b674:	e027      	b.n	800b6c6 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	895b      	ldrh	r3, [r3, #10]
 800b67e:	89fa      	ldrh	r2, [r7, #14]
 800b680:	429a      	cmp	r2, r3
 800b682:	d908      	bls.n	800b696 <pbuf_remove_header+0x5a>
 800b684:	4b12      	ldr	r3, [pc, #72]	; (800b6d0 <pbuf_remove_header+0x94>)
 800b686:	f240 2255 	movw	r2, #597	; 0x255
 800b68a:	4914      	ldr	r1, [pc, #80]	; (800b6dc <pbuf_remove_header+0xa0>)
 800b68c:	4812      	ldr	r0, [pc, #72]	; (800b6d8 <pbuf_remove_header+0x9c>)
 800b68e:	f008 fc0d 	bl	8013eac <iprintf>
 800b692:	2301      	movs	r3, #1
 800b694:	e017      	b.n	800b6c6 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	685b      	ldr	r3, [r3, #4]
 800b69a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	685a      	ldr	r2, [r3, #4]
 800b6a0:	683b      	ldr	r3, [r7, #0]
 800b6a2:	441a      	add	r2, r3
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	895a      	ldrh	r2, [r3, #10]
 800b6ac:	89fb      	ldrh	r3, [r7, #14]
 800b6ae:	1ad3      	subs	r3, r2, r3
 800b6b0:	b29a      	uxth	r2, r3
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	891a      	ldrh	r2, [r3, #8]
 800b6ba:	89fb      	ldrh	r3, [r7, #14]
 800b6bc:	1ad3      	subs	r3, r2, r3
 800b6be:	b29a      	uxth	r2, r3
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800b6c4:	2300      	movs	r3, #0
}
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	3710      	adds	r7, #16
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}
 800b6ce:	bf00      	nop
 800b6d0:	080157bc 	.word	0x080157bc
 800b6d4:	08015920 	.word	0x08015920
 800b6d8:	0801581c 	.word	0x0801581c
 800b6dc:	0801592c 	.word	0x0801592c

0800b6e0 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b082      	sub	sp, #8
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
 800b6e8:	460b      	mov	r3, r1
 800b6ea:	807b      	strh	r3, [r7, #2]
 800b6ec:	4613      	mov	r3, r2
 800b6ee:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800b6f0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	da08      	bge.n	800b70a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800b6f8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b6fc:	425b      	negs	r3, r3
 800b6fe:	4619      	mov	r1, r3
 800b700:	6878      	ldr	r0, [r7, #4]
 800b702:	f7ff ff9b 	bl	800b63c <pbuf_remove_header>
 800b706:	4603      	mov	r3, r0
 800b708:	e007      	b.n	800b71a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800b70a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b70e:	787a      	ldrb	r2, [r7, #1]
 800b710:	4619      	mov	r1, r3
 800b712:	6878      	ldr	r0, [r7, #4]
 800b714:	f7ff ff1a 	bl	800b54c <pbuf_add_header_impl>
 800b718:	4603      	mov	r3, r0
  }
}
 800b71a:	4618      	mov	r0, r3
 800b71c:	3708      	adds	r7, #8
 800b71e:	46bd      	mov	sp, r7
 800b720:	bd80      	pop	{r7, pc}

0800b722 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800b722:	b580      	push	{r7, lr}
 800b724:	b082      	sub	sp, #8
 800b726:	af00      	add	r7, sp, #0
 800b728:	6078      	str	r0, [r7, #4]
 800b72a:	460b      	mov	r3, r1
 800b72c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800b72e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b732:	2201      	movs	r2, #1
 800b734:	4619      	mov	r1, r3
 800b736:	6878      	ldr	r0, [r7, #4]
 800b738:	f7ff ffd2 	bl	800b6e0 <pbuf_header_impl>
 800b73c:	4603      	mov	r3, r0
}
 800b73e:	4618      	mov	r0, r3
 800b740:	3708      	adds	r7, #8
 800b742:	46bd      	mov	sp, r7
 800b744:	bd80      	pop	{r7, pc}
	...

0800b748 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800b748:	b580      	push	{r7, lr}
 800b74a:	b088      	sub	sp, #32
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d10b      	bne.n	800b76e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d106      	bne.n	800b76a <pbuf_free+0x22>
 800b75c:	4b3b      	ldr	r3, [pc, #236]	; (800b84c <pbuf_free+0x104>)
 800b75e:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800b762:	493b      	ldr	r1, [pc, #236]	; (800b850 <pbuf_free+0x108>)
 800b764:	483b      	ldr	r0, [pc, #236]	; (800b854 <pbuf_free+0x10c>)
 800b766:	f008 fba1 	bl	8013eac <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800b76a:	2300      	movs	r3, #0
 800b76c:	e069      	b.n	800b842 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800b76e:	2300      	movs	r3, #0
 800b770:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800b772:	e062      	b.n	800b83a <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800b774:	f008 fb34 	bl	8013de0 <sys_arch_protect>
 800b778:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	7b9b      	ldrb	r3, [r3, #14]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d106      	bne.n	800b790 <pbuf_free+0x48>
 800b782:	4b32      	ldr	r3, [pc, #200]	; (800b84c <pbuf_free+0x104>)
 800b784:	f240 22f1 	movw	r2, #753	; 0x2f1
 800b788:	4933      	ldr	r1, [pc, #204]	; (800b858 <pbuf_free+0x110>)
 800b78a:	4832      	ldr	r0, [pc, #200]	; (800b854 <pbuf_free+0x10c>)
 800b78c:	f008 fb8e 	bl	8013eac <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	7b9b      	ldrb	r3, [r3, #14]
 800b794:	3b01      	subs	r3, #1
 800b796:	b2da      	uxtb	r2, r3
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	739a      	strb	r2, [r3, #14]
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	7b9b      	ldrb	r3, [r3, #14]
 800b7a0:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800b7a2:	69b8      	ldr	r0, [r7, #24]
 800b7a4:	f008 fb2a 	bl	8013dfc <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800b7a8:	7dfb      	ldrb	r3, [r7, #23]
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d143      	bne.n	800b836 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	7b1b      	ldrb	r3, [r3, #12]
 800b7b8:	f003 030f 	and.w	r3, r3, #15
 800b7bc:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	7b5b      	ldrb	r3, [r3, #13]
 800b7c2:	f003 0302 	and.w	r3, r3, #2
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d011      	beq.n	800b7ee <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800b7ce:	68bb      	ldr	r3, [r7, #8]
 800b7d0:	691b      	ldr	r3, [r3, #16]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d106      	bne.n	800b7e4 <pbuf_free+0x9c>
 800b7d6:	4b1d      	ldr	r3, [pc, #116]	; (800b84c <pbuf_free+0x104>)
 800b7d8:	f240 22ff 	movw	r2, #767	; 0x2ff
 800b7dc:	491f      	ldr	r1, [pc, #124]	; (800b85c <pbuf_free+0x114>)
 800b7de:	481d      	ldr	r0, [pc, #116]	; (800b854 <pbuf_free+0x10c>)
 800b7e0:	f008 fb64 	bl	8013eac <iprintf>
        pc->custom_free_function(p);
 800b7e4:	68bb      	ldr	r3, [r7, #8]
 800b7e6:	691b      	ldr	r3, [r3, #16]
 800b7e8:	6878      	ldr	r0, [r7, #4]
 800b7ea:	4798      	blx	r3
 800b7ec:	e01d      	b.n	800b82a <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800b7ee:	7bfb      	ldrb	r3, [r7, #15]
 800b7f0:	2b02      	cmp	r3, #2
 800b7f2:	d104      	bne.n	800b7fe <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800b7f4:	6879      	ldr	r1, [r7, #4]
 800b7f6:	200c      	movs	r0, #12
 800b7f8:	f7ff f902 	bl	800aa00 <memp_free>
 800b7fc:	e015      	b.n	800b82a <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800b7fe:	7bfb      	ldrb	r3, [r7, #15]
 800b800:	2b01      	cmp	r3, #1
 800b802:	d104      	bne.n	800b80e <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800b804:	6879      	ldr	r1, [r7, #4]
 800b806:	200b      	movs	r0, #11
 800b808:	f7ff f8fa 	bl	800aa00 <memp_free>
 800b80c:	e00d      	b.n	800b82a <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800b80e:	7bfb      	ldrb	r3, [r7, #15]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d103      	bne.n	800b81c <pbuf_free+0xd4>
          mem_free(p);
 800b814:	6878      	ldr	r0, [r7, #4]
 800b816:	f7fe fd85 	bl	800a324 <mem_free>
 800b81a:	e006      	b.n	800b82a <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800b81c:	4b0b      	ldr	r3, [pc, #44]	; (800b84c <pbuf_free+0x104>)
 800b81e:	f240 320f 	movw	r2, #783	; 0x30f
 800b822:	490f      	ldr	r1, [pc, #60]	; (800b860 <pbuf_free+0x118>)
 800b824:	480b      	ldr	r0, [pc, #44]	; (800b854 <pbuf_free+0x10c>)
 800b826:	f008 fb41 	bl	8013eac <iprintf>
        }
      }
      count++;
 800b82a:	7ffb      	ldrb	r3, [r7, #31]
 800b82c:	3301      	adds	r3, #1
 800b82e:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800b830:	693b      	ldr	r3, [r7, #16]
 800b832:	607b      	str	r3, [r7, #4]
 800b834:	e001      	b.n	800b83a <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800b836:	2300      	movs	r3, #0
 800b838:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d199      	bne.n	800b774 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800b840:	7ffb      	ldrb	r3, [r7, #31]
}
 800b842:	4618      	mov	r0, r3
 800b844:	3720      	adds	r7, #32
 800b846:	46bd      	mov	sp, r7
 800b848:	bd80      	pop	{r7, pc}
 800b84a:	bf00      	nop
 800b84c:	080157bc 	.word	0x080157bc
 800b850:	08015920 	.word	0x08015920
 800b854:	0801581c 	.word	0x0801581c
 800b858:	0801594c 	.word	0x0801594c
 800b85c:	08015964 	.word	0x08015964
 800b860:	08015988 	.word	0x08015988

0800b864 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800b864:	b480      	push	{r7}
 800b866:	b085      	sub	sp, #20
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800b86c:	2300      	movs	r3, #0
 800b86e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800b870:	e005      	b.n	800b87e <pbuf_clen+0x1a>
    ++len;
 800b872:	89fb      	ldrh	r3, [r7, #14]
 800b874:	3301      	adds	r3, #1
 800b876:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d1f6      	bne.n	800b872 <pbuf_clen+0xe>
  }
  return len;
 800b884:	89fb      	ldrh	r3, [r7, #14]
}
 800b886:	4618      	mov	r0, r3
 800b888:	3714      	adds	r7, #20
 800b88a:	46bd      	mov	sp, r7
 800b88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b890:	4770      	bx	lr
	...

0800b894 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b084      	sub	sp, #16
 800b898:	af00      	add	r7, sp, #0
 800b89a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d016      	beq.n	800b8d0 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800b8a2:	f008 fa9d 	bl	8013de0 <sys_arch_protect>
 800b8a6:	60f8      	str	r0, [r7, #12]
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	7b9b      	ldrb	r3, [r3, #14]
 800b8ac:	3301      	adds	r3, #1
 800b8ae:	b2da      	uxtb	r2, r3
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	739a      	strb	r2, [r3, #14]
 800b8b4:	68f8      	ldr	r0, [r7, #12]
 800b8b6:	f008 faa1 	bl	8013dfc <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	7b9b      	ldrb	r3, [r3, #14]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d106      	bne.n	800b8d0 <pbuf_ref+0x3c>
 800b8c2:	4b05      	ldr	r3, [pc, #20]	; (800b8d8 <pbuf_ref+0x44>)
 800b8c4:	f240 3242 	movw	r2, #834	; 0x342
 800b8c8:	4904      	ldr	r1, [pc, #16]	; (800b8dc <pbuf_ref+0x48>)
 800b8ca:	4805      	ldr	r0, [pc, #20]	; (800b8e0 <pbuf_ref+0x4c>)
 800b8cc:	f008 faee 	bl	8013eac <iprintf>
  }
}
 800b8d0:	bf00      	nop
 800b8d2:	3710      	adds	r7, #16
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	bd80      	pop	{r7, pc}
 800b8d8:	080157bc 	.word	0x080157bc
 800b8dc:	0801599c 	.word	0x0801599c
 800b8e0:	0801581c 	.word	0x0801581c

0800b8e4 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800b8e4:	b580      	push	{r7, lr}
 800b8e6:	b084      	sub	sp, #16
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
 800b8ec:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d002      	beq.n	800b8fa <pbuf_cat+0x16>
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d107      	bne.n	800b90a <pbuf_cat+0x26>
 800b8fa:	4b20      	ldr	r3, [pc, #128]	; (800b97c <pbuf_cat+0x98>)
 800b8fc:	f240 3259 	movw	r2, #857	; 0x359
 800b900:	491f      	ldr	r1, [pc, #124]	; (800b980 <pbuf_cat+0x9c>)
 800b902:	4820      	ldr	r0, [pc, #128]	; (800b984 <pbuf_cat+0xa0>)
 800b904:	f008 fad2 	bl	8013eac <iprintf>
 800b908:	e034      	b.n	800b974 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	60fb      	str	r3, [r7, #12]
 800b90e:	e00a      	b.n	800b926 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	891a      	ldrh	r2, [r3, #8]
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	891b      	ldrh	r3, [r3, #8]
 800b918:	4413      	add	r3, r2
 800b91a:	b29a      	uxth	r2, r3
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	60fb      	str	r3, [r7, #12]
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d1f0      	bne.n	800b910 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	891a      	ldrh	r2, [r3, #8]
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	895b      	ldrh	r3, [r3, #10]
 800b936:	429a      	cmp	r2, r3
 800b938:	d006      	beq.n	800b948 <pbuf_cat+0x64>
 800b93a:	4b10      	ldr	r3, [pc, #64]	; (800b97c <pbuf_cat+0x98>)
 800b93c:	f240 3262 	movw	r2, #866	; 0x362
 800b940:	4911      	ldr	r1, [pc, #68]	; (800b988 <pbuf_cat+0xa4>)
 800b942:	4810      	ldr	r0, [pc, #64]	; (800b984 <pbuf_cat+0xa0>)
 800b944:	f008 fab2 	bl	8013eac <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d006      	beq.n	800b95e <pbuf_cat+0x7a>
 800b950:	4b0a      	ldr	r3, [pc, #40]	; (800b97c <pbuf_cat+0x98>)
 800b952:	f240 3263 	movw	r2, #867	; 0x363
 800b956:	490d      	ldr	r1, [pc, #52]	; (800b98c <pbuf_cat+0xa8>)
 800b958:	480a      	ldr	r0, [pc, #40]	; (800b984 <pbuf_cat+0xa0>)
 800b95a:	f008 faa7 	bl	8013eac <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	891a      	ldrh	r2, [r3, #8]
 800b962:	683b      	ldr	r3, [r7, #0]
 800b964:	891b      	ldrh	r3, [r3, #8]
 800b966:	4413      	add	r3, r2
 800b968:	b29a      	uxth	r2, r3
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	683a      	ldr	r2, [r7, #0]
 800b972:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800b974:	3710      	adds	r7, #16
 800b976:	46bd      	mov	sp, r7
 800b978:	bd80      	pop	{r7, pc}
 800b97a:	bf00      	nop
 800b97c:	080157bc 	.word	0x080157bc
 800b980:	080159b0 	.word	0x080159b0
 800b984:	0801581c 	.word	0x0801581c
 800b988:	080159e8 	.word	0x080159e8
 800b98c:	08015a18 	.word	0x08015a18

0800b990 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b086      	sub	sp, #24
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
 800b998:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800b99a:	2300      	movs	r3, #0
 800b99c:	617b      	str	r3, [r7, #20]
 800b99e:	2300      	movs	r3, #0
 800b9a0:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d008      	beq.n	800b9ba <pbuf_copy+0x2a>
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d005      	beq.n	800b9ba <pbuf_copy+0x2a>
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	891a      	ldrh	r2, [r3, #8]
 800b9b2:	683b      	ldr	r3, [r7, #0]
 800b9b4:	891b      	ldrh	r3, [r3, #8]
 800b9b6:	429a      	cmp	r2, r3
 800b9b8:	d209      	bcs.n	800b9ce <pbuf_copy+0x3e>
 800b9ba:	4b57      	ldr	r3, [pc, #348]	; (800bb18 <pbuf_copy+0x188>)
 800b9bc:	f240 32c9 	movw	r2, #969	; 0x3c9
 800b9c0:	4956      	ldr	r1, [pc, #344]	; (800bb1c <pbuf_copy+0x18c>)
 800b9c2:	4857      	ldr	r0, [pc, #348]	; (800bb20 <pbuf_copy+0x190>)
 800b9c4:	f008 fa72 	bl	8013eac <iprintf>
 800b9c8:	f06f 030f 	mvn.w	r3, #15
 800b9cc:	e09f      	b.n	800bb0e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	895b      	ldrh	r3, [r3, #10]
 800b9d2:	461a      	mov	r2, r3
 800b9d4:	697b      	ldr	r3, [r7, #20]
 800b9d6:	1ad2      	subs	r2, r2, r3
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	895b      	ldrh	r3, [r3, #10]
 800b9dc:	4619      	mov	r1, r3
 800b9de:	693b      	ldr	r3, [r7, #16]
 800b9e0:	1acb      	subs	r3, r1, r3
 800b9e2:	429a      	cmp	r2, r3
 800b9e4:	d306      	bcc.n	800b9f4 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	895b      	ldrh	r3, [r3, #10]
 800b9ea:	461a      	mov	r2, r3
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	1ad3      	subs	r3, r2, r3
 800b9f0:	60fb      	str	r3, [r7, #12]
 800b9f2:	e005      	b.n	800ba00 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	895b      	ldrh	r3, [r3, #10]
 800b9f8:	461a      	mov	r2, r3
 800b9fa:	697b      	ldr	r3, [r7, #20]
 800b9fc:	1ad3      	subs	r3, r2, r3
 800b9fe:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	685a      	ldr	r2, [r3, #4]
 800ba04:	697b      	ldr	r3, [r7, #20]
 800ba06:	18d0      	adds	r0, r2, r3
 800ba08:	683b      	ldr	r3, [r7, #0]
 800ba0a:	685a      	ldr	r2, [r3, #4]
 800ba0c:	693b      	ldr	r3, [r7, #16]
 800ba0e:	4413      	add	r3, r2
 800ba10:	68fa      	ldr	r2, [r7, #12]
 800ba12:	4619      	mov	r1, r3
 800ba14:	f008 fa34 	bl	8013e80 <memcpy>
    offset_to += len;
 800ba18:	697a      	ldr	r2, [r7, #20]
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	4413      	add	r3, r2
 800ba1e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800ba20:	693a      	ldr	r2, [r7, #16]
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	4413      	add	r3, r2
 800ba26:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	895b      	ldrh	r3, [r3, #10]
 800ba2c:	461a      	mov	r2, r3
 800ba2e:	697b      	ldr	r3, [r7, #20]
 800ba30:	4293      	cmp	r3, r2
 800ba32:	d906      	bls.n	800ba42 <pbuf_copy+0xb2>
 800ba34:	4b38      	ldr	r3, [pc, #224]	; (800bb18 <pbuf_copy+0x188>)
 800ba36:	f240 32d9 	movw	r2, #985	; 0x3d9
 800ba3a:	493a      	ldr	r1, [pc, #232]	; (800bb24 <pbuf_copy+0x194>)
 800ba3c:	4838      	ldr	r0, [pc, #224]	; (800bb20 <pbuf_copy+0x190>)
 800ba3e:	f008 fa35 	bl	8013eac <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800ba42:	683b      	ldr	r3, [r7, #0]
 800ba44:	895b      	ldrh	r3, [r3, #10]
 800ba46:	461a      	mov	r2, r3
 800ba48:	693b      	ldr	r3, [r7, #16]
 800ba4a:	4293      	cmp	r3, r2
 800ba4c:	d906      	bls.n	800ba5c <pbuf_copy+0xcc>
 800ba4e:	4b32      	ldr	r3, [pc, #200]	; (800bb18 <pbuf_copy+0x188>)
 800ba50:	f240 32da 	movw	r2, #986	; 0x3da
 800ba54:	4934      	ldr	r1, [pc, #208]	; (800bb28 <pbuf_copy+0x198>)
 800ba56:	4832      	ldr	r0, [pc, #200]	; (800bb20 <pbuf_copy+0x190>)
 800ba58:	f008 fa28 	bl	8013eac <iprintf>
    if (offset_from >= p_from->len) {
 800ba5c:	683b      	ldr	r3, [r7, #0]
 800ba5e:	895b      	ldrh	r3, [r3, #10]
 800ba60:	461a      	mov	r2, r3
 800ba62:	693b      	ldr	r3, [r7, #16]
 800ba64:	4293      	cmp	r3, r2
 800ba66:	d304      	bcc.n	800ba72 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800ba68:	2300      	movs	r3, #0
 800ba6a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	895b      	ldrh	r3, [r3, #10]
 800ba76:	461a      	mov	r2, r3
 800ba78:	697b      	ldr	r3, [r7, #20]
 800ba7a:	4293      	cmp	r3, r2
 800ba7c:	d114      	bne.n	800baa8 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800ba7e:	2300      	movs	r3, #0
 800ba80:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d10c      	bne.n	800baa8 <pbuf_copy+0x118>
 800ba8e:	683b      	ldr	r3, [r7, #0]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d009      	beq.n	800baa8 <pbuf_copy+0x118>
 800ba94:	4b20      	ldr	r3, [pc, #128]	; (800bb18 <pbuf_copy+0x188>)
 800ba96:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800ba9a:	4924      	ldr	r1, [pc, #144]	; (800bb2c <pbuf_copy+0x19c>)
 800ba9c:	4820      	ldr	r0, [pc, #128]	; (800bb20 <pbuf_copy+0x190>)
 800ba9e:	f008 fa05 	bl	8013eac <iprintf>
 800baa2:	f06f 030f 	mvn.w	r3, #15
 800baa6:	e032      	b.n	800bb0e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800baa8:	683b      	ldr	r3, [r7, #0]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d013      	beq.n	800bad6 <pbuf_copy+0x146>
 800baae:	683b      	ldr	r3, [r7, #0]
 800bab0:	895a      	ldrh	r2, [r3, #10]
 800bab2:	683b      	ldr	r3, [r7, #0]
 800bab4:	891b      	ldrh	r3, [r3, #8]
 800bab6:	429a      	cmp	r2, r3
 800bab8:	d10d      	bne.n	800bad6 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800baba:	683b      	ldr	r3, [r7, #0]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d009      	beq.n	800bad6 <pbuf_copy+0x146>
 800bac2:	4b15      	ldr	r3, [pc, #84]	; (800bb18 <pbuf_copy+0x188>)
 800bac4:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800bac8:	4919      	ldr	r1, [pc, #100]	; (800bb30 <pbuf_copy+0x1a0>)
 800baca:	4815      	ldr	r0, [pc, #84]	; (800bb20 <pbuf_copy+0x190>)
 800bacc:	f008 f9ee 	bl	8013eac <iprintf>
 800bad0:	f06f 0305 	mvn.w	r3, #5
 800bad4:	e01b      	b.n	800bb0e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d013      	beq.n	800bb04 <pbuf_copy+0x174>
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	895a      	ldrh	r2, [r3, #10]
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	891b      	ldrh	r3, [r3, #8]
 800bae4:	429a      	cmp	r2, r3
 800bae6:	d10d      	bne.n	800bb04 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d009      	beq.n	800bb04 <pbuf_copy+0x174>
 800baf0:	4b09      	ldr	r3, [pc, #36]	; (800bb18 <pbuf_copy+0x188>)
 800baf2:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800baf6:	490e      	ldr	r1, [pc, #56]	; (800bb30 <pbuf_copy+0x1a0>)
 800baf8:	4809      	ldr	r0, [pc, #36]	; (800bb20 <pbuf_copy+0x190>)
 800bafa:	f008 f9d7 	bl	8013eac <iprintf>
 800bafe:	f06f 0305 	mvn.w	r3, #5
 800bb02:	e004      	b.n	800bb0e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	f47f af61 	bne.w	800b9ce <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800bb0c:	2300      	movs	r3, #0
}
 800bb0e:	4618      	mov	r0, r3
 800bb10:	3718      	adds	r7, #24
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}
 800bb16:	bf00      	nop
 800bb18:	080157bc 	.word	0x080157bc
 800bb1c:	08015a64 	.word	0x08015a64
 800bb20:	0801581c 	.word	0x0801581c
 800bb24:	08015a94 	.word	0x08015a94
 800bb28:	08015aac 	.word	0x08015aac
 800bb2c:	08015ac8 	.word	0x08015ac8
 800bb30:	08015ad8 	.word	0x08015ad8

0800bb34 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b088      	sub	sp, #32
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	60f8      	str	r0, [r7, #12]
 800bb3c:	60b9      	str	r1, [r7, #8]
 800bb3e:	4611      	mov	r1, r2
 800bb40:	461a      	mov	r2, r3
 800bb42:	460b      	mov	r3, r1
 800bb44:	80fb      	strh	r3, [r7, #6]
 800bb46:	4613      	mov	r3, r2
 800bb48:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800bb4e:	2300      	movs	r3, #0
 800bb50:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d108      	bne.n	800bb6a <pbuf_copy_partial+0x36>
 800bb58:	4b2b      	ldr	r3, [pc, #172]	; (800bc08 <pbuf_copy_partial+0xd4>)
 800bb5a:	f240 420a 	movw	r2, #1034	; 0x40a
 800bb5e:	492b      	ldr	r1, [pc, #172]	; (800bc0c <pbuf_copy_partial+0xd8>)
 800bb60:	482b      	ldr	r0, [pc, #172]	; (800bc10 <pbuf_copy_partial+0xdc>)
 800bb62:	f008 f9a3 	bl	8013eac <iprintf>
 800bb66:	2300      	movs	r3, #0
 800bb68:	e04a      	b.n	800bc00 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800bb6a:	68bb      	ldr	r3, [r7, #8]
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d108      	bne.n	800bb82 <pbuf_copy_partial+0x4e>
 800bb70:	4b25      	ldr	r3, [pc, #148]	; (800bc08 <pbuf_copy_partial+0xd4>)
 800bb72:	f240 420b 	movw	r2, #1035	; 0x40b
 800bb76:	4927      	ldr	r1, [pc, #156]	; (800bc14 <pbuf_copy_partial+0xe0>)
 800bb78:	4825      	ldr	r0, [pc, #148]	; (800bc10 <pbuf_copy_partial+0xdc>)
 800bb7a:	f008 f997 	bl	8013eac <iprintf>
 800bb7e:	2300      	movs	r3, #0
 800bb80:	e03e      	b.n	800bc00 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	61fb      	str	r3, [r7, #28]
 800bb86:	e034      	b.n	800bbf2 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800bb88:	88bb      	ldrh	r3, [r7, #4]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d00a      	beq.n	800bba4 <pbuf_copy_partial+0x70>
 800bb8e:	69fb      	ldr	r3, [r7, #28]
 800bb90:	895b      	ldrh	r3, [r3, #10]
 800bb92:	88ba      	ldrh	r2, [r7, #4]
 800bb94:	429a      	cmp	r2, r3
 800bb96:	d305      	bcc.n	800bba4 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800bb98:	69fb      	ldr	r3, [r7, #28]
 800bb9a:	895b      	ldrh	r3, [r3, #10]
 800bb9c:	88ba      	ldrh	r2, [r7, #4]
 800bb9e:	1ad3      	subs	r3, r2, r3
 800bba0:	80bb      	strh	r3, [r7, #4]
 800bba2:	e023      	b.n	800bbec <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800bba4:	69fb      	ldr	r3, [r7, #28]
 800bba6:	895a      	ldrh	r2, [r3, #10]
 800bba8:	88bb      	ldrh	r3, [r7, #4]
 800bbaa:	1ad3      	subs	r3, r2, r3
 800bbac:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800bbae:	8b3a      	ldrh	r2, [r7, #24]
 800bbb0:	88fb      	ldrh	r3, [r7, #6]
 800bbb2:	429a      	cmp	r2, r3
 800bbb4:	d901      	bls.n	800bbba <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800bbb6:	88fb      	ldrh	r3, [r7, #6]
 800bbb8:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800bbba:	8b7b      	ldrh	r3, [r7, #26]
 800bbbc:	68ba      	ldr	r2, [r7, #8]
 800bbbe:	18d0      	adds	r0, r2, r3
 800bbc0:	69fb      	ldr	r3, [r7, #28]
 800bbc2:	685a      	ldr	r2, [r3, #4]
 800bbc4:	88bb      	ldrh	r3, [r7, #4]
 800bbc6:	4413      	add	r3, r2
 800bbc8:	8b3a      	ldrh	r2, [r7, #24]
 800bbca:	4619      	mov	r1, r3
 800bbcc:	f008 f958 	bl	8013e80 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800bbd0:	8afa      	ldrh	r2, [r7, #22]
 800bbd2:	8b3b      	ldrh	r3, [r7, #24]
 800bbd4:	4413      	add	r3, r2
 800bbd6:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800bbd8:	8b7a      	ldrh	r2, [r7, #26]
 800bbda:	8b3b      	ldrh	r3, [r7, #24]
 800bbdc:	4413      	add	r3, r2
 800bbde:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800bbe0:	88fa      	ldrh	r2, [r7, #6]
 800bbe2:	8b3b      	ldrh	r3, [r7, #24]
 800bbe4:	1ad3      	subs	r3, r2, r3
 800bbe6:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800bbe8:	2300      	movs	r3, #0
 800bbea:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800bbec:	69fb      	ldr	r3, [r7, #28]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	61fb      	str	r3, [r7, #28]
 800bbf2:	88fb      	ldrh	r3, [r7, #6]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d002      	beq.n	800bbfe <pbuf_copy_partial+0xca>
 800bbf8:	69fb      	ldr	r3, [r7, #28]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d1c4      	bne.n	800bb88 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800bbfe:	8afb      	ldrh	r3, [r7, #22]
}
 800bc00:	4618      	mov	r0, r3
 800bc02:	3720      	adds	r7, #32
 800bc04:	46bd      	mov	sp, r7
 800bc06:	bd80      	pop	{r7, pc}
 800bc08:	080157bc 	.word	0x080157bc
 800bc0c:	08015b04 	.word	0x08015b04
 800bc10:	0801581c 	.word	0x0801581c
 800bc14:	08015b24 	.word	0x08015b24

0800bc18 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	b084      	sub	sp, #16
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	4603      	mov	r3, r0
 800bc20:	603a      	str	r2, [r7, #0]
 800bc22:	71fb      	strb	r3, [r7, #7]
 800bc24:	460b      	mov	r3, r1
 800bc26:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800bc28:	683b      	ldr	r3, [r7, #0]
 800bc2a:	8919      	ldrh	r1, [r3, #8]
 800bc2c:	88ba      	ldrh	r2, [r7, #4]
 800bc2e:	79fb      	ldrb	r3, [r7, #7]
 800bc30:	4618      	mov	r0, r3
 800bc32:	f7ff faa5 	bl	800b180 <pbuf_alloc>
 800bc36:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d101      	bne.n	800bc42 <pbuf_clone+0x2a>
    return NULL;
 800bc3e:	2300      	movs	r3, #0
 800bc40:	e011      	b.n	800bc66 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800bc42:	6839      	ldr	r1, [r7, #0]
 800bc44:	68f8      	ldr	r0, [r7, #12]
 800bc46:	f7ff fea3 	bl	800b990 <pbuf_copy>
 800bc4a:	4603      	mov	r3, r0
 800bc4c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800bc4e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d006      	beq.n	800bc64 <pbuf_clone+0x4c>
 800bc56:	4b06      	ldr	r3, [pc, #24]	; (800bc70 <pbuf_clone+0x58>)
 800bc58:	f240 5224 	movw	r2, #1316	; 0x524
 800bc5c:	4905      	ldr	r1, [pc, #20]	; (800bc74 <pbuf_clone+0x5c>)
 800bc5e:	4806      	ldr	r0, [pc, #24]	; (800bc78 <pbuf_clone+0x60>)
 800bc60:	f008 f924 	bl	8013eac <iprintf>
  return q;
 800bc64:	68fb      	ldr	r3, [r7, #12]
}
 800bc66:	4618      	mov	r0, r3
 800bc68:	3710      	adds	r7, #16
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	bd80      	pop	{r7, pc}
 800bc6e:	bf00      	nop
 800bc70:	080157bc 	.word	0x080157bc
 800bc74:	08015c30 	.word	0x08015c30
 800bc78:	0801581c 	.word	0x0801581c

0800bc7c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800bc80:	f008 f92c 	bl	8013edc <rand>
 800bc84:	4603      	mov	r3, r0
 800bc86:	b29b      	uxth	r3, r3
 800bc88:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800bc8c:	b29b      	uxth	r3, r3
 800bc8e:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800bc92:	b29a      	uxth	r2, r3
 800bc94:	4b01      	ldr	r3, [pc, #4]	; (800bc9c <tcp_init+0x20>)
 800bc96:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800bc98:	bf00      	nop
 800bc9a:	bd80      	pop	{r7, pc}
 800bc9c:	20000010 	.word	0x20000010

0800bca0 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b082      	sub	sp, #8
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	7d1b      	ldrb	r3, [r3, #20]
 800bcac:	2b01      	cmp	r3, #1
 800bcae:	d105      	bne.n	800bcbc <tcp_free+0x1c>
 800bcb0:	4b06      	ldr	r3, [pc, #24]	; (800bccc <tcp_free+0x2c>)
 800bcb2:	22d4      	movs	r2, #212	; 0xd4
 800bcb4:	4906      	ldr	r1, [pc, #24]	; (800bcd0 <tcp_free+0x30>)
 800bcb6:	4807      	ldr	r0, [pc, #28]	; (800bcd4 <tcp_free+0x34>)
 800bcb8:	f008 f8f8 	bl	8013eac <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800bcbc:	6879      	ldr	r1, [r7, #4]
 800bcbe:	2001      	movs	r0, #1
 800bcc0:	f7fe fe9e 	bl	800aa00 <memp_free>
}
 800bcc4:	bf00      	nop
 800bcc6:	3708      	adds	r7, #8
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	bd80      	pop	{r7, pc}
 800bccc:	08015cbc 	.word	0x08015cbc
 800bcd0:	08015cec 	.word	0x08015cec
 800bcd4:	08015d00 	.word	0x08015d00

0800bcd8 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800bcd8:	b580      	push	{r7, lr}
 800bcda:	b082      	sub	sp, #8
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	7d1b      	ldrb	r3, [r3, #20]
 800bce4:	2b01      	cmp	r3, #1
 800bce6:	d105      	bne.n	800bcf4 <tcp_free_listen+0x1c>
 800bce8:	4b06      	ldr	r3, [pc, #24]	; (800bd04 <tcp_free_listen+0x2c>)
 800bcea:	22df      	movs	r2, #223	; 0xdf
 800bcec:	4906      	ldr	r1, [pc, #24]	; (800bd08 <tcp_free_listen+0x30>)
 800bcee:	4807      	ldr	r0, [pc, #28]	; (800bd0c <tcp_free_listen+0x34>)
 800bcf0:	f008 f8dc 	bl	8013eac <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800bcf4:	6879      	ldr	r1, [r7, #4]
 800bcf6:	2002      	movs	r0, #2
 800bcf8:	f7fe fe82 	bl	800aa00 <memp_free>
}
 800bcfc:	bf00      	nop
 800bcfe:	3708      	adds	r7, #8
 800bd00:	46bd      	mov	sp, r7
 800bd02:	bd80      	pop	{r7, pc}
 800bd04:	08015cbc 	.word	0x08015cbc
 800bd08:	08015d28 	.word	0x08015d28
 800bd0c:	08015d00 	.word	0x08015d00

0800bd10 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800bd10:	b580      	push	{r7, lr}
 800bd12:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800bd14:	f000 fea2 	bl	800ca5c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800bd18:	4b07      	ldr	r3, [pc, #28]	; (800bd38 <tcp_tmr+0x28>)
 800bd1a:	781b      	ldrb	r3, [r3, #0]
 800bd1c:	3301      	adds	r3, #1
 800bd1e:	b2da      	uxtb	r2, r3
 800bd20:	4b05      	ldr	r3, [pc, #20]	; (800bd38 <tcp_tmr+0x28>)
 800bd22:	701a      	strb	r2, [r3, #0]
 800bd24:	4b04      	ldr	r3, [pc, #16]	; (800bd38 <tcp_tmr+0x28>)
 800bd26:	781b      	ldrb	r3, [r3, #0]
 800bd28:	f003 0301 	and.w	r3, r3, #1
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d001      	beq.n	800bd34 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800bd30:	f000 fb54 	bl	800c3dc <tcp_slowtmr>
  }
}
 800bd34:	bf00      	nop
 800bd36:	bd80      	pop	{r7, pc}
 800bd38:	20004a01 	.word	0x20004a01

0800bd3c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b084      	sub	sp, #16
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
 800bd44:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d105      	bne.n	800bd58 <tcp_remove_listener+0x1c>
 800bd4c:	4b0d      	ldr	r3, [pc, #52]	; (800bd84 <tcp_remove_listener+0x48>)
 800bd4e:	22ff      	movs	r2, #255	; 0xff
 800bd50:	490d      	ldr	r1, [pc, #52]	; (800bd88 <tcp_remove_listener+0x4c>)
 800bd52:	480e      	ldr	r0, [pc, #56]	; (800bd8c <tcp_remove_listener+0x50>)
 800bd54:	f008 f8aa 	bl	8013eac <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	60fb      	str	r3, [r7, #12]
 800bd5c:	e00a      	b.n	800bd74 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd62:	683a      	ldr	r2, [r7, #0]
 800bd64:	429a      	cmp	r2, r3
 800bd66:	d102      	bne.n	800bd6e <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	68db      	ldr	r3, [r3, #12]
 800bd72:	60fb      	str	r3, [r7, #12]
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d1f1      	bne.n	800bd5e <tcp_remove_listener+0x22>
    }
  }
}
 800bd7a:	bf00      	nop
 800bd7c:	bf00      	nop
 800bd7e:	3710      	adds	r7, #16
 800bd80:	46bd      	mov	sp, r7
 800bd82:	bd80      	pop	{r7, pc}
 800bd84:	08015cbc 	.word	0x08015cbc
 800bd88:	08015d44 	.word	0x08015d44
 800bd8c:	08015d00 	.word	0x08015d00

0800bd90 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b084      	sub	sp, #16
 800bd94:	af00      	add	r7, sp, #0
 800bd96:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d106      	bne.n	800bdac <tcp_listen_closed+0x1c>
 800bd9e:	4b14      	ldr	r3, [pc, #80]	; (800bdf0 <tcp_listen_closed+0x60>)
 800bda0:	f240 1211 	movw	r2, #273	; 0x111
 800bda4:	4913      	ldr	r1, [pc, #76]	; (800bdf4 <tcp_listen_closed+0x64>)
 800bda6:	4814      	ldr	r0, [pc, #80]	; (800bdf8 <tcp_listen_closed+0x68>)
 800bda8:	f008 f880 	bl	8013eac <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	7d1b      	ldrb	r3, [r3, #20]
 800bdb0:	2b01      	cmp	r3, #1
 800bdb2:	d006      	beq.n	800bdc2 <tcp_listen_closed+0x32>
 800bdb4:	4b0e      	ldr	r3, [pc, #56]	; (800bdf0 <tcp_listen_closed+0x60>)
 800bdb6:	f44f 7289 	mov.w	r2, #274	; 0x112
 800bdba:	4910      	ldr	r1, [pc, #64]	; (800bdfc <tcp_listen_closed+0x6c>)
 800bdbc:	480e      	ldr	r0, [pc, #56]	; (800bdf8 <tcp_listen_closed+0x68>)
 800bdbe:	f008 f875 	bl	8013eac <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800bdc2:	2301      	movs	r3, #1
 800bdc4:	60fb      	str	r3, [r7, #12]
 800bdc6:	e00b      	b.n	800bde0 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800bdc8:	4a0d      	ldr	r2, [pc, #52]	; (800be00 <tcp_listen_closed+0x70>)
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	6879      	ldr	r1, [r7, #4]
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	f7ff ffb1 	bl	800bd3c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	3301      	adds	r3, #1
 800bdde:	60fb      	str	r3, [r7, #12]
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	2b03      	cmp	r3, #3
 800bde4:	d9f0      	bls.n	800bdc8 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800bde6:	bf00      	nop
 800bde8:	bf00      	nop
 800bdea:	3710      	adds	r7, #16
 800bdec:	46bd      	mov	sp, r7
 800bdee:	bd80      	pop	{r7, pc}
 800bdf0:	08015cbc 	.word	0x08015cbc
 800bdf4:	08015d6c 	.word	0x08015d6c
 800bdf8:	08015d00 	.word	0x08015d00
 800bdfc:	08015d78 	.word	0x08015d78
 800be00:	08017cf4 	.word	0x08017cf4

0800be04 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800be04:	b5b0      	push	{r4, r5, r7, lr}
 800be06:	b088      	sub	sp, #32
 800be08:	af04      	add	r7, sp, #16
 800be0a:	6078      	str	r0, [r7, #4]
 800be0c:	460b      	mov	r3, r1
 800be0e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	2b00      	cmp	r3, #0
 800be14:	d106      	bne.n	800be24 <tcp_close_shutdown+0x20>
 800be16:	4b63      	ldr	r3, [pc, #396]	; (800bfa4 <tcp_close_shutdown+0x1a0>)
 800be18:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800be1c:	4962      	ldr	r1, [pc, #392]	; (800bfa8 <tcp_close_shutdown+0x1a4>)
 800be1e:	4863      	ldr	r0, [pc, #396]	; (800bfac <tcp_close_shutdown+0x1a8>)
 800be20:	f008 f844 	bl	8013eac <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800be24:	78fb      	ldrb	r3, [r7, #3]
 800be26:	2b00      	cmp	r3, #0
 800be28:	d066      	beq.n	800bef8 <tcp_close_shutdown+0xf4>
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	7d1b      	ldrb	r3, [r3, #20]
 800be2e:	2b04      	cmp	r3, #4
 800be30:	d003      	beq.n	800be3a <tcp_close_shutdown+0x36>
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	7d1b      	ldrb	r3, [r3, #20]
 800be36:	2b07      	cmp	r3, #7
 800be38:	d15e      	bne.n	800bef8 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d104      	bne.n	800be4c <tcp_close_shutdown+0x48>
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800be46:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800be4a:	d055      	beq.n	800bef8 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	8b5b      	ldrh	r3, [r3, #26]
 800be50:	f003 0310 	and.w	r3, r3, #16
 800be54:	2b00      	cmp	r3, #0
 800be56:	d106      	bne.n	800be66 <tcp_close_shutdown+0x62>
 800be58:	4b52      	ldr	r3, [pc, #328]	; (800bfa4 <tcp_close_shutdown+0x1a0>)
 800be5a:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800be5e:	4954      	ldr	r1, [pc, #336]	; (800bfb0 <tcp_close_shutdown+0x1ac>)
 800be60:	4852      	ldr	r0, [pc, #328]	; (800bfac <tcp_close_shutdown+0x1a8>)
 800be62:	f008 f823 	bl	8013eac <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800be6e:	687d      	ldr	r5, [r7, #4]
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	3304      	adds	r3, #4
 800be74:	687a      	ldr	r2, [r7, #4]
 800be76:	8ad2      	ldrh	r2, [r2, #22]
 800be78:	6879      	ldr	r1, [r7, #4]
 800be7a:	8b09      	ldrh	r1, [r1, #24]
 800be7c:	9102      	str	r1, [sp, #8]
 800be7e:	9201      	str	r2, [sp, #4]
 800be80:	9300      	str	r3, [sp, #0]
 800be82:	462b      	mov	r3, r5
 800be84:	4622      	mov	r2, r4
 800be86:	4601      	mov	r1, r0
 800be88:	6878      	ldr	r0, [r7, #4]
 800be8a:	f004 fe8d 	bl	8010ba8 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800be8e:	6878      	ldr	r0, [r7, #4]
 800be90:	f001 f8c6 	bl	800d020 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800be94:	4b47      	ldr	r3, [pc, #284]	; (800bfb4 <tcp_close_shutdown+0x1b0>)
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	687a      	ldr	r2, [r7, #4]
 800be9a:	429a      	cmp	r2, r3
 800be9c:	d105      	bne.n	800beaa <tcp_close_shutdown+0xa6>
 800be9e:	4b45      	ldr	r3, [pc, #276]	; (800bfb4 <tcp_close_shutdown+0x1b0>)
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	68db      	ldr	r3, [r3, #12]
 800bea4:	4a43      	ldr	r2, [pc, #268]	; (800bfb4 <tcp_close_shutdown+0x1b0>)
 800bea6:	6013      	str	r3, [r2, #0]
 800bea8:	e013      	b.n	800bed2 <tcp_close_shutdown+0xce>
 800beaa:	4b42      	ldr	r3, [pc, #264]	; (800bfb4 <tcp_close_shutdown+0x1b0>)
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	60fb      	str	r3, [r7, #12]
 800beb0:	e00c      	b.n	800becc <tcp_close_shutdown+0xc8>
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	68db      	ldr	r3, [r3, #12]
 800beb6:	687a      	ldr	r2, [r7, #4]
 800beb8:	429a      	cmp	r2, r3
 800beba:	d104      	bne.n	800bec6 <tcp_close_shutdown+0xc2>
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	68da      	ldr	r2, [r3, #12]
 800bec0:	68fb      	ldr	r3, [r7, #12]
 800bec2:	60da      	str	r2, [r3, #12]
 800bec4:	e005      	b.n	800bed2 <tcp_close_shutdown+0xce>
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	68db      	ldr	r3, [r3, #12]
 800beca:	60fb      	str	r3, [r7, #12]
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d1ef      	bne.n	800beb2 <tcp_close_shutdown+0xae>
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	2200      	movs	r2, #0
 800bed6:	60da      	str	r2, [r3, #12]
 800bed8:	4b37      	ldr	r3, [pc, #220]	; (800bfb8 <tcp_close_shutdown+0x1b4>)
 800beda:	2201      	movs	r2, #1
 800bedc:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800bede:	4b37      	ldr	r3, [pc, #220]	; (800bfbc <tcp_close_shutdown+0x1b8>)
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	687a      	ldr	r2, [r7, #4]
 800bee4:	429a      	cmp	r2, r3
 800bee6:	d102      	bne.n	800beee <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800bee8:	f003 fd5a 	bl	800f9a0 <tcp_trigger_input_pcb_close>
 800beec:	e002      	b.n	800bef4 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800beee:	6878      	ldr	r0, [r7, #4]
 800bef0:	f7ff fed6 	bl	800bca0 <tcp_free>
      }
      return ERR_OK;
 800bef4:	2300      	movs	r3, #0
 800bef6:	e050      	b.n	800bf9a <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	7d1b      	ldrb	r3, [r3, #20]
 800befc:	2b02      	cmp	r3, #2
 800befe:	d03b      	beq.n	800bf78 <tcp_close_shutdown+0x174>
 800bf00:	2b02      	cmp	r3, #2
 800bf02:	dc44      	bgt.n	800bf8e <tcp_close_shutdown+0x18a>
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d002      	beq.n	800bf0e <tcp_close_shutdown+0x10a>
 800bf08:	2b01      	cmp	r3, #1
 800bf0a:	d02a      	beq.n	800bf62 <tcp_close_shutdown+0x15e>
 800bf0c:	e03f      	b.n	800bf8e <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	8adb      	ldrh	r3, [r3, #22]
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d021      	beq.n	800bf5a <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800bf16:	4b2a      	ldr	r3, [pc, #168]	; (800bfc0 <tcp_close_shutdown+0x1bc>)
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	687a      	ldr	r2, [r7, #4]
 800bf1c:	429a      	cmp	r2, r3
 800bf1e:	d105      	bne.n	800bf2c <tcp_close_shutdown+0x128>
 800bf20:	4b27      	ldr	r3, [pc, #156]	; (800bfc0 <tcp_close_shutdown+0x1bc>)
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	68db      	ldr	r3, [r3, #12]
 800bf26:	4a26      	ldr	r2, [pc, #152]	; (800bfc0 <tcp_close_shutdown+0x1bc>)
 800bf28:	6013      	str	r3, [r2, #0]
 800bf2a:	e013      	b.n	800bf54 <tcp_close_shutdown+0x150>
 800bf2c:	4b24      	ldr	r3, [pc, #144]	; (800bfc0 <tcp_close_shutdown+0x1bc>)
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	60bb      	str	r3, [r7, #8]
 800bf32:	e00c      	b.n	800bf4e <tcp_close_shutdown+0x14a>
 800bf34:	68bb      	ldr	r3, [r7, #8]
 800bf36:	68db      	ldr	r3, [r3, #12]
 800bf38:	687a      	ldr	r2, [r7, #4]
 800bf3a:	429a      	cmp	r2, r3
 800bf3c:	d104      	bne.n	800bf48 <tcp_close_shutdown+0x144>
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	68da      	ldr	r2, [r3, #12]
 800bf42:	68bb      	ldr	r3, [r7, #8]
 800bf44:	60da      	str	r2, [r3, #12]
 800bf46:	e005      	b.n	800bf54 <tcp_close_shutdown+0x150>
 800bf48:	68bb      	ldr	r3, [r7, #8]
 800bf4a:	68db      	ldr	r3, [r3, #12]
 800bf4c:	60bb      	str	r3, [r7, #8]
 800bf4e:	68bb      	ldr	r3, [r7, #8]
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d1ef      	bne.n	800bf34 <tcp_close_shutdown+0x130>
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2200      	movs	r2, #0
 800bf58:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800bf5a:	6878      	ldr	r0, [r7, #4]
 800bf5c:	f7ff fea0 	bl	800bca0 <tcp_free>
      break;
 800bf60:	e01a      	b.n	800bf98 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800bf62:	6878      	ldr	r0, [r7, #4]
 800bf64:	f7ff ff14 	bl	800bd90 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800bf68:	6879      	ldr	r1, [r7, #4]
 800bf6a:	4816      	ldr	r0, [pc, #88]	; (800bfc4 <tcp_close_shutdown+0x1c0>)
 800bf6c:	f001 f8a8 	bl	800d0c0 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800bf70:	6878      	ldr	r0, [r7, #4]
 800bf72:	f7ff feb1 	bl	800bcd8 <tcp_free_listen>
      break;
 800bf76:	e00f      	b.n	800bf98 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800bf78:	6879      	ldr	r1, [r7, #4]
 800bf7a:	480e      	ldr	r0, [pc, #56]	; (800bfb4 <tcp_close_shutdown+0x1b0>)
 800bf7c:	f001 f8a0 	bl	800d0c0 <tcp_pcb_remove>
 800bf80:	4b0d      	ldr	r3, [pc, #52]	; (800bfb8 <tcp_close_shutdown+0x1b4>)
 800bf82:	2201      	movs	r2, #1
 800bf84:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800bf86:	6878      	ldr	r0, [r7, #4]
 800bf88:	f7ff fe8a 	bl	800bca0 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800bf8c:	e004      	b.n	800bf98 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800bf8e:	6878      	ldr	r0, [r7, #4]
 800bf90:	f000 f81a 	bl	800bfc8 <tcp_close_shutdown_fin>
 800bf94:	4603      	mov	r3, r0
 800bf96:	e000      	b.n	800bf9a <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800bf98:	2300      	movs	r3, #0
}
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	3710      	adds	r7, #16
 800bf9e:	46bd      	mov	sp, r7
 800bfa0:	bdb0      	pop	{r4, r5, r7, pc}
 800bfa2:	bf00      	nop
 800bfa4:	08015cbc 	.word	0x08015cbc
 800bfa8:	08015d90 	.word	0x08015d90
 800bfac:	08015d00 	.word	0x08015d00
 800bfb0:	08015db0 	.word	0x08015db0
 800bfb4:	2000b8f0 	.word	0x2000b8f0
 800bfb8:	2000b8ec 	.word	0x2000b8ec
 800bfbc:	2000b904 	.word	0x2000b904
 800bfc0:	2000b8fc 	.word	0x2000b8fc
 800bfc4:	2000b8f8 	.word	0x2000b8f8

0800bfc8 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b084      	sub	sp, #16
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d106      	bne.n	800bfe4 <tcp_close_shutdown_fin+0x1c>
 800bfd6:	4b2e      	ldr	r3, [pc, #184]	; (800c090 <tcp_close_shutdown_fin+0xc8>)
 800bfd8:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800bfdc:	492d      	ldr	r1, [pc, #180]	; (800c094 <tcp_close_shutdown_fin+0xcc>)
 800bfde:	482e      	ldr	r0, [pc, #184]	; (800c098 <tcp_close_shutdown_fin+0xd0>)
 800bfe0:	f007 ff64 	bl	8013eac <iprintf>

  switch (pcb->state) {
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	7d1b      	ldrb	r3, [r3, #20]
 800bfe8:	2b07      	cmp	r3, #7
 800bfea:	d020      	beq.n	800c02e <tcp_close_shutdown_fin+0x66>
 800bfec:	2b07      	cmp	r3, #7
 800bfee:	dc2b      	bgt.n	800c048 <tcp_close_shutdown_fin+0x80>
 800bff0:	2b03      	cmp	r3, #3
 800bff2:	d002      	beq.n	800bffa <tcp_close_shutdown_fin+0x32>
 800bff4:	2b04      	cmp	r3, #4
 800bff6:	d00d      	beq.n	800c014 <tcp_close_shutdown_fin+0x4c>
 800bff8:	e026      	b.n	800c048 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800bffa:	6878      	ldr	r0, [r7, #4]
 800bffc:	f003 fee2 	bl	800fdc4 <tcp_send_fin>
 800c000:	4603      	mov	r3, r0
 800c002:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800c004:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d11f      	bne.n	800c04c <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	2205      	movs	r2, #5
 800c010:	751a      	strb	r2, [r3, #20]
      }
      break;
 800c012:	e01b      	b.n	800c04c <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800c014:	6878      	ldr	r0, [r7, #4]
 800c016:	f003 fed5 	bl	800fdc4 <tcp_send_fin>
 800c01a:	4603      	mov	r3, r0
 800c01c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800c01e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c022:	2b00      	cmp	r3, #0
 800c024:	d114      	bne.n	800c050 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	2205      	movs	r2, #5
 800c02a:	751a      	strb	r2, [r3, #20]
      }
      break;
 800c02c:	e010      	b.n	800c050 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800c02e:	6878      	ldr	r0, [r7, #4]
 800c030:	f003 fec8 	bl	800fdc4 <tcp_send_fin>
 800c034:	4603      	mov	r3, r0
 800c036:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800c038:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d109      	bne.n	800c054 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	2209      	movs	r2, #9
 800c044:	751a      	strb	r2, [r3, #20]
      }
      break;
 800c046:	e005      	b.n	800c054 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800c048:	2300      	movs	r3, #0
 800c04a:	e01c      	b.n	800c086 <tcp_close_shutdown_fin+0xbe>
      break;
 800c04c:	bf00      	nop
 800c04e:	e002      	b.n	800c056 <tcp_close_shutdown_fin+0x8e>
      break;
 800c050:	bf00      	nop
 800c052:	e000      	b.n	800c056 <tcp_close_shutdown_fin+0x8e>
      break;
 800c054:	bf00      	nop
  }

  if (err == ERR_OK) {
 800c056:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d103      	bne.n	800c066 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800c05e:	6878      	ldr	r0, [r7, #4]
 800c060:	f003 ffee 	bl	8010040 <tcp_output>
 800c064:	e00d      	b.n	800c082 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800c066:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c06a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c06e:	d108      	bne.n	800c082 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	8b5b      	ldrh	r3, [r3, #26]
 800c074:	f043 0308 	orr.w	r3, r3, #8
 800c078:	b29a      	uxth	r2, r3
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800c07e:	2300      	movs	r3, #0
 800c080:	e001      	b.n	800c086 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800c082:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c086:	4618      	mov	r0, r3
 800c088:	3710      	adds	r7, #16
 800c08a:	46bd      	mov	sp, r7
 800c08c:	bd80      	pop	{r7, pc}
 800c08e:	bf00      	nop
 800c090:	08015cbc 	.word	0x08015cbc
 800c094:	08015d6c 	.word	0x08015d6c
 800c098:	08015d00 	.word	0x08015d00

0800c09c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800c09c:	b580      	push	{r7, lr}
 800c09e:	b082      	sub	sp, #8
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d109      	bne.n	800c0be <tcp_close+0x22>
 800c0aa:	4b0f      	ldr	r3, [pc, #60]	; (800c0e8 <tcp_close+0x4c>)
 800c0ac:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800c0b0:	490e      	ldr	r1, [pc, #56]	; (800c0ec <tcp_close+0x50>)
 800c0b2:	480f      	ldr	r0, [pc, #60]	; (800c0f0 <tcp_close+0x54>)
 800c0b4:	f007 fefa 	bl	8013eac <iprintf>
 800c0b8:	f06f 030f 	mvn.w	r3, #15
 800c0bc:	e00f      	b.n	800c0de <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	7d1b      	ldrb	r3, [r3, #20]
 800c0c2:	2b01      	cmp	r3, #1
 800c0c4:	d006      	beq.n	800c0d4 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	8b5b      	ldrh	r3, [r3, #26]
 800c0ca:	f043 0310 	orr.w	r3, r3, #16
 800c0ce:	b29a      	uxth	r2, r3
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800c0d4:	2101      	movs	r1, #1
 800c0d6:	6878      	ldr	r0, [r7, #4]
 800c0d8:	f7ff fe94 	bl	800be04 <tcp_close_shutdown>
 800c0dc:	4603      	mov	r3, r0
}
 800c0de:	4618      	mov	r0, r3
 800c0e0:	3708      	adds	r7, #8
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	bd80      	pop	{r7, pc}
 800c0e6:	bf00      	nop
 800c0e8:	08015cbc 	.word	0x08015cbc
 800c0ec:	08015dcc 	.word	0x08015dcc
 800c0f0:	08015d00 	.word	0x08015d00

0800c0f4 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800c0f4:	b580      	push	{r7, lr}
 800c0f6:	b08e      	sub	sp, #56	; 0x38
 800c0f8:	af04      	add	r7, sp, #16
 800c0fa:	6078      	str	r0, [r7, #4]
 800c0fc:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d107      	bne.n	800c114 <tcp_abandon+0x20>
 800c104:	4b52      	ldr	r3, [pc, #328]	; (800c250 <tcp_abandon+0x15c>)
 800c106:	f240 223d 	movw	r2, #573	; 0x23d
 800c10a:	4952      	ldr	r1, [pc, #328]	; (800c254 <tcp_abandon+0x160>)
 800c10c:	4852      	ldr	r0, [pc, #328]	; (800c258 <tcp_abandon+0x164>)
 800c10e:	f007 fecd 	bl	8013eac <iprintf>
 800c112:	e099      	b.n	800c248 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	7d1b      	ldrb	r3, [r3, #20]
 800c118:	2b01      	cmp	r3, #1
 800c11a:	d106      	bne.n	800c12a <tcp_abandon+0x36>
 800c11c:	4b4c      	ldr	r3, [pc, #304]	; (800c250 <tcp_abandon+0x15c>)
 800c11e:	f44f 7210 	mov.w	r2, #576	; 0x240
 800c122:	494e      	ldr	r1, [pc, #312]	; (800c25c <tcp_abandon+0x168>)
 800c124:	484c      	ldr	r0, [pc, #304]	; (800c258 <tcp_abandon+0x164>)
 800c126:	f007 fec1 	bl	8013eac <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	7d1b      	ldrb	r3, [r3, #20]
 800c12e:	2b0a      	cmp	r3, #10
 800c130:	d107      	bne.n	800c142 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800c132:	6879      	ldr	r1, [r7, #4]
 800c134:	484a      	ldr	r0, [pc, #296]	; (800c260 <tcp_abandon+0x16c>)
 800c136:	f000 ffc3 	bl	800d0c0 <tcp_pcb_remove>
    tcp_free(pcb);
 800c13a:	6878      	ldr	r0, [r7, #4]
 800c13c:	f7ff fdb0 	bl	800bca0 <tcp_free>
 800c140:	e082      	b.n	800c248 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800c142:	2300      	movs	r3, #0
 800c144:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800c146:	2300      	movs	r3, #0
 800c148:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c14e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c154:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c15c:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	691b      	ldr	r3, [r3, #16]
 800c162:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	7d1b      	ldrb	r3, [r3, #20]
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d126      	bne.n	800c1ba <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	8adb      	ldrh	r3, [r3, #22]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d02e      	beq.n	800c1d2 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800c174:	4b3b      	ldr	r3, [pc, #236]	; (800c264 <tcp_abandon+0x170>)
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	687a      	ldr	r2, [r7, #4]
 800c17a:	429a      	cmp	r2, r3
 800c17c:	d105      	bne.n	800c18a <tcp_abandon+0x96>
 800c17e:	4b39      	ldr	r3, [pc, #228]	; (800c264 <tcp_abandon+0x170>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	68db      	ldr	r3, [r3, #12]
 800c184:	4a37      	ldr	r2, [pc, #220]	; (800c264 <tcp_abandon+0x170>)
 800c186:	6013      	str	r3, [r2, #0]
 800c188:	e013      	b.n	800c1b2 <tcp_abandon+0xbe>
 800c18a:	4b36      	ldr	r3, [pc, #216]	; (800c264 <tcp_abandon+0x170>)
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	61fb      	str	r3, [r7, #28]
 800c190:	e00c      	b.n	800c1ac <tcp_abandon+0xb8>
 800c192:	69fb      	ldr	r3, [r7, #28]
 800c194:	68db      	ldr	r3, [r3, #12]
 800c196:	687a      	ldr	r2, [r7, #4]
 800c198:	429a      	cmp	r2, r3
 800c19a:	d104      	bne.n	800c1a6 <tcp_abandon+0xb2>
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	68da      	ldr	r2, [r3, #12]
 800c1a0:	69fb      	ldr	r3, [r7, #28]
 800c1a2:	60da      	str	r2, [r3, #12]
 800c1a4:	e005      	b.n	800c1b2 <tcp_abandon+0xbe>
 800c1a6:	69fb      	ldr	r3, [r7, #28]
 800c1a8:	68db      	ldr	r3, [r3, #12]
 800c1aa:	61fb      	str	r3, [r7, #28]
 800c1ac:	69fb      	ldr	r3, [r7, #28]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d1ef      	bne.n	800c192 <tcp_abandon+0x9e>
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	2200      	movs	r2, #0
 800c1b6:	60da      	str	r2, [r3, #12]
 800c1b8:	e00b      	b.n	800c1d2 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800c1ba:	683b      	ldr	r3, [r7, #0]
 800c1bc:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	8adb      	ldrh	r3, [r3, #22]
 800c1c2:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800c1c4:	6879      	ldr	r1, [r7, #4]
 800c1c6:	4828      	ldr	r0, [pc, #160]	; (800c268 <tcp_abandon+0x174>)
 800c1c8:	f000 ff7a 	bl	800d0c0 <tcp_pcb_remove>
 800c1cc:	4b27      	ldr	r3, [pc, #156]	; (800c26c <tcp_abandon+0x178>)
 800c1ce:	2201      	movs	r2, #1
 800c1d0:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d004      	beq.n	800c1e4 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c1de:	4618      	mov	r0, r3
 800c1e0:	f000 fd1c 	bl	800cc1c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d004      	beq.n	800c1f6 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	f000 fd13 	bl	800cc1c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d004      	beq.n	800c208 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c202:	4618      	mov	r0, r3
 800c204:	f000 fd0a 	bl	800cc1c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800c208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d00e      	beq.n	800c22c <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800c20e:	6879      	ldr	r1, [r7, #4]
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	3304      	adds	r3, #4
 800c214:	687a      	ldr	r2, [r7, #4]
 800c216:	8b12      	ldrh	r2, [r2, #24]
 800c218:	9202      	str	r2, [sp, #8]
 800c21a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800c21c:	9201      	str	r2, [sp, #4]
 800c21e:	9300      	str	r3, [sp, #0]
 800c220:	460b      	mov	r3, r1
 800c222:	697a      	ldr	r2, [r7, #20]
 800c224:	69b9      	ldr	r1, [r7, #24]
 800c226:	6878      	ldr	r0, [r7, #4]
 800c228:	f004 fcbe 	bl	8010ba8 <tcp_rst>
    }
    last_state = pcb->state;
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	7d1b      	ldrb	r3, [r3, #20]
 800c230:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800c232:	6878      	ldr	r0, [r7, #4]
 800c234:	f7ff fd34 	bl	800bca0 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800c238:	693b      	ldr	r3, [r7, #16]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d004      	beq.n	800c248 <tcp_abandon+0x154>
 800c23e:	693b      	ldr	r3, [r7, #16]
 800c240:	f06f 010c 	mvn.w	r1, #12
 800c244:	68f8      	ldr	r0, [r7, #12]
 800c246:	4798      	blx	r3
  }
}
 800c248:	3728      	adds	r7, #40	; 0x28
 800c24a:	46bd      	mov	sp, r7
 800c24c:	bd80      	pop	{r7, pc}
 800c24e:	bf00      	nop
 800c250:	08015cbc 	.word	0x08015cbc
 800c254:	08015e00 	.word	0x08015e00
 800c258:	08015d00 	.word	0x08015d00
 800c25c:	08015e1c 	.word	0x08015e1c
 800c260:	2000b900 	.word	0x2000b900
 800c264:	2000b8fc 	.word	0x2000b8fc
 800c268:	2000b8f0 	.word	0x2000b8f0
 800c26c:	2000b8ec 	.word	0x2000b8ec

0800c270 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b082      	sub	sp, #8
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800c278:	2101      	movs	r1, #1
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f7ff ff3a 	bl	800c0f4 <tcp_abandon>
}
 800c280:	bf00      	nop
 800c282:	3708      	adds	r7, #8
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}

0800c288 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800c288:	b580      	push	{r7, lr}
 800c28a:	b084      	sub	sp, #16
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	2b00      	cmp	r3, #0
 800c294:	d106      	bne.n	800c2a4 <tcp_update_rcv_ann_wnd+0x1c>
 800c296:	4b25      	ldr	r3, [pc, #148]	; (800c32c <tcp_update_rcv_ann_wnd+0xa4>)
 800c298:	f240 32a6 	movw	r2, #934	; 0x3a6
 800c29c:	4924      	ldr	r1, [pc, #144]	; (800c330 <tcp_update_rcv_ann_wnd+0xa8>)
 800c29e:	4825      	ldr	r0, [pc, #148]	; (800c334 <tcp_update_rcv_ann_wnd+0xac>)
 800c2a0:	f007 fe04 	bl	8013eac <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2a8:	687a      	ldr	r2, [r7, #4]
 800c2aa:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800c2ac:	4413      	add	r3, r2
 800c2ae:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2b4:	687a      	ldr	r2, [r7, #4]
 800c2b6:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800c2b8:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 800c2bc:	bf28      	it	cs
 800c2be:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 800c2c2:	b292      	uxth	r2, r2
 800c2c4:	4413      	add	r3, r2
 800c2c6:	68fa      	ldr	r2, [r7, #12]
 800c2c8:	1ad3      	subs	r3, r2, r3
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	db08      	blt.n	800c2e0 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2da:	68fa      	ldr	r2, [r7, #12]
 800c2dc:	1ad3      	subs	r3, r2, r3
 800c2de:	e020      	b.n	800c322 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2e8:	1ad3      	subs	r3, r2, r3
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	dd03      	ble.n	800c2f6 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	855a      	strh	r2, [r3, #42]	; 0x2a
 800c2f4:	e014      	b.n	800c320 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2fe:	1ad3      	subs	r3, r2, r3
 800c300:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800c302:	68bb      	ldr	r3, [r7, #8]
 800c304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c308:	d306      	bcc.n	800c318 <tcp_update_rcv_ann_wnd+0x90>
 800c30a:	4b08      	ldr	r3, [pc, #32]	; (800c32c <tcp_update_rcv_ann_wnd+0xa4>)
 800c30c:	f240 32b6 	movw	r2, #950	; 0x3b6
 800c310:	4909      	ldr	r1, [pc, #36]	; (800c338 <tcp_update_rcv_ann_wnd+0xb0>)
 800c312:	4808      	ldr	r0, [pc, #32]	; (800c334 <tcp_update_rcv_ann_wnd+0xac>)
 800c314:	f007 fdca 	bl	8013eac <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800c318:	68bb      	ldr	r3, [r7, #8]
 800c31a:	b29a      	uxth	r2, r3
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800c320:	2300      	movs	r3, #0
  }
}
 800c322:	4618      	mov	r0, r3
 800c324:	3710      	adds	r7, #16
 800c326:	46bd      	mov	sp, r7
 800c328:	bd80      	pop	{r7, pc}
 800c32a:	bf00      	nop
 800c32c:	08015cbc 	.word	0x08015cbc
 800c330:	08015f18 	.word	0x08015f18
 800c334:	08015d00 	.word	0x08015d00
 800c338:	08015f3c 	.word	0x08015f3c

0800c33c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b084      	sub	sp, #16
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	460b      	mov	r3, r1
 800c346:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d107      	bne.n	800c35e <tcp_recved+0x22>
 800c34e:	4b1f      	ldr	r3, [pc, #124]	; (800c3cc <tcp_recved+0x90>)
 800c350:	f240 32cf 	movw	r2, #975	; 0x3cf
 800c354:	491e      	ldr	r1, [pc, #120]	; (800c3d0 <tcp_recved+0x94>)
 800c356:	481f      	ldr	r0, [pc, #124]	; (800c3d4 <tcp_recved+0x98>)
 800c358:	f007 fda8 	bl	8013eac <iprintf>
 800c35c:	e032      	b.n	800c3c4 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	7d1b      	ldrb	r3, [r3, #20]
 800c362:	2b01      	cmp	r3, #1
 800c364:	d106      	bne.n	800c374 <tcp_recved+0x38>
 800c366:	4b19      	ldr	r3, [pc, #100]	; (800c3cc <tcp_recved+0x90>)
 800c368:	f240 32d2 	movw	r2, #978	; 0x3d2
 800c36c:	491a      	ldr	r1, [pc, #104]	; (800c3d8 <tcp_recved+0x9c>)
 800c36e:	4819      	ldr	r0, [pc, #100]	; (800c3d4 <tcp_recved+0x98>)
 800c370:	f007 fd9c 	bl	8013eac <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800c378:	887b      	ldrh	r3, [r7, #2]
 800c37a:	4413      	add	r3, r2
 800c37c:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800c37e:	89fb      	ldrh	r3, [r7, #14]
 800c380:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800c384:	d804      	bhi.n	800c390 <tcp_recved+0x54>
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c38a:	89fa      	ldrh	r2, [r7, #14]
 800c38c:	429a      	cmp	r2, r3
 800c38e:	d204      	bcs.n	800c39a <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800c396:	851a      	strh	r2, [r3, #40]	; 0x28
 800c398:	e002      	b.n	800c3a0 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	89fa      	ldrh	r2, [r7, #14]
 800c39e:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800c3a0:	6878      	ldr	r0, [r7, #4]
 800c3a2:	f7ff ff71 	bl	800c288 <tcp_update_rcv_ann_wnd>
 800c3a6:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800c3ae:	d309      	bcc.n	800c3c4 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	8b5b      	ldrh	r3, [r3, #26]
 800c3b4:	f043 0302 	orr.w	r3, r3, #2
 800c3b8:	b29a      	uxth	r2, r3
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800c3be:	6878      	ldr	r0, [r7, #4]
 800c3c0:	f003 fe3e 	bl	8010040 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800c3c4:	3710      	adds	r7, #16
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	bd80      	pop	{r7, pc}
 800c3ca:	bf00      	nop
 800c3cc:	08015cbc 	.word	0x08015cbc
 800c3d0:	08015f58 	.word	0x08015f58
 800c3d4:	08015d00 	.word	0x08015d00
 800c3d8:	08015f70 	.word	0x08015f70

0800c3dc <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800c3dc:	b5b0      	push	{r4, r5, r7, lr}
 800c3de:	b090      	sub	sp, #64	; 0x40
 800c3e0:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 800c3e8:	4b94      	ldr	r3, [pc, #592]	; (800c63c <tcp_slowtmr+0x260>)
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	3301      	adds	r3, #1
 800c3ee:	4a93      	ldr	r2, [pc, #588]	; (800c63c <tcp_slowtmr+0x260>)
 800c3f0:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800c3f2:	4b93      	ldr	r3, [pc, #588]	; (800c640 <tcp_slowtmr+0x264>)
 800c3f4:	781b      	ldrb	r3, [r3, #0]
 800c3f6:	3301      	adds	r3, #1
 800c3f8:	b2da      	uxtb	r2, r3
 800c3fa:	4b91      	ldr	r3, [pc, #580]	; (800c640 <tcp_slowtmr+0x264>)
 800c3fc:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 800c3fe:	2300      	movs	r3, #0
 800c400:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 800c402:	4b90      	ldr	r3, [pc, #576]	; (800c644 <tcp_slowtmr+0x268>)
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 800c408:	e29d      	b.n	800c946 <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800c40a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c40c:	7d1b      	ldrb	r3, [r3, #20]
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d106      	bne.n	800c420 <tcp_slowtmr+0x44>
 800c412:	4b8d      	ldr	r3, [pc, #564]	; (800c648 <tcp_slowtmr+0x26c>)
 800c414:	f240 42be 	movw	r2, #1214	; 0x4be
 800c418:	498c      	ldr	r1, [pc, #560]	; (800c64c <tcp_slowtmr+0x270>)
 800c41a:	488d      	ldr	r0, [pc, #564]	; (800c650 <tcp_slowtmr+0x274>)
 800c41c:	f007 fd46 	bl	8013eac <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800c420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c422:	7d1b      	ldrb	r3, [r3, #20]
 800c424:	2b01      	cmp	r3, #1
 800c426:	d106      	bne.n	800c436 <tcp_slowtmr+0x5a>
 800c428:	4b87      	ldr	r3, [pc, #540]	; (800c648 <tcp_slowtmr+0x26c>)
 800c42a:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800c42e:	4989      	ldr	r1, [pc, #548]	; (800c654 <tcp_slowtmr+0x278>)
 800c430:	4887      	ldr	r0, [pc, #540]	; (800c650 <tcp_slowtmr+0x274>)
 800c432:	f007 fd3b 	bl	8013eac <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800c436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c438:	7d1b      	ldrb	r3, [r3, #20]
 800c43a:	2b0a      	cmp	r3, #10
 800c43c:	d106      	bne.n	800c44c <tcp_slowtmr+0x70>
 800c43e:	4b82      	ldr	r3, [pc, #520]	; (800c648 <tcp_slowtmr+0x26c>)
 800c440:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800c444:	4984      	ldr	r1, [pc, #528]	; (800c658 <tcp_slowtmr+0x27c>)
 800c446:	4882      	ldr	r0, [pc, #520]	; (800c650 <tcp_slowtmr+0x274>)
 800c448:	f007 fd30 	bl	8013eac <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800c44c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c44e:	7f9a      	ldrb	r2, [r3, #30]
 800c450:	4b7b      	ldr	r3, [pc, #492]	; (800c640 <tcp_slowtmr+0x264>)
 800c452:	781b      	ldrb	r3, [r3, #0]
 800c454:	429a      	cmp	r2, r3
 800c456:	d105      	bne.n	800c464 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 800c458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c45a:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800c45c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c45e:	68db      	ldr	r3, [r3, #12]
 800c460:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 800c462:	e270      	b.n	800c946 <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 800c464:	4b76      	ldr	r3, [pc, #472]	; (800c640 <tcp_slowtmr+0x264>)
 800c466:	781a      	ldrb	r2, [r3, #0]
 800c468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c46a:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 800c46c:	2300      	movs	r3, #0
 800c46e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 800c472:	2300      	movs	r3, #0
 800c474:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800c478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c47a:	7d1b      	ldrb	r3, [r3, #20]
 800c47c:	2b02      	cmp	r3, #2
 800c47e:	d10a      	bne.n	800c496 <tcp_slowtmr+0xba>
 800c480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c482:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c486:	2b05      	cmp	r3, #5
 800c488:	d905      	bls.n	800c496 <tcp_slowtmr+0xba>
      ++pcb_remove;
 800c48a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c48e:	3301      	adds	r3, #1
 800c490:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c494:	e11e      	b.n	800c6d4 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800c496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c498:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c49c:	2b0b      	cmp	r3, #11
 800c49e:	d905      	bls.n	800c4ac <tcp_slowtmr+0xd0>
      ++pcb_remove;
 800c4a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c4a4:	3301      	adds	r3, #1
 800c4a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c4aa:	e113      	b.n	800c6d4 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800c4ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4ae:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d075      	beq.n	800c5a2 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800c4b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d006      	beq.n	800c4cc <tcp_slowtmr+0xf0>
 800c4be:	4b62      	ldr	r3, [pc, #392]	; (800c648 <tcp_slowtmr+0x26c>)
 800c4c0:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800c4c4:	4965      	ldr	r1, [pc, #404]	; (800c65c <tcp_slowtmr+0x280>)
 800c4c6:	4862      	ldr	r0, [pc, #392]	; (800c650 <tcp_slowtmr+0x274>)
 800c4c8:	f007 fcf0 	bl	8013eac <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800c4cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d106      	bne.n	800c4e2 <tcp_slowtmr+0x106>
 800c4d4:	4b5c      	ldr	r3, [pc, #368]	; (800c648 <tcp_slowtmr+0x26c>)
 800c4d6:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800c4da:	4961      	ldr	r1, [pc, #388]	; (800c660 <tcp_slowtmr+0x284>)
 800c4dc:	485c      	ldr	r0, [pc, #368]	; (800c650 <tcp_slowtmr+0x274>)
 800c4de:	f007 fce5 	bl	8013eac <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800c4e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4e4:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800c4e8:	2b0b      	cmp	r3, #11
 800c4ea:	d905      	bls.n	800c4f8 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 800c4ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c4f0:	3301      	adds	r3, #1
 800c4f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c4f6:	e0ed      	b.n	800c6d4 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800c4f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4fa:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800c4fe:	3b01      	subs	r3, #1
 800c500:	4a58      	ldr	r2, [pc, #352]	; (800c664 <tcp_slowtmr+0x288>)
 800c502:	5cd3      	ldrb	r3, [r2, r3]
 800c504:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800c506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c508:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800c50c:	7c7a      	ldrb	r2, [r7, #17]
 800c50e:	429a      	cmp	r2, r3
 800c510:	d907      	bls.n	800c522 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 800c512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c514:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800c518:	3301      	adds	r3, #1
 800c51a:	b2da      	uxtb	r2, r3
 800c51c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c51e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 800c522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c524:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800c528:	7c7a      	ldrb	r2, [r7, #17]
 800c52a:	429a      	cmp	r2, r3
 800c52c:	f200 80d2 	bhi.w	800c6d4 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 800c530:	2301      	movs	r3, #1
 800c532:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 800c534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c536:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d108      	bne.n	800c550 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800c53e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c540:	f004 fc26 	bl	8010d90 <tcp_zero_window_probe>
 800c544:	4603      	mov	r3, r0
 800c546:	2b00      	cmp	r3, #0
 800c548:	d014      	beq.n	800c574 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 800c54a:	2300      	movs	r3, #0
 800c54c:	623b      	str	r3, [r7, #32]
 800c54e:	e011      	b.n	800c574 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800c550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c552:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800c556:	4619      	mov	r1, r3
 800c558:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c55a:	f003 faeb 	bl	800fb34 <tcp_split_unsent_seg>
 800c55e:	4603      	mov	r3, r0
 800c560:	2b00      	cmp	r3, #0
 800c562:	d107      	bne.n	800c574 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 800c564:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c566:	f003 fd6b 	bl	8010040 <tcp_output>
 800c56a:	4603      	mov	r3, r0
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d101      	bne.n	800c574 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 800c570:	2300      	movs	r3, #0
 800c572:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 800c574:	6a3b      	ldr	r3, [r7, #32]
 800c576:	2b00      	cmp	r3, #0
 800c578:	f000 80ac 	beq.w	800c6d4 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 800c57c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c57e:	2200      	movs	r2, #0
 800c580:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800c584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c586:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800c58a:	2b06      	cmp	r3, #6
 800c58c:	f200 80a2 	bhi.w	800c6d4 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 800c590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c592:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800c596:	3301      	adds	r3, #1
 800c598:	b2da      	uxtb	r2, r3
 800c59a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c59c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 800c5a0:	e098      	b.n	800c6d4 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800c5a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5a4:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	db0f      	blt.n	800c5cc <tcp_slowtmr+0x1f0>
 800c5ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5ae:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800c5b2:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800c5b6:	4293      	cmp	r3, r2
 800c5b8:	d008      	beq.n	800c5cc <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 800c5ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5bc:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800c5c0:	b29b      	uxth	r3, r3
 800c5c2:	3301      	adds	r3, #1
 800c5c4:	b29b      	uxth	r3, r3
 800c5c6:	b21a      	sxth	r2, r3
 800c5c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5ca:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 800c5cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5ce:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 800c5d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5d4:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800c5d8:	429a      	cmp	r2, r3
 800c5da:	db7b      	blt.n	800c6d4 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800c5dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c5de:	f004 f821 	bl	8010624 <tcp_rexmit_rto_prepare>
 800c5e2:	4603      	mov	r3, r0
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d007      	beq.n	800c5f8 <tcp_slowtmr+0x21c>
 800c5e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d171      	bne.n	800c6d4 <tcp_slowtmr+0x2f8>
 800c5f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d06d      	beq.n	800c6d4 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 800c5f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5fa:	7d1b      	ldrb	r3, [r3, #20]
 800c5fc:	2b02      	cmp	r3, #2
 800c5fe:	d03a      	beq.n	800c676 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800c600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c602:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c606:	2b0c      	cmp	r3, #12
 800c608:	bf28      	it	cs
 800c60a:	230c      	movcs	r3, #12
 800c60c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800c60e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c610:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800c614:	10db      	asrs	r3, r3, #3
 800c616:	b21b      	sxth	r3, r3
 800c618:	461a      	mov	r2, r3
 800c61a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c61c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800c620:	4413      	add	r3, r2
 800c622:	7efa      	ldrb	r2, [r7, #27]
 800c624:	4910      	ldr	r1, [pc, #64]	; (800c668 <tcp_slowtmr+0x28c>)
 800c626:	5c8a      	ldrb	r2, [r1, r2]
 800c628:	4093      	lsls	r3, r2
 800c62a:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800c62c:	697b      	ldr	r3, [r7, #20]
 800c62e:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800c632:	4293      	cmp	r3, r2
 800c634:	dc1a      	bgt.n	800c66c <tcp_slowtmr+0x290>
 800c636:	697b      	ldr	r3, [r7, #20]
 800c638:	b21a      	sxth	r2, r3
 800c63a:	e019      	b.n	800c670 <tcp_slowtmr+0x294>
 800c63c:	2000b8f4 	.word	0x2000b8f4
 800c640:	20004a02 	.word	0x20004a02
 800c644:	2000b8f0 	.word	0x2000b8f0
 800c648:	08015cbc 	.word	0x08015cbc
 800c64c:	08016000 	.word	0x08016000
 800c650:	08015d00 	.word	0x08015d00
 800c654:	0801602c 	.word	0x0801602c
 800c658:	08016058 	.word	0x08016058
 800c65c:	08016088 	.word	0x08016088
 800c660:	080160bc 	.word	0x080160bc
 800c664:	08017cec 	.word	0x08017cec
 800c668:	08017cdc 	.word	0x08017cdc
 800c66c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800c670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c672:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 800c676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c678:	2200      	movs	r2, #0
 800c67a:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800c67c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c67e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800c682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c684:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800c688:	4293      	cmp	r3, r2
 800c68a:	bf28      	it	cs
 800c68c:	4613      	movcs	r3, r2
 800c68e:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800c690:	8a7b      	ldrh	r3, [r7, #18]
 800c692:	085b      	lsrs	r3, r3, #1
 800c694:	b29a      	uxth	r2, r3
 800c696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c698:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800c69c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c69e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800c6a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6a4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800c6a6:	005b      	lsls	r3, r3, #1
 800c6a8:	b29b      	uxth	r3, r3
 800c6aa:	429a      	cmp	r2, r3
 800c6ac:	d206      	bcs.n	800c6bc <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800c6ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6b0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800c6b2:	005b      	lsls	r3, r3, #1
 800c6b4:	b29a      	uxth	r2, r3
 800c6b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6b8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 800c6bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6be:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800c6c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6c2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 800c6c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6c8:	2200      	movs	r2, #0
 800c6ca:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 800c6ce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c6d0:	f004 f818 	bl	8010704 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 800c6d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6d6:	7d1b      	ldrb	r3, [r3, #20]
 800c6d8:	2b06      	cmp	r3, #6
 800c6da:	d111      	bne.n	800c700 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 800c6dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6de:	8b5b      	ldrh	r3, [r3, #26]
 800c6e0:	f003 0310 	and.w	r3, r3, #16
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d00b      	beq.n	800c700 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c6e8:	4b9c      	ldr	r3, [pc, #624]	; (800c95c <tcp_slowtmr+0x580>)
 800c6ea:	681a      	ldr	r2, [r3, #0]
 800c6ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6ee:	6a1b      	ldr	r3, [r3, #32]
 800c6f0:	1ad3      	subs	r3, r2, r3
 800c6f2:	2b28      	cmp	r3, #40	; 0x28
 800c6f4:	d904      	bls.n	800c700 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 800c6f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c6fa:	3301      	adds	r3, #1
 800c6fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800c700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c702:	7a5b      	ldrb	r3, [r3, #9]
 800c704:	f003 0308 	and.w	r3, r3, #8
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d04a      	beq.n	800c7a2 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 800c70c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c70e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800c710:	2b04      	cmp	r3, #4
 800c712:	d003      	beq.n	800c71c <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 800c714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c716:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800c718:	2b07      	cmp	r3, #7
 800c71a:	d142      	bne.n	800c7a2 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c71c:	4b8f      	ldr	r3, [pc, #572]	; (800c95c <tcp_slowtmr+0x580>)
 800c71e:	681a      	ldr	r2, [r3, #0]
 800c720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c722:	6a1b      	ldr	r3, [r3, #32]
 800c724:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800c726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c728:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800c72c:	4b8c      	ldr	r3, [pc, #560]	; (800c960 <tcp_slowtmr+0x584>)
 800c72e:	440b      	add	r3, r1
 800c730:	498c      	ldr	r1, [pc, #560]	; (800c964 <tcp_slowtmr+0x588>)
 800c732:	fba1 1303 	umull	r1, r3, r1, r3
 800c736:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c738:	429a      	cmp	r2, r3
 800c73a:	d90a      	bls.n	800c752 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 800c73c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c740:	3301      	adds	r3, #1
 800c742:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 800c746:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c74a:	3301      	adds	r3, #1
 800c74c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800c750:	e027      	b.n	800c7a2 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c752:	4b82      	ldr	r3, [pc, #520]	; (800c95c <tcp_slowtmr+0x580>)
 800c754:	681a      	ldr	r2, [r3, #0]
 800c756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c758:	6a1b      	ldr	r3, [r3, #32]
 800c75a:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800c75c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c75e:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800c762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c764:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800c768:	4618      	mov	r0, r3
 800c76a:	4b7f      	ldr	r3, [pc, #508]	; (800c968 <tcp_slowtmr+0x58c>)
 800c76c:	fb03 f300 	mul.w	r3, r3, r0
 800c770:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800c772:	497c      	ldr	r1, [pc, #496]	; (800c964 <tcp_slowtmr+0x588>)
 800c774:	fba1 1303 	umull	r1, r3, r1, r3
 800c778:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c77a:	429a      	cmp	r2, r3
 800c77c:	d911      	bls.n	800c7a2 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 800c77e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c780:	f004 fac6 	bl	8010d10 <tcp_keepalive>
 800c784:	4603      	mov	r3, r0
 800c786:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 800c78a:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d107      	bne.n	800c7a2 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 800c792:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c794:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800c798:	3301      	adds	r3, #1
 800c79a:	b2da      	uxtb	r2, r3
 800c79c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c79e:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 800c7a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d011      	beq.n	800c7ce <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800c7aa:	4b6c      	ldr	r3, [pc, #432]	; (800c95c <tcp_slowtmr+0x580>)
 800c7ac:	681a      	ldr	r2, [r3, #0]
 800c7ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7b0:	6a1b      	ldr	r3, [r3, #32]
 800c7b2:	1ad2      	subs	r2, r2, r3
 800c7b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7b6:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800c7ba:	4619      	mov	r1, r3
 800c7bc:	460b      	mov	r3, r1
 800c7be:	005b      	lsls	r3, r3, #1
 800c7c0:	440b      	add	r3, r1
 800c7c2:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800c7c4:	429a      	cmp	r2, r3
 800c7c6:	d302      	bcc.n	800c7ce <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 800c7c8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c7ca:	f000 fddd 	bl	800d388 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 800c7ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7d0:	7d1b      	ldrb	r3, [r3, #20]
 800c7d2:	2b03      	cmp	r3, #3
 800c7d4:	d10b      	bne.n	800c7ee <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800c7d6:	4b61      	ldr	r3, [pc, #388]	; (800c95c <tcp_slowtmr+0x580>)
 800c7d8:	681a      	ldr	r2, [r3, #0]
 800c7da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7dc:	6a1b      	ldr	r3, [r3, #32]
 800c7de:	1ad3      	subs	r3, r2, r3
 800c7e0:	2b28      	cmp	r3, #40	; 0x28
 800c7e2:	d904      	bls.n	800c7ee <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 800c7e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c7e8:	3301      	adds	r3, #1
 800c7ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 800c7ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7f0:	7d1b      	ldrb	r3, [r3, #20]
 800c7f2:	2b09      	cmp	r3, #9
 800c7f4:	d10b      	bne.n	800c80e <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800c7f6:	4b59      	ldr	r3, [pc, #356]	; (800c95c <tcp_slowtmr+0x580>)
 800c7f8:	681a      	ldr	r2, [r3, #0]
 800c7fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7fc:	6a1b      	ldr	r3, [r3, #32]
 800c7fe:	1ad3      	subs	r3, r2, r3
 800c800:	2bf0      	cmp	r3, #240	; 0xf0
 800c802:	d904      	bls.n	800c80e <tcp_slowtmr+0x432>
        ++pcb_remove;
 800c804:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c808:	3301      	adds	r3, #1
 800c80a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800c80e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c812:	2b00      	cmp	r3, #0
 800c814:	d060      	beq.n	800c8d8 <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 800c816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c818:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c81c:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 800c81e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c820:	f000 fbfe 	bl	800d020 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 800c824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c826:	2b00      	cmp	r3, #0
 800c828:	d010      	beq.n	800c84c <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800c82a:	4b50      	ldr	r3, [pc, #320]	; (800c96c <tcp_slowtmr+0x590>)
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c830:	429a      	cmp	r2, r3
 800c832:	d106      	bne.n	800c842 <tcp_slowtmr+0x466>
 800c834:	4b4e      	ldr	r3, [pc, #312]	; (800c970 <tcp_slowtmr+0x594>)
 800c836:	f240 526d 	movw	r2, #1389	; 0x56d
 800c83a:	494e      	ldr	r1, [pc, #312]	; (800c974 <tcp_slowtmr+0x598>)
 800c83c:	484e      	ldr	r0, [pc, #312]	; (800c978 <tcp_slowtmr+0x59c>)
 800c83e:	f007 fb35 	bl	8013eac <iprintf>
        prev->next = pcb->next;
 800c842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c844:	68da      	ldr	r2, [r3, #12]
 800c846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c848:	60da      	str	r2, [r3, #12]
 800c84a:	e00f      	b.n	800c86c <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800c84c:	4b47      	ldr	r3, [pc, #284]	; (800c96c <tcp_slowtmr+0x590>)
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c852:	429a      	cmp	r2, r3
 800c854:	d006      	beq.n	800c864 <tcp_slowtmr+0x488>
 800c856:	4b46      	ldr	r3, [pc, #280]	; (800c970 <tcp_slowtmr+0x594>)
 800c858:	f240 5271 	movw	r2, #1393	; 0x571
 800c85c:	4947      	ldr	r1, [pc, #284]	; (800c97c <tcp_slowtmr+0x5a0>)
 800c85e:	4846      	ldr	r0, [pc, #280]	; (800c978 <tcp_slowtmr+0x59c>)
 800c860:	f007 fb24 	bl	8013eac <iprintf>
        tcp_active_pcbs = pcb->next;
 800c864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c866:	68db      	ldr	r3, [r3, #12]
 800c868:	4a40      	ldr	r2, [pc, #256]	; (800c96c <tcp_slowtmr+0x590>)
 800c86a:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 800c86c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c870:	2b00      	cmp	r3, #0
 800c872:	d013      	beq.n	800c89c <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800c874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c876:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800c878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c87a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800c87c:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800c87e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c880:	3304      	adds	r3, #4
 800c882:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c884:	8ad2      	ldrh	r2, [r2, #22]
 800c886:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c888:	8b09      	ldrh	r1, [r1, #24]
 800c88a:	9102      	str	r1, [sp, #8]
 800c88c:	9201      	str	r2, [sp, #4]
 800c88e:	9300      	str	r3, [sp, #0]
 800c890:	462b      	mov	r3, r5
 800c892:	4622      	mov	r2, r4
 800c894:	4601      	mov	r1, r0
 800c896:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c898:	f004 f986 	bl	8010ba8 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 800c89c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c89e:	691b      	ldr	r3, [r3, #16]
 800c8a0:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800c8a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8a4:	7d1b      	ldrb	r3, [r3, #20]
 800c8a6:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800c8a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8aa:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800c8ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8ae:	68db      	ldr	r3, [r3, #12]
 800c8b0:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800c8b2:	6838      	ldr	r0, [r7, #0]
 800c8b4:	f7ff f9f4 	bl	800bca0 <tcp_free>

      tcp_active_pcbs_changed = 0;
 800c8b8:	4b31      	ldr	r3, [pc, #196]	; (800c980 <tcp_slowtmr+0x5a4>)
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d004      	beq.n	800c8ce <tcp_slowtmr+0x4f2>
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	f06f 010c 	mvn.w	r1, #12
 800c8ca:	68b8      	ldr	r0, [r7, #8]
 800c8cc:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800c8ce:	4b2c      	ldr	r3, [pc, #176]	; (800c980 <tcp_slowtmr+0x5a4>)
 800c8d0:	781b      	ldrb	r3, [r3, #0]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d037      	beq.n	800c946 <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 800c8d6:	e592      	b.n	800c3fe <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 800c8d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8da:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800c8dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8de:	68db      	ldr	r3, [r3, #12]
 800c8e0:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 800c8e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8e4:	7f1b      	ldrb	r3, [r3, #28]
 800c8e6:	3301      	adds	r3, #1
 800c8e8:	b2da      	uxtb	r2, r3
 800c8ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8ec:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800c8ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8f0:	7f1a      	ldrb	r2, [r3, #28]
 800c8f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8f4:	7f5b      	ldrb	r3, [r3, #29]
 800c8f6:	429a      	cmp	r2, r3
 800c8f8:	d325      	bcc.n	800c946 <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 800c8fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 800c900:	4b1f      	ldr	r3, [pc, #124]	; (800c980 <tcp_slowtmr+0x5a4>)
 800c902:	2200      	movs	r2, #0
 800c904:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800c906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c908:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d00b      	beq.n	800c928 <tcp_slowtmr+0x54c>
 800c910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c912:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c916:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c918:	6912      	ldr	r2, [r2, #16]
 800c91a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c91c:	4610      	mov	r0, r2
 800c91e:	4798      	blx	r3
 800c920:	4603      	mov	r3, r0
 800c922:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800c926:	e002      	b.n	800c92e <tcp_slowtmr+0x552>
 800c928:	2300      	movs	r3, #0
 800c92a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 800c92e:	4b14      	ldr	r3, [pc, #80]	; (800c980 <tcp_slowtmr+0x5a4>)
 800c930:	781b      	ldrb	r3, [r3, #0]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d000      	beq.n	800c938 <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 800c936:	e562      	b.n	800c3fe <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800c938:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d102      	bne.n	800c946 <tcp_slowtmr+0x56a>
          tcp_output(prev);
 800c940:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c942:	f003 fb7d 	bl	8010040 <tcp_output>
  while (pcb != NULL) {
 800c946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c948:	2b00      	cmp	r3, #0
 800c94a:	f47f ad5e 	bne.w	800c40a <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800c94e:	2300      	movs	r3, #0
 800c950:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 800c952:	4b0c      	ldr	r3, [pc, #48]	; (800c984 <tcp_slowtmr+0x5a8>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800c958:	e069      	b.n	800ca2e <tcp_slowtmr+0x652>
 800c95a:	bf00      	nop
 800c95c:	2000b8f4 	.word	0x2000b8f4
 800c960:	000a4cb8 	.word	0x000a4cb8
 800c964:	10624dd3 	.word	0x10624dd3
 800c968:	000124f8 	.word	0x000124f8
 800c96c:	2000b8f0 	.word	0x2000b8f0
 800c970:	08015cbc 	.word	0x08015cbc
 800c974:	080160f4 	.word	0x080160f4
 800c978:	08015d00 	.word	0x08015d00
 800c97c:	08016120 	.word	0x08016120
 800c980:	2000b8ec 	.word	0x2000b8ec
 800c984:	2000b900 	.word	0x2000b900
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800c988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c98a:	7d1b      	ldrb	r3, [r3, #20]
 800c98c:	2b0a      	cmp	r3, #10
 800c98e:	d006      	beq.n	800c99e <tcp_slowtmr+0x5c2>
 800c990:	4b2b      	ldr	r3, [pc, #172]	; (800ca40 <tcp_slowtmr+0x664>)
 800c992:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800c996:	492b      	ldr	r1, [pc, #172]	; (800ca44 <tcp_slowtmr+0x668>)
 800c998:	482b      	ldr	r0, [pc, #172]	; (800ca48 <tcp_slowtmr+0x66c>)
 800c99a:	f007 fa87 	bl	8013eac <iprintf>
    pcb_remove = 0;
 800c99e:	2300      	movs	r3, #0
 800c9a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800c9a4:	4b29      	ldr	r3, [pc, #164]	; (800ca4c <tcp_slowtmr+0x670>)
 800c9a6:	681a      	ldr	r2, [r3, #0]
 800c9a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9aa:	6a1b      	ldr	r3, [r3, #32]
 800c9ac:	1ad3      	subs	r3, r2, r3
 800c9ae:	2bf0      	cmp	r3, #240	; 0xf0
 800c9b0:	d904      	bls.n	800c9bc <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 800c9b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c9b6:	3301      	adds	r3, #1
 800c9b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800c9bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d02f      	beq.n	800ca24 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800c9c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c9c6:	f000 fb2b 	bl	800d020 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800c9ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d010      	beq.n	800c9f2 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800c9d0:	4b1f      	ldr	r3, [pc, #124]	; (800ca50 <tcp_slowtmr+0x674>)
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c9d6:	429a      	cmp	r2, r3
 800c9d8:	d106      	bne.n	800c9e8 <tcp_slowtmr+0x60c>
 800c9da:	4b19      	ldr	r3, [pc, #100]	; (800ca40 <tcp_slowtmr+0x664>)
 800c9dc:	f240 52af 	movw	r2, #1455	; 0x5af
 800c9e0:	491c      	ldr	r1, [pc, #112]	; (800ca54 <tcp_slowtmr+0x678>)
 800c9e2:	4819      	ldr	r0, [pc, #100]	; (800ca48 <tcp_slowtmr+0x66c>)
 800c9e4:	f007 fa62 	bl	8013eac <iprintf>
        prev->next = pcb->next;
 800c9e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9ea:	68da      	ldr	r2, [r3, #12]
 800c9ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ee:	60da      	str	r2, [r3, #12]
 800c9f0:	e00f      	b.n	800ca12 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800c9f2:	4b17      	ldr	r3, [pc, #92]	; (800ca50 <tcp_slowtmr+0x674>)
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c9f8:	429a      	cmp	r2, r3
 800c9fa:	d006      	beq.n	800ca0a <tcp_slowtmr+0x62e>
 800c9fc:	4b10      	ldr	r3, [pc, #64]	; (800ca40 <tcp_slowtmr+0x664>)
 800c9fe:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800ca02:	4915      	ldr	r1, [pc, #84]	; (800ca58 <tcp_slowtmr+0x67c>)
 800ca04:	4810      	ldr	r0, [pc, #64]	; (800ca48 <tcp_slowtmr+0x66c>)
 800ca06:	f007 fa51 	bl	8013eac <iprintf>
        tcp_tw_pcbs = pcb->next;
 800ca0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca0c:	68db      	ldr	r3, [r3, #12]
 800ca0e:	4a10      	ldr	r2, [pc, #64]	; (800ca50 <tcp_slowtmr+0x674>)
 800ca10:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800ca12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca14:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800ca16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca18:	68db      	ldr	r3, [r3, #12]
 800ca1a:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800ca1c:	69f8      	ldr	r0, [r7, #28]
 800ca1e:	f7ff f93f 	bl	800bca0 <tcp_free>
 800ca22:	e004      	b.n	800ca2e <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 800ca24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca26:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800ca28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca2a:	68db      	ldr	r3, [r3, #12]
 800ca2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800ca2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d1a9      	bne.n	800c988 <tcp_slowtmr+0x5ac>
    }
  }
}
 800ca34:	bf00      	nop
 800ca36:	bf00      	nop
 800ca38:	3730      	adds	r7, #48	; 0x30
 800ca3a:	46bd      	mov	sp, r7
 800ca3c:	bdb0      	pop	{r4, r5, r7, pc}
 800ca3e:	bf00      	nop
 800ca40:	08015cbc 	.word	0x08015cbc
 800ca44:	0801614c 	.word	0x0801614c
 800ca48:	08015d00 	.word	0x08015d00
 800ca4c:	2000b8f4 	.word	0x2000b8f4
 800ca50:	2000b900 	.word	0x2000b900
 800ca54:	0801617c 	.word	0x0801617c
 800ca58:	080161a4 	.word	0x080161a4

0800ca5c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800ca5c:	b580      	push	{r7, lr}
 800ca5e:	b082      	sub	sp, #8
 800ca60:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800ca62:	4b2d      	ldr	r3, [pc, #180]	; (800cb18 <tcp_fasttmr+0xbc>)
 800ca64:	781b      	ldrb	r3, [r3, #0]
 800ca66:	3301      	adds	r3, #1
 800ca68:	b2da      	uxtb	r2, r3
 800ca6a:	4b2b      	ldr	r3, [pc, #172]	; (800cb18 <tcp_fasttmr+0xbc>)
 800ca6c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800ca6e:	4b2b      	ldr	r3, [pc, #172]	; (800cb1c <tcp_fasttmr+0xc0>)
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800ca74:	e048      	b.n	800cb08 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	7f9a      	ldrb	r2, [r3, #30]
 800ca7a:	4b27      	ldr	r3, [pc, #156]	; (800cb18 <tcp_fasttmr+0xbc>)
 800ca7c:	781b      	ldrb	r3, [r3, #0]
 800ca7e:	429a      	cmp	r2, r3
 800ca80:	d03f      	beq.n	800cb02 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800ca82:	4b25      	ldr	r3, [pc, #148]	; (800cb18 <tcp_fasttmr+0xbc>)
 800ca84:	781a      	ldrb	r2, [r3, #0]
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	8b5b      	ldrh	r3, [r3, #26]
 800ca8e:	f003 0301 	and.w	r3, r3, #1
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d010      	beq.n	800cab8 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	8b5b      	ldrh	r3, [r3, #26]
 800ca9a:	f043 0302 	orr.w	r3, r3, #2
 800ca9e:	b29a      	uxth	r2, r3
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800caa4:	6878      	ldr	r0, [r7, #4]
 800caa6:	f003 facb 	bl	8010040 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	8b5b      	ldrh	r3, [r3, #26]
 800caae:	f023 0303 	bic.w	r3, r3, #3
 800cab2:	b29a      	uxth	r2, r3
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	8b5b      	ldrh	r3, [r3, #26]
 800cabc:	f003 0308 	and.w	r3, r3, #8
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d009      	beq.n	800cad8 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	8b5b      	ldrh	r3, [r3, #26]
 800cac8:	f023 0308 	bic.w	r3, r3, #8
 800cacc:	b29a      	uxth	r2, r3
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800cad2:	6878      	ldr	r0, [r7, #4]
 800cad4:	f7ff fa78 	bl	800bfc8 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	68db      	ldr	r3, [r3, #12]
 800cadc:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d00a      	beq.n	800cafc <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800cae6:	4b0e      	ldr	r3, [pc, #56]	; (800cb20 <tcp_fasttmr+0xc4>)
 800cae8:	2200      	movs	r2, #0
 800caea:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800caec:	6878      	ldr	r0, [r7, #4]
 800caee:	f000 f819 	bl	800cb24 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800caf2:	4b0b      	ldr	r3, [pc, #44]	; (800cb20 <tcp_fasttmr+0xc4>)
 800caf4:	781b      	ldrb	r3, [r3, #0]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d000      	beq.n	800cafc <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800cafa:	e7b8      	b.n	800ca6e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800cafc:	683b      	ldr	r3, [r7, #0]
 800cafe:	607b      	str	r3, [r7, #4]
 800cb00:	e002      	b.n	800cb08 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	68db      	ldr	r3, [r3, #12]
 800cb06:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d1b3      	bne.n	800ca76 <tcp_fasttmr+0x1a>
    }
  }
}
 800cb0e:	bf00      	nop
 800cb10:	bf00      	nop
 800cb12:	3708      	adds	r7, #8
 800cb14:	46bd      	mov	sp, r7
 800cb16:	bd80      	pop	{r7, pc}
 800cb18:	20004a02 	.word	0x20004a02
 800cb1c:	2000b8f0 	.word	0x2000b8f0
 800cb20:	2000b8ec 	.word	0x2000b8ec

0800cb24 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800cb24:	b590      	push	{r4, r7, lr}
 800cb26:	b085      	sub	sp, #20
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d109      	bne.n	800cb46 <tcp_process_refused_data+0x22>
 800cb32:	4b37      	ldr	r3, [pc, #220]	; (800cc10 <tcp_process_refused_data+0xec>)
 800cb34:	f240 6209 	movw	r2, #1545	; 0x609
 800cb38:	4936      	ldr	r1, [pc, #216]	; (800cc14 <tcp_process_refused_data+0xf0>)
 800cb3a:	4837      	ldr	r0, [pc, #220]	; (800cc18 <tcp_process_refused_data+0xf4>)
 800cb3c:	f007 f9b6 	bl	8013eac <iprintf>
 800cb40:	f06f 030f 	mvn.w	r3, #15
 800cb44:	e060      	b.n	800cc08 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cb4a:	7b5b      	ldrb	r3, [r3, #13]
 800cb4c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cb52:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	2200      	movs	r2, #0
 800cb58:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d00b      	beq.n	800cb7c <tcp_process_refused_data+0x58>
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	6918      	ldr	r0, [r3, #16]
 800cb6e:	2300      	movs	r3, #0
 800cb70:	68ba      	ldr	r2, [r7, #8]
 800cb72:	6879      	ldr	r1, [r7, #4]
 800cb74:	47a0      	blx	r4
 800cb76:	4603      	mov	r3, r0
 800cb78:	73fb      	strb	r3, [r7, #15]
 800cb7a:	e007      	b.n	800cb8c <tcp_process_refused_data+0x68>
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	68ba      	ldr	r2, [r7, #8]
 800cb80:	6879      	ldr	r1, [r7, #4]
 800cb82:	2000      	movs	r0, #0
 800cb84:	f000 f8a4 	bl	800ccd0 <tcp_recv_null>
 800cb88:	4603      	mov	r3, r0
 800cb8a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800cb8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d12a      	bne.n	800cbea <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800cb94:	7bbb      	ldrb	r3, [r7, #14]
 800cb96:	f003 0320 	and.w	r3, r3, #32
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d033      	beq.n	800cc06 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cba2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800cba6:	d005      	beq.n	800cbb4 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cbac:	3301      	adds	r3, #1
 800cbae:	b29a      	uxth	r2, r3
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d00b      	beq.n	800cbd6 <tcp_process_refused_data+0xb2>
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	6918      	ldr	r0, [r3, #16]
 800cbc8:	2300      	movs	r3, #0
 800cbca:	2200      	movs	r2, #0
 800cbcc:	6879      	ldr	r1, [r7, #4]
 800cbce:	47a0      	blx	r4
 800cbd0:	4603      	mov	r3, r0
 800cbd2:	73fb      	strb	r3, [r7, #15]
 800cbd4:	e001      	b.n	800cbda <tcp_process_refused_data+0xb6>
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800cbda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cbde:	f113 0f0d 	cmn.w	r3, #13
 800cbe2:	d110      	bne.n	800cc06 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800cbe4:	f06f 030c 	mvn.w	r3, #12
 800cbe8:	e00e      	b.n	800cc08 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800cbea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cbee:	f113 0f0d 	cmn.w	r3, #13
 800cbf2:	d102      	bne.n	800cbfa <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800cbf4:	f06f 030c 	mvn.w	r3, #12
 800cbf8:	e006      	b.n	800cc08 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	68ba      	ldr	r2, [r7, #8]
 800cbfe:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 800cc00:	f06f 0304 	mvn.w	r3, #4
 800cc04:	e000      	b.n	800cc08 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800cc06:	2300      	movs	r3, #0
}
 800cc08:	4618      	mov	r0, r3
 800cc0a:	3714      	adds	r7, #20
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	bd90      	pop	{r4, r7, pc}
 800cc10:	08015cbc 	.word	0x08015cbc
 800cc14:	080161cc 	.word	0x080161cc
 800cc18:	08015d00 	.word	0x08015d00

0800cc1c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800cc1c:	b580      	push	{r7, lr}
 800cc1e:	b084      	sub	sp, #16
 800cc20:	af00      	add	r7, sp, #0
 800cc22:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800cc24:	e007      	b.n	800cc36 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800cc2c:	6878      	ldr	r0, [r7, #4]
 800cc2e:	f000 f80a 	bl	800cc46 <tcp_seg_free>
    seg = next;
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d1f4      	bne.n	800cc26 <tcp_segs_free+0xa>
  }
}
 800cc3c:	bf00      	nop
 800cc3e:	bf00      	nop
 800cc40:	3710      	adds	r7, #16
 800cc42:	46bd      	mov	sp, r7
 800cc44:	bd80      	pop	{r7, pc}

0800cc46 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800cc46:	b580      	push	{r7, lr}
 800cc48:	b082      	sub	sp, #8
 800cc4a:	af00      	add	r7, sp, #0
 800cc4c:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d00c      	beq.n	800cc6e <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	685b      	ldr	r3, [r3, #4]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d004      	beq.n	800cc66 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	685b      	ldr	r3, [r3, #4]
 800cc60:	4618      	mov	r0, r3
 800cc62:	f7fe fd71 	bl	800b748 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800cc66:	6879      	ldr	r1, [r7, #4]
 800cc68:	2003      	movs	r0, #3
 800cc6a:	f7fd fec9 	bl	800aa00 <memp_free>
  }
}
 800cc6e:	bf00      	nop
 800cc70:	3708      	adds	r7, #8
 800cc72:	46bd      	mov	sp, r7
 800cc74:	bd80      	pop	{r7, pc}
	...

0800cc78 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b084      	sub	sp, #16
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d106      	bne.n	800cc94 <tcp_seg_copy+0x1c>
 800cc86:	4b0f      	ldr	r3, [pc, #60]	; (800ccc4 <tcp_seg_copy+0x4c>)
 800cc88:	f240 6282 	movw	r2, #1666	; 0x682
 800cc8c:	490e      	ldr	r1, [pc, #56]	; (800ccc8 <tcp_seg_copy+0x50>)
 800cc8e:	480f      	ldr	r0, [pc, #60]	; (800cccc <tcp_seg_copy+0x54>)
 800cc90:	f007 f90c 	bl	8013eac <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800cc94:	2003      	movs	r0, #3
 800cc96:	f7fd fe61 	bl	800a95c <memp_malloc>
 800cc9a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d101      	bne.n	800cca6 <tcp_seg_copy+0x2e>
    return NULL;
 800cca2:	2300      	movs	r3, #0
 800cca4:	e00a      	b.n	800ccbc <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800cca6:	2210      	movs	r2, #16
 800cca8:	6879      	ldr	r1, [r7, #4]
 800ccaa:	68f8      	ldr	r0, [r7, #12]
 800ccac:	f007 f8e8 	bl	8013e80 <memcpy>
  pbuf_ref(cseg->p);
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	685b      	ldr	r3, [r3, #4]
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	f7fe fded 	bl	800b894 <pbuf_ref>
  return cseg;
 800ccba:	68fb      	ldr	r3, [r7, #12]
}
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	3710      	adds	r7, #16
 800ccc0:	46bd      	mov	sp, r7
 800ccc2:	bd80      	pop	{r7, pc}
 800ccc4:	08015cbc 	.word	0x08015cbc
 800ccc8:	08016210 	.word	0x08016210
 800cccc:	08015d00 	.word	0x08015d00

0800ccd0 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b084      	sub	sp, #16
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	60f8      	str	r0, [r7, #12]
 800ccd8:	60b9      	str	r1, [r7, #8]
 800ccda:	607a      	str	r2, [r7, #4]
 800ccdc:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800ccde:	68bb      	ldr	r3, [r7, #8]
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d109      	bne.n	800ccf8 <tcp_recv_null+0x28>
 800cce4:	4b12      	ldr	r3, [pc, #72]	; (800cd30 <tcp_recv_null+0x60>)
 800cce6:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800ccea:	4912      	ldr	r1, [pc, #72]	; (800cd34 <tcp_recv_null+0x64>)
 800ccec:	4812      	ldr	r0, [pc, #72]	; (800cd38 <tcp_recv_null+0x68>)
 800ccee:	f007 f8dd 	bl	8013eac <iprintf>
 800ccf2:	f06f 030f 	mvn.w	r3, #15
 800ccf6:	e016      	b.n	800cd26 <tcp_recv_null+0x56>

  if (p != NULL) {
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d009      	beq.n	800cd12 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	891b      	ldrh	r3, [r3, #8]
 800cd02:	4619      	mov	r1, r3
 800cd04:	68b8      	ldr	r0, [r7, #8]
 800cd06:	f7ff fb19 	bl	800c33c <tcp_recved>
    pbuf_free(p);
 800cd0a:	6878      	ldr	r0, [r7, #4]
 800cd0c:	f7fe fd1c 	bl	800b748 <pbuf_free>
 800cd10:	e008      	b.n	800cd24 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800cd12:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d104      	bne.n	800cd24 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800cd1a:	68b8      	ldr	r0, [r7, #8]
 800cd1c:	f7ff f9be 	bl	800c09c <tcp_close>
 800cd20:	4603      	mov	r3, r0
 800cd22:	e000      	b.n	800cd26 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800cd24:	2300      	movs	r3, #0
}
 800cd26:	4618      	mov	r0, r3
 800cd28:	3710      	adds	r7, #16
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	bd80      	pop	{r7, pc}
 800cd2e:	bf00      	nop
 800cd30:	08015cbc 	.word	0x08015cbc
 800cd34:	0801622c 	.word	0x0801622c
 800cd38:	08015d00 	.word	0x08015d00

0800cd3c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b086      	sub	sp, #24
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	4603      	mov	r3, r0
 800cd44:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800cd46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	db01      	blt.n	800cd52 <tcp_kill_prio+0x16>
 800cd4e:	79fb      	ldrb	r3, [r7, #7]
 800cd50:	e000      	b.n	800cd54 <tcp_kill_prio+0x18>
 800cd52:	237f      	movs	r3, #127	; 0x7f
 800cd54:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800cd56:	7afb      	ldrb	r3, [r7, #11]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d034      	beq.n	800cdc6 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800cd5c:	7afb      	ldrb	r3, [r7, #11]
 800cd5e:	3b01      	subs	r3, #1
 800cd60:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800cd62:	2300      	movs	r3, #0
 800cd64:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800cd66:	2300      	movs	r3, #0
 800cd68:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cd6a:	4b19      	ldr	r3, [pc, #100]	; (800cdd0 <tcp_kill_prio+0x94>)
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	617b      	str	r3, [r7, #20]
 800cd70:	e01f      	b.n	800cdb2 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800cd72:	697b      	ldr	r3, [r7, #20]
 800cd74:	7d5b      	ldrb	r3, [r3, #21]
 800cd76:	7afa      	ldrb	r2, [r7, #11]
 800cd78:	429a      	cmp	r2, r3
 800cd7a:	d80c      	bhi.n	800cd96 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800cd7c:	697b      	ldr	r3, [r7, #20]
 800cd7e:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800cd80:	7afa      	ldrb	r2, [r7, #11]
 800cd82:	429a      	cmp	r2, r3
 800cd84:	d112      	bne.n	800cdac <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800cd86:	4b13      	ldr	r3, [pc, #76]	; (800cdd4 <tcp_kill_prio+0x98>)
 800cd88:	681a      	ldr	r2, [r3, #0]
 800cd8a:	697b      	ldr	r3, [r7, #20]
 800cd8c:	6a1b      	ldr	r3, [r3, #32]
 800cd8e:	1ad3      	subs	r3, r2, r3
 800cd90:	68fa      	ldr	r2, [r7, #12]
 800cd92:	429a      	cmp	r2, r3
 800cd94:	d80a      	bhi.n	800cdac <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800cd96:	4b0f      	ldr	r3, [pc, #60]	; (800cdd4 <tcp_kill_prio+0x98>)
 800cd98:	681a      	ldr	r2, [r3, #0]
 800cd9a:	697b      	ldr	r3, [r7, #20]
 800cd9c:	6a1b      	ldr	r3, [r3, #32]
 800cd9e:	1ad3      	subs	r3, r2, r3
 800cda0:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800cda2:	697b      	ldr	r3, [r7, #20]
 800cda4:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800cda6:	697b      	ldr	r3, [r7, #20]
 800cda8:	7d5b      	ldrb	r3, [r3, #21]
 800cdaa:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cdac:	697b      	ldr	r3, [r7, #20]
 800cdae:	68db      	ldr	r3, [r3, #12]
 800cdb0:	617b      	str	r3, [r7, #20]
 800cdb2:	697b      	ldr	r3, [r7, #20]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d1dc      	bne.n	800cd72 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800cdb8:	693b      	ldr	r3, [r7, #16]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d004      	beq.n	800cdc8 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800cdbe:	6938      	ldr	r0, [r7, #16]
 800cdc0:	f7ff fa56 	bl	800c270 <tcp_abort>
 800cdc4:	e000      	b.n	800cdc8 <tcp_kill_prio+0x8c>
    return;
 800cdc6:	bf00      	nop
  }
}
 800cdc8:	3718      	adds	r7, #24
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}
 800cdce:	bf00      	nop
 800cdd0:	2000b8f0 	.word	0x2000b8f0
 800cdd4:	2000b8f4 	.word	0x2000b8f4

0800cdd8 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800cdd8:	b580      	push	{r7, lr}
 800cdda:	b086      	sub	sp, #24
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	4603      	mov	r3, r0
 800cde0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800cde2:	79fb      	ldrb	r3, [r7, #7]
 800cde4:	2b08      	cmp	r3, #8
 800cde6:	d009      	beq.n	800cdfc <tcp_kill_state+0x24>
 800cde8:	79fb      	ldrb	r3, [r7, #7]
 800cdea:	2b09      	cmp	r3, #9
 800cdec:	d006      	beq.n	800cdfc <tcp_kill_state+0x24>
 800cdee:	4b1a      	ldr	r3, [pc, #104]	; (800ce58 <tcp_kill_state+0x80>)
 800cdf0:	f240 62dd 	movw	r2, #1757	; 0x6dd
 800cdf4:	4919      	ldr	r1, [pc, #100]	; (800ce5c <tcp_kill_state+0x84>)
 800cdf6:	481a      	ldr	r0, [pc, #104]	; (800ce60 <tcp_kill_state+0x88>)
 800cdf8:	f007 f858 	bl	8013eac <iprintf>

  inactivity = 0;
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800ce00:	2300      	movs	r3, #0
 800ce02:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ce04:	4b17      	ldr	r3, [pc, #92]	; (800ce64 <tcp_kill_state+0x8c>)
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	617b      	str	r3, [r7, #20]
 800ce0a:	e017      	b.n	800ce3c <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800ce0c:	697b      	ldr	r3, [r7, #20]
 800ce0e:	7d1b      	ldrb	r3, [r3, #20]
 800ce10:	79fa      	ldrb	r2, [r7, #7]
 800ce12:	429a      	cmp	r2, r3
 800ce14:	d10f      	bne.n	800ce36 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800ce16:	4b14      	ldr	r3, [pc, #80]	; (800ce68 <tcp_kill_state+0x90>)
 800ce18:	681a      	ldr	r2, [r3, #0]
 800ce1a:	697b      	ldr	r3, [r7, #20]
 800ce1c:	6a1b      	ldr	r3, [r3, #32]
 800ce1e:	1ad3      	subs	r3, r2, r3
 800ce20:	68fa      	ldr	r2, [r7, #12]
 800ce22:	429a      	cmp	r2, r3
 800ce24:	d807      	bhi.n	800ce36 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800ce26:	4b10      	ldr	r3, [pc, #64]	; (800ce68 <tcp_kill_state+0x90>)
 800ce28:	681a      	ldr	r2, [r3, #0]
 800ce2a:	697b      	ldr	r3, [r7, #20]
 800ce2c:	6a1b      	ldr	r3, [r3, #32]
 800ce2e:	1ad3      	subs	r3, r2, r3
 800ce30:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800ce32:	697b      	ldr	r3, [r7, #20]
 800ce34:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ce36:	697b      	ldr	r3, [r7, #20]
 800ce38:	68db      	ldr	r3, [r3, #12]
 800ce3a:	617b      	str	r3, [r7, #20]
 800ce3c:	697b      	ldr	r3, [r7, #20]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d1e4      	bne.n	800ce0c <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800ce42:	693b      	ldr	r3, [r7, #16]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d003      	beq.n	800ce50 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800ce48:	2100      	movs	r1, #0
 800ce4a:	6938      	ldr	r0, [r7, #16]
 800ce4c:	f7ff f952 	bl	800c0f4 <tcp_abandon>
  }
}
 800ce50:	bf00      	nop
 800ce52:	3718      	adds	r7, #24
 800ce54:	46bd      	mov	sp, r7
 800ce56:	bd80      	pop	{r7, pc}
 800ce58:	08015cbc 	.word	0x08015cbc
 800ce5c:	08016248 	.word	0x08016248
 800ce60:	08015d00 	.word	0x08015d00
 800ce64:	2000b8f0 	.word	0x2000b8f0
 800ce68:	2000b8f4 	.word	0x2000b8f4

0800ce6c <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800ce6c:	b580      	push	{r7, lr}
 800ce6e:	b084      	sub	sp, #16
 800ce70:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800ce72:	2300      	movs	r3, #0
 800ce74:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800ce76:	2300      	movs	r3, #0
 800ce78:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ce7a:	4b12      	ldr	r3, [pc, #72]	; (800cec4 <tcp_kill_timewait+0x58>)
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	60fb      	str	r3, [r7, #12]
 800ce80:	e012      	b.n	800cea8 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800ce82:	4b11      	ldr	r3, [pc, #68]	; (800cec8 <tcp_kill_timewait+0x5c>)
 800ce84:	681a      	ldr	r2, [r3, #0]
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	6a1b      	ldr	r3, [r3, #32]
 800ce8a:	1ad3      	subs	r3, r2, r3
 800ce8c:	687a      	ldr	r2, [r7, #4]
 800ce8e:	429a      	cmp	r2, r3
 800ce90:	d807      	bhi.n	800cea2 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800ce92:	4b0d      	ldr	r3, [pc, #52]	; (800cec8 <tcp_kill_timewait+0x5c>)
 800ce94:	681a      	ldr	r2, [r3, #0]
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	6a1b      	ldr	r3, [r3, #32]
 800ce9a:	1ad3      	subs	r3, r2, r3
 800ce9c:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	68db      	ldr	r3, [r3, #12]
 800cea6:	60fb      	str	r3, [r7, #12]
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d1e9      	bne.n	800ce82 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800ceae:	68bb      	ldr	r3, [r7, #8]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d002      	beq.n	800ceba <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800ceb4:	68b8      	ldr	r0, [r7, #8]
 800ceb6:	f7ff f9db 	bl	800c270 <tcp_abort>
  }
}
 800ceba:	bf00      	nop
 800cebc:	3710      	adds	r7, #16
 800cebe:	46bd      	mov	sp, r7
 800cec0:	bd80      	pop	{r7, pc}
 800cec2:	bf00      	nop
 800cec4:	2000b900 	.word	0x2000b900
 800cec8:	2000b8f4 	.word	0x2000b8f4

0800cecc <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800cecc:	b580      	push	{r7, lr}
 800cece:	b082      	sub	sp, #8
 800ced0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800ced2:	4b10      	ldr	r3, [pc, #64]	; (800cf14 <tcp_handle_closepend+0x48>)
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800ced8:	e014      	b.n	800cf04 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	68db      	ldr	r3, [r3, #12]
 800cede:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	8b5b      	ldrh	r3, [r3, #26]
 800cee4:	f003 0308 	and.w	r3, r3, #8
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d009      	beq.n	800cf00 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	8b5b      	ldrh	r3, [r3, #26]
 800cef0:	f023 0308 	bic.w	r3, r3, #8
 800cef4:	b29a      	uxth	r2, r3
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800cefa:	6878      	ldr	r0, [r7, #4]
 800cefc:	f7ff f864 	bl	800bfc8 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800cf00:	683b      	ldr	r3, [r7, #0]
 800cf02:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d1e7      	bne.n	800ceda <tcp_handle_closepend+0xe>
  }
}
 800cf0a:	bf00      	nop
 800cf0c:	bf00      	nop
 800cf0e:	3708      	adds	r7, #8
 800cf10:	46bd      	mov	sp, r7
 800cf12:	bd80      	pop	{r7, pc}
 800cf14:	2000b8f0 	.word	0x2000b8f0

0800cf18 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b084      	sub	sp, #16
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	4603      	mov	r3, r0
 800cf20:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cf22:	2001      	movs	r0, #1
 800cf24:	f7fd fd1a 	bl	800a95c <memp_malloc>
 800cf28:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d126      	bne.n	800cf7e <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800cf30:	f7ff ffcc 	bl	800cecc <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800cf34:	f7ff ff9a 	bl	800ce6c <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cf38:	2001      	movs	r0, #1
 800cf3a:	f7fd fd0f 	bl	800a95c <memp_malloc>
 800cf3e:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d11b      	bne.n	800cf7e <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800cf46:	2009      	movs	r0, #9
 800cf48:	f7ff ff46 	bl	800cdd8 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cf4c:	2001      	movs	r0, #1
 800cf4e:	f7fd fd05 	bl	800a95c <memp_malloc>
 800cf52:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d111      	bne.n	800cf7e <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800cf5a:	2008      	movs	r0, #8
 800cf5c:	f7ff ff3c 	bl	800cdd8 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cf60:	2001      	movs	r0, #1
 800cf62:	f7fd fcfb 	bl	800a95c <memp_malloc>
 800cf66:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d107      	bne.n	800cf7e <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800cf6e:	79fb      	ldrb	r3, [r7, #7]
 800cf70:	4618      	mov	r0, r3
 800cf72:	f7ff fee3 	bl	800cd3c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cf76:	2001      	movs	r0, #1
 800cf78:	f7fd fcf0 	bl	800a95c <memp_malloc>
 800cf7c:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d03f      	beq.n	800d004 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800cf84:	229c      	movs	r2, #156	; 0x9c
 800cf86:	2100      	movs	r1, #0
 800cf88:	68f8      	ldr	r0, [r7, #12]
 800cf8a:	f006 ff87 	bl	8013e9c <memset>
    pcb->prio = prio;
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	79fa      	ldrb	r2, [r7, #7]
 800cf92:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800cf9a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800cfa4:	855a      	strh	r2, [r3, #42]	; 0x2a
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	22ff      	movs	r2, #255	; 0xff
 800cfb2:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	f44f 7206 	mov.w	r2, #536	; 0x218
 800cfba:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	2206      	movs	r2, #6
 800cfc0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	2206      	movs	r2, #6
 800cfc8:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cfd0:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	2201      	movs	r2, #1
 800cfd6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800cfda:	4b0d      	ldr	r3, [pc, #52]	; (800d010 <tcp_alloc+0xf8>)
 800cfdc:	681a      	ldr	r2, [r3, #0]
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800cfe2:	4b0c      	ldr	r3, [pc, #48]	; (800d014 <tcp_alloc+0xfc>)
 800cfe4:	781a      	ldrb	r2, [r3, #0]
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800cff0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	4a08      	ldr	r2, [pc, #32]	; (800d018 <tcp_alloc+0x100>)
 800cff8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	4a07      	ldr	r2, [pc, #28]	; (800d01c <tcp_alloc+0x104>)
 800d000:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800d004:	68fb      	ldr	r3, [r7, #12]
}
 800d006:	4618      	mov	r0, r3
 800d008:	3710      	adds	r7, #16
 800d00a:	46bd      	mov	sp, r7
 800d00c:	bd80      	pop	{r7, pc}
 800d00e:	bf00      	nop
 800d010:	2000b8f4 	.word	0x2000b8f4
 800d014:	20004a02 	.word	0x20004a02
 800d018:	0800ccd1 	.word	0x0800ccd1
 800d01c:	006ddd00 	.word	0x006ddd00

0800d020 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800d020:	b580      	push	{r7, lr}
 800d022:	b082      	sub	sp, #8
 800d024:	af00      	add	r7, sp, #0
 800d026:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d107      	bne.n	800d03e <tcp_pcb_purge+0x1e>
 800d02e:	4b21      	ldr	r3, [pc, #132]	; (800d0b4 <tcp_pcb_purge+0x94>)
 800d030:	f640 0251 	movw	r2, #2129	; 0x851
 800d034:	4920      	ldr	r1, [pc, #128]	; (800d0b8 <tcp_pcb_purge+0x98>)
 800d036:	4821      	ldr	r0, [pc, #132]	; (800d0bc <tcp_pcb_purge+0x9c>)
 800d038:	f006 ff38 	bl	8013eac <iprintf>
 800d03c:	e037      	b.n	800d0ae <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	7d1b      	ldrb	r3, [r3, #20]
 800d042:	2b00      	cmp	r3, #0
 800d044:	d033      	beq.n	800d0ae <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800d04a:	2b0a      	cmp	r3, #10
 800d04c:	d02f      	beq.n	800d0ae <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800d052:	2b01      	cmp	r3, #1
 800d054:	d02b      	beq.n	800d0ae <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d007      	beq.n	800d06e <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d062:	4618      	mov	r0, r3
 800d064:	f7fe fb70 	bl	800b748 <pbuf_free>
      pcb->refused_data = NULL;
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	2200      	movs	r2, #0
 800d06c:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d072:	2b00      	cmp	r3, #0
 800d074:	d002      	beq.n	800d07c <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800d076:	6878      	ldr	r0, [r7, #4]
 800d078:	f000 f986 	bl	800d388 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d082:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d088:	4618      	mov	r0, r3
 800d08a:	f7ff fdc7 	bl	800cc1c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d092:	4618      	mov	r0, r3
 800d094:	f7ff fdc2 	bl	800cc1c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	2200      	movs	r2, #0
 800d09c:	66da      	str	r2, [r3, #108]	; 0x6c
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	2200      	movs	r2, #0
 800d0aa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800d0ae:	3708      	adds	r7, #8
 800d0b0:	46bd      	mov	sp, r7
 800d0b2:	bd80      	pop	{r7, pc}
 800d0b4:	08015cbc 	.word	0x08015cbc
 800d0b8:	08016308 	.word	0x08016308
 800d0bc:	08015d00 	.word	0x08015d00

0800d0c0 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800d0c0:	b580      	push	{r7, lr}
 800d0c2:	b084      	sub	sp, #16
 800d0c4:	af00      	add	r7, sp, #0
 800d0c6:	6078      	str	r0, [r7, #4]
 800d0c8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800d0ca:	683b      	ldr	r3, [r7, #0]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d106      	bne.n	800d0de <tcp_pcb_remove+0x1e>
 800d0d0:	4b3e      	ldr	r3, [pc, #248]	; (800d1cc <tcp_pcb_remove+0x10c>)
 800d0d2:	f640 0283 	movw	r2, #2179	; 0x883
 800d0d6:	493e      	ldr	r1, [pc, #248]	; (800d1d0 <tcp_pcb_remove+0x110>)
 800d0d8:	483e      	ldr	r0, [pc, #248]	; (800d1d4 <tcp_pcb_remove+0x114>)
 800d0da:	f006 fee7 	bl	8013eac <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d106      	bne.n	800d0f2 <tcp_pcb_remove+0x32>
 800d0e4:	4b39      	ldr	r3, [pc, #228]	; (800d1cc <tcp_pcb_remove+0x10c>)
 800d0e6:	f640 0284 	movw	r2, #2180	; 0x884
 800d0ea:	493b      	ldr	r1, [pc, #236]	; (800d1d8 <tcp_pcb_remove+0x118>)
 800d0ec:	4839      	ldr	r0, [pc, #228]	; (800d1d4 <tcp_pcb_remove+0x114>)
 800d0ee:	f006 fedd 	bl	8013eac <iprintf>

  TCP_RMV(pcblist, pcb);
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	683a      	ldr	r2, [r7, #0]
 800d0f8:	429a      	cmp	r2, r3
 800d0fa:	d105      	bne.n	800d108 <tcp_pcb_remove+0x48>
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	68da      	ldr	r2, [r3, #12]
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	601a      	str	r2, [r3, #0]
 800d106:	e013      	b.n	800d130 <tcp_pcb_remove+0x70>
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	60fb      	str	r3, [r7, #12]
 800d10e:	e00c      	b.n	800d12a <tcp_pcb_remove+0x6a>
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	68db      	ldr	r3, [r3, #12]
 800d114:	683a      	ldr	r2, [r7, #0]
 800d116:	429a      	cmp	r2, r3
 800d118:	d104      	bne.n	800d124 <tcp_pcb_remove+0x64>
 800d11a:	683b      	ldr	r3, [r7, #0]
 800d11c:	68da      	ldr	r2, [r3, #12]
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	60da      	str	r2, [r3, #12]
 800d122:	e005      	b.n	800d130 <tcp_pcb_remove+0x70>
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	68db      	ldr	r3, [r3, #12]
 800d128:	60fb      	str	r3, [r7, #12]
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d1ef      	bne.n	800d110 <tcp_pcb_remove+0x50>
 800d130:	683b      	ldr	r3, [r7, #0]
 800d132:	2200      	movs	r2, #0
 800d134:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800d136:	6838      	ldr	r0, [r7, #0]
 800d138:	f7ff ff72 	bl	800d020 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800d13c:	683b      	ldr	r3, [r7, #0]
 800d13e:	7d1b      	ldrb	r3, [r3, #20]
 800d140:	2b0a      	cmp	r3, #10
 800d142:	d013      	beq.n	800d16c <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800d144:	683b      	ldr	r3, [r7, #0]
 800d146:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800d148:	2b01      	cmp	r3, #1
 800d14a:	d00f      	beq.n	800d16c <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800d14c:	683b      	ldr	r3, [r7, #0]
 800d14e:	8b5b      	ldrh	r3, [r3, #26]
 800d150:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800d154:	2b00      	cmp	r3, #0
 800d156:	d009      	beq.n	800d16c <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800d158:	683b      	ldr	r3, [r7, #0]
 800d15a:	8b5b      	ldrh	r3, [r3, #26]
 800d15c:	f043 0302 	orr.w	r3, r3, #2
 800d160:	b29a      	uxth	r2, r3
 800d162:	683b      	ldr	r3, [r7, #0]
 800d164:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800d166:	6838      	ldr	r0, [r7, #0]
 800d168:	f002 ff6a 	bl	8010040 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800d16c:	683b      	ldr	r3, [r7, #0]
 800d16e:	7d1b      	ldrb	r3, [r3, #20]
 800d170:	2b01      	cmp	r3, #1
 800d172:	d020      	beq.n	800d1b6 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800d174:	683b      	ldr	r3, [r7, #0]
 800d176:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d006      	beq.n	800d18a <tcp_pcb_remove+0xca>
 800d17c:	4b13      	ldr	r3, [pc, #76]	; (800d1cc <tcp_pcb_remove+0x10c>)
 800d17e:	f640 0293 	movw	r2, #2195	; 0x893
 800d182:	4916      	ldr	r1, [pc, #88]	; (800d1dc <tcp_pcb_remove+0x11c>)
 800d184:	4813      	ldr	r0, [pc, #76]	; (800d1d4 <tcp_pcb_remove+0x114>)
 800d186:	f006 fe91 	bl	8013eac <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800d18a:	683b      	ldr	r3, [r7, #0]
 800d18c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d006      	beq.n	800d1a0 <tcp_pcb_remove+0xe0>
 800d192:	4b0e      	ldr	r3, [pc, #56]	; (800d1cc <tcp_pcb_remove+0x10c>)
 800d194:	f640 0294 	movw	r2, #2196	; 0x894
 800d198:	4911      	ldr	r1, [pc, #68]	; (800d1e0 <tcp_pcb_remove+0x120>)
 800d19a:	480e      	ldr	r0, [pc, #56]	; (800d1d4 <tcp_pcb_remove+0x114>)
 800d19c:	f006 fe86 	bl	8013eac <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800d1a0:	683b      	ldr	r3, [r7, #0]
 800d1a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d006      	beq.n	800d1b6 <tcp_pcb_remove+0xf6>
 800d1a8:	4b08      	ldr	r3, [pc, #32]	; (800d1cc <tcp_pcb_remove+0x10c>)
 800d1aa:	f640 0296 	movw	r2, #2198	; 0x896
 800d1ae:	490d      	ldr	r1, [pc, #52]	; (800d1e4 <tcp_pcb_remove+0x124>)
 800d1b0:	4808      	ldr	r0, [pc, #32]	; (800d1d4 <tcp_pcb_remove+0x114>)
 800d1b2:	f006 fe7b 	bl	8013eac <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	2200      	movs	r2, #0
 800d1ba:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800d1bc:	683b      	ldr	r3, [r7, #0]
 800d1be:	2200      	movs	r2, #0
 800d1c0:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800d1c2:	bf00      	nop
 800d1c4:	3710      	adds	r7, #16
 800d1c6:	46bd      	mov	sp, r7
 800d1c8:	bd80      	pop	{r7, pc}
 800d1ca:	bf00      	nop
 800d1cc:	08015cbc 	.word	0x08015cbc
 800d1d0:	08016324 	.word	0x08016324
 800d1d4:	08015d00 	.word	0x08015d00
 800d1d8:	08016340 	.word	0x08016340
 800d1dc:	08016360 	.word	0x08016360
 800d1e0:	08016378 	.word	0x08016378
 800d1e4:	08016394 	.word	0x08016394

0800d1e8 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	b082      	sub	sp, #8
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d106      	bne.n	800d204 <tcp_next_iss+0x1c>
 800d1f6:	4b0a      	ldr	r3, [pc, #40]	; (800d220 <tcp_next_iss+0x38>)
 800d1f8:	f640 02af 	movw	r2, #2223	; 0x8af
 800d1fc:	4909      	ldr	r1, [pc, #36]	; (800d224 <tcp_next_iss+0x3c>)
 800d1fe:	480a      	ldr	r0, [pc, #40]	; (800d228 <tcp_next_iss+0x40>)
 800d200:	f006 fe54 	bl	8013eac <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800d204:	4b09      	ldr	r3, [pc, #36]	; (800d22c <tcp_next_iss+0x44>)
 800d206:	681a      	ldr	r2, [r3, #0]
 800d208:	4b09      	ldr	r3, [pc, #36]	; (800d230 <tcp_next_iss+0x48>)
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	4413      	add	r3, r2
 800d20e:	4a07      	ldr	r2, [pc, #28]	; (800d22c <tcp_next_iss+0x44>)
 800d210:	6013      	str	r3, [r2, #0]
  return iss;
 800d212:	4b06      	ldr	r3, [pc, #24]	; (800d22c <tcp_next_iss+0x44>)
 800d214:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800d216:	4618      	mov	r0, r3
 800d218:	3708      	adds	r7, #8
 800d21a:	46bd      	mov	sp, r7
 800d21c:	bd80      	pop	{r7, pc}
 800d21e:	bf00      	nop
 800d220:	08015cbc 	.word	0x08015cbc
 800d224:	080163ac 	.word	0x080163ac
 800d228:	08015d00 	.word	0x08015d00
 800d22c:	20000014 	.word	0x20000014
 800d230:	2000b8f4 	.word	0x2000b8f4

0800d234 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b086      	sub	sp, #24
 800d238:	af00      	add	r7, sp, #0
 800d23a:	4603      	mov	r3, r0
 800d23c:	60b9      	str	r1, [r7, #8]
 800d23e:	607a      	str	r2, [r7, #4]
 800d240:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d106      	bne.n	800d256 <tcp_eff_send_mss_netif+0x22>
 800d248:	4b14      	ldr	r3, [pc, #80]	; (800d29c <tcp_eff_send_mss_netif+0x68>)
 800d24a:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800d24e:	4914      	ldr	r1, [pc, #80]	; (800d2a0 <tcp_eff_send_mss_netif+0x6c>)
 800d250:	4814      	ldr	r0, [pc, #80]	; (800d2a4 <tcp_eff_send_mss_netif+0x70>)
 800d252:	f006 fe2b 	bl	8013eac <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800d256:	68bb      	ldr	r3, [r7, #8]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d101      	bne.n	800d260 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800d25c:	89fb      	ldrh	r3, [r7, #14]
 800d25e:	e019      	b.n	800d294 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800d260:	68bb      	ldr	r3, [r7, #8]
 800d262:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d264:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800d266:	8afb      	ldrh	r3, [r7, #22]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d012      	beq.n	800d292 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800d26c:	2328      	movs	r3, #40	; 0x28
 800d26e:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800d270:	8afa      	ldrh	r2, [r7, #22]
 800d272:	8abb      	ldrh	r3, [r7, #20]
 800d274:	429a      	cmp	r2, r3
 800d276:	d904      	bls.n	800d282 <tcp_eff_send_mss_netif+0x4e>
 800d278:	8afa      	ldrh	r2, [r7, #22]
 800d27a:	8abb      	ldrh	r3, [r7, #20]
 800d27c:	1ad3      	subs	r3, r2, r3
 800d27e:	b29b      	uxth	r3, r3
 800d280:	e000      	b.n	800d284 <tcp_eff_send_mss_netif+0x50>
 800d282:	2300      	movs	r3, #0
 800d284:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800d286:	8a7a      	ldrh	r2, [r7, #18]
 800d288:	89fb      	ldrh	r3, [r7, #14]
 800d28a:	4293      	cmp	r3, r2
 800d28c:	bf28      	it	cs
 800d28e:	4613      	movcs	r3, r2
 800d290:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800d292:	89fb      	ldrh	r3, [r7, #14]
}
 800d294:	4618      	mov	r0, r3
 800d296:	3718      	adds	r7, #24
 800d298:	46bd      	mov	sp, r7
 800d29a:	bd80      	pop	{r7, pc}
 800d29c:	08015cbc 	.word	0x08015cbc
 800d2a0:	080163c8 	.word	0x080163c8
 800d2a4:	08015d00 	.word	0x08015d00

0800d2a8 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800d2a8:	b580      	push	{r7, lr}
 800d2aa:	b084      	sub	sp, #16
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	6078      	str	r0, [r7, #4]
 800d2b0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d119      	bne.n	800d2f0 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800d2bc:	4b10      	ldr	r3, [pc, #64]	; (800d300 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800d2be:	f44f 6210 	mov.w	r2, #2304	; 0x900
 800d2c2:	4910      	ldr	r1, [pc, #64]	; (800d304 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800d2c4:	4810      	ldr	r0, [pc, #64]	; (800d308 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800d2c6:	f006 fdf1 	bl	8013eac <iprintf>

  while (pcb != NULL) {
 800d2ca:	e011      	b.n	800d2f0 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	681a      	ldr	r2, [r3, #0]
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	429a      	cmp	r2, r3
 800d2d6:	d108      	bne.n	800d2ea <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	68db      	ldr	r3, [r3, #12]
 800d2dc:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800d2de:	68f8      	ldr	r0, [r7, #12]
 800d2e0:	f7fe ffc6 	bl	800c270 <tcp_abort>
      pcb = next;
 800d2e4:	68bb      	ldr	r3, [r7, #8]
 800d2e6:	60fb      	str	r3, [r7, #12]
 800d2e8:	e002      	b.n	800d2f0 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	68db      	ldr	r3, [r3, #12]
 800d2ee:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d1ea      	bne.n	800d2cc <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800d2f6:	bf00      	nop
 800d2f8:	bf00      	nop
 800d2fa:	3710      	adds	r7, #16
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	bd80      	pop	{r7, pc}
 800d300:	08015cbc 	.word	0x08015cbc
 800d304:	080163f0 	.word	0x080163f0
 800d308:	08015d00 	.word	0x08015d00

0800d30c <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800d30c:	b580      	push	{r7, lr}
 800d30e:	b084      	sub	sp, #16
 800d310:	af00      	add	r7, sp, #0
 800d312:	6078      	str	r0, [r7, #4]
 800d314:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d02a      	beq.n	800d372 <tcp_netif_ip_addr_changed+0x66>
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	2b00      	cmp	r3, #0
 800d322:	d026      	beq.n	800d372 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800d324:	4b15      	ldr	r3, [pc, #84]	; (800d37c <tcp_netif_ip_addr_changed+0x70>)
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	4619      	mov	r1, r3
 800d32a:	6878      	ldr	r0, [r7, #4]
 800d32c:	f7ff ffbc 	bl	800d2a8 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800d330:	4b13      	ldr	r3, [pc, #76]	; (800d380 <tcp_netif_ip_addr_changed+0x74>)
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	4619      	mov	r1, r3
 800d336:	6878      	ldr	r0, [r7, #4]
 800d338:	f7ff ffb6 	bl	800d2a8 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d017      	beq.n	800d372 <tcp_netif_ip_addr_changed+0x66>
 800d342:	683b      	ldr	r3, [r7, #0]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	2b00      	cmp	r3, #0
 800d348:	d013      	beq.n	800d372 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800d34a:	4b0e      	ldr	r3, [pc, #56]	; (800d384 <tcp_netif_ip_addr_changed+0x78>)
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	60fb      	str	r3, [r7, #12]
 800d350:	e00c      	b.n	800d36c <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	681a      	ldr	r2, [r3, #0]
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	429a      	cmp	r2, r3
 800d35c:	d103      	bne.n	800d366 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800d35e:	683b      	ldr	r3, [r7, #0]
 800d360:	681a      	ldr	r2, [r3, #0]
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	68db      	ldr	r3, [r3, #12]
 800d36a:	60fb      	str	r3, [r7, #12]
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d1ef      	bne.n	800d352 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800d372:	bf00      	nop
 800d374:	3710      	adds	r7, #16
 800d376:	46bd      	mov	sp, r7
 800d378:	bd80      	pop	{r7, pc}
 800d37a:	bf00      	nop
 800d37c:	2000b8f0 	.word	0x2000b8f0
 800d380:	2000b8fc 	.word	0x2000b8fc
 800d384:	2000b8f8 	.word	0x2000b8f8

0800d388 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800d388:	b580      	push	{r7, lr}
 800d38a:	b082      	sub	sp, #8
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d394:	2b00      	cmp	r3, #0
 800d396:	d007      	beq.n	800d3a8 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d39c:	4618      	mov	r0, r3
 800d39e:	f7ff fc3d 	bl	800cc1c <tcp_segs_free>
    pcb->ooseq = NULL;
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	2200      	movs	r2, #0
 800d3a6:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800d3a8:	bf00      	nop
 800d3aa:	3708      	adds	r7, #8
 800d3ac:	46bd      	mov	sp, r7
 800d3ae:	bd80      	pop	{r7, pc}

0800d3b0 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800d3b0:	b590      	push	{r4, r7, lr}
 800d3b2:	b08d      	sub	sp, #52	; 0x34
 800d3b4:	af04      	add	r7, sp, #16
 800d3b6:	6078      	str	r0, [r7, #4]
 800d3b8:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d105      	bne.n	800d3cc <tcp_input+0x1c>
 800d3c0:	4b9b      	ldr	r3, [pc, #620]	; (800d630 <tcp_input+0x280>)
 800d3c2:	2283      	movs	r2, #131	; 0x83
 800d3c4:	499b      	ldr	r1, [pc, #620]	; (800d634 <tcp_input+0x284>)
 800d3c6:	489c      	ldr	r0, [pc, #624]	; (800d638 <tcp_input+0x288>)
 800d3c8:	f006 fd70 	bl	8013eac <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	685b      	ldr	r3, [r3, #4]
 800d3d0:	4a9a      	ldr	r2, [pc, #616]	; (800d63c <tcp_input+0x28c>)
 800d3d2:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	895b      	ldrh	r3, [r3, #10]
 800d3d8:	2b13      	cmp	r3, #19
 800d3da:	f240 83c4 	bls.w	800db66 <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800d3de:	4b98      	ldr	r3, [pc, #608]	; (800d640 <tcp_input+0x290>)
 800d3e0:	695b      	ldr	r3, [r3, #20]
 800d3e2:	4a97      	ldr	r2, [pc, #604]	; (800d640 <tcp_input+0x290>)
 800d3e4:	6812      	ldr	r2, [r2, #0]
 800d3e6:	4611      	mov	r1, r2
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	f005 fc43 	bl	8012c74 <ip4_addr_isbroadcast_u32>
 800d3ee:	4603      	mov	r3, r0
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	f040 83ba 	bne.w	800db6a <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800d3f6:	4b92      	ldr	r3, [pc, #584]	; (800d640 <tcp_input+0x290>)
 800d3f8:	695b      	ldr	r3, [r3, #20]
 800d3fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800d3fe:	2be0      	cmp	r3, #224	; 0xe0
 800d400:	f000 83b3 	beq.w	800db6a <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800d404:	4b8d      	ldr	r3, [pc, #564]	; (800d63c <tcp_input+0x28c>)
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	899b      	ldrh	r3, [r3, #12]
 800d40a:	b29b      	uxth	r3, r3
 800d40c:	4618      	mov	r0, r3
 800d40e:	f7fc fdef 	bl	8009ff0 <lwip_htons>
 800d412:	4603      	mov	r3, r0
 800d414:	0b1b      	lsrs	r3, r3, #12
 800d416:	b29b      	uxth	r3, r3
 800d418:	b2db      	uxtb	r3, r3
 800d41a:	009b      	lsls	r3, r3, #2
 800d41c:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800d41e:	7cbb      	ldrb	r3, [r7, #18]
 800d420:	2b13      	cmp	r3, #19
 800d422:	f240 83a4 	bls.w	800db6e <tcp_input+0x7be>
 800d426:	7cbb      	ldrb	r3, [r7, #18]
 800d428:	b29a      	uxth	r2, r3
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	891b      	ldrh	r3, [r3, #8]
 800d42e:	429a      	cmp	r2, r3
 800d430:	f200 839d 	bhi.w	800db6e <tcp_input+0x7be>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800d434:	7cbb      	ldrb	r3, [r7, #18]
 800d436:	b29b      	uxth	r3, r3
 800d438:	3b14      	subs	r3, #20
 800d43a:	b29a      	uxth	r2, r3
 800d43c:	4b81      	ldr	r3, [pc, #516]	; (800d644 <tcp_input+0x294>)
 800d43e:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800d440:	4b81      	ldr	r3, [pc, #516]	; (800d648 <tcp_input+0x298>)
 800d442:	2200      	movs	r2, #0
 800d444:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	895a      	ldrh	r2, [r3, #10]
 800d44a:	7cbb      	ldrb	r3, [r7, #18]
 800d44c:	b29b      	uxth	r3, r3
 800d44e:	429a      	cmp	r2, r3
 800d450:	d309      	bcc.n	800d466 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800d452:	4b7c      	ldr	r3, [pc, #496]	; (800d644 <tcp_input+0x294>)
 800d454:	881a      	ldrh	r2, [r3, #0]
 800d456:	4b7d      	ldr	r3, [pc, #500]	; (800d64c <tcp_input+0x29c>)
 800d458:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800d45a:	7cbb      	ldrb	r3, [r7, #18]
 800d45c:	4619      	mov	r1, r3
 800d45e:	6878      	ldr	r0, [r7, #4]
 800d460:	f7fe f8ec 	bl	800b63c <pbuf_remove_header>
 800d464:	e04e      	b.n	800d504 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d105      	bne.n	800d47a <tcp_input+0xca>
 800d46e:	4b70      	ldr	r3, [pc, #448]	; (800d630 <tcp_input+0x280>)
 800d470:	22c2      	movs	r2, #194	; 0xc2
 800d472:	4977      	ldr	r1, [pc, #476]	; (800d650 <tcp_input+0x2a0>)
 800d474:	4870      	ldr	r0, [pc, #448]	; (800d638 <tcp_input+0x288>)
 800d476:	f006 fd19 	bl	8013eac <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800d47a:	2114      	movs	r1, #20
 800d47c:	6878      	ldr	r0, [r7, #4]
 800d47e:	f7fe f8dd 	bl	800b63c <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	895a      	ldrh	r2, [r3, #10]
 800d486:	4b71      	ldr	r3, [pc, #452]	; (800d64c <tcp_input+0x29c>)
 800d488:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800d48a:	4b6e      	ldr	r3, [pc, #440]	; (800d644 <tcp_input+0x294>)
 800d48c:	881a      	ldrh	r2, [r3, #0]
 800d48e:	4b6f      	ldr	r3, [pc, #444]	; (800d64c <tcp_input+0x29c>)
 800d490:	881b      	ldrh	r3, [r3, #0]
 800d492:	1ad3      	subs	r3, r2, r3
 800d494:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800d496:	4b6d      	ldr	r3, [pc, #436]	; (800d64c <tcp_input+0x29c>)
 800d498:	881b      	ldrh	r3, [r3, #0]
 800d49a:	4619      	mov	r1, r3
 800d49c:	6878      	ldr	r0, [r7, #4]
 800d49e:	f7fe f8cd 	bl	800b63c <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	895b      	ldrh	r3, [r3, #10]
 800d4a8:	8a3a      	ldrh	r2, [r7, #16]
 800d4aa:	429a      	cmp	r2, r3
 800d4ac:	f200 8361 	bhi.w	800db72 <tcp_input+0x7c2>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	685b      	ldr	r3, [r3, #4]
 800d4b6:	4a64      	ldr	r2, [pc, #400]	; (800d648 <tcp_input+0x298>)
 800d4b8:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	8a3a      	ldrh	r2, [r7, #16]
 800d4c0:	4611      	mov	r1, r2
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	f7fe f8ba 	bl	800b63c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	891a      	ldrh	r2, [r3, #8]
 800d4cc:	8a3b      	ldrh	r3, [r7, #16]
 800d4ce:	1ad3      	subs	r3, r2, r3
 800d4d0:	b29a      	uxth	r2, r3
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	895b      	ldrh	r3, [r3, #10]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d005      	beq.n	800d4ea <tcp_input+0x13a>
 800d4de:	4b54      	ldr	r3, [pc, #336]	; (800d630 <tcp_input+0x280>)
 800d4e0:	22df      	movs	r2, #223	; 0xdf
 800d4e2:	495c      	ldr	r1, [pc, #368]	; (800d654 <tcp_input+0x2a4>)
 800d4e4:	4854      	ldr	r0, [pc, #336]	; (800d638 <tcp_input+0x288>)
 800d4e6:	f006 fce1 	bl	8013eac <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	891a      	ldrh	r2, [r3, #8]
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	891b      	ldrh	r3, [r3, #8]
 800d4f4:	429a      	cmp	r2, r3
 800d4f6:	d005      	beq.n	800d504 <tcp_input+0x154>
 800d4f8:	4b4d      	ldr	r3, [pc, #308]	; (800d630 <tcp_input+0x280>)
 800d4fa:	22e0      	movs	r2, #224	; 0xe0
 800d4fc:	4956      	ldr	r1, [pc, #344]	; (800d658 <tcp_input+0x2a8>)
 800d4fe:	484e      	ldr	r0, [pc, #312]	; (800d638 <tcp_input+0x288>)
 800d500:	f006 fcd4 	bl	8013eac <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800d504:	4b4d      	ldr	r3, [pc, #308]	; (800d63c <tcp_input+0x28c>)
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	881b      	ldrh	r3, [r3, #0]
 800d50a:	b29b      	uxth	r3, r3
 800d50c:	4a4b      	ldr	r2, [pc, #300]	; (800d63c <tcp_input+0x28c>)
 800d50e:	6814      	ldr	r4, [r2, #0]
 800d510:	4618      	mov	r0, r3
 800d512:	f7fc fd6d 	bl	8009ff0 <lwip_htons>
 800d516:	4603      	mov	r3, r0
 800d518:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800d51a:	4b48      	ldr	r3, [pc, #288]	; (800d63c <tcp_input+0x28c>)
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	885b      	ldrh	r3, [r3, #2]
 800d520:	b29b      	uxth	r3, r3
 800d522:	4a46      	ldr	r2, [pc, #280]	; (800d63c <tcp_input+0x28c>)
 800d524:	6814      	ldr	r4, [r2, #0]
 800d526:	4618      	mov	r0, r3
 800d528:	f7fc fd62 	bl	8009ff0 <lwip_htons>
 800d52c:	4603      	mov	r3, r0
 800d52e:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800d530:	4b42      	ldr	r3, [pc, #264]	; (800d63c <tcp_input+0x28c>)
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	685b      	ldr	r3, [r3, #4]
 800d536:	4a41      	ldr	r2, [pc, #260]	; (800d63c <tcp_input+0x28c>)
 800d538:	6814      	ldr	r4, [r2, #0]
 800d53a:	4618      	mov	r0, r3
 800d53c:	f7fc fd6d 	bl	800a01a <lwip_htonl>
 800d540:	4603      	mov	r3, r0
 800d542:	6063      	str	r3, [r4, #4]
 800d544:	6863      	ldr	r3, [r4, #4]
 800d546:	4a45      	ldr	r2, [pc, #276]	; (800d65c <tcp_input+0x2ac>)
 800d548:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800d54a:	4b3c      	ldr	r3, [pc, #240]	; (800d63c <tcp_input+0x28c>)
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	689b      	ldr	r3, [r3, #8]
 800d550:	4a3a      	ldr	r2, [pc, #232]	; (800d63c <tcp_input+0x28c>)
 800d552:	6814      	ldr	r4, [r2, #0]
 800d554:	4618      	mov	r0, r3
 800d556:	f7fc fd60 	bl	800a01a <lwip_htonl>
 800d55a:	4603      	mov	r3, r0
 800d55c:	60a3      	str	r3, [r4, #8]
 800d55e:	68a3      	ldr	r3, [r4, #8]
 800d560:	4a3f      	ldr	r2, [pc, #252]	; (800d660 <tcp_input+0x2b0>)
 800d562:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800d564:	4b35      	ldr	r3, [pc, #212]	; (800d63c <tcp_input+0x28c>)
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	89db      	ldrh	r3, [r3, #14]
 800d56a:	b29b      	uxth	r3, r3
 800d56c:	4a33      	ldr	r2, [pc, #204]	; (800d63c <tcp_input+0x28c>)
 800d56e:	6814      	ldr	r4, [r2, #0]
 800d570:	4618      	mov	r0, r3
 800d572:	f7fc fd3d 	bl	8009ff0 <lwip_htons>
 800d576:	4603      	mov	r3, r0
 800d578:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800d57a:	4b30      	ldr	r3, [pc, #192]	; (800d63c <tcp_input+0x28c>)
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	899b      	ldrh	r3, [r3, #12]
 800d580:	b29b      	uxth	r3, r3
 800d582:	4618      	mov	r0, r3
 800d584:	f7fc fd34 	bl	8009ff0 <lwip_htons>
 800d588:	4603      	mov	r3, r0
 800d58a:	b2db      	uxtb	r3, r3
 800d58c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d590:	b2da      	uxtb	r2, r3
 800d592:	4b34      	ldr	r3, [pc, #208]	; (800d664 <tcp_input+0x2b4>)
 800d594:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	891a      	ldrh	r2, [r3, #8]
 800d59a:	4b33      	ldr	r3, [pc, #204]	; (800d668 <tcp_input+0x2b8>)
 800d59c:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800d59e:	4b31      	ldr	r3, [pc, #196]	; (800d664 <tcp_input+0x2b4>)
 800d5a0:	781b      	ldrb	r3, [r3, #0]
 800d5a2:	f003 0303 	and.w	r3, r3, #3
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d00c      	beq.n	800d5c4 <tcp_input+0x214>
    tcplen++;
 800d5aa:	4b2f      	ldr	r3, [pc, #188]	; (800d668 <tcp_input+0x2b8>)
 800d5ac:	881b      	ldrh	r3, [r3, #0]
 800d5ae:	3301      	adds	r3, #1
 800d5b0:	b29a      	uxth	r2, r3
 800d5b2:	4b2d      	ldr	r3, [pc, #180]	; (800d668 <tcp_input+0x2b8>)
 800d5b4:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	891a      	ldrh	r2, [r3, #8]
 800d5ba:	4b2b      	ldr	r3, [pc, #172]	; (800d668 <tcp_input+0x2b8>)
 800d5bc:	881b      	ldrh	r3, [r3, #0]
 800d5be:	429a      	cmp	r2, r3
 800d5c0:	f200 82d9 	bhi.w	800db76 <tcp_input+0x7c6>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800d5c4:	2300      	movs	r3, #0
 800d5c6:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d5c8:	4b28      	ldr	r3, [pc, #160]	; (800d66c <tcp_input+0x2bc>)
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	61fb      	str	r3, [r7, #28]
 800d5ce:	e09d      	b.n	800d70c <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800d5d0:	69fb      	ldr	r3, [r7, #28]
 800d5d2:	7d1b      	ldrb	r3, [r3, #20]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d105      	bne.n	800d5e4 <tcp_input+0x234>
 800d5d8:	4b15      	ldr	r3, [pc, #84]	; (800d630 <tcp_input+0x280>)
 800d5da:	22fb      	movs	r2, #251	; 0xfb
 800d5dc:	4924      	ldr	r1, [pc, #144]	; (800d670 <tcp_input+0x2c0>)
 800d5de:	4816      	ldr	r0, [pc, #88]	; (800d638 <tcp_input+0x288>)
 800d5e0:	f006 fc64 	bl	8013eac <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800d5e4:	69fb      	ldr	r3, [r7, #28]
 800d5e6:	7d1b      	ldrb	r3, [r3, #20]
 800d5e8:	2b0a      	cmp	r3, #10
 800d5ea:	d105      	bne.n	800d5f8 <tcp_input+0x248>
 800d5ec:	4b10      	ldr	r3, [pc, #64]	; (800d630 <tcp_input+0x280>)
 800d5ee:	22fc      	movs	r2, #252	; 0xfc
 800d5f0:	4920      	ldr	r1, [pc, #128]	; (800d674 <tcp_input+0x2c4>)
 800d5f2:	4811      	ldr	r0, [pc, #68]	; (800d638 <tcp_input+0x288>)
 800d5f4:	f006 fc5a 	bl	8013eac <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800d5f8:	69fb      	ldr	r3, [r7, #28]
 800d5fa:	7d1b      	ldrb	r3, [r3, #20]
 800d5fc:	2b01      	cmp	r3, #1
 800d5fe:	d105      	bne.n	800d60c <tcp_input+0x25c>
 800d600:	4b0b      	ldr	r3, [pc, #44]	; (800d630 <tcp_input+0x280>)
 800d602:	22fd      	movs	r2, #253	; 0xfd
 800d604:	491c      	ldr	r1, [pc, #112]	; (800d678 <tcp_input+0x2c8>)
 800d606:	480c      	ldr	r0, [pc, #48]	; (800d638 <tcp_input+0x288>)
 800d608:	f006 fc50 	bl	8013eac <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800d60c:	69fb      	ldr	r3, [r7, #28]
 800d60e:	7a1b      	ldrb	r3, [r3, #8]
 800d610:	2b00      	cmp	r3, #0
 800d612:	d033      	beq.n	800d67c <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800d614:	69fb      	ldr	r3, [r7, #28]
 800d616:	7a1a      	ldrb	r2, [r3, #8]
 800d618:	4b09      	ldr	r3, [pc, #36]	; (800d640 <tcp_input+0x290>)
 800d61a:	685b      	ldr	r3, [r3, #4]
 800d61c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d620:	3301      	adds	r3, #1
 800d622:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800d624:	429a      	cmp	r2, r3
 800d626:	d029      	beq.n	800d67c <tcp_input+0x2cc>
      prev = pcb;
 800d628:	69fb      	ldr	r3, [r7, #28]
 800d62a:	61bb      	str	r3, [r7, #24]
      continue;
 800d62c:	e06b      	b.n	800d706 <tcp_input+0x356>
 800d62e:	bf00      	nop
 800d630:	08016424 	.word	0x08016424
 800d634:	08016458 	.word	0x08016458
 800d638:	08016470 	.word	0x08016470
 800d63c:	20004a14 	.word	0x20004a14
 800d640:	200081dc 	.word	0x200081dc
 800d644:	20004a18 	.word	0x20004a18
 800d648:	20004a1c 	.word	0x20004a1c
 800d64c:	20004a1a 	.word	0x20004a1a
 800d650:	08016498 	.word	0x08016498
 800d654:	080164a8 	.word	0x080164a8
 800d658:	080164b4 	.word	0x080164b4
 800d65c:	20004a24 	.word	0x20004a24
 800d660:	20004a28 	.word	0x20004a28
 800d664:	20004a30 	.word	0x20004a30
 800d668:	20004a2e 	.word	0x20004a2e
 800d66c:	2000b8f0 	.word	0x2000b8f0
 800d670:	080164d4 	.word	0x080164d4
 800d674:	080164fc 	.word	0x080164fc
 800d678:	08016528 	.word	0x08016528
    }

    if (pcb->remote_port == tcphdr->src &&
 800d67c:	69fb      	ldr	r3, [r7, #28]
 800d67e:	8b1a      	ldrh	r2, [r3, #24]
 800d680:	4b94      	ldr	r3, [pc, #592]	; (800d8d4 <tcp_input+0x524>)
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	881b      	ldrh	r3, [r3, #0]
 800d686:	b29b      	uxth	r3, r3
 800d688:	429a      	cmp	r2, r3
 800d68a:	d13a      	bne.n	800d702 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800d68c:	69fb      	ldr	r3, [r7, #28]
 800d68e:	8ada      	ldrh	r2, [r3, #22]
 800d690:	4b90      	ldr	r3, [pc, #576]	; (800d8d4 <tcp_input+0x524>)
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	885b      	ldrh	r3, [r3, #2]
 800d696:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800d698:	429a      	cmp	r2, r3
 800d69a:	d132      	bne.n	800d702 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800d69c:	69fb      	ldr	r3, [r7, #28]
 800d69e:	685a      	ldr	r2, [r3, #4]
 800d6a0:	4b8d      	ldr	r3, [pc, #564]	; (800d8d8 <tcp_input+0x528>)
 800d6a2:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800d6a4:	429a      	cmp	r2, r3
 800d6a6:	d12c      	bne.n	800d702 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800d6a8:	69fb      	ldr	r3, [r7, #28]
 800d6aa:	681a      	ldr	r2, [r3, #0]
 800d6ac:	4b8a      	ldr	r3, [pc, #552]	; (800d8d8 <tcp_input+0x528>)
 800d6ae:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800d6b0:	429a      	cmp	r2, r3
 800d6b2:	d126      	bne.n	800d702 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800d6b4:	69fb      	ldr	r3, [r7, #28]
 800d6b6:	68db      	ldr	r3, [r3, #12]
 800d6b8:	69fa      	ldr	r2, [r7, #28]
 800d6ba:	429a      	cmp	r2, r3
 800d6bc:	d106      	bne.n	800d6cc <tcp_input+0x31c>
 800d6be:	4b87      	ldr	r3, [pc, #540]	; (800d8dc <tcp_input+0x52c>)
 800d6c0:	f240 120d 	movw	r2, #269	; 0x10d
 800d6c4:	4986      	ldr	r1, [pc, #536]	; (800d8e0 <tcp_input+0x530>)
 800d6c6:	4887      	ldr	r0, [pc, #540]	; (800d8e4 <tcp_input+0x534>)
 800d6c8:	f006 fbf0 	bl	8013eac <iprintf>
      if (prev != NULL) {
 800d6cc:	69bb      	ldr	r3, [r7, #24]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d00a      	beq.n	800d6e8 <tcp_input+0x338>
        prev->next = pcb->next;
 800d6d2:	69fb      	ldr	r3, [r7, #28]
 800d6d4:	68da      	ldr	r2, [r3, #12]
 800d6d6:	69bb      	ldr	r3, [r7, #24]
 800d6d8:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800d6da:	4b83      	ldr	r3, [pc, #524]	; (800d8e8 <tcp_input+0x538>)
 800d6dc:	681a      	ldr	r2, [r3, #0]
 800d6de:	69fb      	ldr	r3, [r7, #28]
 800d6e0:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800d6e2:	4a81      	ldr	r2, [pc, #516]	; (800d8e8 <tcp_input+0x538>)
 800d6e4:	69fb      	ldr	r3, [r7, #28]
 800d6e6:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800d6e8:	69fb      	ldr	r3, [r7, #28]
 800d6ea:	68db      	ldr	r3, [r3, #12]
 800d6ec:	69fa      	ldr	r2, [r7, #28]
 800d6ee:	429a      	cmp	r2, r3
 800d6f0:	d111      	bne.n	800d716 <tcp_input+0x366>
 800d6f2:	4b7a      	ldr	r3, [pc, #488]	; (800d8dc <tcp_input+0x52c>)
 800d6f4:	f240 1215 	movw	r2, #277	; 0x115
 800d6f8:	497c      	ldr	r1, [pc, #496]	; (800d8ec <tcp_input+0x53c>)
 800d6fa:	487a      	ldr	r0, [pc, #488]	; (800d8e4 <tcp_input+0x534>)
 800d6fc:	f006 fbd6 	bl	8013eac <iprintf>
      break;
 800d700:	e009      	b.n	800d716 <tcp_input+0x366>
    }
    prev = pcb;
 800d702:	69fb      	ldr	r3, [r7, #28]
 800d704:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800d706:	69fb      	ldr	r3, [r7, #28]
 800d708:	68db      	ldr	r3, [r3, #12]
 800d70a:	61fb      	str	r3, [r7, #28]
 800d70c:	69fb      	ldr	r3, [r7, #28]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	f47f af5e 	bne.w	800d5d0 <tcp_input+0x220>
 800d714:	e000      	b.n	800d718 <tcp_input+0x368>
      break;
 800d716:	bf00      	nop
  }

  if (pcb == NULL) {
 800d718:	69fb      	ldr	r3, [r7, #28]
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	f040 8095 	bne.w	800d84a <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800d720:	4b73      	ldr	r3, [pc, #460]	; (800d8f0 <tcp_input+0x540>)
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	61fb      	str	r3, [r7, #28]
 800d726:	e03f      	b.n	800d7a8 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800d728:	69fb      	ldr	r3, [r7, #28]
 800d72a:	7d1b      	ldrb	r3, [r3, #20]
 800d72c:	2b0a      	cmp	r3, #10
 800d72e:	d006      	beq.n	800d73e <tcp_input+0x38e>
 800d730:	4b6a      	ldr	r3, [pc, #424]	; (800d8dc <tcp_input+0x52c>)
 800d732:	f240 121f 	movw	r2, #287	; 0x11f
 800d736:	496f      	ldr	r1, [pc, #444]	; (800d8f4 <tcp_input+0x544>)
 800d738:	486a      	ldr	r0, [pc, #424]	; (800d8e4 <tcp_input+0x534>)
 800d73a:	f006 fbb7 	bl	8013eac <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800d73e:	69fb      	ldr	r3, [r7, #28]
 800d740:	7a1b      	ldrb	r3, [r3, #8]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d009      	beq.n	800d75a <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800d746:	69fb      	ldr	r3, [r7, #28]
 800d748:	7a1a      	ldrb	r2, [r3, #8]
 800d74a:	4b63      	ldr	r3, [pc, #396]	; (800d8d8 <tcp_input+0x528>)
 800d74c:	685b      	ldr	r3, [r3, #4]
 800d74e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d752:	3301      	adds	r3, #1
 800d754:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800d756:	429a      	cmp	r2, r3
 800d758:	d122      	bne.n	800d7a0 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800d75a:	69fb      	ldr	r3, [r7, #28]
 800d75c:	8b1a      	ldrh	r2, [r3, #24]
 800d75e:	4b5d      	ldr	r3, [pc, #372]	; (800d8d4 <tcp_input+0x524>)
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	881b      	ldrh	r3, [r3, #0]
 800d764:	b29b      	uxth	r3, r3
 800d766:	429a      	cmp	r2, r3
 800d768:	d11b      	bne.n	800d7a2 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800d76a:	69fb      	ldr	r3, [r7, #28]
 800d76c:	8ada      	ldrh	r2, [r3, #22]
 800d76e:	4b59      	ldr	r3, [pc, #356]	; (800d8d4 <tcp_input+0x524>)
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	885b      	ldrh	r3, [r3, #2]
 800d774:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800d776:	429a      	cmp	r2, r3
 800d778:	d113      	bne.n	800d7a2 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800d77a:	69fb      	ldr	r3, [r7, #28]
 800d77c:	685a      	ldr	r2, [r3, #4]
 800d77e:	4b56      	ldr	r3, [pc, #344]	; (800d8d8 <tcp_input+0x528>)
 800d780:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800d782:	429a      	cmp	r2, r3
 800d784:	d10d      	bne.n	800d7a2 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800d786:	69fb      	ldr	r3, [r7, #28]
 800d788:	681a      	ldr	r2, [r3, #0]
 800d78a:	4b53      	ldr	r3, [pc, #332]	; (800d8d8 <tcp_input+0x528>)
 800d78c:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800d78e:	429a      	cmp	r2, r3
 800d790:	d107      	bne.n	800d7a2 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800d792:	69f8      	ldr	r0, [r7, #28]
 800d794:	f000 fb54 	bl	800de40 <tcp_timewait_input>
        }
        pbuf_free(p);
 800d798:	6878      	ldr	r0, [r7, #4]
 800d79a:	f7fd ffd5 	bl	800b748 <pbuf_free>
        return;
 800d79e:	e1f0      	b.n	800db82 <tcp_input+0x7d2>
        continue;
 800d7a0:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800d7a2:	69fb      	ldr	r3, [r7, #28]
 800d7a4:	68db      	ldr	r3, [r3, #12]
 800d7a6:	61fb      	str	r3, [r7, #28]
 800d7a8:	69fb      	ldr	r3, [r7, #28]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d1bc      	bne.n	800d728 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800d7b2:	4b51      	ldr	r3, [pc, #324]	; (800d8f8 <tcp_input+0x548>)
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	617b      	str	r3, [r7, #20]
 800d7b8:	e02a      	b.n	800d810 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800d7ba:	697b      	ldr	r3, [r7, #20]
 800d7bc:	7a1b      	ldrb	r3, [r3, #8]
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d00c      	beq.n	800d7dc <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800d7c2:	697b      	ldr	r3, [r7, #20]
 800d7c4:	7a1a      	ldrb	r2, [r3, #8]
 800d7c6:	4b44      	ldr	r3, [pc, #272]	; (800d8d8 <tcp_input+0x528>)
 800d7c8:	685b      	ldr	r3, [r3, #4]
 800d7ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d7ce:	3301      	adds	r3, #1
 800d7d0:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800d7d2:	429a      	cmp	r2, r3
 800d7d4:	d002      	beq.n	800d7dc <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800d7d6:	697b      	ldr	r3, [r7, #20]
 800d7d8:	61bb      	str	r3, [r7, #24]
        continue;
 800d7da:	e016      	b.n	800d80a <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800d7dc:	697b      	ldr	r3, [r7, #20]
 800d7de:	8ada      	ldrh	r2, [r3, #22]
 800d7e0:	4b3c      	ldr	r3, [pc, #240]	; (800d8d4 <tcp_input+0x524>)
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	885b      	ldrh	r3, [r3, #2]
 800d7e6:	b29b      	uxth	r3, r3
 800d7e8:	429a      	cmp	r2, r3
 800d7ea:	d10c      	bne.n	800d806 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800d7ec:	697b      	ldr	r3, [r7, #20]
 800d7ee:	681a      	ldr	r2, [r3, #0]
 800d7f0:	4b39      	ldr	r3, [pc, #228]	; (800d8d8 <tcp_input+0x528>)
 800d7f2:	695b      	ldr	r3, [r3, #20]
 800d7f4:	429a      	cmp	r2, r3
 800d7f6:	d00f      	beq.n	800d818 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800d7f8:	697b      	ldr	r3, [r7, #20]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d00d      	beq.n	800d81a <tcp_input+0x46a>
 800d7fe:	697b      	ldr	r3, [r7, #20]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	2b00      	cmp	r3, #0
 800d804:	d009      	beq.n	800d81a <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800d806:	697b      	ldr	r3, [r7, #20]
 800d808:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800d80a:	697b      	ldr	r3, [r7, #20]
 800d80c:	68db      	ldr	r3, [r3, #12]
 800d80e:	617b      	str	r3, [r7, #20]
 800d810:	697b      	ldr	r3, [r7, #20]
 800d812:	2b00      	cmp	r3, #0
 800d814:	d1d1      	bne.n	800d7ba <tcp_input+0x40a>
 800d816:	e000      	b.n	800d81a <tcp_input+0x46a>
            break;
 800d818:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800d81a:	697b      	ldr	r3, [r7, #20]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d014      	beq.n	800d84a <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800d820:	69bb      	ldr	r3, [r7, #24]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d00a      	beq.n	800d83c <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800d826:	697b      	ldr	r3, [r7, #20]
 800d828:	68da      	ldr	r2, [r3, #12]
 800d82a:	69bb      	ldr	r3, [r7, #24]
 800d82c:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800d82e:	4b32      	ldr	r3, [pc, #200]	; (800d8f8 <tcp_input+0x548>)
 800d830:	681a      	ldr	r2, [r3, #0]
 800d832:	697b      	ldr	r3, [r7, #20]
 800d834:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800d836:	4a30      	ldr	r2, [pc, #192]	; (800d8f8 <tcp_input+0x548>)
 800d838:	697b      	ldr	r3, [r7, #20]
 800d83a:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800d83c:	6978      	ldr	r0, [r7, #20]
 800d83e:	f000 fa01 	bl	800dc44 <tcp_listen_input>
      }
      pbuf_free(p);
 800d842:	6878      	ldr	r0, [r7, #4]
 800d844:	f7fd ff80 	bl	800b748 <pbuf_free>
      return;
 800d848:	e19b      	b.n	800db82 <tcp_input+0x7d2>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800d84a:	69fb      	ldr	r3, [r7, #28]
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	f000 8160 	beq.w	800db12 <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800d852:	4b2a      	ldr	r3, [pc, #168]	; (800d8fc <tcp_input+0x54c>)
 800d854:	2200      	movs	r2, #0
 800d856:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	891a      	ldrh	r2, [r3, #8]
 800d85c:	4b27      	ldr	r3, [pc, #156]	; (800d8fc <tcp_input+0x54c>)
 800d85e:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800d860:	4a26      	ldr	r2, [pc, #152]	; (800d8fc <tcp_input+0x54c>)
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800d866:	4b1b      	ldr	r3, [pc, #108]	; (800d8d4 <tcp_input+0x524>)
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	4a24      	ldr	r2, [pc, #144]	; (800d8fc <tcp_input+0x54c>)
 800d86c:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800d86e:	4b24      	ldr	r3, [pc, #144]	; (800d900 <tcp_input+0x550>)
 800d870:	2200      	movs	r2, #0
 800d872:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800d874:	4b23      	ldr	r3, [pc, #140]	; (800d904 <tcp_input+0x554>)
 800d876:	2200      	movs	r2, #0
 800d878:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800d87a:	4b23      	ldr	r3, [pc, #140]	; (800d908 <tcp_input+0x558>)
 800d87c:	2200      	movs	r2, #0
 800d87e:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800d880:	4b22      	ldr	r3, [pc, #136]	; (800d90c <tcp_input+0x55c>)
 800d882:	781b      	ldrb	r3, [r3, #0]
 800d884:	f003 0308 	and.w	r3, r3, #8
 800d888:	2b00      	cmp	r3, #0
 800d88a:	d006      	beq.n	800d89a <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	7b5b      	ldrb	r3, [r3, #13]
 800d890:	f043 0301 	orr.w	r3, r3, #1
 800d894:	b2da      	uxtb	r2, r3
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800d89a:	69fb      	ldr	r3, [r7, #28]
 800d89c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d038      	beq.n	800d914 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800d8a2:	69f8      	ldr	r0, [r7, #28]
 800d8a4:	f7ff f93e 	bl	800cb24 <tcp_process_refused_data>
 800d8a8:	4603      	mov	r3, r0
 800d8aa:	f113 0f0d 	cmn.w	r3, #13
 800d8ae:	d007      	beq.n	800d8c0 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800d8b0:	69fb      	ldr	r3, [r7, #28]
 800d8b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d02d      	beq.n	800d914 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800d8b8:	4b15      	ldr	r3, [pc, #84]	; (800d910 <tcp_input+0x560>)
 800d8ba:	881b      	ldrh	r3, [r3, #0]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d029      	beq.n	800d914 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800d8c0:	69fb      	ldr	r3, [r7, #28]
 800d8c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	f040 8104 	bne.w	800dad2 <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800d8ca:	69f8      	ldr	r0, [r7, #28]
 800d8cc:	f003 f9be 	bl	8010c4c <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800d8d0:	e0ff      	b.n	800dad2 <tcp_input+0x722>
 800d8d2:	bf00      	nop
 800d8d4:	20004a14 	.word	0x20004a14
 800d8d8:	200081dc 	.word	0x200081dc
 800d8dc:	08016424 	.word	0x08016424
 800d8e0:	08016550 	.word	0x08016550
 800d8e4:	08016470 	.word	0x08016470
 800d8e8:	2000b8f0 	.word	0x2000b8f0
 800d8ec:	0801657c 	.word	0x0801657c
 800d8f0:	2000b900 	.word	0x2000b900
 800d8f4:	080165a8 	.word	0x080165a8
 800d8f8:	2000b8f8 	.word	0x2000b8f8
 800d8fc:	20004a04 	.word	0x20004a04
 800d900:	20004a34 	.word	0x20004a34
 800d904:	20004a31 	.word	0x20004a31
 800d908:	20004a2c 	.word	0x20004a2c
 800d90c:	20004a30 	.word	0x20004a30
 800d910:	20004a2e 	.word	0x20004a2e
      }
    }
    tcp_input_pcb = pcb;
 800d914:	4a9c      	ldr	r2, [pc, #624]	; (800db88 <tcp_input+0x7d8>)
 800d916:	69fb      	ldr	r3, [r7, #28]
 800d918:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800d91a:	69f8      	ldr	r0, [r7, #28]
 800d91c:	f000 fb0a 	bl	800df34 <tcp_process>
 800d920:	4603      	mov	r3, r0
 800d922:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800d924:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d928:	f113 0f0d 	cmn.w	r3, #13
 800d92c:	f000 80d3 	beq.w	800dad6 <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 800d930:	4b96      	ldr	r3, [pc, #600]	; (800db8c <tcp_input+0x7dc>)
 800d932:	781b      	ldrb	r3, [r3, #0]
 800d934:	f003 0308 	and.w	r3, r3, #8
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d015      	beq.n	800d968 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800d93c:	69fb      	ldr	r3, [r7, #28]
 800d93e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d942:	2b00      	cmp	r3, #0
 800d944:	d008      	beq.n	800d958 <tcp_input+0x5a8>
 800d946:	69fb      	ldr	r3, [r7, #28]
 800d948:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d94c:	69fa      	ldr	r2, [r7, #28]
 800d94e:	6912      	ldr	r2, [r2, #16]
 800d950:	f06f 010d 	mvn.w	r1, #13
 800d954:	4610      	mov	r0, r2
 800d956:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800d958:	69f9      	ldr	r1, [r7, #28]
 800d95a:	488d      	ldr	r0, [pc, #564]	; (800db90 <tcp_input+0x7e0>)
 800d95c:	f7ff fbb0 	bl	800d0c0 <tcp_pcb_remove>
        tcp_free(pcb);
 800d960:	69f8      	ldr	r0, [r7, #28]
 800d962:	f7fe f99d 	bl	800bca0 <tcp_free>
 800d966:	e0c1      	b.n	800daec <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 800d968:	2300      	movs	r3, #0
 800d96a:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800d96c:	4b89      	ldr	r3, [pc, #548]	; (800db94 <tcp_input+0x7e4>)
 800d96e:	881b      	ldrh	r3, [r3, #0]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d01d      	beq.n	800d9b0 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800d974:	4b87      	ldr	r3, [pc, #540]	; (800db94 <tcp_input+0x7e4>)
 800d976:	881b      	ldrh	r3, [r3, #0]
 800d978:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800d97a:	69fb      	ldr	r3, [r7, #28]
 800d97c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d980:	2b00      	cmp	r3, #0
 800d982:	d00a      	beq.n	800d99a <tcp_input+0x5ea>
 800d984:	69fb      	ldr	r3, [r7, #28]
 800d986:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d98a:	69fa      	ldr	r2, [r7, #28]
 800d98c:	6910      	ldr	r0, [r2, #16]
 800d98e:	89fa      	ldrh	r2, [r7, #14]
 800d990:	69f9      	ldr	r1, [r7, #28]
 800d992:	4798      	blx	r3
 800d994:	4603      	mov	r3, r0
 800d996:	74fb      	strb	r3, [r7, #19]
 800d998:	e001      	b.n	800d99e <tcp_input+0x5ee>
 800d99a:	2300      	movs	r3, #0
 800d99c:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800d99e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800d9a2:	f113 0f0d 	cmn.w	r3, #13
 800d9a6:	f000 8098 	beq.w	800dada <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 800d9aa:	4b7a      	ldr	r3, [pc, #488]	; (800db94 <tcp_input+0x7e4>)
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800d9b0:	69f8      	ldr	r0, [r7, #28]
 800d9b2:	f000 f907 	bl	800dbc4 <tcp_input_delayed_close>
 800d9b6:	4603      	mov	r3, r0
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	f040 8090 	bne.w	800dade <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800d9be:	4b76      	ldr	r3, [pc, #472]	; (800db98 <tcp_input+0x7e8>)
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d041      	beq.n	800da4a <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800d9c6:	69fb      	ldr	r3, [r7, #28]
 800d9c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d006      	beq.n	800d9dc <tcp_input+0x62c>
 800d9ce:	4b73      	ldr	r3, [pc, #460]	; (800db9c <tcp_input+0x7ec>)
 800d9d0:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800d9d4:	4972      	ldr	r1, [pc, #456]	; (800dba0 <tcp_input+0x7f0>)
 800d9d6:	4873      	ldr	r0, [pc, #460]	; (800dba4 <tcp_input+0x7f4>)
 800d9d8:	f006 fa68 	bl	8013eac <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800d9dc:	69fb      	ldr	r3, [r7, #28]
 800d9de:	8b5b      	ldrh	r3, [r3, #26]
 800d9e0:	f003 0310 	and.w	r3, r3, #16
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d008      	beq.n	800d9fa <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800d9e8:	4b6b      	ldr	r3, [pc, #428]	; (800db98 <tcp_input+0x7e8>)
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	f7fd feab 	bl	800b748 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800d9f2:	69f8      	ldr	r0, [r7, #28]
 800d9f4:	f7fe fc3c 	bl	800c270 <tcp_abort>
            goto aborted;
 800d9f8:	e078      	b.n	800daec <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800d9fa:	69fb      	ldr	r3, [r7, #28]
 800d9fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800da00:	2b00      	cmp	r3, #0
 800da02:	d00c      	beq.n	800da1e <tcp_input+0x66e>
 800da04:	69fb      	ldr	r3, [r7, #28]
 800da06:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800da0a:	69fb      	ldr	r3, [r7, #28]
 800da0c:	6918      	ldr	r0, [r3, #16]
 800da0e:	4b62      	ldr	r3, [pc, #392]	; (800db98 <tcp_input+0x7e8>)
 800da10:	681a      	ldr	r2, [r3, #0]
 800da12:	2300      	movs	r3, #0
 800da14:	69f9      	ldr	r1, [r7, #28]
 800da16:	47a0      	blx	r4
 800da18:	4603      	mov	r3, r0
 800da1a:	74fb      	strb	r3, [r7, #19]
 800da1c:	e008      	b.n	800da30 <tcp_input+0x680>
 800da1e:	4b5e      	ldr	r3, [pc, #376]	; (800db98 <tcp_input+0x7e8>)
 800da20:	681a      	ldr	r2, [r3, #0]
 800da22:	2300      	movs	r3, #0
 800da24:	69f9      	ldr	r1, [r7, #28]
 800da26:	2000      	movs	r0, #0
 800da28:	f7ff f952 	bl	800ccd0 <tcp_recv_null>
 800da2c:	4603      	mov	r3, r0
 800da2e:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800da30:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800da34:	f113 0f0d 	cmn.w	r3, #13
 800da38:	d053      	beq.n	800dae2 <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800da3a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d003      	beq.n	800da4a <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800da42:	4b55      	ldr	r3, [pc, #340]	; (800db98 <tcp_input+0x7e8>)
 800da44:	681a      	ldr	r2, [r3, #0]
 800da46:	69fb      	ldr	r3, [r7, #28]
 800da48:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800da4a:	4b50      	ldr	r3, [pc, #320]	; (800db8c <tcp_input+0x7dc>)
 800da4c:	781b      	ldrb	r3, [r3, #0]
 800da4e:	f003 0320 	and.w	r3, r3, #32
 800da52:	2b00      	cmp	r3, #0
 800da54:	d030      	beq.n	800dab8 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 800da56:	69fb      	ldr	r3, [r7, #28]
 800da58:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d009      	beq.n	800da72 <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800da5e:	69fb      	ldr	r3, [r7, #28]
 800da60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800da62:	7b5a      	ldrb	r2, [r3, #13]
 800da64:	69fb      	ldr	r3, [r7, #28]
 800da66:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800da68:	f042 0220 	orr.w	r2, r2, #32
 800da6c:	b2d2      	uxtb	r2, r2
 800da6e:	735a      	strb	r2, [r3, #13]
 800da70:	e022      	b.n	800dab8 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800da72:	69fb      	ldr	r3, [r7, #28]
 800da74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800da76:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800da7a:	d005      	beq.n	800da88 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 800da7c:	69fb      	ldr	r3, [r7, #28]
 800da7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800da80:	3301      	adds	r3, #1
 800da82:	b29a      	uxth	r2, r3
 800da84:	69fb      	ldr	r3, [r7, #28]
 800da86:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800da88:	69fb      	ldr	r3, [r7, #28]
 800da8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d00b      	beq.n	800daaa <tcp_input+0x6fa>
 800da92:	69fb      	ldr	r3, [r7, #28]
 800da94:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800da98:	69fb      	ldr	r3, [r7, #28]
 800da9a:	6918      	ldr	r0, [r3, #16]
 800da9c:	2300      	movs	r3, #0
 800da9e:	2200      	movs	r2, #0
 800daa0:	69f9      	ldr	r1, [r7, #28]
 800daa2:	47a0      	blx	r4
 800daa4:	4603      	mov	r3, r0
 800daa6:	74fb      	strb	r3, [r7, #19]
 800daa8:	e001      	b.n	800daae <tcp_input+0x6fe>
 800daaa:	2300      	movs	r3, #0
 800daac:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800daae:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800dab2:	f113 0f0d 	cmn.w	r3, #13
 800dab6:	d016      	beq.n	800dae6 <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800dab8:	4b33      	ldr	r3, [pc, #204]	; (800db88 <tcp_input+0x7d8>)
 800daba:	2200      	movs	r2, #0
 800dabc:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800dabe:	69f8      	ldr	r0, [r7, #28]
 800dac0:	f000 f880 	bl	800dbc4 <tcp_input_delayed_close>
 800dac4:	4603      	mov	r3, r0
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d10f      	bne.n	800daea <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800daca:	69f8      	ldr	r0, [r7, #28]
 800dacc:	f002 fab8 	bl	8010040 <tcp_output>
 800dad0:	e00c      	b.n	800daec <tcp_input+0x73c>
        goto aborted;
 800dad2:	bf00      	nop
 800dad4:	e00a      	b.n	800daec <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800dad6:	bf00      	nop
 800dad8:	e008      	b.n	800daec <tcp_input+0x73c>
              goto aborted;
 800dada:	bf00      	nop
 800dadc:	e006      	b.n	800daec <tcp_input+0x73c>
          goto aborted;
 800dade:	bf00      	nop
 800dae0:	e004      	b.n	800daec <tcp_input+0x73c>
            goto aborted;
 800dae2:	bf00      	nop
 800dae4:	e002      	b.n	800daec <tcp_input+0x73c>
              goto aborted;
 800dae6:	bf00      	nop
 800dae8:	e000      	b.n	800daec <tcp_input+0x73c>
          goto aborted;
 800daea:	bf00      	nop
    tcp_input_pcb = NULL;
 800daec:	4b26      	ldr	r3, [pc, #152]	; (800db88 <tcp_input+0x7d8>)
 800daee:	2200      	movs	r2, #0
 800daf0:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800daf2:	4b29      	ldr	r3, [pc, #164]	; (800db98 <tcp_input+0x7e8>)
 800daf4:	2200      	movs	r2, #0
 800daf6:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800daf8:	4b2b      	ldr	r3, [pc, #172]	; (800dba8 <tcp_input+0x7f8>)
 800dafa:	685b      	ldr	r3, [r3, #4]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d03f      	beq.n	800db80 <tcp_input+0x7d0>
      pbuf_free(inseg.p);
 800db00:	4b29      	ldr	r3, [pc, #164]	; (800dba8 <tcp_input+0x7f8>)
 800db02:	685b      	ldr	r3, [r3, #4]
 800db04:	4618      	mov	r0, r3
 800db06:	f7fd fe1f 	bl	800b748 <pbuf_free>
      inseg.p = NULL;
 800db0a:	4b27      	ldr	r3, [pc, #156]	; (800dba8 <tcp_input+0x7f8>)
 800db0c:	2200      	movs	r2, #0
 800db0e:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800db10:	e036      	b.n	800db80 <tcp_input+0x7d0>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800db12:	4b26      	ldr	r3, [pc, #152]	; (800dbac <tcp_input+0x7fc>)
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	899b      	ldrh	r3, [r3, #12]
 800db18:	b29b      	uxth	r3, r3
 800db1a:	4618      	mov	r0, r3
 800db1c:	f7fc fa68 	bl	8009ff0 <lwip_htons>
 800db20:	4603      	mov	r3, r0
 800db22:	b2db      	uxtb	r3, r3
 800db24:	f003 0304 	and.w	r3, r3, #4
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d118      	bne.n	800db5e <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800db2c:	4b20      	ldr	r3, [pc, #128]	; (800dbb0 <tcp_input+0x800>)
 800db2e:	6819      	ldr	r1, [r3, #0]
 800db30:	4b20      	ldr	r3, [pc, #128]	; (800dbb4 <tcp_input+0x804>)
 800db32:	881b      	ldrh	r3, [r3, #0]
 800db34:	461a      	mov	r2, r3
 800db36:	4b20      	ldr	r3, [pc, #128]	; (800dbb8 <tcp_input+0x808>)
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800db3c:	4b1b      	ldr	r3, [pc, #108]	; (800dbac <tcp_input+0x7fc>)
 800db3e:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800db40:	885b      	ldrh	r3, [r3, #2]
 800db42:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800db44:	4a19      	ldr	r2, [pc, #100]	; (800dbac <tcp_input+0x7fc>)
 800db46:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800db48:	8812      	ldrh	r2, [r2, #0]
 800db4a:	b292      	uxth	r2, r2
 800db4c:	9202      	str	r2, [sp, #8]
 800db4e:	9301      	str	r3, [sp, #4]
 800db50:	4b1a      	ldr	r3, [pc, #104]	; (800dbbc <tcp_input+0x80c>)
 800db52:	9300      	str	r3, [sp, #0]
 800db54:	4b1a      	ldr	r3, [pc, #104]	; (800dbc0 <tcp_input+0x810>)
 800db56:	4602      	mov	r2, r0
 800db58:	2000      	movs	r0, #0
 800db5a:	f003 f825 	bl	8010ba8 <tcp_rst>
    pbuf_free(p);
 800db5e:	6878      	ldr	r0, [r7, #4]
 800db60:	f7fd fdf2 	bl	800b748 <pbuf_free>
  return;
 800db64:	e00c      	b.n	800db80 <tcp_input+0x7d0>
    goto dropped;
 800db66:	bf00      	nop
 800db68:	e006      	b.n	800db78 <tcp_input+0x7c8>
    goto dropped;
 800db6a:	bf00      	nop
 800db6c:	e004      	b.n	800db78 <tcp_input+0x7c8>
    goto dropped;
 800db6e:	bf00      	nop
 800db70:	e002      	b.n	800db78 <tcp_input+0x7c8>
      goto dropped;
 800db72:	bf00      	nop
 800db74:	e000      	b.n	800db78 <tcp_input+0x7c8>
      goto dropped;
 800db76:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800db78:	6878      	ldr	r0, [r7, #4]
 800db7a:	f7fd fde5 	bl	800b748 <pbuf_free>
 800db7e:	e000      	b.n	800db82 <tcp_input+0x7d2>
  return;
 800db80:	bf00      	nop
}
 800db82:	3724      	adds	r7, #36	; 0x24
 800db84:	46bd      	mov	sp, r7
 800db86:	bd90      	pop	{r4, r7, pc}
 800db88:	2000b904 	.word	0x2000b904
 800db8c:	20004a31 	.word	0x20004a31
 800db90:	2000b8f0 	.word	0x2000b8f0
 800db94:	20004a2c 	.word	0x20004a2c
 800db98:	20004a34 	.word	0x20004a34
 800db9c:	08016424 	.word	0x08016424
 800dba0:	080165d8 	.word	0x080165d8
 800dba4:	08016470 	.word	0x08016470
 800dba8:	20004a04 	.word	0x20004a04
 800dbac:	20004a14 	.word	0x20004a14
 800dbb0:	20004a28 	.word	0x20004a28
 800dbb4:	20004a2e 	.word	0x20004a2e
 800dbb8:	20004a24 	.word	0x20004a24
 800dbbc:	200081ec 	.word	0x200081ec
 800dbc0:	200081f0 	.word	0x200081f0

0800dbc4 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800dbc4:	b580      	push	{r7, lr}
 800dbc6:	b082      	sub	sp, #8
 800dbc8:	af00      	add	r7, sp, #0
 800dbca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d106      	bne.n	800dbe0 <tcp_input_delayed_close+0x1c>
 800dbd2:	4b17      	ldr	r3, [pc, #92]	; (800dc30 <tcp_input_delayed_close+0x6c>)
 800dbd4:	f240 225a 	movw	r2, #602	; 0x25a
 800dbd8:	4916      	ldr	r1, [pc, #88]	; (800dc34 <tcp_input_delayed_close+0x70>)
 800dbda:	4817      	ldr	r0, [pc, #92]	; (800dc38 <tcp_input_delayed_close+0x74>)
 800dbdc:	f006 f966 	bl	8013eac <iprintf>

  if (recv_flags & TF_CLOSED) {
 800dbe0:	4b16      	ldr	r3, [pc, #88]	; (800dc3c <tcp_input_delayed_close+0x78>)
 800dbe2:	781b      	ldrb	r3, [r3, #0]
 800dbe4:	f003 0310 	and.w	r3, r3, #16
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d01c      	beq.n	800dc26 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	8b5b      	ldrh	r3, [r3, #26]
 800dbf0:	f003 0310 	and.w	r3, r3, #16
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d10d      	bne.n	800dc14 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d008      	beq.n	800dc14 <tcp_input_delayed_close+0x50>
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc08:	687a      	ldr	r2, [r7, #4]
 800dc0a:	6912      	ldr	r2, [r2, #16]
 800dc0c:	f06f 010e 	mvn.w	r1, #14
 800dc10:	4610      	mov	r0, r2
 800dc12:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800dc14:	6879      	ldr	r1, [r7, #4]
 800dc16:	480a      	ldr	r0, [pc, #40]	; (800dc40 <tcp_input_delayed_close+0x7c>)
 800dc18:	f7ff fa52 	bl	800d0c0 <tcp_pcb_remove>
    tcp_free(pcb);
 800dc1c:	6878      	ldr	r0, [r7, #4]
 800dc1e:	f7fe f83f 	bl	800bca0 <tcp_free>
    return 1;
 800dc22:	2301      	movs	r3, #1
 800dc24:	e000      	b.n	800dc28 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800dc26:	2300      	movs	r3, #0
}
 800dc28:	4618      	mov	r0, r3
 800dc2a:	3708      	adds	r7, #8
 800dc2c:	46bd      	mov	sp, r7
 800dc2e:	bd80      	pop	{r7, pc}
 800dc30:	08016424 	.word	0x08016424
 800dc34:	080165f4 	.word	0x080165f4
 800dc38:	08016470 	.word	0x08016470
 800dc3c:	20004a31 	.word	0x20004a31
 800dc40:	2000b8f0 	.word	0x2000b8f0

0800dc44 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800dc44:	b590      	push	{r4, r7, lr}
 800dc46:	b08b      	sub	sp, #44	; 0x2c
 800dc48:	af04      	add	r7, sp, #16
 800dc4a:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800dc4c:	4b6f      	ldr	r3, [pc, #444]	; (800de0c <tcp_listen_input+0x1c8>)
 800dc4e:	781b      	ldrb	r3, [r3, #0]
 800dc50:	f003 0304 	and.w	r3, r3, #4
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	f040 80d2 	bne.w	800ddfe <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d106      	bne.n	800dc6e <tcp_listen_input+0x2a>
 800dc60:	4b6b      	ldr	r3, [pc, #428]	; (800de10 <tcp_listen_input+0x1cc>)
 800dc62:	f240 2281 	movw	r2, #641	; 0x281
 800dc66:	496b      	ldr	r1, [pc, #428]	; (800de14 <tcp_listen_input+0x1d0>)
 800dc68:	486b      	ldr	r0, [pc, #428]	; (800de18 <tcp_listen_input+0x1d4>)
 800dc6a:	f006 f91f 	bl	8013eac <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800dc6e:	4b67      	ldr	r3, [pc, #412]	; (800de0c <tcp_listen_input+0x1c8>)
 800dc70:	781b      	ldrb	r3, [r3, #0]
 800dc72:	f003 0310 	and.w	r3, r3, #16
 800dc76:	2b00      	cmp	r3, #0
 800dc78:	d019      	beq.n	800dcae <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800dc7a:	4b68      	ldr	r3, [pc, #416]	; (800de1c <tcp_listen_input+0x1d8>)
 800dc7c:	6819      	ldr	r1, [r3, #0]
 800dc7e:	4b68      	ldr	r3, [pc, #416]	; (800de20 <tcp_listen_input+0x1dc>)
 800dc80:	881b      	ldrh	r3, [r3, #0]
 800dc82:	461a      	mov	r2, r3
 800dc84:	4b67      	ldr	r3, [pc, #412]	; (800de24 <tcp_listen_input+0x1e0>)
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800dc8a:	4b67      	ldr	r3, [pc, #412]	; (800de28 <tcp_listen_input+0x1e4>)
 800dc8c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800dc8e:	885b      	ldrh	r3, [r3, #2]
 800dc90:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800dc92:	4a65      	ldr	r2, [pc, #404]	; (800de28 <tcp_listen_input+0x1e4>)
 800dc94:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800dc96:	8812      	ldrh	r2, [r2, #0]
 800dc98:	b292      	uxth	r2, r2
 800dc9a:	9202      	str	r2, [sp, #8]
 800dc9c:	9301      	str	r3, [sp, #4]
 800dc9e:	4b63      	ldr	r3, [pc, #396]	; (800de2c <tcp_listen_input+0x1e8>)
 800dca0:	9300      	str	r3, [sp, #0]
 800dca2:	4b63      	ldr	r3, [pc, #396]	; (800de30 <tcp_listen_input+0x1ec>)
 800dca4:	4602      	mov	r2, r0
 800dca6:	6878      	ldr	r0, [r7, #4]
 800dca8:	f002 ff7e 	bl	8010ba8 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800dcac:	e0a9      	b.n	800de02 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800dcae:	4b57      	ldr	r3, [pc, #348]	; (800de0c <tcp_listen_input+0x1c8>)
 800dcb0:	781b      	ldrb	r3, [r3, #0]
 800dcb2:	f003 0302 	and.w	r3, r3, #2
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	f000 80a3 	beq.w	800de02 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	7d5b      	ldrb	r3, [r3, #21]
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	f7ff f929 	bl	800cf18 <tcp_alloc>
 800dcc6:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800dcc8:	697b      	ldr	r3, [r7, #20]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d111      	bne.n	800dcf2 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	699b      	ldr	r3, [r3, #24]
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d00a      	beq.n	800dcec <tcp_listen_input+0xa8>
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	699b      	ldr	r3, [r3, #24]
 800dcda:	687a      	ldr	r2, [r7, #4]
 800dcdc:	6910      	ldr	r0, [r2, #16]
 800dcde:	f04f 32ff 	mov.w	r2, #4294967295
 800dce2:	2100      	movs	r1, #0
 800dce4:	4798      	blx	r3
 800dce6:	4603      	mov	r3, r0
 800dce8:	73bb      	strb	r3, [r7, #14]
      return;
 800dcea:	e08b      	b.n	800de04 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800dcec:	23f0      	movs	r3, #240	; 0xf0
 800dcee:	73bb      	strb	r3, [r7, #14]
      return;
 800dcf0:	e088      	b.n	800de04 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800dcf2:	4b50      	ldr	r3, [pc, #320]	; (800de34 <tcp_listen_input+0x1f0>)
 800dcf4:	695a      	ldr	r2, [r3, #20]
 800dcf6:	697b      	ldr	r3, [r7, #20]
 800dcf8:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800dcfa:	4b4e      	ldr	r3, [pc, #312]	; (800de34 <tcp_listen_input+0x1f0>)
 800dcfc:	691a      	ldr	r2, [r3, #16]
 800dcfe:	697b      	ldr	r3, [r7, #20]
 800dd00:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	8ada      	ldrh	r2, [r3, #22]
 800dd06:	697b      	ldr	r3, [r7, #20]
 800dd08:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800dd0a:	4b47      	ldr	r3, [pc, #284]	; (800de28 <tcp_listen_input+0x1e4>)
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	881b      	ldrh	r3, [r3, #0]
 800dd10:	b29a      	uxth	r2, r3
 800dd12:	697b      	ldr	r3, [r7, #20]
 800dd14:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800dd16:	697b      	ldr	r3, [r7, #20]
 800dd18:	2203      	movs	r2, #3
 800dd1a:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800dd1c:	4b41      	ldr	r3, [pc, #260]	; (800de24 <tcp_listen_input+0x1e0>)
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	1c5a      	adds	r2, r3, #1
 800dd22:	697b      	ldr	r3, [r7, #20]
 800dd24:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800dd26:	697b      	ldr	r3, [r7, #20]
 800dd28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dd2a:	697b      	ldr	r3, [r7, #20]
 800dd2c:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800dd2e:	6978      	ldr	r0, [r7, #20]
 800dd30:	f7ff fa5a 	bl	800d1e8 <tcp_next_iss>
 800dd34:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800dd36:	697b      	ldr	r3, [r7, #20]
 800dd38:	693a      	ldr	r2, [r7, #16]
 800dd3a:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 800dd3c:	697b      	ldr	r3, [r7, #20]
 800dd3e:	693a      	ldr	r2, [r7, #16]
 800dd40:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 800dd42:	697b      	ldr	r3, [r7, #20]
 800dd44:	693a      	ldr	r2, [r7, #16]
 800dd46:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 800dd48:	697b      	ldr	r3, [r7, #20]
 800dd4a:	693a      	ldr	r2, [r7, #16]
 800dd4c:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800dd4e:	4b35      	ldr	r3, [pc, #212]	; (800de24 <tcp_listen_input+0x1e0>)
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	1e5a      	subs	r2, r3, #1
 800dd54:	697b      	ldr	r3, [r7, #20]
 800dd56:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	691a      	ldr	r2, [r3, #16]
 800dd5c:	697b      	ldr	r3, [r7, #20]
 800dd5e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800dd60:	697b      	ldr	r3, [r7, #20]
 800dd62:	687a      	ldr	r2, [r7, #4]
 800dd64:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	7a5b      	ldrb	r3, [r3, #9]
 800dd6a:	f003 030c 	and.w	r3, r3, #12
 800dd6e:	b2da      	uxtb	r2, r3
 800dd70:	697b      	ldr	r3, [r7, #20]
 800dd72:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	7a1a      	ldrb	r2, [r3, #8]
 800dd78:	697b      	ldr	r3, [r7, #20]
 800dd7a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800dd7c:	4b2e      	ldr	r3, [pc, #184]	; (800de38 <tcp_listen_input+0x1f4>)
 800dd7e:	681a      	ldr	r2, [r3, #0]
 800dd80:	697b      	ldr	r3, [r7, #20]
 800dd82:	60da      	str	r2, [r3, #12]
 800dd84:	4a2c      	ldr	r2, [pc, #176]	; (800de38 <tcp_listen_input+0x1f4>)
 800dd86:	697b      	ldr	r3, [r7, #20]
 800dd88:	6013      	str	r3, [r2, #0]
 800dd8a:	f003 f8cf 	bl	8010f2c <tcp_timer_needed>
 800dd8e:	4b2b      	ldr	r3, [pc, #172]	; (800de3c <tcp_listen_input+0x1f8>)
 800dd90:	2201      	movs	r2, #1
 800dd92:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800dd94:	6978      	ldr	r0, [r7, #20]
 800dd96:	f001 fd8d 	bl	800f8b4 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800dd9a:	4b23      	ldr	r3, [pc, #140]	; (800de28 <tcp_listen_input+0x1e4>)
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	89db      	ldrh	r3, [r3, #14]
 800dda0:	b29a      	uxth	r2, r3
 800dda2:	697b      	ldr	r3, [r7, #20]
 800dda4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800dda8:	697b      	ldr	r3, [r7, #20]
 800ddaa:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800ddae:	697b      	ldr	r3, [r7, #20]
 800ddb0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800ddb4:	697b      	ldr	r3, [r7, #20]
 800ddb6:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800ddb8:	697b      	ldr	r3, [r7, #20]
 800ddba:	3304      	adds	r3, #4
 800ddbc:	4618      	mov	r0, r3
 800ddbe:	f004 fcc3 	bl	8012748 <ip4_route>
 800ddc2:	4601      	mov	r1, r0
 800ddc4:	697b      	ldr	r3, [r7, #20]
 800ddc6:	3304      	adds	r3, #4
 800ddc8:	461a      	mov	r2, r3
 800ddca:	4620      	mov	r0, r4
 800ddcc:	f7ff fa32 	bl	800d234 <tcp_eff_send_mss_netif>
 800ddd0:	4603      	mov	r3, r0
 800ddd2:	461a      	mov	r2, r3
 800ddd4:	697b      	ldr	r3, [r7, #20]
 800ddd6:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800ddd8:	2112      	movs	r1, #18
 800ddda:	6978      	ldr	r0, [r7, #20]
 800dddc:	f002 f842 	bl	800fe64 <tcp_enqueue_flags>
 800dde0:	4603      	mov	r3, r0
 800dde2:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800dde4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d004      	beq.n	800ddf6 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800ddec:	2100      	movs	r1, #0
 800ddee:	6978      	ldr	r0, [r7, #20]
 800ddf0:	f7fe f980 	bl	800c0f4 <tcp_abandon>
      return;
 800ddf4:	e006      	b.n	800de04 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800ddf6:	6978      	ldr	r0, [r7, #20]
 800ddf8:	f002 f922 	bl	8010040 <tcp_output>
  return;
 800ddfc:	e001      	b.n	800de02 <tcp_listen_input+0x1be>
    return;
 800ddfe:	bf00      	nop
 800de00:	e000      	b.n	800de04 <tcp_listen_input+0x1c0>
  return;
 800de02:	bf00      	nop
}
 800de04:	371c      	adds	r7, #28
 800de06:	46bd      	mov	sp, r7
 800de08:	bd90      	pop	{r4, r7, pc}
 800de0a:	bf00      	nop
 800de0c:	20004a30 	.word	0x20004a30
 800de10:	08016424 	.word	0x08016424
 800de14:	0801661c 	.word	0x0801661c
 800de18:	08016470 	.word	0x08016470
 800de1c:	20004a28 	.word	0x20004a28
 800de20:	20004a2e 	.word	0x20004a2e
 800de24:	20004a24 	.word	0x20004a24
 800de28:	20004a14 	.word	0x20004a14
 800de2c:	200081ec 	.word	0x200081ec
 800de30:	200081f0 	.word	0x200081f0
 800de34:	200081dc 	.word	0x200081dc
 800de38:	2000b8f0 	.word	0x2000b8f0
 800de3c:	2000b8ec 	.word	0x2000b8ec

0800de40 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800de40:	b580      	push	{r7, lr}
 800de42:	b086      	sub	sp, #24
 800de44:	af04      	add	r7, sp, #16
 800de46:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800de48:	4b2f      	ldr	r3, [pc, #188]	; (800df08 <tcp_timewait_input+0xc8>)
 800de4a:	781b      	ldrb	r3, [r3, #0]
 800de4c:	f003 0304 	and.w	r3, r3, #4
 800de50:	2b00      	cmp	r3, #0
 800de52:	d153      	bne.n	800defc <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d106      	bne.n	800de68 <tcp_timewait_input+0x28>
 800de5a:	4b2c      	ldr	r3, [pc, #176]	; (800df0c <tcp_timewait_input+0xcc>)
 800de5c:	f240 22ee 	movw	r2, #750	; 0x2ee
 800de60:	492b      	ldr	r1, [pc, #172]	; (800df10 <tcp_timewait_input+0xd0>)
 800de62:	482c      	ldr	r0, [pc, #176]	; (800df14 <tcp_timewait_input+0xd4>)
 800de64:	f006 f822 	bl	8013eac <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800de68:	4b27      	ldr	r3, [pc, #156]	; (800df08 <tcp_timewait_input+0xc8>)
 800de6a:	781b      	ldrb	r3, [r3, #0]
 800de6c:	f003 0302 	and.w	r3, r3, #2
 800de70:	2b00      	cmp	r3, #0
 800de72:	d02a      	beq.n	800deca <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800de74:	4b28      	ldr	r3, [pc, #160]	; (800df18 <tcp_timewait_input+0xd8>)
 800de76:	681a      	ldr	r2, [r3, #0]
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de7c:	1ad3      	subs	r3, r2, r3
 800de7e:	2b00      	cmp	r3, #0
 800de80:	db2d      	blt.n	800dede <tcp_timewait_input+0x9e>
 800de82:	4b25      	ldr	r3, [pc, #148]	; (800df18 <tcp_timewait_input+0xd8>)
 800de84:	681a      	ldr	r2, [r3, #0]
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800de8a:	6879      	ldr	r1, [r7, #4]
 800de8c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800de8e:	440b      	add	r3, r1
 800de90:	1ad3      	subs	r3, r2, r3
 800de92:	2b00      	cmp	r3, #0
 800de94:	dc23      	bgt.n	800dede <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800de96:	4b21      	ldr	r3, [pc, #132]	; (800df1c <tcp_timewait_input+0xdc>)
 800de98:	6819      	ldr	r1, [r3, #0]
 800de9a:	4b21      	ldr	r3, [pc, #132]	; (800df20 <tcp_timewait_input+0xe0>)
 800de9c:	881b      	ldrh	r3, [r3, #0]
 800de9e:	461a      	mov	r2, r3
 800dea0:	4b1d      	ldr	r3, [pc, #116]	; (800df18 <tcp_timewait_input+0xd8>)
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800dea6:	4b1f      	ldr	r3, [pc, #124]	; (800df24 <tcp_timewait_input+0xe4>)
 800dea8:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800deaa:	885b      	ldrh	r3, [r3, #2]
 800deac:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800deae:	4a1d      	ldr	r2, [pc, #116]	; (800df24 <tcp_timewait_input+0xe4>)
 800deb0:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800deb2:	8812      	ldrh	r2, [r2, #0]
 800deb4:	b292      	uxth	r2, r2
 800deb6:	9202      	str	r2, [sp, #8]
 800deb8:	9301      	str	r3, [sp, #4]
 800deba:	4b1b      	ldr	r3, [pc, #108]	; (800df28 <tcp_timewait_input+0xe8>)
 800debc:	9300      	str	r3, [sp, #0]
 800debe:	4b1b      	ldr	r3, [pc, #108]	; (800df2c <tcp_timewait_input+0xec>)
 800dec0:	4602      	mov	r2, r0
 800dec2:	6878      	ldr	r0, [r7, #4]
 800dec4:	f002 fe70 	bl	8010ba8 <tcp_rst>
      return;
 800dec8:	e01b      	b.n	800df02 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800deca:	4b0f      	ldr	r3, [pc, #60]	; (800df08 <tcp_timewait_input+0xc8>)
 800decc:	781b      	ldrb	r3, [r3, #0]
 800dece:	f003 0301 	and.w	r3, r3, #1
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d003      	beq.n	800dede <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800ded6:	4b16      	ldr	r3, [pc, #88]	; (800df30 <tcp_timewait_input+0xf0>)
 800ded8:	681a      	ldr	r2, [r3, #0]
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800dede:	4b10      	ldr	r3, [pc, #64]	; (800df20 <tcp_timewait_input+0xe0>)
 800dee0:	881b      	ldrh	r3, [r3, #0]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d00c      	beq.n	800df00 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	8b5b      	ldrh	r3, [r3, #26]
 800deea:	f043 0302 	orr.w	r3, r3, #2
 800deee:	b29a      	uxth	r2, r3
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800def4:	6878      	ldr	r0, [r7, #4]
 800def6:	f002 f8a3 	bl	8010040 <tcp_output>
  }
  return;
 800defa:	e001      	b.n	800df00 <tcp_timewait_input+0xc0>
    return;
 800defc:	bf00      	nop
 800defe:	e000      	b.n	800df02 <tcp_timewait_input+0xc2>
  return;
 800df00:	bf00      	nop
}
 800df02:	3708      	adds	r7, #8
 800df04:	46bd      	mov	sp, r7
 800df06:	bd80      	pop	{r7, pc}
 800df08:	20004a30 	.word	0x20004a30
 800df0c:	08016424 	.word	0x08016424
 800df10:	0801663c 	.word	0x0801663c
 800df14:	08016470 	.word	0x08016470
 800df18:	20004a24 	.word	0x20004a24
 800df1c:	20004a28 	.word	0x20004a28
 800df20:	20004a2e 	.word	0x20004a2e
 800df24:	20004a14 	.word	0x20004a14
 800df28:	200081ec 	.word	0x200081ec
 800df2c:	200081f0 	.word	0x200081f0
 800df30:	2000b8f4 	.word	0x2000b8f4

0800df34 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800df34:	b590      	push	{r4, r7, lr}
 800df36:	b08d      	sub	sp, #52	; 0x34
 800df38:	af04      	add	r7, sp, #16
 800df3a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800df3c:	2300      	movs	r3, #0
 800df3e:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800df40:	2300      	movs	r3, #0
 800df42:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	2b00      	cmp	r3, #0
 800df48:	d106      	bne.n	800df58 <tcp_process+0x24>
 800df4a:	4ba5      	ldr	r3, [pc, #660]	; (800e1e0 <tcp_process+0x2ac>)
 800df4c:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800df50:	49a4      	ldr	r1, [pc, #656]	; (800e1e4 <tcp_process+0x2b0>)
 800df52:	48a5      	ldr	r0, [pc, #660]	; (800e1e8 <tcp_process+0x2b4>)
 800df54:	f005 ffaa 	bl	8013eac <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800df58:	4ba4      	ldr	r3, [pc, #656]	; (800e1ec <tcp_process+0x2b8>)
 800df5a:	781b      	ldrb	r3, [r3, #0]
 800df5c:	f003 0304 	and.w	r3, r3, #4
 800df60:	2b00      	cmp	r3, #0
 800df62:	d04e      	beq.n	800e002 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	7d1b      	ldrb	r3, [r3, #20]
 800df68:	2b02      	cmp	r3, #2
 800df6a:	d108      	bne.n	800df7e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800df70:	4b9f      	ldr	r3, [pc, #636]	; (800e1f0 <tcp_process+0x2bc>)
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	429a      	cmp	r2, r3
 800df76:	d123      	bne.n	800dfc0 <tcp_process+0x8c>
        acceptable = 1;
 800df78:	2301      	movs	r3, #1
 800df7a:	76fb      	strb	r3, [r7, #27]
 800df7c:	e020      	b.n	800dfc0 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800df82:	4b9c      	ldr	r3, [pc, #624]	; (800e1f4 <tcp_process+0x2c0>)
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	429a      	cmp	r2, r3
 800df88:	d102      	bne.n	800df90 <tcp_process+0x5c>
        acceptable = 1;
 800df8a:	2301      	movs	r3, #1
 800df8c:	76fb      	strb	r3, [r7, #27]
 800df8e:	e017      	b.n	800dfc0 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800df90:	4b98      	ldr	r3, [pc, #608]	; (800e1f4 <tcp_process+0x2c0>)
 800df92:	681a      	ldr	r2, [r3, #0]
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800df98:	1ad3      	subs	r3, r2, r3
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	db10      	blt.n	800dfc0 <tcp_process+0x8c>
 800df9e:	4b95      	ldr	r3, [pc, #596]	; (800e1f4 <tcp_process+0x2c0>)
 800dfa0:	681a      	ldr	r2, [r3, #0]
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfa6:	6879      	ldr	r1, [r7, #4]
 800dfa8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800dfaa:	440b      	add	r3, r1
 800dfac:	1ad3      	subs	r3, r2, r3
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	dc06      	bgt.n	800dfc0 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	8b5b      	ldrh	r3, [r3, #26]
 800dfb6:	f043 0302 	orr.w	r3, r3, #2
 800dfba:	b29a      	uxth	r2, r3
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800dfc0:	7efb      	ldrb	r3, [r7, #27]
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d01b      	beq.n	800dffe <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	7d1b      	ldrb	r3, [r3, #20]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d106      	bne.n	800dfdc <tcp_process+0xa8>
 800dfce:	4b84      	ldr	r3, [pc, #528]	; (800e1e0 <tcp_process+0x2ac>)
 800dfd0:	f44f 724e 	mov.w	r2, #824	; 0x338
 800dfd4:	4988      	ldr	r1, [pc, #544]	; (800e1f8 <tcp_process+0x2c4>)
 800dfd6:	4884      	ldr	r0, [pc, #528]	; (800e1e8 <tcp_process+0x2b4>)
 800dfd8:	f005 ff68 	bl	8013eac <iprintf>
      recv_flags |= TF_RESET;
 800dfdc:	4b87      	ldr	r3, [pc, #540]	; (800e1fc <tcp_process+0x2c8>)
 800dfde:	781b      	ldrb	r3, [r3, #0]
 800dfe0:	f043 0308 	orr.w	r3, r3, #8
 800dfe4:	b2da      	uxtb	r2, r3
 800dfe6:	4b85      	ldr	r3, [pc, #532]	; (800e1fc <tcp_process+0x2c8>)
 800dfe8:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	8b5b      	ldrh	r3, [r3, #26]
 800dfee:	f023 0301 	bic.w	r3, r3, #1
 800dff2:	b29a      	uxth	r2, r3
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800dff8:	f06f 030d 	mvn.w	r3, #13
 800dffc:	e37a      	b.n	800e6f4 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800dffe:	2300      	movs	r3, #0
 800e000:	e378      	b.n	800e6f4 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800e002:	4b7a      	ldr	r3, [pc, #488]	; (800e1ec <tcp_process+0x2b8>)
 800e004:	781b      	ldrb	r3, [r3, #0]
 800e006:	f003 0302 	and.w	r3, r3, #2
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d010      	beq.n	800e030 <tcp_process+0xfc>
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	7d1b      	ldrb	r3, [r3, #20]
 800e012:	2b02      	cmp	r3, #2
 800e014:	d00c      	beq.n	800e030 <tcp_process+0xfc>
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	7d1b      	ldrb	r3, [r3, #20]
 800e01a:	2b03      	cmp	r3, #3
 800e01c:	d008      	beq.n	800e030 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	8b5b      	ldrh	r3, [r3, #26]
 800e022:	f043 0302 	orr.w	r3, r3, #2
 800e026:	b29a      	uxth	r2, r3
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800e02c:	2300      	movs	r3, #0
 800e02e:	e361      	b.n	800e6f4 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	8b5b      	ldrh	r3, [r3, #26]
 800e034:	f003 0310 	and.w	r3, r3, #16
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d103      	bne.n	800e044 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800e03c:	4b70      	ldr	r3, [pc, #448]	; (800e200 <tcp_process+0x2cc>)
 800e03e:	681a      	ldr	r2, [r3, #0]
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	2200      	movs	r2, #0
 800e048:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	2200      	movs	r2, #0
 800e050:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 800e054:	6878      	ldr	r0, [r7, #4]
 800e056:	f001 fc2d 	bl	800f8b4 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	7d1b      	ldrb	r3, [r3, #20]
 800e05e:	3b02      	subs	r3, #2
 800e060:	2b07      	cmp	r3, #7
 800e062:	f200 8337 	bhi.w	800e6d4 <tcp_process+0x7a0>
 800e066:	a201      	add	r2, pc, #4	; (adr r2, 800e06c <tcp_process+0x138>)
 800e068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e06c:	0800e08d 	.word	0x0800e08d
 800e070:	0800e2bd 	.word	0x0800e2bd
 800e074:	0800e435 	.word	0x0800e435
 800e078:	0800e45f 	.word	0x0800e45f
 800e07c:	0800e583 	.word	0x0800e583
 800e080:	0800e435 	.word	0x0800e435
 800e084:	0800e60f 	.word	0x0800e60f
 800e088:	0800e69f 	.word	0x0800e69f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800e08c:	4b57      	ldr	r3, [pc, #348]	; (800e1ec <tcp_process+0x2b8>)
 800e08e:	781b      	ldrb	r3, [r3, #0]
 800e090:	f003 0310 	and.w	r3, r3, #16
 800e094:	2b00      	cmp	r3, #0
 800e096:	f000 80e4 	beq.w	800e262 <tcp_process+0x32e>
 800e09a:	4b54      	ldr	r3, [pc, #336]	; (800e1ec <tcp_process+0x2b8>)
 800e09c:	781b      	ldrb	r3, [r3, #0]
 800e09e:	f003 0302 	and.w	r3, r3, #2
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	f000 80dd 	beq.w	800e262 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e0ac:	1c5a      	adds	r2, r3, #1
 800e0ae:	4b50      	ldr	r3, [pc, #320]	; (800e1f0 <tcp_process+0x2bc>)
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	429a      	cmp	r2, r3
 800e0b4:	f040 80d5 	bne.w	800e262 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800e0b8:	4b4e      	ldr	r3, [pc, #312]	; (800e1f4 <tcp_process+0x2c0>)
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	1c5a      	adds	r2, r3, #1
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 800e0ca:	4b49      	ldr	r3, [pc, #292]	; (800e1f0 <tcp_process+0x2bc>)
 800e0cc:	681a      	ldr	r2, [r3, #0]
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800e0d2:	4b4c      	ldr	r3, [pc, #304]	; (800e204 <tcp_process+0x2d0>)
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	89db      	ldrh	r3, [r3, #14]
 800e0d8:	b29a      	uxth	r2, r3
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800e0ec:	4b41      	ldr	r3, [pc, #260]	; (800e1f4 <tcp_process+0x2c0>)
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	1e5a      	subs	r2, r3, #1
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	2204      	movs	r2, #4
 800e0fa:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	3304      	adds	r3, #4
 800e104:	4618      	mov	r0, r3
 800e106:	f004 fb1f 	bl	8012748 <ip4_route>
 800e10a:	4601      	mov	r1, r0
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	3304      	adds	r3, #4
 800e110:	461a      	mov	r2, r3
 800e112:	4620      	mov	r0, r4
 800e114:	f7ff f88e 	bl	800d234 <tcp_eff_send_mss_netif>
 800e118:	4603      	mov	r3, r0
 800e11a:	461a      	mov	r2, r3
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e124:	009a      	lsls	r2, r3, #2
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e12a:	005b      	lsls	r3, r3, #1
 800e12c:	f241 111c 	movw	r1, #4380	; 0x111c
 800e130:	428b      	cmp	r3, r1
 800e132:	bf38      	it	cc
 800e134:	460b      	movcc	r3, r1
 800e136:	429a      	cmp	r2, r3
 800e138:	d204      	bcs.n	800e144 <tcp_process+0x210>
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e13e:	009b      	lsls	r3, r3, #2
 800e140:	b29b      	uxth	r3, r3
 800e142:	e00d      	b.n	800e160 <tcp_process+0x22c>
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e148:	005b      	lsls	r3, r3, #1
 800e14a:	f241 121c 	movw	r2, #4380	; 0x111c
 800e14e:	4293      	cmp	r3, r2
 800e150:	d904      	bls.n	800e15c <tcp_process+0x228>
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e156:	005b      	lsls	r3, r3, #1
 800e158:	b29b      	uxth	r3, r3
 800e15a:	e001      	b.n	800e160 <tcp_process+0x22c>
 800e15c:	f241 131c 	movw	r3, #4380	; 0x111c
 800e160:	687a      	ldr	r2, [r7, #4]
 800e162:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d106      	bne.n	800e17e <tcp_process+0x24a>
 800e170:	4b1b      	ldr	r3, [pc, #108]	; (800e1e0 <tcp_process+0x2ac>)
 800e172:	f44f 725b 	mov.w	r2, #876	; 0x36c
 800e176:	4924      	ldr	r1, [pc, #144]	; (800e208 <tcp_process+0x2d4>)
 800e178:	481b      	ldr	r0, [pc, #108]	; (800e1e8 <tcp_process+0x2b4>)
 800e17a:	f005 fe97 	bl	8013eac <iprintf>
        --pcb->snd_queuelen;
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800e184:	3b01      	subs	r3, #1
 800e186:	b29a      	uxth	r2, r3
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e192:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800e194:	69fb      	ldr	r3, [r7, #28]
 800e196:	2b00      	cmp	r3, #0
 800e198:	d111      	bne.n	800e1be <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e19e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800e1a0:	69fb      	ldr	r3, [r7, #28]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d106      	bne.n	800e1b4 <tcp_process+0x280>
 800e1a6:	4b0e      	ldr	r3, [pc, #56]	; (800e1e0 <tcp_process+0x2ac>)
 800e1a8:	f44f 725d 	mov.w	r2, #884	; 0x374
 800e1ac:	4917      	ldr	r1, [pc, #92]	; (800e20c <tcp_process+0x2d8>)
 800e1ae:	480e      	ldr	r0, [pc, #56]	; (800e1e8 <tcp_process+0x2b4>)
 800e1b0:	f005 fe7c 	bl	8013eac <iprintf>
          pcb->unsent = rseg->next;
 800e1b4:	69fb      	ldr	r3, [r7, #28]
 800e1b6:	681a      	ldr	r2, [r3, #0]
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	66da      	str	r2, [r3, #108]	; 0x6c
 800e1bc:	e003      	b.n	800e1c6 <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 800e1be:	69fb      	ldr	r3, [r7, #28]
 800e1c0:	681a      	ldr	r2, [r3, #0]
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 800e1c6:	69f8      	ldr	r0, [r7, #28]
 800e1c8:	f7fe fd3d 	bl	800cc46 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d11d      	bne.n	800e210 <tcp_process+0x2dc>
          pcb->rtime = -1;
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e1da:	861a      	strh	r2, [r3, #48]	; 0x30
 800e1dc:	e01f      	b.n	800e21e <tcp_process+0x2ea>
 800e1de:	bf00      	nop
 800e1e0:	08016424 	.word	0x08016424
 800e1e4:	0801665c 	.word	0x0801665c
 800e1e8:	08016470 	.word	0x08016470
 800e1ec:	20004a30 	.word	0x20004a30
 800e1f0:	20004a28 	.word	0x20004a28
 800e1f4:	20004a24 	.word	0x20004a24
 800e1f8:	08016678 	.word	0x08016678
 800e1fc:	20004a31 	.word	0x20004a31
 800e200:	2000b8f4 	.word	0x2000b8f4
 800e204:	20004a14 	.word	0x20004a14
 800e208:	08016698 	.word	0x08016698
 800e20c:	080166b0 	.word	0x080166b0
        } else {
          pcb->rtime = 0;
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	2200      	movs	r2, #0
 800e214:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	2200      	movs	r2, #0
 800e21a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e224:	2b00      	cmp	r3, #0
 800e226:	d00a      	beq.n	800e23e <tcp_process+0x30a>
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e22e:	687a      	ldr	r2, [r7, #4]
 800e230:	6910      	ldr	r0, [r2, #16]
 800e232:	2200      	movs	r2, #0
 800e234:	6879      	ldr	r1, [r7, #4]
 800e236:	4798      	blx	r3
 800e238:	4603      	mov	r3, r0
 800e23a:	76bb      	strb	r3, [r7, #26]
 800e23c:	e001      	b.n	800e242 <tcp_process+0x30e>
 800e23e:	2300      	movs	r3, #0
 800e240:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800e242:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800e246:	f113 0f0d 	cmn.w	r3, #13
 800e24a:	d102      	bne.n	800e252 <tcp_process+0x31e>
          return ERR_ABRT;
 800e24c:	f06f 030c 	mvn.w	r3, #12
 800e250:	e250      	b.n	800e6f4 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	8b5b      	ldrh	r3, [r3, #26]
 800e256:	f043 0302 	orr.w	r3, r3, #2
 800e25a:	b29a      	uxth	r2, r3
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800e260:	e23a      	b.n	800e6d8 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800e262:	4b9d      	ldr	r3, [pc, #628]	; (800e4d8 <tcp_process+0x5a4>)
 800e264:	781b      	ldrb	r3, [r3, #0]
 800e266:	f003 0310 	and.w	r3, r3, #16
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	f000 8234 	beq.w	800e6d8 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e270:	4b9a      	ldr	r3, [pc, #616]	; (800e4dc <tcp_process+0x5a8>)
 800e272:	6819      	ldr	r1, [r3, #0]
 800e274:	4b9a      	ldr	r3, [pc, #616]	; (800e4e0 <tcp_process+0x5ac>)
 800e276:	881b      	ldrh	r3, [r3, #0]
 800e278:	461a      	mov	r2, r3
 800e27a:	4b9a      	ldr	r3, [pc, #616]	; (800e4e4 <tcp_process+0x5b0>)
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e280:	4b99      	ldr	r3, [pc, #612]	; (800e4e8 <tcp_process+0x5b4>)
 800e282:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e284:	885b      	ldrh	r3, [r3, #2]
 800e286:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e288:	4a97      	ldr	r2, [pc, #604]	; (800e4e8 <tcp_process+0x5b4>)
 800e28a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e28c:	8812      	ldrh	r2, [r2, #0]
 800e28e:	b292      	uxth	r2, r2
 800e290:	9202      	str	r2, [sp, #8]
 800e292:	9301      	str	r3, [sp, #4]
 800e294:	4b95      	ldr	r3, [pc, #596]	; (800e4ec <tcp_process+0x5b8>)
 800e296:	9300      	str	r3, [sp, #0]
 800e298:	4b95      	ldr	r3, [pc, #596]	; (800e4f0 <tcp_process+0x5bc>)
 800e29a:	4602      	mov	r2, r0
 800e29c:	6878      	ldr	r0, [r7, #4]
 800e29e:	f002 fc83 	bl	8010ba8 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e2a8:	2b05      	cmp	r3, #5
 800e2aa:	f200 8215 	bhi.w	800e6d8 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	2200      	movs	r2, #0
 800e2b2:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 800e2b4:	6878      	ldr	r0, [r7, #4]
 800e2b6:	f002 fa4d 	bl	8010754 <tcp_rexmit_rto>
      break;
 800e2ba:	e20d      	b.n	800e6d8 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800e2bc:	4b86      	ldr	r3, [pc, #536]	; (800e4d8 <tcp_process+0x5a4>)
 800e2be:	781b      	ldrb	r3, [r3, #0]
 800e2c0:	f003 0310 	and.w	r3, r3, #16
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	f000 80a1 	beq.w	800e40c <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800e2ca:	4b84      	ldr	r3, [pc, #528]	; (800e4dc <tcp_process+0x5a8>)
 800e2cc:	681a      	ldr	r2, [r3, #0]
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2d2:	1ad3      	subs	r3, r2, r3
 800e2d4:	3b01      	subs	r3, #1
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	db7e      	blt.n	800e3d8 <tcp_process+0x4a4>
 800e2da:	4b80      	ldr	r3, [pc, #512]	; (800e4dc <tcp_process+0x5a8>)
 800e2dc:	681a      	ldr	r2, [r3, #0]
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e2e2:	1ad3      	subs	r3, r2, r3
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	dc77      	bgt.n	800e3d8 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	2204      	movs	r2, #4
 800e2ec:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d102      	bne.n	800e2fc <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800e2f6:	23fa      	movs	r3, #250	; 0xfa
 800e2f8:	76bb      	strb	r3, [r7, #26]
 800e2fa:	e01d      	b.n	800e338 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e300:	699b      	ldr	r3, [r3, #24]
 800e302:	2b00      	cmp	r3, #0
 800e304:	d106      	bne.n	800e314 <tcp_process+0x3e0>
 800e306:	4b7b      	ldr	r3, [pc, #492]	; (800e4f4 <tcp_process+0x5c0>)
 800e308:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 800e30c:	497a      	ldr	r1, [pc, #488]	; (800e4f8 <tcp_process+0x5c4>)
 800e30e:	487b      	ldr	r0, [pc, #492]	; (800e4fc <tcp_process+0x5c8>)
 800e310:	f005 fdcc 	bl	8013eac <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e318:	699b      	ldr	r3, [r3, #24]
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d00a      	beq.n	800e334 <tcp_process+0x400>
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e322:	699b      	ldr	r3, [r3, #24]
 800e324:	687a      	ldr	r2, [r7, #4]
 800e326:	6910      	ldr	r0, [r2, #16]
 800e328:	2200      	movs	r2, #0
 800e32a:	6879      	ldr	r1, [r7, #4]
 800e32c:	4798      	blx	r3
 800e32e:	4603      	mov	r3, r0
 800e330:	76bb      	strb	r3, [r7, #26]
 800e332:	e001      	b.n	800e338 <tcp_process+0x404>
 800e334:	23f0      	movs	r3, #240	; 0xf0
 800e336:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800e338:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d00a      	beq.n	800e356 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800e340:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800e344:	f113 0f0d 	cmn.w	r3, #13
 800e348:	d002      	beq.n	800e350 <tcp_process+0x41c>
              tcp_abort(pcb);
 800e34a:	6878      	ldr	r0, [r7, #4]
 800e34c:	f7fd ff90 	bl	800c270 <tcp_abort>
            }
            return ERR_ABRT;
 800e350:	f06f 030c 	mvn.w	r3, #12
 800e354:	e1ce      	b.n	800e6f4 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800e356:	6878      	ldr	r0, [r7, #4]
 800e358:	f000 fae0 	bl	800e91c <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800e35c:	4b68      	ldr	r3, [pc, #416]	; (800e500 <tcp_process+0x5cc>)
 800e35e:	881b      	ldrh	r3, [r3, #0]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d005      	beq.n	800e370 <tcp_process+0x43c>
            recv_acked--;
 800e364:	4b66      	ldr	r3, [pc, #408]	; (800e500 <tcp_process+0x5cc>)
 800e366:	881b      	ldrh	r3, [r3, #0]
 800e368:	3b01      	subs	r3, #1
 800e36a:	b29a      	uxth	r2, r3
 800e36c:	4b64      	ldr	r3, [pc, #400]	; (800e500 <tcp_process+0x5cc>)
 800e36e:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e374:	009a      	lsls	r2, r3, #2
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e37a:	005b      	lsls	r3, r3, #1
 800e37c:	f241 111c 	movw	r1, #4380	; 0x111c
 800e380:	428b      	cmp	r3, r1
 800e382:	bf38      	it	cc
 800e384:	460b      	movcc	r3, r1
 800e386:	429a      	cmp	r2, r3
 800e388:	d204      	bcs.n	800e394 <tcp_process+0x460>
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e38e:	009b      	lsls	r3, r3, #2
 800e390:	b29b      	uxth	r3, r3
 800e392:	e00d      	b.n	800e3b0 <tcp_process+0x47c>
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e398:	005b      	lsls	r3, r3, #1
 800e39a:	f241 121c 	movw	r2, #4380	; 0x111c
 800e39e:	4293      	cmp	r3, r2
 800e3a0:	d904      	bls.n	800e3ac <tcp_process+0x478>
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800e3a6:	005b      	lsls	r3, r3, #1
 800e3a8:	b29b      	uxth	r3, r3
 800e3aa:	e001      	b.n	800e3b0 <tcp_process+0x47c>
 800e3ac:	f241 131c 	movw	r3, #4380	; 0x111c
 800e3b0:	687a      	ldr	r2, [r7, #4]
 800e3b2:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800e3b6:	4b53      	ldr	r3, [pc, #332]	; (800e504 <tcp_process+0x5d0>)
 800e3b8:	781b      	ldrb	r3, [r3, #0]
 800e3ba:	f003 0320 	and.w	r3, r3, #32
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d037      	beq.n	800e432 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	8b5b      	ldrh	r3, [r3, #26]
 800e3c6:	f043 0302 	orr.w	r3, r3, #2
 800e3ca:	b29a      	uxth	r2, r3
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	2207      	movs	r2, #7
 800e3d4:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800e3d6:	e02c      	b.n	800e432 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e3d8:	4b40      	ldr	r3, [pc, #256]	; (800e4dc <tcp_process+0x5a8>)
 800e3da:	6819      	ldr	r1, [r3, #0]
 800e3dc:	4b40      	ldr	r3, [pc, #256]	; (800e4e0 <tcp_process+0x5ac>)
 800e3de:	881b      	ldrh	r3, [r3, #0]
 800e3e0:	461a      	mov	r2, r3
 800e3e2:	4b40      	ldr	r3, [pc, #256]	; (800e4e4 <tcp_process+0x5b0>)
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e3e8:	4b3f      	ldr	r3, [pc, #252]	; (800e4e8 <tcp_process+0x5b4>)
 800e3ea:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e3ec:	885b      	ldrh	r3, [r3, #2]
 800e3ee:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e3f0:	4a3d      	ldr	r2, [pc, #244]	; (800e4e8 <tcp_process+0x5b4>)
 800e3f2:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e3f4:	8812      	ldrh	r2, [r2, #0]
 800e3f6:	b292      	uxth	r2, r2
 800e3f8:	9202      	str	r2, [sp, #8]
 800e3fa:	9301      	str	r3, [sp, #4]
 800e3fc:	4b3b      	ldr	r3, [pc, #236]	; (800e4ec <tcp_process+0x5b8>)
 800e3fe:	9300      	str	r3, [sp, #0]
 800e400:	4b3b      	ldr	r3, [pc, #236]	; (800e4f0 <tcp_process+0x5bc>)
 800e402:	4602      	mov	r2, r0
 800e404:	6878      	ldr	r0, [r7, #4]
 800e406:	f002 fbcf 	bl	8010ba8 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800e40a:	e167      	b.n	800e6dc <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800e40c:	4b32      	ldr	r3, [pc, #200]	; (800e4d8 <tcp_process+0x5a4>)
 800e40e:	781b      	ldrb	r3, [r3, #0]
 800e410:	f003 0302 	and.w	r3, r3, #2
 800e414:	2b00      	cmp	r3, #0
 800e416:	f000 8161 	beq.w	800e6dc <tcp_process+0x7a8>
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e41e:	1e5a      	subs	r2, r3, #1
 800e420:	4b30      	ldr	r3, [pc, #192]	; (800e4e4 <tcp_process+0x5b0>)
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	429a      	cmp	r2, r3
 800e426:	f040 8159 	bne.w	800e6dc <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800e42a:	6878      	ldr	r0, [r7, #4]
 800e42c:	f002 f9b4 	bl	8010798 <tcp_rexmit>
      break;
 800e430:	e154      	b.n	800e6dc <tcp_process+0x7a8>
 800e432:	e153      	b.n	800e6dc <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800e434:	6878      	ldr	r0, [r7, #4]
 800e436:	f000 fa71 	bl	800e91c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800e43a:	4b32      	ldr	r3, [pc, #200]	; (800e504 <tcp_process+0x5d0>)
 800e43c:	781b      	ldrb	r3, [r3, #0]
 800e43e:	f003 0320 	and.w	r3, r3, #32
 800e442:	2b00      	cmp	r3, #0
 800e444:	f000 814c 	beq.w	800e6e0 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	8b5b      	ldrh	r3, [r3, #26]
 800e44c:	f043 0302 	orr.w	r3, r3, #2
 800e450:	b29a      	uxth	r2, r3
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	2207      	movs	r2, #7
 800e45a:	751a      	strb	r2, [r3, #20]
      }
      break;
 800e45c:	e140      	b.n	800e6e0 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800e45e:	6878      	ldr	r0, [r7, #4]
 800e460:	f000 fa5c 	bl	800e91c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800e464:	4b27      	ldr	r3, [pc, #156]	; (800e504 <tcp_process+0x5d0>)
 800e466:	781b      	ldrb	r3, [r3, #0]
 800e468:	f003 0320 	and.w	r3, r3, #32
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d071      	beq.n	800e554 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e470:	4b19      	ldr	r3, [pc, #100]	; (800e4d8 <tcp_process+0x5a4>)
 800e472:	781b      	ldrb	r3, [r3, #0]
 800e474:	f003 0310 	and.w	r3, r3, #16
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d060      	beq.n	800e53e <tcp_process+0x60a>
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e480:	4b16      	ldr	r3, [pc, #88]	; (800e4dc <tcp_process+0x5a8>)
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	429a      	cmp	r2, r3
 800e486:	d15a      	bne.n	800e53e <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d156      	bne.n	800e53e <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	8b5b      	ldrh	r3, [r3, #26]
 800e494:	f043 0302 	orr.w	r3, r3, #2
 800e498:	b29a      	uxth	r2, r3
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800e49e:	6878      	ldr	r0, [r7, #4]
 800e4a0:	f7fe fdbe 	bl	800d020 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800e4a4:	4b18      	ldr	r3, [pc, #96]	; (800e508 <tcp_process+0x5d4>)
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	687a      	ldr	r2, [r7, #4]
 800e4aa:	429a      	cmp	r2, r3
 800e4ac:	d105      	bne.n	800e4ba <tcp_process+0x586>
 800e4ae:	4b16      	ldr	r3, [pc, #88]	; (800e508 <tcp_process+0x5d4>)
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	68db      	ldr	r3, [r3, #12]
 800e4b4:	4a14      	ldr	r2, [pc, #80]	; (800e508 <tcp_process+0x5d4>)
 800e4b6:	6013      	str	r3, [r2, #0]
 800e4b8:	e02e      	b.n	800e518 <tcp_process+0x5e4>
 800e4ba:	4b13      	ldr	r3, [pc, #76]	; (800e508 <tcp_process+0x5d4>)
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	617b      	str	r3, [r7, #20]
 800e4c0:	e027      	b.n	800e512 <tcp_process+0x5de>
 800e4c2:	697b      	ldr	r3, [r7, #20]
 800e4c4:	68db      	ldr	r3, [r3, #12]
 800e4c6:	687a      	ldr	r2, [r7, #4]
 800e4c8:	429a      	cmp	r2, r3
 800e4ca:	d11f      	bne.n	800e50c <tcp_process+0x5d8>
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	68da      	ldr	r2, [r3, #12]
 800e4d0:	697b      	ldr	r3, [r7, #20]
 800e4d2:	60da      	str	r2, [r3, #12]
 800e4d4:	e020      	b.n	800e518 <tcp_process+0x5e4>
 800e4d6:	bf00      	nop
 800e4d8:	20004a30 	.word	0x20004a30
 800e4dc:	20004a28 	.word	0x20004a28
 800e4e0:	20004a2e 	.word	0x20004a2e
 800e4e4:	20004a24 	.word	0x20004a24
 800e4e8:	20004a14 	.word	0x20004a14
 800e4ec:	200081ec 	.word	0x200081ec
 800e4f0:	200081f0 	.word	0x200081f0
 800e4f4:	08016424 	.word	0x08016424
 800e4f8:	080166c4 	.word	0x080166c4
 800e4fc:	08016470 	.word	0x08016470
 800e500:	20004a2c 	.word	0x20004a2c
 800e504:	20004a31 	.word	0x20004a31
 800e508:	2000b8f0 	.word	0x2000b8f0
 800e50c:	697b      	ldr	r3, [r7, #20]
 800e50e:	68db      	ldr	r3, [r3, #12]
 800e510:	617b      	str	r3, [r7, #20]
 800e512:	697b      	ldr	r3, [r7, #20]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d1d4      	bne.n	800e4c2 <tcp_process+0x58e>
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	2200      	movs	r2, #0
 800e51c:	60da      	str	r2, [r3, #12]
 800e51e:	4b77      	ldr	r3, [pc, #476]	; (800e6fc <tcp_process+0x7c8>)
 800e520:	2201      	movs	r2, #1
 800e522:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	220a      	movs	r2, #10
 800e528:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800e52a:	4b75      	ldr	r3, [pc, #468]	; (800e700 <tcp_process+0x7cc>)
 800e52c:	681a      	ldr	r2, [r3, #0]
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	60da      	str	r2, [r3, #12]
 800e532:	4a73      	ldr	r2, [pc, #460]	; (800e700 <tcp_process+0x7cc>)
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	6013      	str	r3, [r2, #0]
 800e538:	f002 fcf8 	bl	8010f2c <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800e53c:	e0d2      	b.n	800e6e4 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	8b5b      	ldrh	r3, [r3, #26]
 800e542:	f043 0302 	orr.w	r3, r3, #2
 800e546:	b29a      	uxth	r2, r3
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	2208      	movs	r2, #8
 800e550:	751a      	strb	r2, [r3, #20]
      break;
 800e552:	e0c7      	b.n	800e6e4 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e554:	4b6b      	ldr	r3, [pc, #428]	; (800e704 <tcp_process+0x7d0>)
 800e556:	781b      	ldrb	r3, [r3, #0]
 800e558:	f003 0310 	and.w	r3, r3, #16
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	f000 80c1 	beq.w	800e6e4 <tcp_process+0x7b0>
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e566:	4b68      	ldr	r3, [pc, #416]	; (800e708 <tcp_process+0x7d4>)
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	429a      	cmp	r2, r3
 800e56c:	f040 80ba 	bne.w	800e6e4 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800e574:	2b00      	cmp	r3, #0
 800e576:	f040 80b5 	bne.w	800e6e4 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800e57a:	687b      	ldr	r3, [r7, #4]
 800e57c:	2206      	movs	r2, #6
 800e57e:	751a      	strb	r2, [r3, #20]
      break;
 800e580:	e0b0      	b.n	800e6e4 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800e582:	6878      	ldr	r0, [r7, #4]
 800e584:	f000 f9ca 	bl	800e91c <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800e588:	4b60      	ldr	r3, [pc, #384]	; (800e70c <tcp_process+0x7d8>)
 800e58a:	781b      	ldrb	r3, [r3, #0]
 800e58c:	f003 0320 	and.w	r3, r3, #32
 800e590:	2b00      	cmp	r3, #0
 800e592:	f000 80a9 	beq.w	800e6e8 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	8b5b      	ldrh	r3, [r3, #26]
 800e59a:	f043 0302 	orr.w	r3, r3, #2
 800e59e:	b29a      	uxth	r2, r3
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800e5a4:	6878      	ldr	r0, [r7, #4]
 800e5a6:	f7fe fd3b 	bl	800d020 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800e5aa:	4b59      	ldr	r3, [pc, #356]	; (800e710 <tcp_process+0x7dc>)
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	687a      	ldr	r2, [r7, #4]
 800e5b0:	429a      	cmp	r2, r3
 800e5b2:	d105      	bne.n	800e5c0 <tcp_process+0x68c>
 800e5b4:	4b56      	ldr	r3, [pc, #344]	; (800e710 <tcp_process+0x7dc>)
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	68db      	ldr	r3, [r3, #12]
 800e5ba:	4a55      	ldr	r2, [pc, #340]	; (800e710 <tcp_process+0x7dc>)
 800e5bc:	6013      	str	r3, [r2, #0]
 800e5be:	e013      	b.n	800e5e8 <tcp_process+0x6b4>
 800e5c0:	4b53      	ldr	r3, [pc, #332]	; (800e710 <tcp_process+0x7dc>)
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	613b      	str	r3, [r7, #16]
 800e5c6:	e00c      	b.n	800e5e2 <tcp_process+0x6ae>
 800e5c8:	693b      	ldr	r3, [r7, #16]
 800e5ca:	68db      	ldr	r3, [r3, #12]
 800e5cc:	687a      	ldr	r2, [r7, #4]
 800e5ce:	429a      	cmp	r2, r3
 800e5d0:	d104      	bne.n	800e5dc <tcp_process+0x6a8>
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	68da      	ldr	r2, [r3, #12]
 800e5d6:	693b      	ldr	r3, [r7, #16]
 800e5d8:	60da      	str	r2, [r3, #12]
 800e5da:	e005      	b.n	800e5e8 <tcp_process+0x6b4>
 800e5dc:	693b      	ldr	r3, [r7, #16]
 800e5de:	68db      	ldr	r3, [r3, #12]
 800e5e0:	613b      	str	r3, [r7, #16]
 800e5e2:	693b      	ldr	r3, [r7, #16]
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d1ef      	bne.n	800e5c8 <tcp_process+0x694>
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	2200      	movs	r2, #0
 800e5ec:	60da      	str	r2, [r3, #12]
 800e5ee:	4b43      	ldr	r3, [pc, #268]	; (800e6fc <tcp_process+0x7c8>)
 800e5f0:	2201      	movs	r2, #1
 800e5f2:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	220a      	movs	r2, #10
 800e5f8:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800e5fa:	4b41      	ldr	r3, [pc, #260]	; (800e700 <tcp_process+0x7cc>)
 800e5fc:	681a      	ldr	r2, [r3, #0]
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	60da      	str	r2, [r3, #12]
 800e602:	4a3f      	ldr	r2, [pc, #252]	; (800e700 <tcp_process+0x7cc>)
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	6013      	str	r3, [r2, #0]
 800e608:	f002 fc90 	bl	8010f2c <tcp_timer_needed>
      }
      break;
 800e60c:	e06c      	b.n	800e6e8 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800e60e:	6878      	ldr	r0, [r7, #4]
 800e610:	f000 f984 	bl	800e91c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800e614:	4b3b      	ldr	r3, [pc, #236]	; (800e704 <tcp_process+0x7d0>)
 800e616:	781b      	ldrb	r3, [r3, #0]
 800e618:	f003 0310 	and.w	r3, r3, #16
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d065      	beq.n	800e6ec <tcp_process+0x7b8>
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e624:	4b38      	ldr	r3, [pc, #224]	; (800e708 <tcp_process+0x7d4>)
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	429a      	cmp	r2, r3
 800e62a:	d15f      	bne.n	800e6ec <tcp_process+0x7b8>
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e630:	2b00      	cmp	r3, #0
 800e632:	d15b      	bne.n	800e6ec <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800e634:	6878      	ldr	r0, [r7, #4]
 800e636:	f7fe fcf3 	bl	800d020 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800e63a:	4b35      	ldr	r3, [pc, #212]	; (800e710 <tcp_process+0x7dc>)
 800e63c:	681b      	ldr	r3, [r3, #0]
 800e63e:	687a      	ldr	r2, [r7, #4]
 800e640:	429a      	cmp	r2, r3
 800e642:	d105      	bne.n	800e650 <tcp_process+0x71c>
 800e644:	4b32      	ldr	r3, [pc, #200]	; (800e710 <tcp_process+0x7dc>)
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	68db      	ldr	r3, [r3, #12]
 800e64a:	4a31      	ldr	r2, [pc, #196]	; (800e710 <tcp_process+0x7dc>)
 800e64c:	6013      	str	r3, [r2, #0]
 800e64e:	e013      	b.n	800e678 <tcp_process+0x744>
 800e650:	4b2f      	ldr	r3, [pc, #188]	; (800e710 <tcp_process+0x7dc>)
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	60fb      	str	r3, [r7, #12]
 800e656:	e00c      	b.n	800e672 <tcp_process+0x73e>
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	68db      	ldr	r3, [r3, #12]
 800e65c:	687a      	ldr	r2, [r7, #4]
 800e65e:	429a      	cmp	r2, r3
 800e660:	d104      	bne.n	800e66c <tcp_process+0x738>
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	68da      	ldr	r2, [r3, #12]
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	60da      	str	r2, [r3, #12]
 800e66a:	e005      	b.n	800e678 <tcp_process+0x744>
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	68db      	ldr	r3, [r3, #12]
 800e670:	60fb      	str	r3, [r7, #12]
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	2b00      	cmp	r3, #0
 800e676:	d1ef      	bne.n	800e658 <tcp_process+0x724>
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	2200      	movs	r2, #0
 800e67c:	60da      	str	r2, [r3, #12]
 800e67e:	4b1f      	ldr	r3, [pc, #124]	; (800e6fc <tcp_process+0x7c8>)
 800e680:	2201      	movs	r2, #1
 800e682:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	220a      	movs	r2, #10
 800e688:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800e68a:	4b1d      	ldr	r3, [pc, #116]	; (800e700 <tcp_process+0x7cc>)
 800e68c:	681a      	ldr	r2, [r3, #0]
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	60da      	str	r2, [r3, #12]
 800e692:	4a1b      	ldr	r2, [pc, #108]	; (800e700 <tcp_process+0x7cc>)
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	6013      	str	r3, [r2, #0]
 800e698:	f002 fc48 	bl	8010f2c <tcp_timer_needed>
      }
      break;
 800e69c:	e026      	b.n	800e6ec <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800e69e:	6878      	ldr	r0, [r7, #4]
 800e6a0:	f000 f93c 	bl	800e91c <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800e6a4:	4b17      	ldr	r3, [pc, #92]	; (800e704 <tcp_process+0x7d0>)
 800e6a6:	781b      	ldrb	r3, [r3, #0]
 800e6a8:	f003 0310 	and.w	r3, r3, #16
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d01f      	beq.n	800e6f0 <tcp_process+0x7bc>
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e6b4:	4b14      	ldr	r3, [pc, #80]	; (800e708 <tcp_process+0x7d4>)
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	429a      	cmp	r2, r3
 800e6ba:	d119      	bne.n	800e6f0 <tcp_process+0x7bc>
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d115      	bne.n	800e6f0 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800e6c4:	4b11      	ldr	r3, [pc, #68]	; (800e70c <tcp_process+0x7d8>)
 800e6c6:	781b      	ldrb	r3, [r3, #0]
 800e6c8:	f043 0310 	orr.w	r3, r3, #16
 800e6cc:	b2da      	uxtb	r2, r3
 800e6ce:	4b0f      	ldr	r3, [pc, #60]	; (800e70c <tcp_process+0x7d8>)
 800e6d0:	701a      	strb	r2, [r3, #0]
      }
      break;
 800e6d2:	e00d      	b.n	800e6f0 <tcp_process+0x7bc>
    default:
      break;
 800e6d4:	bf00      	nop
 800e6d6:	e00c      	b.n	800e6f2 <tcp_process+0x7be>
      break;
 800e6d8:	bf00      	nop
 800e6da:	e00a      	b.n	800e6f2 <tcp_process+0x7be>
      break;
 800e6dc:	bf00      	nop
 800e6de:	e008      	b.n	800e6f2 <tcp_process+0x7be>
      break;
 800e6e0:	bf00      	nop
 800e6e2:	e006      	b.n	800e6f2 <tcp_process+0x7be>
      break;
 800e6e4:	bf00      	nop
 800e6e6:	e004      	b.n	800e6f2 <tcp_process+0x7be>
      break;
 800e6e8:	bf00      	nop
 800e6ea:	e002      	b.n	800e6f2 <tcp_process+0x7be>
      break;
 800e6ec:	bf00      	nop
 800e6ee:	e000      	b.n	800e6f2 <tcp_process+0x7be>
      break;
 800e6f0:	bf00      	nop
  }
  return ERR_OK;
 800e6f2:	2300      	movs	r3, #0
}
 800e6f4:	4618      	mov	r0, r3
 800e6f6:	3724      	adds	r7, #36	; 0x24
 800e6f8:	46bd      	mov	sp, r7
 800e6fa:	bd90      	pop	{r4, r7, pc}
 800e6fc:	2000b8ec 	.word	0x2000b8ec
 800e700:	2000b900 	.word	0x2000b900
 800e704:	20004a30 	.word	0x20004a30
 800e708:	20004a28 	.word	0x20004a28
 800e70c:	20004a31 	.word	0x20004a31
 800e710:	2000b8f0 	.word	0x2000b8f0

0800e714 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800e714:	b590      	push	{r4, r7, lr}
 800e716:	b085      	sub	sp, #20
 800e718:	af00      	add	r7, sp, #0
 800e71a:	6078      	str	r0, [r7, #4]
 800e71c:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d106      	bne.n	800e732 <tcp_oos_insert_segment+0x1e>
 800e724:	4b3b      	ldr	r3, [pc, #236]	; (800e814 <tcp_oos_insert_segment+0x100>)
 800e726:	f240 421f 	movw	r2, #1055	; 0x41f
 800e72a:	493b      	ldr	r1, [pc, #236]	; (800e818 <tcp_oos_insert_segment+0x104>)
 800e72c:	483b      	ldr	r0, [pc, #236]	; (800e81c <tcp_oos_insert_segment+0x108>)
 800e72e:	f005 fbbd 	bl	8013eac <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	68db      	ldr	r3, [r3, #12]
 800e736:	899b      	ldrh	r3, [r3, #12]
 800e738:	b29b      	uxth	r3, r3
 800e73a:	4618      	mov	r0, r3
 800e73c:	f7fb fc58 	bl	8009ff0 <lwip_htons>
 800e740:	4603      	mov	r3, r0
 800e742:	b2db      	uxtb	r3, r3
 800e744:	f003 0301 	and.w	r3, r3, #1
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d028      	beq.n	800e79e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800e74c:	6838      	ldr	r0, [r7, #0]
 800e74e:	f7fe fa65 	bl	800cc1c <tcp_segs_free>
    next = NULL;
 800e752:	2300      	movs	r3, #0
 800e754:	603b      	str	r3, [r7, #0]
 800e756:	e056      	b.n	800e806 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800e758:	683b      	ldr	r3, [r7, #0]
 800e75a:	68db      	ldr	r3, [r3, #12]
 800e75c:	899b      	ldrh	r3, [r3, #12]
 800e75e:	b29b      	uxth	r3, r3
 800e760:	4618      	mov	r0, r3
 800e762:	f7fb fc45 	bl	8009ff0 <lwip_htons>
 800e766:	4603      	mov	r3, r0
 800e768:	b2db      	uxtb	r3, r3
 800e76a:	f003 0301 	and.w	r3, r3, #1
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d00d      	beq.n	800e78e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	68db      	ldr	r3, [r3, #12]
 800e776:	899b      	ldrh	r3, [r3, #12]
 800e778:	b29c      	uxth	r4, r3
 800e77a:	2001      	movs	r0, #1
 800e77c:	f7fb fc38 	bl	8009ff0 <lwip_htons>
 800e780:	4603      	mov	r3, r0
 800e782:	461a      	mov	r2, r3
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	68db      	ldr	r3, [r3, #12]
 800e788:	4322      	orrs	r2, r4
 800e78a:	b292      	uxth	r2, r2
 800e78c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800e78e:	683b      	ldr	r3, [r7, #0]
 800e790:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800e792:	683b      	ldr	r3, [r7, #0]
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800e798:	68f8      	ldr	r0, [r7, #12]
 800e79a:	f7fe fa54 	bl	800cc46 <tcp_seg_free>
    while (next &&
 800e79e:	683b      	ldr	r3, [r7, #0]
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d00e      	beq.n	800e7c2 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	891b      	ldrh	r3, [r3, #8]
 800e7a8:	461a      	mov	r2, r3
 800e7aa:	4b1d      	ldr	r3, [pc, #116]	; (800e820 <tcp_oos_insert_segment+0x10c>)
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	441a      	add	r2, r3
 800e7b0:	683b      	ldr	r3, [r7, #0]
 800e7b2:	68db      	ldr	r3, [r3, #12]
 800e7b4:	685b      	ldr	r3, [r3, #4]
 800e7b6:	6839      	ldr	r1, [r7, #0]
 800e7b8:	8909      	ldrh	r1, [r1, #8]
 800e7ba:	440b      	add	r3, r1
 800e7bc:	1ad3      	subs	r3, r2, r3
    while (next &&
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	daca      	bge.n	800e758 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800e7c2:	683b      	ldr	r3, [r7, #0]
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d01e      	beq.n	800e806 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	891b      	ldrh	r3, [r3, #8]
 800e7cc:	461a      	mov	r2, r3
 800e7ce:	4b14      	ldr	r3, [pc, #80]	; (800e820 <tcp_oos_insert_segment+0x10c>)
 800e7d0:	681b      	ldr	r3, [r3, #0]
 800e7d2:	441a      	add	r2, r3
 800e7d4:	683b      	ldr	r3, [r7, #0]
 800e7d6:	68db      	ldr	r3, [r3, #12]
 800e7d8:	685b      	ldr	r3, [r3, #4]
 800e7da:	1ad3      	subs	r3, r2, r3
    if (next &&
 800e7dc:	2b00      	cmp	r3, #0
 800e7de:	dd12      	ble.n	800e806 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800e7e0:	683b      	ldr	r3, [r7, #0]
 800e7e2:	68db      	ldr	r3, [r3, #12]
 800e7e4:	685b      	ldr	r3, [r3, #4]
 800e7e6:	b29a      	uxth	r2, r3
 800e7e8:	4b0d      	ldr	r3, [pc, #52]	; (800e820 <tcp_oos_insert_segment+0x10c>)
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	b29b      	uxth	r3, r3
 800e7ee:	1ad3      	subs	r3, r2, r3
 800e7f0:	b29a      	uxth	r2, r3
 800e7f2:	687b      	ldr	r3, [r7, #4]
 800e7f4:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	685a      	ldr	r2, [r3, #4]
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	891b      	ldrh	r3, [r3, #8]
 800e7fe:	4619      	mov	r1, r3
 800e800:	4610      	mov	r0, r2
 800e802:	f7fc fe1b 	bl	800b43c <pbuf_realloc>
    }
  }
  cseg->next = next;
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	683a      	ldr	r2, [r7, #0]
 800e80a:	601a      	str	r2, [r3, #0]
}
 800e80c:	bf00      	nop
 800e80e:	3714      	adds	r7, #20
 800e810:	46bd      	mov	sp, r7
 800e812:	bd90      	pop	{r4, r7, pc}
 800e814:	08016424 	.word	0x08016424
 800e818:	080166e4 	.word	0x080166e4
 800e81c:	08016470 	.word	0x08016470
 800e820:	20004a24 	.word	0x20004a24

0800e824 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 800e824:	b5b0      	push	{r4, r5, r7, lr}
 800e826:	b086      	sub	sp, #24
 800e828:	af00      	add	r7, sp, #0
 800e82a:	60f8      	str	r0, [r7, #12]
 800e82c:	60b9      	str	r1, [r7, #8]
 800e82e:	607a      	str	r2, [r7, #4]
 800e830:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800e832:	e03e      	b.n	800e8b2 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 800e834:	68bb      	ldr	r3, [r7, #8]
 800e836:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 800e838:	68bb      	ldr	r3, [r7, #8]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 800e83e:	697b      	ldr	r3, [r7, #20]
 800e840:	685b      	ldr	r3, [r3, #4]
 800e842:	4618      	mov	r0, r3
 800e844:	f7fd f80e 	bl	800b864 <pbuf_clen>
 800e848:	4603      	mov	r3, r0
 800e84a:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800e852:	8a7a      	ldrh	r2, [r7, #18]
 800e854:	429a      	cmp	r2, r3
 800e856:	d906      	bls.n	800e866 <tcp_free_acked_segments+0x42>
 800e858:	4b2a      	ldr	r3, [pc, #168]	; (800e904 <tcp_free_acked_segments+0xe0>)
 800e85a:	f240 4257 	movw	r2, #1111	; 0x457
 800e85e:	492a      	ldr	r1, [pc, #168]	; (800e908 <tcp_free_acked_segments+0xe4>)
 800e860:	482a      	ldr	r0, [pc, #168]	; (800e90c <tcp_free_acked_segments+0xe8>)
 800e862:	f005 fb23 	bl	8013eac <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 800e86c:	8a7b      	ldrh	r3, [r7, #18]
 800e86e:	1ad3      	subs	r3, r2, r3
 800e870:	b29a      	uxth	r2, r3
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800e878:	697b      	ldr	r3, [r7, #20]
 800e87a:	891a      	ldrh	r2, [r3, #8]
 800e87c:	4b24      	ldr	r3, [pc, #144]	; (800e910 <tcp_free_acked_segments+0xec>)
 800e87e:	881b      	ldrh	r3, [r3, #0]
 800e880:	4413      	add	r3, r2
 800e882:	b29a      	uxth	r2, r3
 800e884:	4b22      	ldr	r3, [pc, #136]	; (800e910 <tcp_free_acked_segments+0xec>)
 800e886:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 800e888:	6978      	ldr	r0, [r7, #20]
 800e88a:	f7fe f9dc 	bl	800cc46 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800e894:	2b00      	cmp	r3, #0
 800e896:	d00c      	beq.n	800e8b2 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800e898:	68bb      	ldr	r3, [r7, #8]
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d109      	bne.n	800e8b2 <tcp_free_acked_segments+0x8e>
 800e89e:	683b      	ldr	r3, [r7, #0]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d106      	bne.n	800e8b2 <tcp_free_acked_segments+0x8e>
 800e8a4:	4b17      	ldr	r3, [pc, #92]	; (800e904 <tcp_free_acked_segments+0xe0>)
 800e8a6:	f240 4261 	movw	r2, #1121	; 0x461
 800e8aa:	491a      	ldr	r1, [pc, #104]	; (800e914 <tcp_free_acked_segments+0xf0>)
 800e8ac:	4817      	ldr	r0, [pc, #92]	; (800e90c <tcp_free_acked_segments+0xe8>)
 800e8ae:	f005 fafd 	bl	8013eac <iprintf>
  while (seg_list != NULL &&
 800e8b2:	68bb      	ldr	r3, [r7, #8]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d020      	beq.n	800e8fa <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800e8b8:	68bb      	ldr	r3, [r7, #8]
 800e8ba:	68db      	ldr	r3, [r3, #12]
 800e8bc:	685b      	ldr	r3, [r3, #4]
 800e8be:	4618      	mov	r0, r3
 800e8c0:	f7fb fbab 	bl	800a01a <lwip_htonl>
 800e8c4:	4604      	mov	r4, r0
 800e8c6:	68bb      	ldr	r3, [r7, #8]
 800e8c8:	891b      	ldrh	r3, [r3, #8]
 800e8ca:	461d      	mov	r5, r3
 800e8cc:	68bb      	ldr	r3, [r7, #8]
 800e8ce:	68db      	ldr	r3, [r3, #12]
 800e8d0:	899b      	ldrh	r3, [r3, #12]
 800e8d2:	b29b      	uxth	r3, r3
 800e8d4:	4618      	mov	r0, r3
 800e8d6:	f7fb fb8b 	bl	8009ff0 <lwip_htons>
 800e8da:	4603      	mov	r3, r0
 800e8dc:	b2db      	uxtb	r3, r3
 800e8de:	f003 0303 	and.w	r3, r3, #3
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d001      	beq.n	800e8ea <tcp_free_acked_segments+0xc6>
 800e8e6:	2301      	movs	r3, #1
 800e8e8:	e000      	b.n	800e8ec <tcp_free_acked_segments+0xc8>
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	442b      	add	r3, r5
 800e8ee:	18e2      	adds	r2, r4, r3
 800e8f0:	4b09      	ldr	r3, [pc, #36]	; (800e918 <tcp_free_acked_segments+0xf4>)
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 800e8f6:	2b00      	cmp	r3, #0
 800e8f8:	dd9c      	ble.n	800e834 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 800e8fa:	68bb      	ldr	r3, [r7, #8]
}
 800e8fc:	4618      	mov	r0, r3
 800e8fe:	3718      	adds	r7, #24
 800e900:	46bd      	mov	sp, r7
 800e902:	bdb0      	pop	{r4, r5, r7, pc}
 800e904:	08016424 	.word	0x08016424
 800e908:	0801670c 	.word	0x0801670c
 800e90c:	08016470 	.word	0x08016470
 800e910:	20004a2c 	.word	0x20004a2c
 800e914:	08016734 	.word	0x08016734
 800e918:	20004a28 	.word	0x20004a28

0800e91c <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800e91c:	b5b0      	push	{r4, r5, r7, lr}
 800e91e:	b094      	sub	sp, #80	; 0x50
 800e920:	af00      	add	r7, sp, #0
 800e922:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 800e924:	2300      	movs	r3, #0
 800e926:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d106      	bne.n	800e93c <tcp_receive+0x20>
 800e92e:	4ba6      	ldr	r3, [pc, #664]	; (800ebc8 <tcp_receive+0x2ac>)
 800e930:	f240 427b 	movw	r2, #1147	; 0x47b
 800e934:	49a5      	ldr	r1, [pc, #660]	; (800ebcc <tcp_receive+0x2b0>)
 800e936:	48a6      	ldr	r0, [pc, #664]	; (800ebd0 <tcp_receive+0x2b4>)
 800e938:	f005 fab8 	bl	8013eac <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	7d1b      	ldrb	r3, [r3, #20]
 800e940:	2b03      	cmp	r3, #3
 800e942:	d806      	bhi.n	800e952 <tcp_receive+0x36>
 800e944:	4ba0      	ldr	r3, [pc, #640]	; (800ebc8 <tcp_receive+0x2ac>)
 800e946:	f240 427c 	movw	r2, #1148	; 0x47c
 800e94a:	49a2      	ldr	r1, [pc, #648]	; (800ebd4 <tcp_receive+0x2b8>)
 800e94c:	48a0      	ldr	r0, [pc, #640]	; (800ebd0 <tcp_receive+0x2b4>)
 800e94e:	f005 faad 	bl	8013eac <iprintf>

  if (flags & TCP_ACK) {
 800e952:	4ba1      	ldr	r3, [pc, #644]	; (800ebd8 <tcp_receive+0x2bc>)
 800e954:	781b      	ldrb	r3, [r3, #0]
 800e956:	f003 0310 	and.w	r3, r3, #16
 800e95a:	2b00      	cmp	r3, #0
 800e95c:	f000 8263 	beq.w	800ee26 <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e966:	461a      	mov	r2, r3
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e96c:	4413      	add	r3, r2
 800e96e:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e974:	4b99      	ldr	r3, [pc, #612]	; (800ebdc <tcp_receive+0x2c0>)
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	1ad3      	subs	r3, r2, r3
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	db1b      	blt.n	800e9b6 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e982:	4b96      	ldr	r3, [pc, #600]	; (800ebdc <tcp_receive+0x2c0>)
 800e984:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800e986:	429a      	cmp	r2, r3
 800e988:	d106      	bne.n	800e998 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800e98e:	4b94      	ldr	r3, [pc, #592]	; (800ebe0 <tcp_receive+0x2c4>)
 800e990:	681b      	ldr	r3, [r3, #0]
 800e992:	1ad3      	subs	r3, r2, r3
 800e994:	2b00      	cmp	r3, #0
 800e996:	db0e      	blt.n	800e9b6 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800e99c:	4b90      	ldr	r3, [pc, #576]	; (800ebe0 <tcp_receive+0x2c4>)
 800e99e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800e9a0:	429a      	cmp	r2, r3
 800e9a2:	d125      	bne.n	800e9f0 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800e9a4:	4b8f      	ldr	r3, [pc, #572]	; (800ebe4 <tcp_receive+0x2c8>)
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	89db      	ldrh	r3, [r3, #14]
 800e9aa:	b29a      	uxth	r2, r3
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e9b2:	429a      	cmp	r2, r3
 800e9b4:	d91c      	bls.n	800e9f0 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800e9b6:	4b8b      	ldr	r3, [pc, #556]	; (800ebe4 <tcp_receive+0x2c8>)
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	89db      	ldrh	r3, [r3, #14]
 800e9bc:	b29a      	uxth	r2, r3
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800e9d0:	429a      	cmp	r2, r3
 800e9d2:	d205      	bcs.n	800e9e0 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 800e9e0:	4b7e      	ldr	r3, [pc, #504]	; (800ebdc <tcp_receive+0x2c0>)
 800e9e2:	681a      	ldr	r2, [r3, #0]
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 800e9e8:	4b7d      	ldr	r3, [pc, #500]	; (800ebe0 <tcp_receive+0x2c4>)
 800e9ea:	681a      	ldr	r2, [r3, #0]
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800e9f0:	4b7b      	ldr	r3, [pc, #492]	; (800ebe0 <tcp_receive+0x2c4>)
 800e9f2:	681a      	ldr	r2, [r3, #0]
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e9f8:	1ad3      	subs	r3, r2, r3
 800e9fa:	2b00      	cmp	r3, #0
 800e9fc:	dc58      	bgt.n	800eab0 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 800e9fe:	4b7a      	ldr	r3, [pc, #488]	; (800ebe8 <tcp_receive+0x2cc>)
 800ea00:	881b      	ldrh	r3, [r3, #0]
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d14b      	bne.n	800ea9e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ea0a:	687a      	ldr	r2, [r7, #4]
 800ea0c:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 800ea10:	4413      	add	r3, r2
 800ea12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ea14:	429a      	cmp	r2, r3
 800ea16:	d142      	bne.n	800ea9e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	db3d      	blt.n	800ea9e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ea26:	4b6e      	ldr	r3, [pc, #440]	; (800ebe0 <tcp_receive+0x2c4>)
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	429a      	cmp	r2, r3
 800ea2c:	d137      	bne.n	800ea9e <tcp_receive+0x182>
              found_dupack = 1;
 800ea2e:	2301      	movs	r3, #1
 800ea30:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ea38:	2bff      	cmp	r3, #255	; 0xff
 800ea3a:	d007      	beq.n	800ea4c <tcp_receive+0x130>
                ++pcb->dupacks;
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ea42:	3301      	adds	r3, #1
 800ea44:	b2da      	uxtb	r2, r3
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ea52:	2b03      	cmp	r3, #3
 800ea54:	d91b      	bls.n	800ea8e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ea60:	4413      	add	r3, r2
 800ea62:	b29a      	uxth	r2, r3
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800ea6a:	429a      	cmp	r2, r3
 800ea6c:	d30a      	bcc.n	800ea84 <tcp_receive+0x168>
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ea78:	4413      	add	r3, r2
 800ea7a:	b29a      	uxth	r2, r3
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800ea82:	e004      	b.n	800ea8e <tcp_receive+0x172>
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ea8a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ea94:	2b02      	cmp	r3, #2
 800ea96:	d902      	bls.n	800ea9e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 800ea98:	6878      	ldr	r0, [r7, #4]
 800ea9a:	f001 fee9 	bl	8010870 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800ea9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	f040 8160 	bne.w	800ed66 <tcp_receive+0x44a>
        pcb->dupacks = 0;
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	2200      	movs	r2, #0
 800eaaa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800eaae:	e15a      	b.n	800ed66 <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800eab0:	4b4b      	ldr	r3, [pc, #300]	; (800ebe0 <tcp_receive+0x2c4>)
 800eab2:	681a      	ldr	r2, [r3, #0]
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eab8:	1ad3      	subs	r3, r2, r3
 800eaba:	3b01      	subs	r3, #1
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	f2c0 814d 	blt.w	800ed5c <tcp_receive+0x440>
 800eac2:	4b47      	ldr	r3, [pc, #284]	; (800ebe0 <tcp_receive+0x2c4>)
 800eac4:	681a      	ldr	r2, [r3, #0]
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eaca:	1ad3      	subs	r3, r2, r3
 800eacc:	2b00      	cmp	r3, #0
 800eace:	f300 8145 	bgt.w	800ed5c <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	8b5b      	ldrh	r3, [r3, #26]
 800ead6:	f003 0304 	and.w	r3, r3, #4
 800eada:	2b00      	cmp	r3, #0
 800eadc:	d010      	beq.n	800eb00 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	8b5b      	ldrh	r3, [r3, #26]
 800eae2:	f023 0304 	bic.w	r3, r3, #4
 800eae6:	b29a      	uxth	r2, r3
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	2200      	movs	r2, #0
 800eafc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	2200      	movs	r2, #0
 800eb04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800eb0e:	10db      	asrs	r3, r3, #3
 800eb10:	b21b      	sxth	r3, r3
 800eb12:	b29a      	uxth	r2, r3
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800eb1a:	b29b      	uxth	r3, r3
 800eb1c:	4413      	add	r3, r2
 800eb1e:	b29b      	uxth	r3, r3
 800eb20:	b21a      	sxth	r2, r3
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800eb28:	4b2d      	ldr	r3, [pc, #180]	; (800ebe0 <tcp_receive+0x2c4>)
 800eb2a:	681b      	ldr	r3, [r3, #0]
 800eb2c:	b29a      	uxth	r2, r3
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eb32:	b29b      	uxth	r3, r3
 800eb34:	1ad3      	subs	r3, r2, r3
 800eb36:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	2200      	movs	r2, #0
 800eb3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 800eb40:	4b27      	ldr	r3, [pc, #156]	; (800ebe0 <tcp_receive+0x2c4>)
 800eb42:	681a      	ldr	r2, [r3, #0]
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	7d1b      	ldrb	r3, [r3, #20]
 800eb4c:	2b03      	cmp	r3, #3
 800eb4e:	f240 8096 	bls.w	800ec7e <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800eb5e:	429a      	cmp	r2, r3
 800eb60:	d244      	bcs.n	800ebec <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	8b5b      	ldrh	r3, [r3, #26]
 800eb66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d001      	beq.n	800eb72 <tcp_receive+0x256>
 800eb6e:	2301      	movs	r3, #1
 800eb70:	e000      	b.n	800eb74 <tcp_receive+0x258>
 800eb72:	2302      	movs	r3, #2
 800eb74:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800eb78:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800eb7c:	b29a      	uxth	r2, r3
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800eb82:	fb12 f303 	smulbb	r3, r2, r3
 800eb86:	b29b      	uxth	r3, r3
 800eb88:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800eb8a:	4293      	cmp	r3, r2
 800eb8c:	bf28      	it	cs
 800eb8e:	4613      	movcs	r3, r2
 800eb90:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800eb98:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800eb9a:	4413      	add	r3, r2
 800eb9c:	b29a      	uxth	r2, r3
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800eba4:	429a      	cmp	r2, r3
 800eba6:	d309      	bcc.n	800ebbc <tcp_receive+0x2a0>
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800ebae:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800ebb0:	4413      	add	r3, r2
 800ebb2:	b29a      	uxth	r2, r3
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800ebba:	e060      	b.n	800ec7e <tcp_receive+0x362>
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ebc2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800ebc6:	e05a      	b.n	800ec7e <tcp_receive+0x362>
 800ebc8:	08016424 	.word	0x08016424
 800ebcc:	08016754 	.word	0x08016754
 800ebd0:	08016470 	.word	0x08016470
 800ebd4:	08016770 	.word	0x08016770
 800ebd8:	20004a30 	.word	0x20004a30
 800ebdc:	20004a24 	.word	0x20004a24
 800ebe0:	20004a28 	.word	0x20004a28
 800ebe4:	20004a14 	.word	0x20004a14
 800ebe8:	20004a2e 	.word	0x20004a2e
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800ebf2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ebf4:	4413      	add	r3, r2
 800ebf6:	b29a      	uxth	r2, r3
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ebfe:	429a      	cmp	r2, r3
 800ec00:	d309      	bcc.n	800ec16 <tcp_receive+0x2fa>
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800ec08:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ec0a:	4413      	add	r3, r2
 800ec0c:	b29a      	uxth	r2, r3
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800ec14:	e004      	b.n	800ec20 <tcp_receive+0x304>
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ec1c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800ec2c:	429a      	cmp	r2, r3
 800ec2e:	d326      	bcc.n	800ec7e <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800ec3c:	1ad3      	subs	r3, r2, r3
 800ec3e:	b29a      	uxth	r2, r3
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800ec4c:	687b      	ldr	r3, [r7, #4]
 800ec4e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ec50:	4413      	add	r3, r2
 800ec52:	b29a      	uxth	r2, r3
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800ec5a:	429a      	cmp	r2, r3
 800ec5c:	d30a      	bcc.n	800ec74 <tcp_receive+0x358>
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ec68:	4413      	add	r3, r2
 800ec6a:	b29a      	uxth	r2, r3
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800ec72:	e004      	b.n	800ec7e <tcp_receive+0x362>
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ec7a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ec86:	4a98      	ldr	r2, [pc, #608]	; (800eee8 <tcp_receive+0x5cc>)
 800ec88:	6878      	ldr	r0, [r7, #4]
 800ec8a:	f7ff fdcb 	bl	800e824 <tcp_free_acked_segments>
 800ec8e:	4602      	mov	r2, r0
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ec9c:	4a93      	ldr	r2, [pc, #588]	; (800eeec <tcp_receive+0x5d0>)
 800ec9e:	6878      	ldr	r0, [r7, #4]
 800eca0:	f7ff fdc0 	bl	800e824 <tcp_free_acked_segments>
 800eca4:	4602      	mov	r2, r0
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d104      	bne.n	800ecbc <tcp_receive+0x3a0>
        pcb->rtime = -1;
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ecb8:	861a      	strh	r2, [r3, #48]	; 0x30
 800ecba:	e002      	b.n	800ecc2 <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	2200      	movs	r2, #0
 800ecc0:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	2200      	movs	r2, #0
 800ecc6:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d103      	bne.n	800ecd8 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	2200      	movs	r2, #0
 800ecd4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 800ecde:	4b84      	ldr	r3, [pc, #528]	; (800eef0 <tcp_receive+0x5d4>)
 800ece0:	881b      	ldrh	r3, [r3, #0]
 800ece2:	4413      	add	r3, r2
 800ece4:	b29a      	uxth	r2, r3
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	8b5b      	ldrh	r3, [r3, #26]
 800ecf0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d035      	beq.n	800ed64 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d118      	bne.n	800ed32 <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d00c      	beq.n	800ed22 <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ed10:	68db      	ldr	r3, [r3, #12]
 800ed12:	685b      	ldr	r3, [r3, #4]
 800ed14:	4618      	mov	r0, r3
 800ed16:	f7fb f980 	bl	800a01a <lwip_htonl>
 800ed1a:	4603      	mov	r3, r0
 800ed1c:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	dc20      	bgt.n	800ed64 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	8b5b      	ldrh	r3, [r3, #26]
 800ed26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ed2a:	b29a      	uxth	r2, r3
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800ed30:	e018      	b.n	800ed64 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ed3a:	68db      	ldr	r3, [r3, #12]
 800ed3c:	685b      	ldr	r3, [r3, #4]
 800ed3e:	4618      	mov	r0, r3
 800ed40:	f7fb f96b 	bl	800a01a <lwip_htonl>
 800ed44:	4603      	mov	r3, r0
 800ed46:	1ae3      	subs	r3, r4, r3
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	dc0b      	bgt.n	800ed64 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	8b5b      	ldrh	r3, [r3, #26]
 800ed50:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ed54:	b29a      	uxth	r2, r3
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800ed5a:	e003      	b.n	800ed64 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800ed5c:	6878      	ldr	r0, [r7, #4]
 800ed5e:	f001 ff75 	bl	8010c4c <tcp_send_empty_ack>
 800ed62:	e000      	b.n	800ed66 <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800ed64:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800ed66:	687b      	ldr	r3, [r7, #4]
 800ed68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d05b      	beq.n	800ee26 <tcp_receive+0x50a>
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ed72:	4b60      	ldr	r3, [pc, #384]	; (800eef4 <tcp_receive+0x5d8>)
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	1ad3      	subs	r3, r2, r3
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	da54      	bge.n	800ee26 <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800ed7c:	4b5e      	ldr	r3, [pc, #376]	; (800eef8 <tcp_receive+0x5dc>)
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	b29a      	uxth	r2, r3
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ed86:	b29b      	uxth	r3, r3
 800ed88:	1ad3      	subs	r3, r2, r3
 800ed8a:	b29b      	uxth	r3, r3
 800ed8c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 800ed90:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800ed9a:	10db      	asrs	r3, r3, #3
 800ed9c:	b21b      	sxth	r3, r3
 800ed9e:	b29b      	uxth	r3, r3
 800eda0:	1ad3      	subs	r3, r2, r3
 800eda2:	b29b      	uxth	r3, r3
 800eda4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800edae:	b29a      	uxth	r2, r3
 800edb0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800edb4:	4413      	add	r3, r2
 800edb6:	b29b      	uxth	r3, r3
 800edb8:	b21a      	sxth	r2, r3
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 800edbe:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	da05      	bge.n	800edd2 <tcp_receive+0x4b6>
        m = (s16_t) - m;
 800edc6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800edca:	425b      	negs	r3, r3
 800edcc:	b29b      	uxth	r3, r3
 800edce:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 800edd2:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800eddc:	109b      	asrs	r3, r3, #2
 800edde:	b21b      	sxth	r3, r3
 800ede0:	b29b      	uxth	r3, r3
 800ede2:	1ad3      	subs	r3, r2, r3
 800ede4:	b29b      	uxth	r3, r3
 800ede6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800edf0:	b29a      	uxth	r2, r3
 800edf2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800edf6:	4413      	add	r3, r2
 800edf8:	b29b      	uxth	r3, r3
 800edfa:	b21a      	sxth	r2, r3
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800ee06:	10db      	asrs	r3, r3, #3
 800ee08:	b21b      	sxth	r3, r3
 800ee0a:	b29a      	uxth	r2, r3
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800ee12:	b29b      	uxth	r3, r3
 800ee14:	4413      	add	r3, r2
 800ee16:	b29b      	uxth	r3, r3
 800ee18:	b21a      	sxth	r2, r3
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	2200      	movs	r2, #0
 800ee24:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800ee26:	4b35      	ldr	r3, [pc, #212]	; (800eefc <tcp_receive+0x5e0>)
 800ee28:	881b      	ldrh	r3, [r3, #0]
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	f000 84e1 	beq.w	800f7f2 <tcp_receive+0xed6>
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	7d1b      	ldrb	r3, [r3, #20]
 800ee34:	2b06      	cmp	r3, #6
 800ee36:	f200 84dc 	bhi.w	800f7f2 <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ee3e:	4b30      	ldr	r3, [pc, #192]	; (800ef00 <tcp_receive+0x5e4>)
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	1ad3      	subs	r3, r2, r3
 800ee44:	3b01      	subs	r3, #1
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	f2c0 808e 	blt.w	800ef68 <tcp_receive+0x64c>
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ee50:	4b2a      	ldr	r3, [pc, #168]	; (800eefc <tcp_receive+0x5e0>)
 800ee52:	881b      	ldrh	r3, [r3, #0]
 800ee54:	4619      	mov	r1, r3
 800ee56:	4b2a      	ldr	r3, [pc, #168]	; (800ef00 <tcp_receive+0x5e4>)
 800ee58:	681b      	ldr	r3, [r3, #0]
 800ee5a:	440b      	add	r3, r1
 800ee5c:	1ad3      	subs	r3, r2, r3
 800ee5e:	3301      	adds	r3, #1
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	f300 8081 	bgt.w	800ef68 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800ee66:	4b27      	ldr	r3, [pc, #156]	; (800ef04 <tcp_receive+0x5e8>)
 800ee68:	685b      	ldr	r3, [r3, #4]
 800ee6a:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ee70:	4b23      	ldr	r3, [pc, #140]	; (800ef00 <tcp_receive+0x5e4>)
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	1ad3      	subs	r3, r2, r3
 800ee76:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800ee78:	4b22      	ldr	r3, [pc, #136]	; (800ef04 <tcp_receive+0x5e8>)
 800ee7a:	685b      	ldr	r3, [r3, #4]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d106      	bne.n	800ee8e <tcp_receive+0x572>
 800ee80:	4b21      	ldr	r3, [pc, #132]	; (800ef08 <tcp_receive+0x5ec>)
 800ee82:	f240 5294 	movw	r2, #1428	; 0x594
 800ee86:	4921      	ldr	r1, [pc, #132]	; (800ef0c <tcp_receive+0x5f0>)
 800ee88:	4821      	ldr	r0, [pc, #132]	; (800ef10 <tcp_receive+0x5f4>)
 800ee8a:	f005 f80f 	bl	8013eac <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800ee8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee90:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800ee94:	4293      	cmp	r3, r2
 800ee96:	d906      	bls.n	800eea6 <tcp_receive+0x58a>
 800ee98:	4b1b      	ldr	r3, [pc, #108]	; (800ef08 <tcp_receive+0x5ec>)
 800ee9a:	f240 5295 	movw	r2, #1429	; 0x595
 800ee9e:	491d      	ldr	r1, [pc, #116]	; (800ef14 <tcp_receive+0x5f8>)
 800eea0:	481b      	ldr	r0, [pc, #108]	; (800ef10 <tcp_receive+0x5f4>)
 800eea2:	f005 f803 	bl	8013eac <iprintf>
      off = (u16_t)off32;
 800eea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eea8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800eeac:	4b15      	ldr	r3, [pc, #84]	; (800ef04 <tcp_receive+0x5e8>)
 800eeae:	685b      	ldr	r3, [r3, #4]
 800eeb0:	891b      	ldrh	r3, [r3, #8]
 800eeb2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800eeb6:	429a      	cmp	r2, r3
 800eeb8:	d906      	bls.n	800eec8 <tcp_receive+0x5ac>
 800eeba:	4b13      	ldr	r3, [pc, #76]	; (800ef08 <tcp_receive+0x5ec>)
 800eebc:	f240 5297 	movw	r2, #1431	; 0x597
 800eec0:	4915      	ldr	r1, [pc, #84]	; (800ef18 <tcp_receive+0x5fc>)
 800eec2:	4813      	ldr	r0, [pc, #76]	; (800ef10 <tcp_receive+0x5f4>)
 800eec4:	f004 fff2 	bl	8013eac <iprintf>
      inseg.len -= off;
 800eec8:	4b0e      	ldr	r3, [pc, #56]	; (800ef04 <tcp_receive+0x5e8>)
 800eeca:	891a      	ldrh	r2, [r3, #8]
 800eecc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800eed0:	1ad3      	subs	r3, r2, r3
 800eed2:	b29a      	uxth	r2, r3
 800eed4:	4b0b      	ldr	r3, [pc, #44]	; (800ef04 <tcp_receive+0x5e8>)
 800eed6:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800eed8:	4b0a      	ldr	r3, [pc, #40]	; (800ef04 <tcp_receive+0x5e8>)
 800eeda:	685b      	ldr	r3, [r3, #4]
 800eedc:	891a      	ldrh	r2, [r3, #8]
 800eede:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800eee2:	1ad3      	subs	r3, r2, r3
 800eee4:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 800eee6:	e029      	b.n	800ef3c <tcp_receive+0x620>
 800eee8:	0801678c 	.word	0x0801678c
 800eeec:	08016794 	.word	0x08016794
 800eef0:	20004a2c 	.word	0x20004a2c
 800eef4:	20004a28 	.word	0x20004a28
 800eef8:	2000b8f4 	.word	0x2000b8f4
 800eefc:	20004a2e 	.word	0x20004a2e
 800ef00:	20004a24 	.word	0x20004a24
 800ef04:	20004a04 	.word	0x20004a04
 800ef08:	08016424 	.word	0x08016424
 800ef0c:	0801679c 	.word	0x0801679c
 800ef10:	08016470 	.word	0x08016470
 800ef14:	080167ac 	.word	0x080167ac
 800ef18:	080167bc 	.word	0x080167bc
        off -= p->len;
 800ef1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef1e:	895b      	ldrh	r3, [r3, #10]
 800ef20:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800ef24:	1ad3      	subs	r3, r2, r3
 800ef26:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 800ef2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef2c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800ef2e:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 800ef30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef32:	2200      	movs	r2, #0
 800ef34:	815a      	strh	r2, [r3, #10]
        p = p->next;
 800ef36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 800ef3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef3e:	895b      	ldrh	r3, [r3, #10]
 800ef40:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800ef44:	429a      	cmp	r2, r3
 800ef46:	d8e9      	bhi.n	800ef1c <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 800ef48:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800ef4c:	4619      	mov	r1, r3
 800ef4e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800ef50:	f7fc fb74 	bl	800b63c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef58:	4a91      	ldr	r2, [pc, #580]	; (800f1a0 <tcp_receive+0x884>)
 800ef5a:	6013      	str	r3, [r2, #0]
 800ef5c:	4b91      	ldr	r3, [pc, #580]	; (800f1a4 <tcp_receive+0x888>)
 800ef5e:	68db      	ldr	r3, [r3, #12]
 800ef60:	4a8f      	ldr	r2, [pc, #572]	; (800f1a0 <tcp_receive+0x884>)
 800ef62:	6812      	ldr	r2, [r2, #0]
 800ef64:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800ef66:	e00d      	b.n	800ef84 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800ef68:	4b8d      	ldr	r3, [pc, #564]	; (800f1a0 <tcp_receive+0x884>)
 800ef6a:	681a      	ldr	r2, [r3, #0]
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef70:	1ad3      	subs	r3, r2, r3
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	da06      	bge.n	800ef84 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	8b5b      	ldrh	r3, [r3, #26]
 800ef7a:	f043 0302 	orr.w	r3, r3, #2
 800ef7e:	b29a      	uxth	r2, r3
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800ef84:	4b86      	ldr	r3, [pc, #536]	; (800f1a0 <tcp_receive+0x884>)
 800ef86:	681a      	ldr	r2, [r3, #0]
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef8c:	1ad3      	subs	r3, r2, r3
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	f2c0 842a 	blt.w	800f7e8 <tcp_receive+0xecc>
 800ef94:	4b82      	ldr	r3, [pc, #520]	; (800f1a0 <tcp_receive+0x884>)
 800ef96:	681a      	ldr	r2, [r3, #0]
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef9c:	6879      	ldr	r1, [r7, #4]
 800ef9e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800efa0:	440b      	add	r3, r1
 800efa2:	1ad3      	subs	r3, r2, r3
 800efa4:	3301      	adds	r3, #1
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	f300 841e 	bgt.w	800f7e8 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800efb0:	4b7b      	ldr	r3, [pc, #492]	; (800f1a0 <tcp_receive+0x884>)
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	429a      	cmp	r2, r3
 800efb6:	f040 829a 	bne.w	800f4ee <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 800efba:	4b7a      	ldr	r3, [pc, #488]	; (800f1a4 <tcp_receive+0x888>)
 800efbc:	891c      	ldrh	r4, [r3, #8]
 800efbe:	4b79      	ldr	r3, [pc, #484]	; (800f1a4 <tcp_receive+0x888>)
 800efc0:	68db      	ldr	r3, [r3, #12]
 800efc2:	899b      	ldrh	r3, [r3, #12]
 800efc4:	b29b      	uxth	r3, r3
 800efc6:	4618      	mov	r0, r3
 800efc8:	f7fb f812 	bl	8009ff0 <lwip_htons>
 800efcc:	4603      	mov	r3, r0
 800efce:	b2db      	uxtb	r3, r3
 800efd0:	f003 0303 	and.w	r3, r3, #3
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d001      	beq.n	800efdc <tcp_receive+0x6c0>
 800efd8:	2301      	movs	r3, #1
 800efda:	e000      	b.n	800efde <tcp_receive+0x6c2>
 800efdc:	2300      	movs	r3, #0
 800efde:	4423      	add	r3, r4
 800efe0:	b29a      	uxth	r2, r3
 800efe2:	4b71      	ldr	r3, [pc, #452]	; (800f1a8 <tcp_receive+0x88c>)
 800efe4:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800efea:	4b6f      	ldr	r3, [pc, #444]	; (800f1a8 <tcp_receive+0x88c>)
 800efec:	881b      	ldrh	r3, [r3, #0]
 800efee:	429a      	cmp	r2, r3
 800eff0:	d275      	bcs.n	800f0de <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800eff2:	4b6c      	ldr	r3, [pc, #432]	; (800f1a4 <tcp_receive+0x888>)
 800eff4:	68db      	ldr	r3, [r3, #12]
 800eff6:	899b      	ldrh	r3, [r3, #12]
 800eff8:	b29b      	uxth	r3, r3
 800effa:	4618      	mov	r0, r3
 800effc:	f7fa fff8 	bl	8009ff0 <lwip_htons>
 800f000:	4603      	mov	r3, r0
 800f002:	b2db      	uxtb	r3, r3
 800f004:	f003 0301 	and.w	r3, r3, #1
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d01f      	beq.n	800f04c <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800f00c:	4b65      	ldr	r3, [pc, #404]	; (800f1a4 <tcp_receive+0x888>)
 800f00e:	68db      	ldr	r3, [r3, #12]
 800f010:	899b      	ldrh	r3, [r3, #12]
 800f012:	b29b      	uxth	r3, r3
 800f014:	b21b      	sxth	r3, r3
 800f016:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800f01a:	b21c      	sxth	r4, r3
 800f01c:	4b61      	ldr	r3, [pc, #388]	; (800f1a4 <tcp_receive+0x888>)
 800f01e:	68db      	ldr	r3, [r3, #12]
 800f020:	899b      	ldrh	r3, [r3, #12]
 800f022:	b29b      	uxth	r3, r3
 800f024:	4618      	mov	r0, r3
 800f026:	f7fa ffe3 	bl	8009ff0 <lwip_htons>
 800f02a:	4603      	mov	r3, r0
 800f02c:	b2db      	uxtb	r3, r3
 800f02e:	b29b      	uxth	r3, r3
 800f030:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800f034:	b29b      	uxth	r3, r3
 800f036:	4618      	mov	r0, r3
 800f038:	f7fa ffda 	bl	8009ff0 <lwip_htons>
 800f03c:	4603      	mov	r3, r0
 800f03e:	b21b      	sxth	r3, r3
 800f040:	4323      	orrs	r3, r4
 800f042:	b21a      	sxth	r2, r3
 800f044:	4b57      	ldr	r3, [pc, #348]	; (800f1a4 <tcp_receive+0x888>)
 800f046:	68db      	ldr	r3, [r3, #12]
 800f048:	b292      	uxth	r2, r2
 800f04a:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800f050:	4b54      	ldr	r3, [pc, #336]	; (800f1a4 <tcp_receive+0x888>)
 800f052:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800f054:	4b53      	ldr	r3, [pc, #332]	; (800f1a4 <tcp_receive+0x888>)
 800f056:	68db      	ldr	r3, [r3, #12]
 800f058:	899b      	ldrh	r3, [r3, #12]
 800f05a:	b29b      	uxth	r3, r3
 800f05c:	4618      	mov	r0, r3
 800f05e:	f7fa ffc7 	bl	8009ff0 <lwip_htons>
 800f062:	4603      	mov	r3, r0
 800f064:	b2db      	uxtb	r3, r3
 800f066:	f003 0302 	and.w	r3, r3, #2
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d005      	beq.n	800f07a <tcp_receive+0x75e>
            inseg.len -= 1;
 800f06e:	4b4d      	ldr	r3, [pc, #308]	; (800f1a4 <tcp_receive+0x888>)
 800f070:	891b      	ldrh	r3, [r3, #8]
 800f072:	3b01      	subs	r3, #1
 800f074:	b29a      	uxth	r2, r3
 800f076:	4b4b      	ldr	r3, [pc, #300]	; (800f1a4 <tcp_receive+0x888>)
 800f078:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 800f07a:	4b4a      	ldr	r3, [pc, #296]	; (800f1a4 <tcp_receive+0x888>)
 800f07c:	685b      	ldr	r3, [r3, #4]
 800f07e:	4a49      	ldr	r2, [pc, #292]	; (800f1a4 <tcp_receive+0x888>)
 800f080:	8912      	ldrh	r2, [r2, #8]
 800f082:	4611      	mov	r1, r2
 800f084:	4618      	mov	r0, r3
 800f086:	f7fc f9d9 	bl	800b43c <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800f08a:	4b46      	ldr	r3, [pc, #280]	; (800f1a4 <tcp_receive+0x888>)
 800f08c:	891c      	ldrh	r4, [r3, #8]
 800f08e:	4b45      	ldr	r3, [pc, #276]	; (800f1a4 <tcp_receive+0x888>)
 800f090:	68db      	ldr	r3, [r3, #12]
 800f092:	899b      	ldrh	r3, [r3, #12]
 800f094:	b29b      	uxth	r3, r3
 800f096:	4618      	mov	r0, r3
 800f098:	f7fa ffaa 	bl	8009ff0 <lwip_htons>
 800f09c:	4603      	mov	r3, r0
 800f09e:	b2db      	uxtb	r3, r3
 800f0a0:	f003 0303 	and.w	r3, r3, #3
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d001      	beq.n	800f0ac <tcp_receive+0x790>
 800f0a8:	2301      	movs	r3, #1
 800f0aa:	e000      	b.n	800f0ae <tcp_receive+0x792>
 800f0ac:	2300      	movs	r3, #0
 800f0ae:	4423      	add	r3, r4
 800f0b0:	b29a      	uxth	r2, r3
 800f0b2:	4b3d      	ldr	r3, [pc, #244]	; (800f1a8 <tcp_receive+0x88c>)
 800f0b4:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800f0b6:	4b3c      	ldr	r3, [pc, #240]	; (800f1a8 <tcp_receive+0x88c>)
 800f0b8:	881b      	ldrh	r3, [r3, #0]
 800f0ba:	461a      	mov	r2, r3
 800f0bc:	4b38      	ldr	r3, [pc, #224]	; (800f1a0 <tcp_receive+0x884>)
 800f0be:	681b      	ldr	r3, [r3, #0]
 800f0c0:	441a      	add	r2, r3
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f0c6:	6879      	ldr	r1, [r7, #4]
 800f0c8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800f0ca:	440b      	add	r3, r1
 800f0cc:	429a      	cmp	r2, r3
 800f0ce:	d006      	beq.n	800f0de <tcp_receive+0x7c2>
 800f0d0:	4b36      	ldr	r3, [pc, #216]	; (800f1ac <tcp_receive+0x890>)
 800f0d2:	f240 52cb 	movw	r2, #1483	; 0x5cb
 800f0d6:	4936      	ldr	r1, [pc, #216]	; (800f1b0 <tcp_receive+0x894>)
 800f0d8:	4836      	ldr	r0, [pc, #216]	; (800f1b4 <tcp_receive+0x898>)
 800f0da:	f004 fee7 	bl	8013eac <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	f000 80e7 	beq.w	800f2b6 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800f0e8:	4b2e      	ldr	r3, [pc, #184]	; (800f1a4 <tcp_receive+0x888>)
 800f0ea:	68db      	ldr	r3, [r3, #12]
 800f0ec:	899b      	ldrh	r3, [r3, #12]
 800f0ee:	b29b      	uxth	r3, r3
 800f0f0:	4618      	mov	r0, r3
 800f0f2:	f7fa ff7d 	bl	8009ff0 <lwip_htons>
 800f0f6:	4603      	mov	r3, r0
 800f0f8:	b2db      	uxtb	r3, r3
 800f0fa:	f003 0301 	and.w	r3, r3, #1
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d010      	beq.n	800f124 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 800f102:	e00a      	b.n	800f11a <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f108:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f10e:	681a      	ldr	r2, [r3, #0]
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 800f114:	68f8      	ldr	r0, [r7, #12]
 800f116:	f7fd fd96 	bl	800cc46 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d1f0      	bne.n	800f104 <tcp_receive+0x7e8>
 800f122:	e0c8      	b.n	800f2b6 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f128:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 800f12a:	e052      	b.n	800f1d2 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800f12c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f12e:	68db      	ldr	r3, [r3, #12]
 800f130:	899b      	ldrh	r3, [r3, #12]
 800f132:	b29b      	uxth	r3, r3
 800f134:	4618      	mov	r0, r3
 800f136:	f7fa ff5b 	bl	8009ff0 <lwip_htons>
 800f13a:	4603      	mov	r3, r0
 800f13c:	b2db      	uxtb	r3, r3
 800f13e:	f003 0301 	and.w	r3, r3, #1
 800f142:	2b00      	cmp	r3, #0
 800f144:	d03d      	beq.n	800f1c2 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800f146:	4b17      	ldr	r3, [pc, #92]	; (800f1a4 <tcp_receive+0x888>)
 800f148:	68db      	ldr	r3, [r3, #12]
 800f14a:	899b      	ldrh	r3, [r3, #12]
 800f14c:	b29b      	uxth	r3, r3
 800f14e:	4618      	mov	r0, r3
 800f150:	f7fa ff4e 	bl	8009ff0 <lwip_htons>
 800f154:	4603      	mov	r3, r0
 800f156:	b2db      	uxtb	r3, r3
 800f158:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d130      	bne.n	800f1c2 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800f160:	4b10      	ldr	r3, [pc, #64]	; (800f1a4 <tcp_receive+0x888>)
 800f162:	68db      	ldr	r3, [r3, #12]
 800f164:	899b      	ldrh	r3, [r3, #12]
 800f166:	b29c      	uxth	r4, r3
 800f168:	2001      	movs	r0, #1
 800f16a:	f7fa ff41 	bl	8009ff0 <lwip_htons>
 800f16e:	4603      	mov	r3, r0
 800f170:	461a      	mov	r2, r3
 800f172:	4b0c      	ldr	r3, [pc, #48]	; (800f1a4 <tcp_receive+0x888>)
 800f174:	68db      	ldr	r3, [r3, #12]
 800f176:	4322      	orrs	r2, r4
 800f178:	b292      	uxth	r2, r2
 800f17a:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800f17c:	4b09      	ldr	r3, [pc, #36]	; (800f1a4 <tcp_receive+0x888>)
 800f17e:	891c      	ldrh	r4, [r3, #8]
 800f180:	4b08      	ldr	r3, [pc, #32]	; (800f1a4 <tcp_receive+0x888>)
 800f182:	68db      	ldr	r3, [r3, #12]
 800f184:	899b      	ldrh	r3, [r3, #12]
 800f186:	b29b      	uxth	r3, r3
 800f188:	4618      	mov	r0, r3
 800f18a:	f7fa ff31 	bl	8009ff0 <lwip_htons>
 800f18e:	4603      	mov	r3, r0
 800f190:	b2db      	uxtb	r3, r3
 800f192:	f003 0303 	and.w	r3, r3, #3
 800f196:	2b00      	cmp	r3, #0
 800f198:	d00e      	beq.n	800f1b8 <tcp_receive+0x89c>
 800f19a:	2301      	movs	r3, #1
 800f19c:	e00d      	b.n	800f1ba <tcp_receive+0x89e>
 800f19e:	bf00      	nop
 800f1a0:	20004a24 	.word	0x20004a24
 800f1a4:	20004a04 	.word	0x20004a04
 800f1a8:	20004a2e 	.word	0x20004a2e
 800f1ac:	08016424 	.word	0x08016424
 800f1b0:	080167cc 	.word	0x080167cc
 800f1b4:	08016470 	.word	0x08016470
 800f1b8:	2300      	movs	r3, #0
 800f1ba:	4423      	add	r3, r4
 800f1bc:	b29a      	uxth	r2, r3
 800f1be:	4b98      	ldr	r3, [pc, #608]	; (800f420 <tcp_receive+0xb04>)
 800f1c0:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 800f1c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1c4:	613b      	str	r3, [r7, #16]
              next = next->next;
 800f1c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 800f1cc:	6938      	ldr	r0, [r7, #16]
 800f1ce:	f7fd fd3a 	bl	800cc46 <tcp_seg_free>
            while (next &&
 800f1d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d00e      	beq.n	800f1f6 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800f1d8:	4b91      	ldr	r3, [pc, #580]	; (800f420 <tcp_receive+0xb04>)
 800f1da:	881b      	ldrh	r3, [r3, #0]
 800f1dc:	461a      	mov	r2, r3
 800f1de:	4b91      	ldr	r3, [pc, #580]	; (800f424 <tcp_receive+0xb08>)
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	441a      	add	r2, r3
 800f1e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1e6:	68db      	ldr	r3, [r3, #12]
 800f1e8:	685b      	ldr	r3, [r3, #4]
 800f1ea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f1ec:	8909      	ldrh	r1, [r1, #8]
 800f1ee:	440b      	add	r3, r1
 800f1f0:	1ad3      	subs	r3, r2, r3
            while (next &&
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	da9a      	bge.n	800f12c <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 800f1f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d059      	beq.n	800f2b0 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 800f1fc:	4b88      	ldr	r3, [pc, #544]	; (800f420 <tcp_receive+0xb04>)
 800f1fe:	881b      	ldrh	r3, [r3, #0]
 800f200:	461a      	mov	r2, r3
 800f202:	4b88      	ldr	r3, [pc, #544]	; (800f424 <tcp_receive+0xb08>)
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	441a      	add	r2, r3
 800f208:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f20a:	68db      	ldr	r3, [r3, #12]
 800f20c:	685b      	ldr	r3, [r3, #4]
 800f20e:	1ad3      	subs	r3, r2, r3
            if (next &&
 800f210:	2b00      	cmp	r3, #0
 800f212:	dd4d      	ble.n	800f2b0 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800f214:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f216:	68db      	ldr	r3, [r3, #12]
 800f218:	685b      	ldr	r3, [r3, #4]
 800f21a:	b29a      	uxth	r2, r3
 800f21c:	4b81      	ldr	r3, [pc, #516]	; (800f424 <tcp_receive+0xb08>)
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	b29b      	uxth	r3, r3
 800f222:	1ad3      	subs	r3, r2, r3
 800f224:	b29a      	uxth	r2, r3
 800f226:	4b80      	ldr	r3, [pc, #512]	; (800f428 <tcp_receive+0xb0c>)
 800f228:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800f22a:	4b7f      	ldr	r3, [pc, #508]	; (800f428 <tcp_receive+0xb0c>)
 800f22c:	68db      	ldr	r3, [r3, #12]
 800f22e:	899b      	ldrh	r3, [r3, #12]
 800f230:	b29b      	uxth	r3, r3
 800f232:	4618      	mov	r0, r3
 800f234:	f7fa fedc 	bl	8009ff0 <lwip_htons>
 800f238:	4603      	mov	r3, r0
 800f23a:	b2db      	uxtb	r3, r3
 800f23c:	f003 0302 	and.w	r3, r3, #2
 800f240:	2b00      	cmp	r3, #0
 800f242:	d005      	beq.n	800f250 <tcp_receive+0x934>
                inseg.len -= 1;
 800f244:	4b78      	ldr	r3, [pc, #480]	; (800f428 <tcp_receive+0xb0c>)
 800f246:	891b      	ldrh	r3, [r3, #8]
 800f248:	3b01      	subs	r3, #1
 800f24a:	b29a      	uxth	r2, r3
 800f24c:	4b76      	ldr	r3, [pc, #472]	; (800f428 <tcp_receive+0xb0c>)
 800f24e:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 800f250:	4b75      	ldr	r3, [pc, #468]	; (800f428 <tcp_receive+0xb0c>)
 800f252:	685b      	ldr	r3, [r3, #4]
 800f254:	4a74      	ldr	r2, [pc, #464]	; (800f428 <tcp_receive+0xb0c>)
 800f256:	8912      	ldrh	r2, [r2, #8]
 800f258:	4611      	mov	r1, r2
 800f25a:	4618      	mov	r0, r3
 800f25c:	f7fc f8ee 	bl	800b43c <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800f260:	4b71      	ldr	r3, [pc, #452]	; (800f428 <tcp_receive+0xb0c>)
 800f262:	891c      	ldrh	r4, [r3, #8]
 800f264:	4b70      	ldr	r3, [pc, #448]	; (800f428 <tcp_receive+0xb0c>)
 800f266:	68db      	ldr	r3, [r3, #12]
 800f268:	899b      	ldrh	r3, [r3, #12]
 800f26a:	b29b      	uxth	r3, r3
 800f26c:	4618      	mov	r0, r3
 800f26e:	f7fa febf 	bl	8009ff0 <lwip_htons>
 800f272:	4603      	mov	r3, r0
 800f274:	b2db      	uxtb	r3, r3
 800f276:	f003 0303 	and.w	r3, r3, #3
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d001      	beq.n	800f282 <tcp_receive+0x966>
 800f27e:	2301      	movs	r3, #1
 800f280:	e000      	b.n	800f284 <tcp_receive+0x968>
 800f282:	2300      	movs	r3, #0
 800f284:	4423      	add	r3, r4
 800f286:	b29a      	uxth	r2, r3
 800f288:	4b65      	ldr	r3, [pc, #404]	; (800f420 <tcp_receive+0xb04>)
 800f28a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800f28c:	4b64      	ldr	r3, [pc, #400]	; (800f420 <tcp_receive+0xb04>)
 800f28e:	881b      	ldrh	r3, [r3, #0]
 800f290:	461a      	mov	r2, r3
 800f292:	4b64      	ldr	r3, [pc, #400]	; (800f424 <tcp_receive+0xb08>)
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	441a      	add	r2, r3
 800f298:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f29a:	68db      	ldr	r3, [r3, #12]
 800f29c:	685b      	ldr	r3, [r3, #4]
 800f29e:	429a      	cmp	r2, r3
 800f2a0:	d006      	beq.n	800f2b0 <tcp_receive+0x994>
 800f2a2:	4b62      	ldr	r3, [pc, #392]	; (800f42c <tcp_receive+0xb10>)
 800f2a4:	f240 52fc 	movw	r2, #1532	; 0x5fc
 800f2a8:	4961      	ldr	r1, [pc, #388]	; (800f430 <tcp_receive+0xb14>)
 800f2aa:	4862      	ldr	r0, [pc, #392]	; (800f434 <tcp_receive+0xb18>)
 800f2ac:	f004 fdfe 	bl	8013eac <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f2b4:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 800f2b6:	4b5a      	ldr	r3, [pc, #360]	; (800f420 <tcp_receive+0xb04>)
 800f2b8:	881b      	ldrh	r3, [r3, #0]
 800f2ba:	461a      	mov	r2, r3
 800f2bc:	4b59      	ldr	r3, [pc, #356]	; (800f424 <tcp_receive+0xb08>)
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	441a      	add	r2, r3
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800f2ca:	4b55      	ldr	r3, [pc, #340]	; (800f420 <tcp_receive+0xb04>)
 800f2cc:	881b      	ldrh	r3, [r3, #0]
 800f2ce:	429a      	cmp	r2, r3
 800f2d0:	d206      	bcs.n	800f2e0 <tcp_receive+0x9c4>
 800f2d2:	4b56      	ldr	r3, [pc, #344]	; (800f42c <tcp_receive+0xb10>)
 800f2d4:	f240 6207 	movw	r2, #1543	; 0x607
 800f2d8:	4957      	ldr	r1, [pc, #348]	; (800f438 <tcp_receive+0xb1c>)
 800f2da:	4856      	ldr	r0, [pc, #344]	; (800f434 <tcp_receive+0xb18>)
 800f2dc:	f004 fde6 	bl	8013eac <iprintf>
        pcb->rcv_wnd -= tcplen;
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800f2e4:	4b4e      	ldr	r3, [pc, #312]	; (800f420 <tcp_receive+0xb04>)
 800f2e6:	881b      	ldrh	r3, [r3, #0]
 800f2e8:	1ad3      	subs	r3, r2, r3
 800f2ea:	b29a      	uxth	r2, r3
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 800f2f0:	6878      	ldr	r0, [r7, #4]
 800f2f2:	f7fc ffc9 	bl	800c288 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 800f2f6:	4b4c      	ldr	r3, [pc, #304]	; (800f428 <tcp_receive+0xb0c>)
 800f2f8:	685b      	ldr	r3, [r3, #4]
 800f2fa:	891b      	ldrh	r3, [r3, #8]
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d006      	beq.n	800f30e <tcp_receive+0x9f2>
          recv_data = inseg.p;
 800f300:	4b49      	ldr	r3, [pc, #292]	; (800f428 <tcp_receive+0xb0c>)
 800f302:	685b      	ldr	r3, [r3, #4]
 800f304:	4a4d      	ldr	r2, [pc, #308]	; (800f43c <tcp_receive+0xb20>)
 800f306:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 800f308:	4b47      	ldr	r3, [pc, #284]	; (800f428 <tcp_receive+0xb0c>)
 800f30a:	2200      	movs	r2, #0
 800f30c:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800f30e:	4b46      	ldr	r3, [pc, #280]	; (800f428 <tcp_receive+0xb0c>)
 800f310:	68db      	ldr	r3, [r3, #12]
 800f312:	899b      	ldrh	r3, [r3, #12]
 800f314:	b29b      	uxth	r3, r3
 800f316:	4618      	mov	r0, r3
 800f318:	f7fa fe6a 	bl	8009ff0 <lwip_htons>
 800f31c:	4603      	mov	r3, r0
 800f31e:	b2db      	uxtb	r3, r3
 800f320:	f003 0301 	and.w	r3, r3, #1
 800f324:	2b00      	cmp	r3, #0
 800f326:	f000 80b8 	beq.w	800f49a <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 800f32a:	4b45      	ldr	r3, [pc, #276]	; (800f440 <tcp_receive+0xb24>)
 800f32c:	781b      	ldrb	r3, [r3, #0]
 800f32e:	f043 0320 	orr.w	r3, r3, #32
 800f332:	b2da      	uxtb	r2, r3
 800f334:	4b42      	ldr	r3, [pc, #264]	; (800f440 <tcp_receive+0xb24>)
 800f336:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 800f338:	e0af      	b.n	800f49a <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f33e:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f344:	68db      	ldr	r3, [r3, #12]
 800f346:	685b      	ldr	r3, [r3, #4]
 800f348:	4a36      	ldr	r2, [pc, #216]	; (800f424 <tcp_receive+0xb08>)
 800f34a:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800f34c:	68bb      	ldr	r3, [r7, #8]
 800f34e:	891b      	ldrh	r3, [r3, #8]
 800f350:	461c      	mov	r4, r3
 800f352:	68bb      	ldr	r3, [r7, #8]
 800f354:	68db      	ldr	r3, [r3, #12]
 800f356:	899b      	ldrh	r3, [r3, #12]
 800f358:	b29b      	uxth	r3, r3
 800f35a:	4618      	mov	r0, r3
 800f35c:	f7fa fe48 	bl	8009ff0 <lwip_htons>
 800f360:	4603      	mov	r3, r0
 800f362:	b2db      	uxtb	r3, r3
 800f364:	f003 0303 	and.w	r3, r3, #3
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d001      	beq.n	800f370 <tcp_receive+0xa54>
 800f36c:	2301      	movs	r3, #1
 800f36e:	e000      	b.n	800f372 <tcp_receive+0xa56>
 800f370:	2300      	movs	r3, #0
 800f372:	191a      	adds	r2, r3, r4
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f378:	441a      	add	r2, r3
 800f37a:	687b      	ldr	r3, [r7, #4]
 800f37c:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f382:	461c      	mov	r4, r3
 800f384:	68bb      	ldr	r3, [r7, #8]
 800f386:	891b      	ldrh	r3, [r3, #8]
 800f388:	461d      	mov	r5, r3
 800f38a:	68bb      	ldr	r3, [r7, #8]
 800f38c:	68db      	ldr	r3, [r3, #12]
 800f38e:	899b      	ldrh	r3, [r3, #12]
 800f390:	b29b      	uxth	r3, r3
 800f392:	4618      	mov	r0, r3
 800f394:	f7fa fe2c 	bl	8009ff0 <lwip_htons>
 800f398:	4603      	mov	r3, r0
 800f39a:	b2db      	uxtb	r3, r3
 800f39c:	f003 0303 	and.w	r3, r3, #3
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	d001      	beq.n	800f3a8 <tcp_receive+0xa8c>
 800f3a4:	2301      	movs	r3, #1
 800f3a6:	e000      	b.n	800f3aa <tcp_receive+0xa8e>
 800f3a8:	2300      	movs	r3, #0
 800f3aa:	442b      	add	r3, r5
 800f3ac:	429c      	cmp	r4, r3
 800f3ae:	d206      	bcs.n	800f3be <tcp_receive+0xaa2>
 800f3b0:	4b1e      	ldr	r3, [pc, #120]	; (800f42c <tcp_receive+0xb10>)
 800f3b2:	f240 622b 	movw	r2, #1579	; 0x62b
 800f3b6:	4923      	ldr	r1, [pc, #140]	; (800f444 <tcp_receive+0xb28>)
 800f3b8:	481e      	ldr	r0, [pc, #120]	; (800f434 <tcp_receive+0xb18>)
 800f3ba:	f004 fd77 	bl	8013eac <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800f3be:	68bb      	ldr	r3, [r7, #8]
 800f3c0:	891b      	ldrh	r3, [r3, #8]
 800f3c2:	461c      	mov	r4, r3
 800f3c4:	68bb      	ldr	r3, [r7, #8]
 800f3c6:	68db      	ldr	r3, [r3, #12]
 800f3c8:	899b      	ldrh	r3, [r3, #12]
 800f3ca:	b29b      	uxth	r3, r3
 800f3cc:	4618      	mov	r0, r3
 800f3ce:	f7fa fe0f 	bl	8009ff0 <lwip_htons>
 800f3d2:	4603      	mov	r3, r0
 800f3d4:	b2db      	uxtb	r3, r3
 800f3d6:	f003 0303 	and.w	r3, r3, #3
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d001      	beq.n	800f3e2 <tcp_receive+0xac6>
 800f3de:	2301      	movs	r3, #1
 800f3e0:	e000      	b.n	800f3e4 <tcp_receive+0xac8>
 800f3e2:	2300      	movs	r3, #0
 800f3e4:	1919      	adds	r1, r3, r4
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800f3ea:	b28b      	uxth	r3, r1
 800f3ec:	1ad3      	subs	r3, r2, r3
 800f3ee:	b29a      	uxth	r2, r3
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 800f3f4:	6878      	ldr	r0, [r7, #4]
 800f3f6:	f7fc ff47 	bl	800c288 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 800f3fa:	68bb      	ldr	r3, [r7, #8]
 800f3fc:	685b      	ldr	r3, [r3, #4]
 800f3fe:	891b      	ldrh	r3, [r3, #8]
 800f400:	2b00      	cmp	r3, #0
 800f402:	d028      	beq.n	800f456 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 800f404:	4b0d      	ldr	r3, [pc, #52]	; (800f43c <tcp_receive+0xb20>)
 800f406:	681b      	ldr	r3, [r3, #0]
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d01d      	beq.n	800f448 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 800f40c:	4b0b      	ldr	r3, [pc, #44]	; (800f43c <tcp_receive+0xb20>)
 800f40e:	681a      	ldr	r2, [r3, #0]
 800f410:	68bb      	ldr	r3, [r7, #8]
 800f412:	685b      	ldr	r3, [r3, #4]
 800f414:	4619      	mov	r1, r3
 800f416:	4610      	mov	r0, r2
 800f418:	f7fc fa64 	bl	800b8e4 <pbuf_cat>
 800f41c:	e018      	b.n	800f450 <tcp_receive+0xb34>
 800f41e:	bf00      	nop
 800f420:	20004a2e 	.word	0x20004a2e
 800f424:	20004a24 	.word	0x20004a24
 800f428:	20004a04 	.word	0x20004a04
 800f42c:	08016424 	.word	0x08016424
 800f430:	08016804 	.word	0x08016804
 800f434:	08016470 	.word	0x08016470
 800f438:	08016840 	.word	0x08016840
 800f43c:	20004a34 	.word	0x20004a34
 800f440:	20004a31 	.word	0x20004a31
 800f444:	08016860 	.word	0x08016860
            } else {
              recv_data = cseg->p;
 800f448:	68bb      	ldr	r3, [r7, #8]
 800f44a:	685b      	ldr	r3, [r3, #4]
 800f44c:	4a70      	ldr	r2, [pc, #448]	; (800f610 <tcp_receive+0xcf4>)
 800f44e:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 800f450:	68bb      	ldr	r3, [r7, #8]
 800f452:	2200      	movs	r2, #0
 800f454:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800f456:	68bb      	ldr	r3, [r7, #8]
 800f458:	68db      	ldr	r3, [r3, #12]
 800f45a:	899b      	ldrh	r3, [r3, #12]
 800f45c:	b29b      	uxth	r3, r3
 800f45e:	4618      	mov	r0, r3
 800f460:	f7fa fdc6 	bl	8009ff0 <lwip_htons>
 800f464:	4603      	mov	r3, r0
 800f466:	b2db      	uxtb	r3, r3
 800f468:	f003 0301 	and.w	r3, r3, #1
 800f46c:	2b00      	cmp	r3, #0
 800f46e:	d00d      	beq.n	800f48c <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 800f470:	4b68      	ldr	r3, [pc, #416]	; (800f614 <tcp_receive+0xcf8>)
 800f472:	781b      	ldrb	r3, [r3, #0]
 800f474:	f043 0320 	orr.w	r3, r3, #32
 800f478:	b2da      	uxtb	r2, r3
 800f47a:	4b66      	ldr	r3, [pc, #408]	; (800f614 <tcp_receive+0xcf8>)
 800f47c:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	7d1b      	ldrb	r3, [r3, #20]
 800f482:	2b04      	cmp	r3, #4
 800f484:	d102      	bne.n	800f48c <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	2207      	movs	r2, #7
 800f48a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 800f48c:	68bb      	ldr	r3, [r7, #8]
 800f48e:	681a      	ldr	r2, [r3, #0]
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 800f494:	68b8      	ldr	r0, [r7, #8]
 800f496:	f7fd fbd6 	bl	800cc46 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d008      	beq.n	800f4b4 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f4a6:	68db      	ldr	r3, [r3, #12]
 800f4a8:	685a      	ldr	r2, [r3, #4]
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 800f4ae:	429a      	cmp	r2, r3
 800f4b0:	f43f af43 	beq.w	800f33a <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	8b5b      	ldrh	r3, [r3, #26]
 800f4b8:	f003 0301 	and.w	r3, r3, #1
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d00e      	beq.n	800f4de <tcp_receive+0xbc2>
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	8b5b      	ldrh	r3, [r3, #26]
 800f4c4:	f023 0301 	bic.w	r3, r3, #1
 800f4c8:	b29a      	uxth	r2, r3
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	835a      	strh	r2, [r3, #26]
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	8b5b      	ldrh	r3, [r3, #26]
 800f4d2:	f043 0302 	orr.w	r3, r3, #2
 800f4d6:	b29a      	uxth	r2, r3
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800f4dc:	e188      	b.n	800f7f0 <tcp_receive+0xed4>
        tcp_ack(pcb);
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	8b5b      	ldrh	r3, [r3, #26]
 800f4e2:	f043 0301 	orr.w	r3, r3, #1
 800f4e6:	b29a      	uxth	r2, r3
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800f4ec:	e180      	b.n	800f7f0 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d106      	bne.n	800f504 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800f4f6:	4848      	ldr	r0, [pc, #288]	; (800f618 <tcp_receive+0xcfc>)
 800f4f8:	f7fd fbbe 	bl	800cc78 <tcp_seg_copy>
 800f4fc:	4602      	mov	r2, r0
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	675a      	str	r2, [r3, #116]	; 0x74
 800f502:	e16d      	b.n	800f7e0 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 800f504:	2300      	movs	r3, #0
 800f506:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f50c:	63bb      	str	r3, [r7, #56]	; 0x38
 800f50e:	e157      	b.n	800f7c0 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 800f510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f512:	68db      	ldr	r3, [r3, #12]
 800f514:	685a      	ldr	r2, [r3, #4]
 800f516:	4b41      	ldr	r3, [pc, #260]	; (800f61c <tcp_receive+0xd00>)
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	429a      	cmp	r2, r3
 800f51c:	d11d      	bne.n	800f55a <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 800f51e:	4b3e      	ldr	r3, [pc, #248]	; (800f618 <tcp_receive+0xcfc>)
 800f520:	891a      	ldrh	r2, [r3, #8]
 800f522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f524:	891b      	ldrh	r3, [r3, #8]
 800f526:	429a      	cmp	r2, r3
 800f528:	f240 814f 	bls.w	800f7ca <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800f52c:	483a      	ldr	r0, [pc, #232]	; (800f618 <tcp_receive+0xcfc>)
 800f52e:	f7fd fba3 	bl	800cc78 <tcp_seg_copy>
 800f532:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 800f534:	697b      	ldr	r3, [r7, #20]
 800f536:	2b00      	cmp	r3, #0
 800f538:	f000 8149 	beq.w	800f7ce <tcp_receive+0xeb2>
                  if (prev != NULL) {
 800f53c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d003      	beq.n	800f54a <tcp_receive+0xc2e>
                    prev->next = cseg;
 800f542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f544:	697a      	ldr	r2, [r7, #20]
 800f546:	601a      	str	r2, [r3, #0]
 800f548:	e002      	b.n	800f550 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	697a      	ldr	r2, [r7, #20]
 800f54e:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 800f550:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f552:	6978      	ldr	r0, [r7, #20]
 800f554:	f7ff f8de 	bl	800e714 <tcp_oos_insert_segment>
                }
                break;
 800f558:	e139      	b.n	800f7ce <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 800f55a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f55c:	2b00      	cmp	r3, #0
 800f55e:	d117      	bne.n	800f590 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800f560:	4b2e      	ldr	r3, [pc, #184]	; (800f61c <tcp_receive+0xd00>)
 800f562:	681a      	ldr	r2, [r3, #0]
 800f564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f566:	68db      	ldr	r3, [r3, #12]
 800f568:	685b      	ldr	r3, [r3, #4]
 800f56a:	1ad3      	subs	r3, r2, r3
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	da57      	bge.n	800f620 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800f570:	4829      	ldr	r0, [pc, #164]	; (800f618 <tcp_receive+0xcfc>)
 800f572:	f7fd fb81 	bl	800cc78 <tcp_seg_copy>
 800f576:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 800f578:	69bb      	ldr	r3, [r7, #24]
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	f000 8129 	beq.w	800f7d2 <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	69ba      	ldr	r2, [r7, #24]
 800f584:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 800f586:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f588:	69b8      	ldr	r0, [r7, #24]
 800f58a:	f7ff f8c3 	bl	800e714 <tcp_oos_insert_segment>
                  }
                  break;
 800f58e:	e120      	b.n	800f7d2 <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800f590:	4b22      	ldr	r3, [pc, #136]	; (800f61c <tcp_receive+0xd00>)
 800f592:	681a      	ldr	r2, [r3, #0]
 800f594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f596:	68db      	ldr	r3, [r3, #12]
 800f598:	685b      	ldr	r3, [r3, #4]
 800f59a:	1ad3      	subs	r3, r2, r3
 800f59c:	3b01      	subs	r3, #1
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	db3e      	blt.n	800f620 <tcp_receive+0xd04>
 800f5a2:	4b1e      	ldr	r3, [pc, #120]	; (800f61c <tcp_receive+0xd00>)
 800f5a4:	681a      	ldr	r2, [r3, #0]
 800f5a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f5a8:	68db      	ldr	r3, [r3, #12]
 800f5aa:	685b      	ldr	r3, [r3, #4]
 800f5ac:	1ad3      	subs	r3, r2, r3
 800f5ae:	3301      	adds	r3, #1
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	dc35      	bgt.n	800f620 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800f5b4:	4818      	ldr	r0, [pc, #96]	; (800f618 <tcp_receive+0xcfc>)
 800f5b6:	f7fd fb5f 	bl	800cc78 <tcp_seg_copy>
 800f5ba:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 800f5bc:	69fb      	ldr	r3, [r7, #28]
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	f000 8109 	beq.w	800f7d6 <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800f5c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f5c6:	68db      	ldr	r3, [r3, #12]
 800f5c8:	685b      	ldr	r3, [r3, #4]
 800f5ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f5cc:	8912      	ldrh	r2, [r2, #8]
 800f5ce:	441a      	add	r2, r3
 800f5d0:	4b12      	ldr	r3, [pc, #72]	; (800f61c <tcp_receive+0xd00>)
 800f5d2:	681b      	ldr	r3, [r3, #0]
 800f5d4:	1ad3      	subs	r3, r2, r3
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	dd12      	ble.n	800f600 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800f5da:	4b10      	ldr	r3, [pc, #64]	; (800f61c <tcp_receive+0xd00>)
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	b29a      	uxth	r2, r3
 800f5e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f5e2:	68db      	ldr	r3, [r3, #12]
 800f5e4:	685b      	ldr	r3, [r3, #4]
 800f5e6:	b29b      	uxth	r3, r3
 800f5e8:	1ad3      	subs	r3, r2, r3
 800f5ea:	b29a      	uxth	r2, r3
 800f5ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f5ee:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 800f5f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f5f2:	685a      	ldr	r2, [r3, #4]
 800f5f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f5f6:	891b      	ldrh	r3, [r3, #8]
 800f5f8:	4619      	mov	r1, r3
 800f5fa:	4610      	mov	r0, r2
 800f5fc:	f7fb ff1e 	bl	800b43c <pbuf_realloc>
                    }
                    prev->next = cseg;
 800f600:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f602:	69fa      	ldr	r2, [r7, #28]
 800f604:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 800f606:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f608:	69f8      	ldr	r0, [r7, #28]
 800f60a:	f7ff f883 	bl	800e714 <tcp_oos_insert_segment>
                  }
                  break;
 800f60e:	e0e2      	b.n	800f7d6 <tcp_receive+0xeba>
 800f610:	20004a34 	.word	0x20004a34
 800f614:	20004a31 	.word	0x20004a31
 800f618:	20004a04 	.word	0x20004a04
 800f61c:	20004a24 	.word	0x20004a24
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 800f620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f622:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 800f624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	2b00      	cmp	r3, #0
 800f62a:	f040 80c6 	bne.w	800f7ba <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800f62e:	4b80      	ldr	r3, [pc, #512]	; (800f830 <tcp_receive+0xf14>)
 800f630:	681a      	ldr	r2, [r3, #0]
 800f632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f634:	68db      	ldr	r3, [r3, #12]
 800f636:	685b      	ldr	r3, [r3, #4]
 800f638:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	f340 80bd 	ble.w	800f7ba <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800f640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f642:	68db      	ldr	r3, [r3, #12]
 800f644:	899b      	ldrh	r3, [r3, #12]
 800f646:	b29b      	uxth	r3, r3
 800f648:	4618      	mov	r0, r3
 800f64a:	f7fa fcd1 	bl	8009ff0 <lwip_htons>
 800f64e:	4603      	mov	r3, r0
 800f650:	b2db      	uxtb	r3, r3
 800f652:	f003 0301 	and.w	r3, r3, #1
 800f656:	2b00      	cmp	r3, #0
 800f658:	f040 80bf 	bne.w	800f7da <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 800f65c:	4875      	ldr	r0, [pc, #468]	; (800f834 <tcp_receive+0xf18>)
 800f65e:	f7fd fb0b 	bl	800cc78 <tcp_seg_copy>
 800f662:	4602      	mov	r2, r0
 800f664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f666:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 800f668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	f000 80b6 	beq.w	800f7de <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800f672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f674:	68db      	ldr	r3, [r3, #12]
 800f676:	685b      	ldr	r3, [r3, #4]
 800f678:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f67a:	8912      	ldrh	r2, [r2, #8]
 800f67c:	441a      	add	r2, r3
 800f67e:	4b6c      	ldr	r3, [pc, #432]	; (800f830 <tcp_receive+0xf14>)
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	1ad3      	subs	r3, r2, r3
 800f684:	2b00      	cmp	r3, #0
 800f686:	dd12      	ble.n	800f6ae <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800f688:	4b69      	ldr	r3, [pc, #420]	; (800f830 <tcp_receive+0xf14>)
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	b29a      	uxth	r2, r3
 800f68e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f690:	68db      	ldr	r3, [r3, #12]
 800f692:	685b      	ldr	r3, [r3, #4]
 800f694:	b29b      	uxth	r3, r3
 800f696:	1ad3      	subs	r3, r2, r3
 800f698:	b29a      	uxth	r2, r3
 800f69a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f69c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 800f69e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6a0:	685a      	ldr	r2, [r3, #4]
 800f6a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6a4:	891b      	ldrh	r3, [r3, #8]
 800f6a6:	4619      	mov	r1, r3
 800f6a8:	4610      	mov	r0, r2
 800f6aa:	f7fb fec7 	bl	800b43c <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800f6ae:	4b62      	ldr	r3, [pc, #392]	; (800f838 <tcp_receive+0xf1c>)
 800f6b0:	881b      	ldrh	r3, [r3, #0]
 800f6b2:	461a      	mov	r2, r3
 800f6b4:	4b5e      	ldr	r3, [pc, #376]	; (800f830 <tcp_receive+0xf14>)
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	441a      	add	r2, r3
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6be:	6879      	ldr	r1, [r7, #4]
 800f6c0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800f6c2:	440b      	add	r3, r1
 800f6c4:	1ad3      	subs	r3, r2, r3
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	f340 8089 	ble.w	800f7de <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800f6cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	68db      	ldr	r3, [r3, #12]
 800f6d2:	899b      	ldrh	r3, [r3, #12]
 800f6d4:	b29b      	uxth	r3, r3
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	f7fa fc8a 	bl	8009ff0 <lwip_htons>
 800f6dc:	4603      	mov	r3, r0
 800f6de:	b2db      	uxtb	r3, r3
 800f6e0:	f003 0301 	and.w	r3, r3, #1
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d022      	beq.n	800f72e <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800f6e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	68db      	ldr	r3, [r3, #12]
 800f6ee:	899b      	ldrh	r3, [r3, #12]
 800f6f0:	b29b      	uxth	r3, r3
 800f6f2:	b21b      	sxth	r3, r3
 800f6f4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800f6f8:	b21c      	sxth	r4, r3
 800f6fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	68db      	ldr	r3, [r3, #12]
 800f700:	899b      	ldrh	r3, [r3, #12]
 800f702:	b29b      	uxth	r3, r3
 800f704:	4618      	mov	r0, r3
 800f706:	f7fa fc73 	bl	8009ff0 <lwip_htons>
 800f70a:	4603      	mov	r3, r0
 800f70c:	b2db      	uxtb	r3, r3
 800f70e:	b29b      	uxth	r3, r3
 800f710:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800f714:	b29b      	uxth	r3, r3
 800f716:	4618      	mov	r0, r3
 800f718:	f7fa fc6a 	bl	8009ff0 <lwip_htons>
 800f71c:	4603      	mov	r3, r0
 800f71e:	b21b      	sxth	r3, r3
 800f720:	4323      	orrs	r3, r4
 800f722:	b21a      	sxth	r2, r3
 800f724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	68db      	ldr	r3, [r3, #12]
 800f72a:	b292      	uxth	r2, r2
 800f72c:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f732:	b29a      	uxth	r2, r3
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f738:	4413      	add	r3, r2
 800f73a:	b299      	uxth	r1, r3
 800f73c:	4b3c      	ldr	r3, [pc, #240]	; (800f830 <tcp_receive+0xf14>)
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	b29a      	uxth	r2, r3
 800f742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	1a8a      	subs	r2, r1, r2
 800f748:	b292      	uxth	r2, r2
 800f74a:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800f74c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	685a      	ldr	r2, [r3, #4]
 800f752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	891b      	ldrh	r3, [r3, #8]
 800f758:	4619      	mov	r1, r3
 800f75a:	4610      	mov	r0, r2
 800f75c:	f7fb fe6e 	bl	800b43c <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800f760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f762:	681b      	ldr	r3, [r3, #0]
 800f764:	891c      	ldrh	r4, [r3, #8]
 800f766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	68db      	ldr	r3, [r3, #12]
 800f76c:	899b      	ldrh	r3, [r3, #12]
 800f76e:	b29b      	uxth	r3, r3
 800f770:	4618      	mov	r0, r3
 800f772:	f7fa fc3d 	bl	8009ff0 <lwip_htons>
 800f776:	4603      	mov	r3, r0
 800f778:	b2db      	uxtb	r3, r3
 800f77a:	f003 0303 	and.w	r3, r3, #3
 800f77e:	2b00      	cmp	r3, #0
 800f780:	d001      	beq.n	800f786 <tcp_receive+0xe6a>
 800f782:	2301      	movs	r3, #1
 800f784:	e000      	b.n	800f788 <tcp_receive+0xe6c>
 800f786:	2300      	movs	r3, #0
 800f788:	4423      	add	r3, r4
 800f78a:	b29a      	uxth	r2, r3
 800f78c:	4b2a      	ldr	r3, [pc, #168]	; (800f838 <tcp_receive+0xf1c>)
 800f78e:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800f790:	4b29      	ldr	r3, [pc, #164]	; (800f838 <tcp_receive+0xf1c>)
 800f792:	881b      	ldrh	r3, [r3, #0]
 800f794:	461a      	mov	r2, r3
 800f796:	4b26      	ldr	r3, [pc, #152]	; (800f830 <tcp_receive+0xf14>)
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	441a      	add	r2, r3
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7a0:	6879      	ldr	r1, [r7, #4]
 800f7a2:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800f7a4:	440b      	add	r3, r1
 800f7a6:	429a      	cmp	r2, r3
 800f7a8:	d019      	beq.n	800f7de <tcp_receive+0xec2>
 800f7aa:	4b24      	ldr	r3, [pc, #144]	; (800f83c <tcp_receive+0xf20>)
 800f7ac:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 800f7b0:	4923      	ldr	r1, [pc, #140]	; (800f840 <tcp_receive+0xf24>)
 800f7b2:	4824      	ldr	r0, [pc, #144]	; (800f844 <tcp_receive+0xf28>)
 800f7b4:	f004 fb7a 	bl	8013eac <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 800f7b8:	e011      	b.n	800f7de <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800f7ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	63bb      	str	r3, [r7, #56]	; 0x38
 800f7c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7c2:	2b00      	cmp	r3, #0
 800f7c4:	f47f aea4 	bne.w	800f510 <tcp_receive+0xbf4>
 800f7c8:	e00a      	b.n	800f7e0 <tcp_receive+0xec4>
                break;
 800f7ca:	bf00      	nop
 800f7cc:	e008      	b.n	800f7e0 <tcp_receive+0xec4>
                break;
 800f7ce:	bf00      	nop
 800f7d0:	e006      	b.n	800f7e0 <tcp_receive+0xec4>
                  break;
 800f7d2:	bf00      	nop
 800f7d4:	e004      	b.n	800f7e0 <tcp_receive+0xec4>
                  break;
 800f7d6:	bf00      	nop
 800f7d8:	e002      	b.n	800f7e0 <tcp_receive+0xec4>
                  break;
 800f7da:	bf00      	nop
 800f7dc:	e000      	b.n	800f7e0 <tcp_receive+0xec4>
                break;
 800f7de:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 800f7e0:	6878      	ldr	r0, [r7, #4]
 800f7e2:	f001 fa33 	bl	8010c4c <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 800f7e6:	e003      	b.n	800f7f0 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 800f7e8:	6878      	ldr	r0, [r7, #4]
 800f7ea:	f001 fa2f 	bl	8010c4c <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800f7ee:	e01a      	b.n	800f826 <tcp_receive+0xf0a>
 800f7f0:	e019      	b.n	800f826 <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 800f7f2:	4b0f      	ldr	r3, [pc, #60]	; (800f830 <tcp_receive+0xf14>)
 800f7f4:	681a      	ldr	r2, [r3, #0]
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7fa:	1ad3      	subs	r3, r2, r3
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	db0a      	blt.n	800f816 <tcp_receive+0xefa>
 800f800:	4b0b      	ldr	r3, [pc, #44]	; (800f830 <tcp_receive+0xf14>)
 800f802:	681a      	ldr	r2, [r3, #0]
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f808:	6879      	ldr	r1, [r7, #4]
 800f80a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800f80c:	440b      	add	r3, r1
 800f80e:	1ad3      	subs	r3, r2, r3
 800f810:	3301      	adds	r3, #1
 800f812:	2b00      	cmp	r3, #0
 800f814:	dd07      	ble.n	800f826 <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	8b5b      	ldrh	r3, [r3, #26]
 800f81a:	f043 0302 	orr.w	r3, r3, #2
 800f81e:	b29a      	uxth	r2, r3
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	835a      	strh	r2, [r3, #26]
    }
  }
}
 800f824:	e7ff      	b.n	800f826 <tcp_receive+0xf0a>
 800f826:	bf00      	nop
 800f828:	3750      	adds	r7, #80	; 0x50
 800f82a:	46bd      	mov	sp, r7
 800f82c:	bdb0      	pop	{r4, r5, r7, pc}
 800f82e:	bf00      	nop
 800f830:	20004a24 	.word	0x20004a24
 800f834:	20004a04 	.word	0x20004a04
 800f838:	20004a2e 	.word	0x20004a2e
 800f83c:	08016424 	.word	0x08016424
 800f840:	080167cc 	.word	0x080167cc
 800f844:	08016470 	.word	0x08016470

0800f848 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 800f848:	b480      	push	{r7}
 800f84a:	b083      	sub	sp, #12
 800f84c:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 800f84e:	4b15      	ldr	r3, [pc, #84]	; (800f8a4 <tcp_get_next_optbyte+0x5c>)
 800f850:	881b      	ldrh	r3, [r3, #0]
 800f852:	1c5a      	adds	r2, r3, #1
 800f854:	b291      	uxth	r1, r2
 800f856:	4a13      	ldr	r2, [pc, #76]	; (800f8a4 <tcp_get_next_optbyte+0x5c>)
 800f858:	8011      	strh	r1, [r2, #0]
 800f85a:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800f85c:	4b12      	ldr	r3, [pc, #72]	; (800f8a8 <tcp_get_next_optbyte+0x60>)
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	2b00      	cmp	r3, #0
 800f862:	d004      	beq.n	800f86e <tcp_get_next_optbyte+0x26>
 800f864:	4b11      	ldr	r3, [pc, #68]	; (800f8ac <tcp_get_next_optbyte+0x64>)
 800f866:	881b      	ldrh	r3, [r3, #0]
 800f868:	88fa      	ldrh	r2, [r7, #6]
 800f86a:	429a      	cmp	r2, r3
 800f86c:	d208      	bcs.n	800f880 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 800f86e:	4b10      	ldr	r3, [pc, #64]	; (800f8b0 <tcp_get_next_optbyte+0x68>)
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	3314      	adds	r3, #20
 800f874:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 800f876:	88fb      	ldrh	r3, [r7, #6]
 800f878:	683a      	ldr	r2, [r7, #0]
 800f87a:	4413      	add	r3, r2
 800f87c:	781b      	ldrb	r3, [r3, #0]
 800f87e:	e00b      	b.n	800f898 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800f880:	88fb      	ldrh	r3, [r7, #6]
 800f882:	b2da      	uxtb	r2, r3
 800f884:	4b09      	ldr	r3, [pc, #36]	; (800f8ac <tcp_get_next_optbyte+0x64>)
 800f886:	881b      	ldrh	r3, [r3, #0]
 800f888:	b2db      	uxtb	r3, r3
 800f88a:	1ad3      	subs	r3, r2, r3
 800f88c:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 800f88e:	4b06      	ldr	r3, [pc, #24]	; (800f8a8 <tcp_get_next_optbyte+0x60>)
 800f890:	681a      	ldr	r2, [r3, #0]
 800f892:	797b      	ldrb	r3, [r7, #5]
 800f894:	4413      	add	r3, r2
 800f896:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f898:	4618      	mov	r0, r3
 800f89a:	370c      	adds	r7, #12
 800f89c:	46bd      	mov	sp, r7
 800f89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8a2:	4770      	bx	lr
 800f8a4:	20004a20 	.word	0x20004a20
 800f8a8:	20004a1c 	.word	0x20004a1c
 800f8ac:	20004a1a 	.word	0x20004a1a
 800f8b0:	20004a14 	.word	0x20004a14

0800f8b4 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 800f8b4:	b580      	push	{r7, lr}
 800f8b6:	b084      	sub	sp, #16
 800f8b8:	af00      	add	r7, sp, #0
 800f8ba:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d106      	bne.n	800f8d0 <tcp_parseopt+0x1c>
 800f8c2:	4b32      	ldr	r3, [pc, #200]	; (800f98c <tcp_parseopt+0xd8>)
 800f8c4:	f240 727d 	movw	r2, #1917	; 0x77d
 800f8c8:	4931      	ldr	r1, [pc, #196]	; (800f990 <tcp_parseopt+0xdc>)
 800f8ca:	4832      	ldr	r0, [pc, #200]	; (800f994 <tcp_parseopt+0xe0>)
 800f8cc:	f004 faee 	bl	8013eac <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 800f8d0:	4b31      	ldr	r3, [pc, #196]	; (800f998 <tcp_parseopt+0xe4>)
 800f8d2:	881b      	ldrh	r3, [r3, #0]
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d055      	beq.n	800f984 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800f8d8:	4b30      	ldr	r3, [pc, #192]	; (800f99c <tcp_parseopt+0xe8>)
 800f8da:	2200      	movs	r2, #0
 800f8dc:	801a      	strh	r2, [r3, #0]
 800f8de:	e045      	b.n	800f96c <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 800f8e0:	f7ff ffb2 	bl	800f848 <tcp_get_next_optbyte>
 800f8e4:	4603      	mov	r3, r0
 800f8e6:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 800f8e8:	7bfb      	ldrb	r3, [r7, #15]
 800f8ea:	2b02      	cmp	r3, #2
 800f8ec:	d006      	beq.n	800f8fc <tcp_parseopt+0x48>
 800f8ee:	2b02      	cmp	r3, #2
 800f8f0:	dc2b      	bgt.n	800f94a <tcp_parseopt+0x96>
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d041      	beq.n	800f97a <tcp_parseopt+0xc6>
 800f8f6:	2b01      	cmp	r3, #1
 800f8f8:	d127      	bne.n	800f94a <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 800f8fa:	e037      	b.n	800f96c <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 800f8fc:	f7ff ffa4 	bl	800f848 <tcp_get_next_optbyte>
 800f900:	4603      	mov	r3, r0
 800f902:	2b04      	cmp	r3, #4
 800f904:	d13b      	bne.n	800f97e <tcp_parseopt+0xca>
 800f906:	4b25      	ldr	r3, [pc, #148]	; (800f99c <tcp_parseopt+0xe8>)
 800f908:	881b      	ldrh	r3, [r3, #0]
 800f90a:	3301      	adds	r3, #1
 800f90c:	4a22      	ldr	r2, [pc, #136]	; (800f998 <tcp_parseopt+0xe4>)
 800f90e:	8812      	ldrh	r2, [r2, #0]
 800f910:	4293      	cmp	r3, r2
 800f912:	da34      	bge.n	800f97e <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800f914:	f7ff ff98 	bl	800f848 <tcp_get_next_optbyte>
 800f918:	4603      	mov	r3, r0
 800f91a:	b29b      	uxth	r3, r3
 800f91c:	021b      	lsls	r3, r3, #8
 800f91e:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 800f920:	f7ff ff92 	bl	800f848 <tcp_get_next_optbyte>
 800f924:	4603      	mov	r3, r0
 800f926:	b29a      	uxth	r2, r3
 800f928:	89bb      	ldrh	r3, [r7, #12]
 800f92a:	4313      	orrs	r3, r2
 800f92c:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800f92e:	89bb      	ldrh	r3, [r7, #12]
 800f930:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800f934:	d804      	bhi.n	800f940 <tcp_parseopt+0x8c>
 800f936:	89bb      	ldrh	r3, [r7, #12]
 800f938:	2b00      	cmp	r3, #0
 800f93a:	d001      	beq.n	800f940 <tcp_parseopt+0x8c>
 800f93c:	89ba      	ldrh	r2, [r7, #12]
 800f93e:	e001      	b.n	800f944 <tcp_parseopt+0x90>
 800f940:	f44f 7206 	mov.w	r2, #536	; 0x218
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 800f948:	e010      	b.n	800f96c <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 800f94a:	f7ff ff7d 	bl	800f848 <tcp_get_next_optbyte>
 800f94e:	4603      	mov	r3, r0
 800f950:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 800f952:	7afb      	ldrb	r3, [r7, #11]
 800f954:	2b01      	cmp	r3, #1
 800f956:	d914      	bls.n	800f982 <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 800f958:	7afb      	ldrb	r3, [r7, #11]
 800f95a:	b29a      	uxth	r2, r3
 800f95c:	4b0f      	ldr	r3, [pc, #60]	; (800f99c <tcp_parseopt+0xe8>)
 800f95e:	881b      	ldrh	r3, [r3, #0]
 800f960:	4413      	add	r3, r2
 800f962:	b29b      	uxth	r3, r3
 800f964:	3b02      	subs	r3, #2
 800f966:	b29a      	uxth	r2, r3
 800f968:	4b0c      	ldr	r3, [pc, #48]	; (800f99c <tcp_parseopt+0xe8>)
 800f96a:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800f96c:	4b0b      	ldr	r3, [pc, #44]	; (800f99c <tcp_parseopt+0xe8>)
 800f96e:	881a      	ldrh	r2, [r3, #0]
 800f970:	4b09      	ldr	r3, [pc, #36]	; (800f998 <tcp_parseopt+0xe4>)
 800f972:	881b      	ldrh	r3, [r3, #0]
 800f974:	429a      	cmp	r2, r3
 800f976:	d3b3      	bcc.n	800f8e0 <tcp_parseopt+0x2c>
 800f978:	e004      	b.n	800f984 <tcp_parseopt+0xd0>
          return;
 800f97a:	bf00      	nop
 800f97c:	e002      	b.n	800f984 <tcp_parseopt+0xd0>
            return;
 800f97e:	bf00      	nop
 800f980:	e000      	b.n	800f984 <tcp_parseopt+0xd0>
            return;
 800f982:	bf00      	nop
      }
    }
  }
}
 800f984:	3710      	adds	r7, #16
 800f986:	46bd      	mov	sp, r7
 800f988:	bd80      	pop	{r7, pc}
 800f98a:	bf00      	nop
 800f98c:	08016424 	.word	0x08016424
 800f990:	08016888 	.word	0x08016888
 800f994:	08016470 	.word	0x08016470
 800f998:	20004a18 	.word	0x20004a18
 800f99c:	20004a20 	.word	0x20004a20

0800f9a0 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 800f9a0:	b480      	push	{r7}
 800f9a2:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 800f9a4:	4b05      	ldr	r3, [pc, #20]	; (800f9bc <tcp_trigger_input_pcb_close+0x1c>)
 800f9a6:	781b      	ldrb	r3, [r3, #0]
 800f9a8:	f043 0310 	orr.w	r3, r3, #16
 800f9ac:	b2da      	uxtb	r2, r3
 800f9ae:	4b03      	ldr	r3, [pc, #12]	; (800f9bc <tcp_trigger_input_pcb_close+0x1c>)
 800f9b0:	701a      	strb	r2, [r3, #0]
}
 800f9b2:	bf00      	nop
 800f9b4:	46bd      	mov	sp, r7
 800f9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ba:	4770      	bx	lr
 800f9bc:	20004a31 	.word	0x20004a31

0800f9c0 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 800f9c0:	b580      	push	{r7, lr}
 800f9c2:	b084      	sub	sp, #16
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	60f8      	str	r0, [r7, #12]
 800f9c8:	60b9      	str	r1, [r7, #8]
 800f9ca:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d00a      	beq.n	800f9e8 <tcp_route+0x28>
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	7a1b      	ldrb	r3, [r3, #8]
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d006      	beq.n	800f9e8 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 800f9da:	68fb      	ldr	r3, [r7, #12]
 800f9dc:	7a1b      	ldrb	r3, [r3, #8]
 800f9de:	4618      	mov	r0, r3
 800f9e0:	f7fb fb24 	bl	800b02c <netif_get_by_index>
 800f9e4:	4603      	mov	r3, r0
 800f9e6:	e003      	b.n	800f9f0 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 800f9e8:	6878      	ldr	r0, [r7, #4]
 800f9ea:	f002 fead 	bl	8012748 <ip4_route>
 800f9ee:	4603      	mov	r3, r0
  }
}
 800f9f0:	4618      	mov	r0, r3
 800f9f2:	3710      	adds	r7, #16
 800f9f4:	46bd      	mov	sp, r7
 800f9f6:	bd80      	pop	{r7, pc}

0800f9f8 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 800f9f8:	b590      	push	{r4, r7, lr}
 800f9fa:	b087      	sub	sp, #28
 800f9fc:	af00      	add	r7, sp, #0
 800f9fe:	60f8      	str	r0, [r7, #12]
 800fa00:	60b9      	str	r1, [r7, #8]
 800fa02:	603b      	str	r3, [r7, #0]
 800fa04:	4613      	mov	r3, r2
 800fa06:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 800fa08:	68fb      	ldr	r3, [r7, #12]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d105      	bne.n	800fa1a <tcp_create_segment+0x22>
 800fa0e:	4b44      	ldr	r3, [pc, #272]	; (800fb20 <tcp_create_segment+0x128>)
 800fa10:	22a3      	movs	r2, #163	; 0xa3
 800fa12:	4944      	ldr	r1, [pc, #272]	; (800fb24 <tcp_create_segment+0x12c>)
 800fa14:	4844      	ldr	r0, [pc, #272]	; (800fb28 <tcp_create_segment+0x130>)
 800fa16:	f004 fa49 	bl	8013eac <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 800fa1a:	68bb      	ldr	r3, [r7, #8]
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	d105      	bne.n	800fa2c <tcp_create_segment+0x34>
 800fa20:	4b3f      	ldr	r3, [pc, #252]	; (800fb20 <tcp_create_segment+0x128>)
 800fa22:	22a4      	movs	r2, #164	; 0xa4
 800fa24:	4941      	ldr	r1, [pc, #260]	; (800fb2c <tcp_create_segment+0x134>)
 800fa26:	4840      	ldr	r0, [pc, #256]	; (800fb28 <tcp_create_segment+0x130>)
 800fa28:	f004 fa40 	bl	8013eac <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800fa2c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800fa30:	009b      	lsls	r3, r3, #2
 800fa32:	b2db      	uxtb	r3, r3
 800fa34:	f003 0304 	and.w	r3, r3, #4
 800fa38:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800fa3a:	2003      	movs	r0, #3
 800fa3c:	f7fa ff8e 	bl	800a95c <memp_malloc>
 800fa40:	6138      	str	r0, [r7, #16]
 800fa42:	693b      	ldr	r3, [r7, #16]
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d104      	bne.n	800fa52 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 800fa48:	68b8      	ldr	r0, [r7, #8]
 800fa4a:	f7fb fe7d 	bl	800b748 <pbuf_free>
    return NULL;
 800fa4e:	2300      	movs	r3, #0
 800fa50:	e061      	b.n	800fb16 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 800fa52:	693b      	ldr	r3, [r7, #16]
 800fa54:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800fa58:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 800fa5a:	693b      	ldr	r3, [r7, #16]
 800fa5c:	2200      	movs	r2, #0
 800fa5e:	601a      	str	r2, [r3, #0]
  seg->p = p;
 800fa60:	693b      	ldr	r3, [r7, #16]
 800fa62:	68ba      	ldr	r2, [r7, #8]
 800fa64:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800fa66:	68bb      	ldr	r3, [r7, #8]
 800fa68:	891a      	ldrh	r2, [r3, #8]
 800fa6a:	7dfb      	ldrb	r3, [r7, #23]
 800fa6c:	b29b      	uxth	r3, r3
 800fa6e:	429a      	cmp	r2, r3
 800fa70:	d205      	bcs.n	800fa7e <tcp_create_segment+0x86>
 800fa72:	4b2b      	ldr	r3, [pc, #172]	; (800fb20 <tcp_create_segment+0x128>)
 800fa74:	22b0      	movs	r2, #176	; 0xb0
 800fa76:	492e      	ldr	r1, [pc, #184]	; (800fb30 <tcp_create_segment+0x138>)
 800fa78:	482b      	ldr	r0, [pc, #172]	; (800fb28 <tcp_create_segment+0x130>)
 800fa7a:	f004 fa17 	bl	8013eac <iprintf>
  seg->len = p->tot_len - optlen;
 800fa7e:	68bb      	ldr	r3, [r7, #8]
 800fa80:	891a      	ldrh	r2, [r3, #8]
 800fa82:	7dfb      	ldrb	r3, [r7, #23]
 800fa84:	b29b      	uxth	r3, r3
 800fa86:	1ad3      	subs	r3, r2, r3
 800fa88:	b29a      	uxth	r2, r3
 800fa8a:	693b      	ldr	r3, [r7, #16]
 800fa8c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 800fa8e:	2114      	movs	r1, #20
 800fa90:	68b8      	ldr	r0, [r7, #8]
 800fa92:	f7fb fdc3 	bl	800b61c <pbuf_add_header>
 800fa96:	4603      	mov	r3, r0
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d004      	beq.n	800faa6 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 800fa9c:	6938      	ldr	r0, [r7, #16]
 800fa9e:	f7fd f8d2 	bl	800cc46 <tcp_seg_free>
    return NULL;
 800faa2:	2300      	movs	r3, #0
 800faa4:	e037      	b.n	800fb16 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800faa6:	693b      	ldr	r3, [r7, #16]
 800faa8:	685b      	ldr	r3, [r3, #4]
 800faaa:	685a      	ldr	r2, [r3, #4]
 800faac:	693b      	ldr	r3, [r7, #16]
 800faae:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	8ada      	ldrh	r2, [r3, #22]
 800fab4:	693b      	ldr	r3, [r7, #16]
 800fab6:	68dc      	ldr	r4, [r3, #12]
 800fab8:	4610      	mov	r0, r2
 800faba:	f7fa fa99 	bl	8009ff0 <lwip_htons>
 800fabe:	4603      	mov	r3, r0
 800fac0:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	8b1a      	ldrh	r2, [r3, #24]
 800fac6:	693b      	ldr	r3, [r7, #16]
 800fac8:	68dc      	ldr	r4, [r3, #12]
 800faca:	4610      	mov	r0, r2
 800facc:	f7fa fa90 	bl	8009ff0 <lwip_htons>
 800fad0:	4603      	mov	r3, r0
 800fad2:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800fad4:	693b      	ldr	r3, [r7, #16]
 800fad6:	68dc      	ldr	r4, [r3, #12]
 800fad8:	6838      	ldr	r0, [r7, #0]
 800fada:	f7fa fa9e 	bl	800a01a <lwip_htonl>
 800fade:	4603      	mov	r3, r0
 800fae0:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800fae2:	7dfb      	ldrb	r3, [r7, #23]
 800fae4:	089b      	lsrs	r3, r3, #2
 800fae6:	b2db      	uxtb	r3, r3
 800fae8:	b29b      	uxth	r3, r3
 800faea:	3305      	adds	r3, #5
 800faec:	b29b      	uxth	r3, r3
 800faee:	031b      	lsls	r3, r3, #12
 800faf0:	b29a      	uxth	r2, r3
 800faf2:	79fb      	ldrb	r3, [r7, #7]
 800faf4:	b29b      	uxth	r3, r3
 800faf6:	4313      	orrs	r3, r2
 800faf8:	b29a      	uxth	r2, r3
 800fafa:	693b      	ldr	r3, [r7, #16]
 800fafc:	68dc      	ldr	r4, [r3, #12]
 800fafe:	4610      	mov	r0, r2
 800fb00:	f7fa fa76 	bl	8009ff0 <lwip_htons>
 800fb04:	4603      	mov	r3, r0
 800fb06:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 800fb08:	693b      	ldr	r3, [r7, #16]
 800fb0a:	68db      	ldr	r3, [r3, #12]
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	749a      	strb	r2, [r3, #18]
 800fb10:	2200      	movs	r2, #0
 800fb12:	74da      	strb	r2, [r3, #19]
  return seg;
 800fb14:	693b      	ldr	r3, [r7, #16]
}
 800fb16:	4618      	mov	r0, r3
 800fb18:	371c      	adds	r7, #28
 800fb1a:	46bd      	mov	sp, r7
 800fb1c:	bd90      	pop	{r4, r7, pc}
 800fb1e:	bf00      	nop
 800fb20:	080168a4 	.word	0x080168a4
 800fb24:	080168d8 	.word	0x080168d8
 800fb28:	080168f8 	.word	0x080168f8
 800fb2c:	08016920 	.word	0x08016920
 800fb30:	08016944 	.word	0x08016944

0800fb34 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 800fb34:	b590      	push	{r4, r7, lr}
 800fb36:	b08b      	sub	sp, #44	; 0x2c
 800fb38:	af02      	add	r7, sp, #8
 800fb3a:	6078      	str	r0, [r7, #4]
 800fb3c:	460b      	mov	r3, r1
 800fb3e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 800fb40:	2300      	movs	r3, #0
 800fb42:	61fb      	str	r3, [r7, #28]
 800fb44:	2300      	movs	r3, #0
 800fb46:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800fb48:	2300      	movs	r3, #0
 800fb4a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800fb4c:	687b      	ldr	r3, [r7, #4]
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	d106      	bne.n	800fb60 <tcp_split_unsent_seg+0x2c>
 800fb52:	4b95      	ldr	r3, [pc, #596]	; (800fda8 <tcp_split_unsent_seg+0x274>)
 800fb54:	f240 324b 	movw	r2, #843	; 0x34b
 800fb58:	4994      	ldr	r1, [pc, #592]	; (800fdac <tcp_split_unsent_seg+0x278>)
 800fb5a:	4895      	ldr	r0, [pc, #596]	; (800fdb0 <tcp_split_unsent_seg+0x27c>)
 800fb5c:	f004 f9a6 	bl	8013eac <iprintf>

  useg = pcb->unsent;
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fb64:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 800fb66:	697b      	ldr	r3, [r7, #20]
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d102      	bne.n	800fb72 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 800fb6c:	f04f 33ff 	mov.w	r3, #4294967295
 800fb70:	e116      	b.n	800fda0 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 800fb72:	887b      	ldrh	r3, [r7, #2]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d109      	bne.n	800fb8c <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 800fb78:	4b8b      	ldr	r3, [pc, #556]	; (800fda8 <tcp_split_unsent_seg+0x274>)
 800fb7a:	f240 3253 	movw	r2, #851	; 0x353
 800fb7e:	498d      	ldr	r1, [pc, #564]	; (800fdb4 <tcp_split_unsent_seg+0x280>)
 800fb80:	488b      	ldr	r0, [pc, #556]	; (800fdb0 <tcp_split_unsent_seg+0x27c>)
 800fb82:	f004 f993 	bl	8013eac <iprintf>
    return ERR_VAL;
 800fb86:	f06f 0305 	mvn.w	r3, #5
 800fb8a:	e109      	b.n	800fda0 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 800fb8c:	697b      	ldr	r3, [r7, #20]
 800fb8e:	891b      	ldrh	r3, [r3, #8]
 800fb90:	887a      	ldrh	r2, [r7, #2]
 800fb92:	429a      	cmp	r2, r3
 800fb94:	d301      	bcc.n	800fb9a <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 800fb96:	2300      	movs	r3, #0
 800fb98:	e102      	b.n	800fda0 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800fb9e:	887a      	ldrh	r2, [r7, #2]
 800fba0:	429a      	cmp	r2, r3
 800fba2:	d906      	bls.n	800fbb2 <tcp_split_unsent_seg+0x7e>
 800fba4:	4b80      	ldr	r3, [pc, #512]	; (800fda8 <tcp_split_unsent_seg+0x274>)
 800fba6:	f240 325b 	movw	r2, #859	; 0x35b
 800fbaa:	4983      	ldr	r1, [pc, #524]	; (800fdb8 <tcp_split_unsent_seg+0x284>)
 800fbac:	4880      	ldr	r0, [pc, #512]	; (800fdb0 <tcp_split_unsent_seg+0x27c>)
 800fbae:	f004 f97d 	bl	8013eac <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 800fbb2:	697b      	ldr	r3, [r7, #20]
 800fbb4:	891b      	ldrh	r3, [r3, #8]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d106      	bne.n	800fbc8 <tcp_split_unsent_seg+0x94>
 800fbba:	4b7b      	ldr	r3, [pc, #492]	; (800fda8 <tcp_split_unsent_seg+0x274>)
 800fbbc:	f44f 7257 	mov.w	r2, #860	; 0x35c
 800fbc0:	497e      	ldr	r1, [pc, #504]	; (800fdbc <tcp_split_unsent_seg+0x288>)
 800fbc2:	487b      	ldr	r0, [pc, #492]	; (800fdb0 <tcp_split_unsent_seg+0x27c>)
 800fbc4:	f004 f972 	bl	8013eac <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 800fbc8:	697b      	ldr	r3, [r7, #20]
 800fbca:	7a9b      	ldrb	r3, [r3, #10]
 800fbcc:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800fbce:	7bfb      	ldrb	r3, [r7, #15]
 800fbd0:	009b      	lsls	r3, r3, #2
 800fbd2:	b2db      	uxtb	r3, r3
 800fbd4:	f003 0304 	and.w	r3, r3, #4
 800fbd8:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 800fbda:	697b      	ldr	r3, [r7, #20]
 800fbdc:	891a      	ldrh	r2, [r3, #8]
 800fbde:	887b      	ldrh	r3, [r7, #2]
 800fbe0:	1ad3      	subs	r3, r2, r3
 800fbe2:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 800fbe4:	7bbb      	ldrb	r3, [r7, #14]
 800fbe6:	b29a      	uxth	r2, r3
 800fbe8:	89bb      	ldrh	r3, [r7, #12]
 800fbea:	4413      	add	r3, r2
 800fbec:	b29b      	uxth	r3, r3
 800fbee:	f44f 7220 	mov.w	r2, #640	; 0x280
 800fbf2:	4619      	mov	r1, r3
 800fbf4:	2036      	movs	r0, #54	; 0x36
 800fbf6:	f7fb fac3 	bl	800b180 <pbuf_alloc>
 800fbfa:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800fbfc:	693b      	ldr	r3, [r7, #16]
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	f000 80b7 	beq.w	800fd72 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 800fc04:	697b      	ldr	r3, [r7, #20]
 800fc06:	685b      	ldr	r3, [r3, #4]
 800fc08:	891a      	ldrh	r2, [r3, #8]
 800fc0a:	697b      	ldr	r3, [r7, #20]
 800fc0c:	891b      	ldrh	r3, [r3, #8]
 800fc0e:	1ad3      	subs	r3, r2, r3
 800fc10:	b29a      	uxth	r2, r3
 800fc12:	887b      	ldrh	r3, [r7, #2]
 800fc14:	4413      	add	r3, r2
 800fc16:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800fc18:	697b      	ldr	r3, [r7, #20]
 800fc1a:	6858      	ldr	r0, [r3, #4]
 800fc1c:	693b      	ldr	r3, [r7, #16]
 800fc1e:	685a      	ldr	r2, [r3, #4]
 800fc20:	7bbb      	ldrb	r3, [r7, #14]
 800fc22:	18d1      	adds	r1, r2, r3
 800fc24:	897b      	ldrh	r3, [r7, #10]
 800fc26:	89ba      	ldrh	r2, [r7, #12]
 800fc28:	f7fb ff84 	bl	800bb34 <pbuf_copy_partial>
 800fc2c:	4603      	mov	r3, r0
 800fc2e:	461a      	mov	r2, r3
 800fc30:	89bb      	ldrh	r3, [r7, #12]
 800fc32:	4293      	cmp	r3, r2
 800fc34:	f040 809f 	bne.w	800fd76 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800fc38:	697b      	ldr	r3, [r7, #20]
 800fc3a:	68db      	ldr	r3, [r3, #12]
 800fc3c:	899b      	ldrh	r3, [r3, #12]
 800fc3e:	b29b      	uxth	r3, r3
 800fc40:	4618      	mov	r0, r3
 800fc42:	f7fa f9d5 	bl	8009ff0 <lwip_htons>
 800fc46:	4603      	mov	r3, r0
 800fc48:	b2db      	uxtb	r3, r3
 800fc4a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fc4e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 800fc50:	2300      	movs	r3, #0
 800fc52:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 800fc54:	7efb      	ldrb	r3, [r7, #27]
 800fc56:	f003 0308 	and.w	r3, r3, #8
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d007      	beq.n	800fc6e <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 800fc5e:	7efb      	ldrb	r3, [r7, #27]
 800fc60:	f023 0308 	bic.w	r3, r3, #8
 800fc64:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 800fc66:	7ebb      	ldrb	r3, [r7, #26]
 800fc68:	f043 0308 	orr.w	r3, r3, #8
 800fc6c:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 800fc6e:	7efb      	ldrb	r3, [r7, #27]
 800fc70:	f003 0301 	and.w	r3, r3, #1
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d007      	beq.n	800fc88 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 800fc78:	7efb      	ldrb	r3, [r7, #27]
 800fc7a:	f023 0301 	bic.w	r3, r3, #1
 800fc7e:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 800fc80:	7ebb      	ldrb	r3, [r7, #26]
 800fc82:	f043 0301 	orr.w	r3, r3, #1
 800fc86:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 800fc88:	697b      	ldr	r3, [r7, #20]
 800fc8a:	68db      	ldr	r3, [r3, #12]
 800fc8c:	685b      	ldr	r3, [r3, #4]
 800fc8e:	4618      	mov	r0, r3
 800fc90:	f7fa f9c3 	bl	800a01a <lwip_htonl>
 800fc94:	4602      	mov	r2, r0
 800fc96:	887b      	ldrh	r3, [r7, #2]
 800fc98:	18d1      	adds	r1, r2, r3
 800fc9a:	7eba      	ldrb	r2, [r7, #26]
 800fc9c:	7bfb      	ldrb	r3, [r7, #15]
 800fc9e:	9300      	str	r3, [sp, #0]
 800fca0:	460b      	mov	r3, r1
 800fca2:	6939      	ldr	r1, [r7, #16]
 800fca4:	6878      	ldr	r0, [r7, #4]
 800fca6:	f7ff fea7 	bl	800f9f8 <tcp_create_segment>
 800fcaa:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 800fcac:	69fb      	ldr	r3, [r7, #28]
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d063      	beq.n	800fd7a <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800fcb2:	697b      	ldr	r3, [r7, #20]
 800fcb4:	685b      	ldr	r3, [r3, #4]
 800fcb6:	4618      	mov	r0, r3
 800fcb8:	f7fb fdd4 	bl	800b864 <pbuf_clen>
 800fcbc:	4603      	mov	r3, r0
 800fcbe:	461a      	mov	r2, r3
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800fcc6:	1a9b      	subs	r3, r3, r2
 800fcc8:	b29a      	uxth	r2, r3
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800fcd0:	697b      	ldr	r3, [r7, #20]
 800fcd2:	6858      	ldr	r0, [r3, #4]
 800fcd4:	697b      	ldr	r3, [r7, #20]
 800fcd6:	685b      	ldr	r3, [r3, #4]
 800fcd8:	891a      	ldrh	r2, [r3, #8]
 800fcda:	89bb      	ldrh	r3, [r7, #12]
 800fcdc:	1ad3      	subs	r3, r2, r3
 800fcde:	b29b      	uxth	r3, r3
 800fce0:	4619      	mov	r1, r3
 800fce2:	f7fb fbab 	bl	800b43c <pbuf_realloc>
  useg->len -= remainder;
 800fce6:	697b      	ldr	r3, [r7, #20]
 800fce8:	891a      	ldrh	r2, [r3, #8]
 800fcea:	89bb      	ldrh	r3, [r7, #12]
 800fcec:	1ad3      	subs	r3, r2, r3
 800fcee:	b29a      	uxth	r2, r3
 800fcf0:	697b      	ldr	r3, [r7, #20]
 800fcf2:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800fcf4:	697b      	ldr	r3, [r7, #20]
 800fcf6:	68db      	ldr	r3, [r3, #12]
 800fcf8:	899b      	ldrh	r3, [r3, #12]
 800fcfa:	b29c      	uxth	r4, r3
 800fcfc:	7efb      	ldrb	r3, [r7, #27]
 800fcfe:	b29b      	uxth	r3, r3
 800fd00:	4618      	mov	r0, r3
 800fd02:	f7fa f975 	bl	8009ff0 <lwip_htons>
 800fd06:	4603      	mov	r3, r0
 800fd08:	461a      	mov	r2, r3
 800fd0a:	697b      	ldr	r3, [r7, #20]
 800fd0c:	68db      	ldr	r3, [r3, #12]
 800fd0e:	4322      	orrs	r2, r4
 800fd10:	b292      	uxth	r2, r2
 800fd12:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800fd14:	697b      	ldr	r3, [r7, #20]
 800fd16:	685b      	ldr	r3, [r3, #4]
 800fd18:	4618      	mov	r0, r3
 800fd1a:	f7fb fda3 	bl	800b864 <pbuf_clen>
 800fd1e:	4603      	mov	r3, r0
 800fd20:	461a      	mov	r2, r3
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800fd28:	4413      	add	r3, r2
 800fd2a:	b29a      	uxth	r2, r3
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800fd32:	69fb      	ldr	r3, [r7, #28]
 800fd34:	685b      	ldr	r3, [r3, #4]
 800fd36:	4618      	mov	r0, r3
 800fd38:	f7fb fd94 	bl	800b864 <pbuf_clen>
 800fd3c:	4603      	mov	r3, r0
 800fd3e:	461a      	mov	r2, r3
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800fd46:	4413      	add	r3, r2
 800fd48:	b29a      	uxth	r2, r3
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 800fd50:	697b      	ldr	r3, [r7, #20]
 800fd52:	681a      	ldr	r2, [r3, #0]
 800fd54:	69fb      	ldr	r3, [r7, #28]
 800fd56:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 800fd58:	697b      	ldr	r3, [r7, #20]
 800fd5a:	69fa      	ldr	r2, [r7, #28]
 800fd5c:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 800fd5e:	69fb      	ldr	r3, [r7, #28]
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d103      	bne.n	800fd6e <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	2200      	movs	r2, #0
 800fd6a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 800fd6e:	2300      	movs	r3, #0
 800fd70:	e016      	b.n	800fda0 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 800fd72:	bf00      	nop
 800fd74:	e002      	b.n	800fd7c <tcp_split_unsent_seg+0x248>
    goto memerr;
 800fd76:	bf00      	nop
 800fd78:	e000      	b.n	800fd7c <tcp_split_unsent_seg+0x248>
    goto memerr;
 800fd7a:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 800fd7c:	69fb      	ldr	r3, [r7, #28]
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	d006      	beq.n	800fd90 <tcp_split_unsent_seg+0x25c>
 800fd82:	4b09      	ldr	r3, [pc, #36]	; (800fda8 <tcp_split_unsent_seg+0x274>)
 800fd84:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 800fd88:	490d      	ldr	r1, [pc, #52]	; (800fdc0 <tcp_split_unsent_seg+0x28c>)
 800fd8a:	4809      	ldr	r0, [pc, #36]	; (800fdb0 <tcp_split_unsent_seg+0x27c>)
 800fd8c:	f004 f88e 	bl	8013eac <iprintf>
  if (p != NULL) {
 800fd90:	693b      	ldr	r3, [r7, #16]
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d002      	beq.n	800fd9c <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 800fd96:	6938      	ldr	r0, [r7, #16]
 800fd98:	f7fb fcd6 	bl	800b748 <pbuf_free>
  }

  return ERR_MEM;
 800fd9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800fda0:	4618      	mov	r0, r3
 800fda2:	3724      	adds	r7, #36	; 0x24
 800fda4:	46bd      	mov	sp, r7
 800fda6:	bd90      	pop	{r4, r7, pc}
 800fda8:	080168a4 	.word	0x080168a4
 800fdac:	08016c38 	.word	0x08016c38
 800fdb0:	080168f8 	.word	0x080168f8
 800fdb4:	08016c5c 	.word	0x08016c5c
 800fdb8:	08016c80 	.word	0x08016c80
 800fdbc:	08016c90 	.word	0x08016c90
 800fdc0:	08016ca0 	.word	0x08016ca0

0800fdc4 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 800fdc4:	b590      	push	{r4, r7, lr}
 800fdc6:	b085      	sub	sp, #20
 800fdc8:	af00      	add	r7, sp, #0
 800fdca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d106      	bne.n	800fde0 <tcp_send_fin+0x1c>
 800fdd2:	4b21      	ldr	r3, [pc, #132]	; (800fe58 <tcp_send_fin+0x94>)
 800fdd4:	f240 32eb 	movw	r2, #1003	; 0x3eb
 800fdd8:	4920      	ldr	r1, [pc, #128]	; (800fe5c <tcp_send_fin+0x98>)
 800fdda:	4821      	ldr	r0, [pc, #132]	; (800fe60 <tcp_send_fin+0x9c>)
 800fddc:	f004 f866 	bl	8013eac <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d02e      	beq.n	800fe46 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fdec:	60fb      	str	r3, [r7, #12]
 800fdee:	e002      	b.n	800fdf6 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	681b      	ldr	r3, [r3, #0]
 800fdf4:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d1f8      	bne.n	800fdf0 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 800fdfe:	68fb      	ldr	r3, [r7, #12]
 800fe00:	68db      	ldr	r3, [r3, #12]
 800fe02:	899b      	ldrh	r3, [r3, #12]
 800fe04:	b29b      	uxth	r3, r3
 800fe06:	4618      	mov	r0, r3
 800fe08:	f7fa f8f2 	bl	8009ff0 <lwip_htons>
 800fe0c:	4603      	mov	r3, r0
 800fe0e:	b2db      	uxtb	r3, r3
 800fe10:	f003 0307 	and.w	r3, r3, #7
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d116      	bne.n	800fe46 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	68db      	ldr	r3, [r3, #12]
 800fe1c:	899b      	ldrh	r3, [r3, #12]
 800fe1e:	b29c      	uxth	r4, r3
 800fe20:	2001      	movs	r0, #1
 800fe22:	f7fa f8e5 	bl	8009ff0 <lwip_htons>
 800fe26:	4603      	mov	r3, r0
 800fe28:	461a      	mov	r2, r3
 800fe2a:	68fb      	ldr	r3, [r7, #12]
 800fe2c:	68db      	ldr	r3, [r3, #12]
 800fe2e:	4322      	orrs	r2, r4
 800fe30:	b292      	uxth	r2, r2
 800fe32:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	8b5b      	ldrh	r3, [r3, #26]
 800fe38:	f043 0320 	orr.w	r3, r3, #32
 800fe3c:	b29a      	uxth	r2, r3
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 800fe42:	2300      	movs	r3, #0
 800fe44:	e004      	b.n	800fe50 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800fe46:	2101      	movs	r1, #1
 800fe48:	6878      	ldr	r0, [r7, #4]
 800fe4a:	f000 f80b 	bl	800fe64 <tcp_enqueue_flags>
 800fe4e:	4603      	mov	r3, r0
}
 800fe50:	4618      	mov	r0, r3
 800fe52:	3714      	adds	r7, #20
 800fe54:	46bd      	mov	sp, r7
 800fe56:	bd90      	pop	{r4, r7, pc}
 800fe58:	080168a4 	.word	0x080168a4
 800fe5c:	08016cac 	.word	0x08016cac
 800fe60:	080168f8 	.word	0x080168f8

0800fe64 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 800fe64:	b580      	push	{r7, lr}
 800fe66:	b08a      	sub	sp, #40	; 0x28
 800fe68:	af02      	add	r7, sp, #8
 800fe6a:	6078      	str	r0, [r7, #4]
 800fe6c:	460b      	mov	r3, r1
 800fe6e:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 800fe70:	2300      	movs	r3, #0
 800fe72:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 800fe74:	2300      	movs	r3, #0
 800fe76:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800fe78:	78fb      	ldrb	r3, [r7, #3]
 800fe7a:	f003 0303 	and.w	r3, r3, #3
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d106      	bne.n	800fe90 <tcp_enqueue_flags+0x2c>
 800fe82:	4b67      	ldr	r3, [pc, #412]	; (8010020 <tcp_enqueue_flags+0x1bc>)
 800fe84:	f240 4211 	movw	r2, #1041	; 0x411
 800fe88:	4966      	ldr	r1, [pc, #408]	; (8010024 <tcp_enqueue_flags+0x1c0>)
 800fe8a:	4867      	ldr	r0, [pc, #412]	; (8010028 <tcp_enqueue_flags+0x1c4>)
 800fe8c:	f004 f80e 	bl	8013eac <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d106      	bne.n	800fea4 <tcp_enqueue_flags+0x40>
 800fe96:	4b62      	ldr	r3, [pc, #392]	; (8010020 <tcp_enqueue_flags+0x1bc>)
 800fe98:	f240 4213 	movw	r2, #1043	; 0x413
 800fe9c:	4963      	ldr	r1, [pc, #396]	; (801002c <tcp_enqueue_flags+0x1c8>)
 800fe9e:	4862      	ldr	r0, [pc, #392]	; (8010028 <tcp_enqueue_flags+0x1c4>)
 800fea0:	f004 f804 	bl	8013eac <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 800fea4:	78fb      	ldrb	r3, [r7, #3]
 800fea6:	f003 0302 	and.w	r3, r3, #2
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d001      	beq.n	800feb2 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 800feae:	2301      	movs	r3, #1
 800feb0:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800feb2:	7ffb      	ldrb	r3, [r7, #31]
 800feb4:	009b      	lsls	r3, r3, #2
 800feb6:	b2db      	uxtb	r3, r3
 800feb8:	f003 0304 	and.w	r3, r3, #4
 800febc:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800febe:	7dfb      	ldrb	r3, [r7, #23]
 800fec0:	b29b      	uxth	r3, r3
 800fec2:	f44f 7220 	mov.w	r2, #640	; 0x280
 800fec6:	4619      	mov	r1, r3
 800fec8:	2036      	movs	r0, #54	; 0x36
 800feca:	f7fb f959 	bl	800b180 <pbuf_alloc>
 800fece:	6138      	str	r0, [r7, #16]
 800fed0:	693b      	ldr	r3, [r7, #16]
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	d109      	bne.n	800feea <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	8b5b      	ldrh	r3, [r3, #26]
 800feda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fede:	b29a      	uxth	r2, r3
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800fee4:	f04f 33ff 	mov.w	r3, #4294967295
 800fee8:	e095      	b.n	8010016 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800feea:	693b      	ldr	r3, [r7, #16]
 800feec:	895a      	ldrh	r2, [r3, #10]
 800feee:	7dfb      	ldrb	r3, [r7, #23]
 800fef0:	b29b      	uxth	r3, r3
 800fef2:	429a      	cmp	r2, r3
 800fef4:	d206      	bcs.n	800ff04 <tcp_enqueue_flags+0xa0>
 800fef6:	4b4a      	ldr	r3, [pc, #296]	; (8010020 <tcp_enqueue_flags+0x1bc>)
 800fef8:	f240 4239 	movw	r2, #1081	; 0x439
 800fefc:	494c      	ldr	r1, [pc, #304]	; (8010030 <tcp_enqueue_flags+0x1cc>)
 800fefe:	484a      	ldr	r0, [pc, #296]	; (8010028 <tcp_enqueue_flags+0x1c4>)
 800ff00:	f003 ffd4 	bl	8013eac <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 800ff08:	78fa      	ldrb	r2, [r7, #3]
 800ff0a:	7ffb      	ldrb	r3, [r7, #31]
 800ff0c:	9300      	str	r3, [sp, #0]
 800ff0e:	460b      	mov	r3, r1
 800ff10:	6939      	ldr	r1, [r7, #16]
 800ff12:	6878      	ldr	r0, [r7, #4]
 800ff14:	f7ff fd70 	bl	800f9f8 <tcp_create_segment>
 800ff18:	60f8      	str	r0, [r7, #12]
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	d109      	bne.n	800ff34 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	8b5b      	ldrh	r3, [r3, #26]
 800ff24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ff28:	b29a      	uxth	r2, r3
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800ff2e:	f04f 33ff 	mov.w	r3, #4294967295
 800ff32:	e070      	b.n	8010016 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	68db      	ldr	r3, [r3, #12]
 800ff38:	f003 0303 	and.w	r3, r3, #3
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d006      	beq.n	800ff4e <tcp_enqueue_flags+0xea>
 800ff40:	4b37      	ldr	r3, [pc, #220]	; (8010020 <tcp_enqueue_flags+0x1bc>)
 800ff42:	f240 4242 	movw	r2, #1090	; 0x442
 800ff46:	493b      	ldr	r1, [pc, #236]	; (8010034 <tcp_enqueue_flags+0x1d0>)
 800ff48:	4837      	ldr	r0, [pc, #220]	; (8010028 <tcp_enqueue_flags+0x1c4>)
 800ff4a:	f003 ffaf 	bl	8013eac <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800ff4e:	68fb      	ldr	r3, [r7, #12]
 800ff50:	891b      	ldrh	r3, [r3, #8]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d006      	beq.n	800ff64 <tcp_enqueue_flags+0x100>
 800ff56:	4b32      	ldr	r3, [pc, #200]	; (8010020 <tcp_enqueue_flags+0x1bc>)
 800ff58:	f240 4243 	movw	r2, #1091	; 0x443
 800ff5c:	4936      	ldr	r1, [pc, #216]	; (8010038 <tcp_enqueue_flags+0x1d4>)
 800ff5e:	4832      	ldr	r0, [pc, #200]	; (8010028 <tcp_enqueue_flags+0x1c4>)
 800ff60:	f003 ffa4 	bl	8013eac <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d103      	bne.n	800ff74 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	68fa      	ldr	r2, [r7, #12]
 800ff70:	66da      	str	r2, [r3, #108]	; 0x6c
 800ff72:	e00d      	b.n	800ff90 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ff78:	61bb      	str	r3, [r7, #24]
 800ff7a:	e002      	b.n	800ff82 <tcp_enqueue_flags+0x11e>
 800ff7c:	69bb      	ldr	r3, [r7, #24]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	61bb      	str	r3, [r7, #24]
 800ff82:	69bb      	ldr	r3, [r7, #24]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d1f8      	bne.n	800ff7c <tcp_enqueue_flags+0x118>
    useg->next = seg;
 800ff8a:	69bb      	ldr	r3, [r7, #24]
 800ff8c:	68fa      	ldr	r2, [r7, #12]
 800ff8e:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	2200      	movs	r2, #0
 800ff94:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 800ff98:	78fb      	ldrb	r3, [r7, #3]
 800ff9a:	f003 0302 	and.w	r3, r3, #2
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d104      	bne.n	800ffac <tcp_enqueue_flags+0x148>
 800ffa2:	78fb      	ldrb	r3, [r7, #3]
 800ffa4:	f003 0301 	and.w	r3, r3, #1
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d004      	beq.n	800ffb6 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ffb0:	1c5a      	adds	r2, r3, #1
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 800ffb6:	78fb      	ldrb	r3, [r7, #3]
 800ffb8:	f003 0301 	and.w	r3, r3, #1
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	d006      	beq.n	800ffce <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	8b5b      	ldrh	r3, [r3, #26]
 800ffc4:	f043 0320 	orr.w	r3, r3, #32
 800ffc8:	b29a      	uxth	r2, r3
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	685b      	ldr	r3, [r3, #4]
 800ffd2:	4618      	mov	r0, r3
 800ffd4:	f7fb fc46 	bl	800b864 <pbuf_clen>
 800ffd8:	4603      	mov	r3, r0
 800ffda:	461a      	mov	r2, r3
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800ffe2:	4413      	add	r3, r2
 800ffe4:	b29a      	uxth	r2, r3
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d00e      	beq.n	8010014 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d10a      	bne.n	8010014 <tcp_enqueue_flags+0x1b0>
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010002:	2b00      	cmp	r3, #0
 8010004:	d106      	bne.n	8010014 <tcp_enqueue_flags+0x1b0>
 8010006:	4b06      	ldr	r3, [pc, #24]	; (8010020 <tcp_enqueue_flags+0x1bc>)
 8010008:	f240 4265 	movw	r2, #1125	; 0x465
 801000c:	490b      	ldr	r1, [pc, #44]	; (801003c <tcp_enqueue_flags+0x1d8>)
 801000e:	4806      	ldr	r0, [pc, #24]	; (8010028 <tcp_enqueue_flags+0x1c4>)
 8010010:	f003 ff4c 	bl	8013eac <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8010014:	2300      	movs	r3, #0
}
 8010016:	4618      	mov	r0, r3
 8010018:	3720      	adds	r7, #32
 801001a:	46bd      	mov	sp, r7
 801001c:	bd80      	pop	{r7, pc}
 801001e:	bf00      	nop
 8010020:	080168a4 	.word	0x080168a4
 8010024:	08016cc8 	.word	0x08016cc8
 8010028:	080168f8 	.word	0x080168f8
 801002c:	08016d20 	.word	0x08016d20
 8010030:	08016d40 	.word	0x08016d40
 8010034:	08016d7c 	.word	0x08016d7c
 8010038:	08016d94 	.word	0x08016d94
 801003c:	08016dc0 	.word	0x08016dc0

08010040 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8010040:	b5b0      	push	{r4, r5, r7, lr}
 8010042:	b08a      	sub	sp, #40	; 0x28
 8010044:	af00      	add	r7, sp, #0
 8010046:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	2b00      	cmp	r3, #0
 801004c:	d106      	bne.n	801005c <tcp_output+0x1c>
 801004e:	4b9e      	ldr	r3, [pc, #632]	; (80102c8 <tcp_output+0x288>)
 8010050:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8010054:	499d      	ldr	r1, [pc, #628]	; (80102cc <tcp_output+0x28c>)
 8010056:	489e      	ldr	r0, [pc, #632]	; (80102d0 <tcp_output+0x290>)
 8010058:	f003 ff28 	bl	8013eac <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	7d1b      	ldrb	r3, [r3, #20]
 8010060:	2b01      	cmp	r3, #1
 8010062:	d106      	bne.n	8010072 <tcp_output+0x32>
 8010064:	4b98      	ldr	r3, [pc, #608]	; (80102c8 <tcp_output+0x288>)
 8010066:	f240 42e3 	movw	r2, #1251	; 0x4e3
 801006a:	499a      	ldr	r1, [pc, #616]	; (80102d4 <tcp_output+0x294>)
 801006c:	4898      	ldr	r0, [pc, #608]	; (80102d0 <tcp_output+0x290>)
 801006e:	f003 ff1d 	bl	8013eac <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8010072:	4b99      	ldr	r3, [pc, #612]	; (80102d8 <tcp_output+0x298>)
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	687a      	ldr	r2, [r7, #4]
 8010078:	429a      	cmp	r2, r3
 801007a:	d101      	bne.n	8010080 <tcp_output+0x40>
    return ERR_OK;
 801007c:	2300      	movs	r3, #0
 801007e:	e1ce      	b.n	801041e <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801008c:	4293      	cmp	r3, r2
 801008e:	bf28      	it	cs
 8010090:	4613      	movcs	r3, r2
 8010092:	b29b      	uxth	r3, r3
 8010094:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801009a:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801009c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d10b      	bne.n	80100ba <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	8b5b      	ldrh	r3, [r3, #26]
 80100a6:	f003 0302 	and.w	r3, r3, #2
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	f000 81aa 	beq.w	8010404 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80100b0:	6878      	ldr	r0, [r7, #4]
 80100b2:	f000 fdcb 	bl	8010c4c <tcp_send_empty_ack>
 80100b6:	4603      	mov	r3, r0
 80100b8:	e1b1      	b.n	801041e <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80100ba:	6879      	ldr	r1, [r7, #4]
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	3304      	adds	r3, #4
 80100c0:	461a      	mov	r2, r3
 80100c2:	6878      	ldr	r0, [r7, #4]
 80100c4:	f7ff fc7c 	bl	800f9c0 <tcp_route>
 80100c8:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80100ca:	697b      	ldr	r3, [r7, #20]
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d102      	bne.n	80100d6 <tcp_output+0x96>
    return ERR_RTE;
 80100d0:	f06f 0303 	mvn.w	r3, #3
 80100d4:	e1a3      	b.n	801041e <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d003      	beq.n	80100e4 <tcp_output+0xa4>
 80100dc:	687b      	ldr	r3, [r7, #4]
 80100de:	681b      	ldr	r3, [r3, #0]
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d111      	bne.n	8010108 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80100e4:	697b      	ldr	r3, [r7, #20]
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d002      	beq.n	80100f0 <tcp_output+0xb0>
 80100ea:	697b      	ldr	r3, [r7, #20]
 80100ec:	3304      	adds	r3, #4
 80100ee:	e000      	b.n	80100f2 <tcp_output+0xb2>
 80100f0:	2300      	movs	r3, #0
 80100f2:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80100f4:	693b      	ldr	r3, [r7, #16]
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d102      	bne.n	8010100 <tcp_output+0xc0>
      return ERR_RTE;
 80100fa:	f06f 0303 	mvn.w	r3, #3
 80100fe:	e18e      	b.n	801041e <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8010100:	693b      	ldr	r3, [r7, #16]
 8010102:	681a      	ldr	r2, [r3, #0]
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8010108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801010a:	68db      	ldr	r3, [r3, #12]
 801010c:	685b      	ldr	r3, [r3, #4]
 801010e:	4618      	mov	r0, r3
 8010110:	f7f9 ff83 	bl	800a01a <lwip_htonl>
 8010114:	4602      	mov	r2, r0
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801011a:	1ad3      	subs	r3, r2, r3
 801011c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801011e:	8912      	ldrh	r2, [r2, #8]
 8010120:	4413      	add	r3, r2
 8010122:	69ba      	ldr	r2, [r7, #24]
 8010124:	429a      	cmp	r2, r3
 8010126:	d227      	bcs.n	8010178 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801012e:	461a      	mov	r2, r3
 8010130:	69bb      	ldr	r3, [r7, #24]
 8010132:	4293      	cmp	r3, r2
 8010134:	d114      	bne.n	8010160 <tcp_output+0x120>
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801013a:	2b00      	cmp	r3, #0
 801013c:	d110      	bne.n	8010160 <tcp_output+0x120>
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8010144:	2b00      	cmp	r3, #0
 8010146:	d10b      	bne.n	8010160 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	2200      	movs	r2, #0
 801014c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	2201      	movs	r2, #1
 8010154:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	2200      	movs	r2, #0
 801015c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	8b5b      	ldrh	r3, [r3, #26]
 8010164:	f003 0302 	and.w	r3, r3, #2
 8010168:	2b00      	cmp	r3, #0
 801016a:	f000 814d 	beq.w	8010408 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801016e:	6878      	ldr	r0, [r7, #4]
 8010170:	f000 fd6c 	bl	8010c4c <tcp_send_empty_ack>
 8010174:	4603      	mov	r3, r0
 8010176:	e152      	b.n	801041e <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	2200      	movs	r2, #0
 801017c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010184:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8010186:	6a3b      	ldr	r3, [r7, #32]
 8010188:	2b00      	cmp	r3, #0
 801018a:	f000 811c 	beq.w	80103c6 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801018e:	e002      	b.n	8010196 <tcp_output+0x156>
 8010190:	6a3b      	ldr	r3, [r7, #32]
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	623b      	str	r3, [r7, #32]
 8010196:	6a3b      	ldr	r3, [r7, #32]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	2b00      	cmp	r3, #0
 801019c:	d1f8      	bne.n	8010190 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801019e:	e112      	b.n	80103c6 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80101a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101a2:	68db      	ldr	r3, [r3, #12]
 80101a4:	899b      	ldrh	r3, [r3, #12]
 80101a6:	b29b      	uxth	r3, r3
 80101a8:	4618      	mov	r0, r3
 80101aa:	f7f9 ff21 	bl	8009ff0 <lwip_htons>
 80101ae:	4603      	mov	r3, r0
 80101b0:	b2db      	uxtb	r3, r3
 80101b2:	f003 0304 	and.w	r3, r3, #4
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	d006      	beq.n	80101c8 <tcp_output+0x188>
 80101ba:	4b43      	ldr	r3, [pc, #268]	; (80102c8 <tcp_output+0x288>)
 80101bc:	f240 5236 	movw	r2, #1334	; 0x536
 80101c0:	4946      	ldr	r1, [pc, #280]	; (80102dc <tcp_output+0x29c>)
 80101c2:	4843      	ldr	r0, [pc, #268]	; (80102d0 <tcp_output+0x290>)
 80101c4:	f003 fe72 	bl	8013eac <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d01f      	beq.n	8010210 <tcp_output+0x1d0>
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	8b5b      	ldrh	r3, [r3, #26]
 80101d4:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d119      	bne.n	8010210 <tcp_output+0x1d0>
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d00b      	beq.n	80101fc <tcp_output+0x1bc>
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80101e8:	681b      	ldr	r3, [r3, #0]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d110      	bne.n	8010210 <tcp_output+0x1d0>
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80101f2:	891a      	ldrh	r2, [r3, #8]
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80101f8:	429a      	cmp	r2, r3
 80101fa:	d209      	bcs.n	8010210 <tcp_output+0x1d0>
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8010202:	2b00      	cmp	r3, #0
 8010204:	d004      	beq.n	8010210 <tcp_output+0x1d0>
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801020c:	2b08      	cmp	r3, #8
 801020e:	d901      	bls.n	8010214 <tcp_output+0x1d4>
 8010210:	2301      	movs	r3, #1
 8010212:	e000      	b.n	8010216 <tcp_output+0x1d6>
 8010214:	2300      	movs	r3, #0
 8010216:	2b00      	cmp	r3, #0
 8010218:	d106      	bne.n	8010228 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	8b5b      	ldrh	r3, [r3, #26]
 801021e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8010222:	2b00      	cmp	r3, #0
 8010224:	f000 80e4 	beq.w	80103f0 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	7d1b      	ldrb	r3, [r3, #20]
 801022c:	2b02      	cmp	r3, #2
 801022e:	d00d      	beq.n	801024c <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8010230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010232:	68db      	ldr	r3, [r3, #12]
 8010234:	899b      	ldrh	r3, [r3, #12]
 8010236:	b29c      	uxth	r4, r3
 8010238:	2010      	movs	r0, #16
 801023a:	f7f9 fed9 	bl	8009ff0 <lwip_htons>
 801023e:	4603      	mov	r3, r0
 8010240:	461a      	mov	r2, r3
 8010242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010244:	68db      	ldr	r3, [r3, #12]
 8010246:	4322      	orrs	r2, r4
 8010248:	b292      	uxth	r2, r2
 801024a:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801024c:	697a      	ldr	r2, [r7, #20]
 801024e:	6879      	ldr	r1, [r7, #4]
 8010250:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010252:	f000 f909 	bl	8010468 <tcp_output_segment>
 8010256:	4603      	mov	r3, r0
 8010258:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801025a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801025e:	2b00      	cmp	r3, #0
 8010260:	d009      	beq.n	8010276 <tcp_output+0x236>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	8b5b      	ldrh	r3, [r3, #26]
 8010266:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801026a:	b29a      	uxth	r2, r3
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	835a      	strh	r2, [r3, #26]
      return err;
 8010270:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010274:	e0d3      	b.n	801041e <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8010276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010278:	681a      	ldr	r2, [r3, #0]
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	7d1b      	ldrb	r3, [r3, #20]
 8010282:	2b02      	cmp	r3, #2
 8010284:	d006      	beq.n	8010294 <tcp_output+0x254>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	8b5b      	ldrh	r3, [r3, #26]
 801028a:	f023 0303 	bic.w	r3, r3, #3
 801028e:	b29a      	uxth	r2, r3
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8010294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010296:	68db      	ldr	r3, [r3, #12]
 8010298:	685b      	ldr	r3, [r3, #4]
 801029a:	4618      	mov	r0, r3
 801029c:	f7f9 febd 	bl	800a01a <lwip_htonl>
 80102a0:	4604      	mov	r4, r0
 80102a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102a4:	891b      	ldrh	r3, [r3, #8]
 80102a6:	461d      	mov	r5, r3
 80102a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102aa:	68db      	ldr	r3, [r3, #12]
 80102ac:	899b      	ldrh	r3, [r3, #12]
 80102ae:	b29b      	uxth	r3, r3
 80102b0:	4618      	mov	r0, r3
 80102b2:	f7f9 fe9d 	bl	8009ff0 <lwip_htons>
 80102b6:	4603      	mov	r3, r0
 80102b8:	b2db      	uxtb	r3, r3
 80102ba:	f003 0303 	and.w	r3, r3, #3
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d00e      	beq.n	80102e0 <tcp_output+0x2a0>
 80102c2:	2301      	movs	r3, #1
 80102c4:	e00d      	b.n	80102e2 <tcp_output+0x2a2>
 80102c6:	bf00      	nop
 80102c8:	080168a4 	.word	0x080168a4
 80102cc:	08016de8 	.word	0x08016de8
 80102d0:	080168f8 	.word	0x080168f8
 80102d4:	08016e00 	.word	0x08016e00
 80102d8:	2000b904 	.word	0x2000b904
 80102dc:	08016e28 	.word	0x08016e28
 80102e0:	2300      	movs	r3, #0
 80102e2:	442b      	add	r3, r5
 80102e4:	4423      	add	r3, r4
 80102e6:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80102ec:	68bb      	ldr	r3, [r7, #8]
 80102ee:	1ad3      	subs	r3, r2, r3
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	da02      	bge.n	80102fa <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	68ba      	ldr	r2, [r7, #8]
 80102f8:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80102fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102fc:	891b      	ldrh	r3, [r3, #8]
 80102fe:	461c      	mov	r4, r3
 8010300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010302:	68db      	ldr	r3, [r3, #12]
 8010304:	899b      	ldrh	r3, [r3, #12]
 8010306:	b29b      	uxth	r3, r3
 8010308:	4618      	mov	r0, r3
 801030a:	f7f9 fe71 	bl	8009ff0 <lwip_htons>
 801030e:	4603      	mov	r3, r0
 8010310:	b2db      	uxtb	r3, r3
 8010312:	f003 0303 	and.w	r3, r3, #3
 8010316:	2b00      	cmp	r3, #0
 8010318:	d001      	beq.n	801031e <tcp_output+0x2de>
 801031a:	2301      	movs	r3, #1
 801031c:	e000      	b.n	8010320 <tcp_output+0x2e0>
 801031e:	2300      	movs	r3, #0
 8010320:	4423      	add	r3, r4
 8010322:	2b00      	cmp	r3, #0
 8010324:	d049      	beq.n	80103ba <tcp_output+0x37a>
      seg->next = NULL;
 8010326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010328:	2200      	movs	r2, #0
 801032a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010330:	2b00      	cmp	r3, #0
 8010332:	d105      	bne.n	8010340 <tcp_output+0x300>
        pcb->unacked = seg;
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010338:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 801033a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801033c:	623b      	str	r3, [r7, #32]
 801033e:	e03f      	b.n	80103c0 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8010340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010342:	68db      	ldr	r3, [r3, #12]
 8010344:	685b      	ldr	r3, [r3, #4]
 8010346:	4618      	mov	r0, r3
 8010348:	f7f9 fe67 	bl	800a01a <lwip_htonl>
 801034c:	4604      	mov	r4, r0
 801034e:	6a3b      	ldr	r3, [r7, #32]
 8010350:	68db      	ldr	r3, [r3, #12]
 8010352:	685b      	ldr	r3, [r3, #4]
 8010354:	4618      	mov	r0, r3
 8010356:	f7f9 fe60 	bl	800a01a <lwip_htonl>
 801035a:	4603      	mov	r3, r0
 801035c:	1ae3      	subs	r3, r4, r3
 801035e:	2b00      	cmp	r3, #0
 8010360:	da24      	bge.n	80103ac <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	3370      	adds	r3, #112	; 0x70
 8010366:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8010368:	e002      	b.n	8010370 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801036a:	69fb      	ldr	r3, [r7, #28]
 801036c:	681b      	ldr	r3, [r3, #0]
 801036e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8010370:	69fb      	ldr	r3, [r7, #28]
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	2b00      	cmp	r3, #0
 8010376:	d011      	beq.n	801039c <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8010378:	69fb      	ldr	r3, [r7, #28]
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	68db      	ldr	r3, [r3, #12]
 801037e:	685b      	ldr	r3, [r3, #4]
 8010380:	4618      	mov	r0, r3
 8010382:	f7f9 fe4a 	bl	800a01a <lwip_htonl>
 8010386:	4604      	mov	r4, r0
 8010388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801038a:	68db      	ldr	r3, [r3, #12]
 801038c:	685b      	ldr	r3, [r3, #4]
 801038e:	4618      	mov	r0, r3
 8010390:	f7f9 fe43 	bl	800a01a <lwip_htonl>
 8010394:	4603      	mov	r3, r0
 8010396:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8010398:	2b00      	cmp	r3, #0
 801039a:	dbe6      	blt.n	801036a <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 801039c:	69fb      	ldr	r3, [r7, #28]
 801039e:	681a      	ldr	r2, [r3, #0]
 80103a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103a2:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80103a4:	69fb      	ldr	r3, [r7, #28]
 80103a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80103a8:	601a      	str	r2, [r3, #0]
 80103aa:	e009      	b.n	80103c0 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80103ac:	6a3b      	ldr	r3, [r7, #32]
 80103ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80103b0:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80103b2:	6a3b      	ldr	r3, [r7, #32]
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	623b      	str	r3, [r7, #32]
 80103b8:	e002      	b.n	80103c0 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80103ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80103bc:	f7fc fc43 	bl	800cc46 <tcp_seg_free>
    }
    seg = pcb->unsent;
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80103c4:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 80103c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d012      	beq.n	80103f2 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80103cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103ce:	68db      	ldr	r3, [r3, #12]
 80103d0:	685b      	ldr	r3, [r3, #4]
 80103d2:	4618      	mov	r0, r3
 80103d4:	f7f9 fe21 	bl	800a01a <lwip_htonl>
 80103d8:	4602      	mov	r2, r0
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80103de:	1ad3      	subs	r3, r2, r3
 80103e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80103e2:	8912      	ldrh	r2, [r2, #8]
 80103e4:	4413      	add	r3, r2
  while (seg != NULL &&
 80103e6:	69ba      	ldr	r2, [r7, #24]
 80103e8:	429a      	cmp	r2, r3
 80103ea:	f4bf aed9 	bcs.w	80101a0 <tcp_output+0x160>
 80103ee:	e000      	b.n	80103f2 <tcp_output+0x3b2>
      break;
 80103f0:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d108      	bne.n	801040c <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	2200      	movs	r2, #0
 80103fe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8010402:	e004      	b.n	801040e <tcp_output+0x3ce>
    goto output_done;
 8010404:	bf00      	nop
 8010406:	e002      	b.n	801040e <tcp_output+0x3ce>
    goto output_done;
 8010408:	bf00      	nop
 801040a:	e000      	b.n	801040e <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801040c:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	8b5b      	ldrh	r3, [r3, #26]
 8010412:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010416:	b29a      	uxth	r2, r3
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801041c:	2300      	movs	r3, #0
}
 801041e:	4618      	mov	r0, r3
 8010420:	3728      	adds	r7, #40	; 0x28
 8010422:	46bd      	mov	sp, r7
 8010424:	bdb0      	pop	{r4, r5, r7, pc}
 8010426:	bf00      	nop

08010428 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8010428:	b580      	push	{r7, lr}
 801042a:	b082      	sub	sp, #8
 801042c:	af00      	add	r7, sp, #0
 801042e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	2b00      	cmp	r3, #0
 8010434:	d106      	bne.n	8010444 <tcp_output_segment_busy+0x1c>
 8010436:	4b09      	ldr	r3, [pc, #36]	; (801045c <tcp_output_segment_busy+0x34>)
 8010438:	f240 529a 	movw	r2, #1434	; 0x59a
 801043c:	4908      	ldr	r1, [pc, #32]	; (8010460 <tcp_output_segment_busy+0x38>)
 801043e:	4809      	ldr	r0, [pc, #36]	; (8010464 <tcp_output_segment_busy+0x3c>)
 8010440:	f003 fd34 	bl	8013eac <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	685b      	ldr	r3, [r3, #4]
 8010448:	7b9b      	ldrb	r3, [r3, #14]
 801044a:	2b01      	cmp	r3, #1
 801044c:	d001      	beq.n	8010452 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801044e:	2301      	movs	r3, #1
 8010450:	e000      	b.n	8010454 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8010452:	2300      	movs	r3, #0
}
 8010454:	4618      	mov	r0, r3
 8010456:	3708      	adds	r7, #8
 8010458:	46bd      	mov	sp, r7
 801045a:	bd80      	pop	{r7, pc}
 801045c:	080168a4 	.word	0x080168a4
 8010460:	08016e40 	.word	0x08016e40
 8010464:	080168f8 	.word	0x080168f8

08010468 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8010468:	b5b0      	push	{r4, r5, r7, lr}
 801046a:	b08c      	sub	sp, #48	; 0x30
 801046c:	af04      	add	r7, sp, #16
 801046e:	60f8      	str	r0, [r7, #12]
 8010470:	60b9      	str	r1, [r7, #8]
 8010472:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8010474:	68fb      	ldr	r3, [r7, #12]
 8010476:	2b00      	cmp	r3, #0
 8010478:	d106      	bne.n	8010488 <tcp_output_segment+0x20>
 801047a:	4b63      	ldr	r3, [pc, #396]	; (8010608 <tcp_output_segment+0x1a0>)
 801047c:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8010480:	4962      	ldr	r1, [pc, #392]	; (801060c <tcp_output_segment+0x1a4>)
 8010482:	4863      	ldr	r0, [pc, #396]	; (8010610 <tcp_output_segment+0x1a8>)
 8010484:	f003 fd12 	bl	8013eac <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8010488:	68bb      	ldr	r3, [r7, #8]
 801048a:	2b00      	cmp	r3, #0
 801048c:	d106      	bne.n	801049c <tcp_output_segment+0x34>
 801048e:	4b5e      	ldr	r3, [pc, #376]	; (8010608 <tcp_output_segment+0x1a0>)
 8010490:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8010494:	495f      	ldr	r1, [pc, #380]	; (8010614 <tcp_output_segment+0x1ac>)
 8010496:	485e      	ldr	r0, [pc, #376]	; (8010610 <tcp_output_segment+0x1a8>)
 8010498:	f003 fd08 	bl	8013eac <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	2b00      	cmp	r3, #0
 80104a0:	d106      	bne.n	80104b0 <tcp_output_segment+0x48>
 80104a2:	4b59      	ldr	r3, [pc, #356]	; (8010608 <tcp_output_segment+0x1a0>)
 80104a4:	f240 52ba 	movw	r2, #1466	; 0x5ba
 80104a8:	495b      	ldr	r1, [pc, #364]	; (8010618 <tcp_output_segment+0x1b0>)
 80104aa:	4859      	ldr	r0, [pc, #356]	; (8010610 <tcp_output_segment+0x1a8>)
 80104ac:	f003 fcfe 	bl	8013eac <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80104b0:	68f8      	ldr	r0, [r7, #12]
 80104b2:	f7ff ffb9 	bl	8010428 <tcp_output_segment_busy>
 80104b6:	4603      	mov	r3, r0
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d001      	beq.n	80104c0 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80104bc:	2300      	movs	r3, #0
 80104be:	e09f      	b.n	8010600 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80104c0:	68bb      	ldr	r3, [r7, #8]
 80104c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80104c4:	68fb      	ldr	r3, [r7, #12]
 80104c6:	68dc      	ldr	r4, [r3, #12]
 80104c8:	4610      	mov	r0, r2
 80104ca:	f7f9 fda6 	bl	800a01a <lwip_htonl>
 80104ce:	4603      	mov	r3, r0
 80104d0:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80104d2:	68bb      	ldr	r3, [r7, #8]
 80104d4:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80104d6:	68fb      	ldr	r3, [r7, #12]
 80104d8:	68dc      	ldr	r4, [r3, #12]
 80104da:	4610      	mov	r0, r2
 80104dc:	f7f9 fd88 	bl	8009ff0 <lwip_htons>
 80104e0:	4603      	mov	r3, r0
 80104e2:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80104e4:	68bb      	ldr	r3, [r7, #8]
 80104e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80104e8:	68ba      	ldr	r2, [r7, #8]
 80104ea:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80104ec:	441a      	add	r2, r3
 80104ee:	68bb      	ldr	r3, [r7, #8]
 80104f0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	68db      	ldr	r3, [r3, #12]
 80104f6:	3314      	adds	r3, #20
 80104f8:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80104fa:	68fb      	ldr	r3, [r7, #12]
 80104fc:	7a9b      	ldrb	r3, [r3, #10]
 80104fe:	f003 0301 	and.w	r3, r3, #1
 8010502:	2b00      	cmp	r3, #0
 8010504:	d015      	beq.n	8010532 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8010506:	68bb      	ldr	r3, [r7, #8]
 8010508:	3304      	adds	r3, #4
 801050a:	461a      	mov	r2, r3
 801050c:	6879      	ldr	r1, [r7, #4]
 801050e:	f44f 7006 	mov.w	r0, #536	; 0x218
 8010512:	f7fc fe8f 	bl	800d234 <tcp_eff_send_mss_netif>
 8010516:	4603      	mov	r3, r0
 8010518:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801051a:	8b7b      	ldrh	r3, [r7, #26]
 801051c:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8010520:	4618      	mov	r0, r3
 8010522:	f7f9 fd7a 	bl	800a01a <lwip_htonl>
 8010526:	4602      	mov	r2, r0
 8010528:	69fb      	ldr	r3, [r7, #28]
 801052a:	601a      	str	r2, [r3, #0]
    opts += 1;
 801052c:	69fb      	ldr	r3, [r7, #28]
 801052e:	3304      	adds	r3, #4
 8010530:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8010532:	68bb      	ldr	r3, [r7, #8]
 8010534:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8010538:	2b00      	cmp	r3, #0
 801053a:	da02      	bge.n	8010542 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801053c:	68bb      	ldr	r3, [r7, #8]
 801053e:	2200      	movs	r2, #0
 8010540:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8010542:	68bb      	ldr	r3, [r7, #8]
 8010544:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010546:	2b00      	cmp	r3, #0
 8010548:	d10c      	bne.n	8010564 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801054a:	4b34      	ldr	r3, [pc, #208]	; (801061c <tcp_output_segment+0x1b4>)
 801054c:	681a      	ldr	r2, [r3, #0]
 801054e:	68bb      	ldr	r3, [r7, #8]
 8010550:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	68db      	ldr	r3, [r3, #12]
 8010556:	685b      	ldr	r3, [r3, #4]
 8010558:	4618      	mov	r0, r3
 801055a:	f7f9 fd5e 	bl	800a01a <lwip_htonl>
 801055e:	4602      	mov	r2, r0
 8010560:	68bb      	ldr	r3, [r7, #8]
 8010562:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8010564:	68fb      	ldr	r3, [r7, #12]
 8010566:	68da      	ldr	r2, [r3, #12]
 8010568:	68fb      	ldr	r3, [r7, #12]
 801056a:	685b      	ldr	r3, [r3, #4]
 801056c:	685b      	ldr	r3, [r3, #4]
 801056e:	1ad3      	subs	r3, r2, r3
 8010570:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8010572:	68fb      	ldr	r3, [r7, #12]
 8010574:	685b      	ldr	r3, [r3, #4]
 8010576:	8959      	ldrh	r1, [r3, #10]
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	685b      	ldr	r3, [r3, #4]
 801057c:	8b3a      	ldrh	r2, [r7, #24]
 801057e:	1a8a      	subs	r2, r1, r2
 8010580:	b292      	uxth	r2, r2
 8010582:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8010584:	68fb      	ldr	r3, [r7, #12]
 8010586:	685b      	ldr	r3, [r3, #4]
 8010588:	8919      	ldrh	r1, [r3, #8]
 801058a:	68fb      	ldr	r3, [r7, #12]
 801058c:	685b      	ldr	r3, [r3, #4]
 801058e:	8b3a      	ldrh	r2, [r7, #24]
 8010590:	1a8a      	subs	r2, r1, r2
 8010592:	b292      	uxth	r2, r2
 8010594:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8010596:	68fb      	ldr	r3, [r7, #12]
 8010598:	685b      	ldr	r3, [r3, #4]
 801059a:	68fa      	ldr	r2, [r7, #12]
 801059c:	68d2      	ldr	r2, [r2, #12]
 801059e:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80105a0:	68fb      	ldr	r3, [r7, #12]
 80105a2:	68db      	ldr	r3, [r3, #12]
 80105a4:	2200      	movs	r2, #0
 80105a6:	741a      	strb	r2, [r3, #16]
 80105a8:	2200      	movs	r2, #0
 80105aa:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80105ac:	68fb      	ldr	r3, [r7, #12]
 80105ae:	68db      	ldr	r3, [r3, #12]
 80105b0:	f103 0214 	add.w	r2, r3, #20
 80105b4:	68fb      	ldr	r3, [r7, #12]
 80105b6:	7a9b      	ldrb	r3, [r3, #10]
 80105b8:	009b      	lsls	r3, r3, #2
 80105ba:	f003 0304 	and.w	r3, r3, #4
 80105be:	4413      	add	r3, r2
 80105c0:	69fa      	ldr	r2, [r7, #28]
 80105c2:	429a      	cmp	r2, r3
 80105c4:	d006      	beq.n	80105d4 <tcp_output_segment+0x16c>
 80105c6:	4b10      	ldr	r3, [pc, #64]	; (8010608 <tcp_output_segment+0x1a0>)
 80105c8:	f240 621c 	movw	r2, #1564	; 0x61c
 80105cc:	4914      	ldr	r1, [pc, #80]	; (8010620 <tcp_output_segment+0x1b8>)
 80105ce:	4810      	ldr	r0, [pc, #64]	; (8010610 <tcp_output_segment+0x1a8>)
 80105d0:	f003 fc6c 	bl	8013eac <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80105d4:	68fb      	ldr	r3, [r7, #12]
 80105d6:	6858      	ldr	r0, [r3, #4]
 80105d8:	68b9      	ldr	r1, [r7, #8]
 80105da:	68bb      	ldr	r3, [r7, #8]
 80105dc:	1d1c      	adds	r4, r3, #4
 80105de:	68bb      	ldr	r3, [r7, #8]
 80105e0:	7add      	ldrb	r5, [r3, #11]
 80105e2:	68bb      	ldr	r3, [r7, #8]
 80105e4:	7a9b      	ldrb	r3, [r3, #10]
 80105e6:	687a      	ldr	r2, [r7, #4]
 80105e8:	9202      	str	r2, [sp, #8]
 80105ea:	2206      	movs	r2, #6
 80105ec:	9201      	str	r2, [sp, #4]
 80105ee:	9300      	str	r3, [sp, #0]
 80105f0:	462b      	mov	r3, r5
 80105f2:	4622      	mov	r2, r4
 80105f4:	f002 fa66 	bl	8012ac4 <ip4_output_if>
 80105f8:	4603      	mov	r3, r0
 80105fa:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80105fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010600:	4618      	mov	r0, r3
 8010602:	3720      	adds	r7, #32
 8010604:	46bd      	mov	sp, r7
 8010606:	bdb0      	pop	{r4, r5, r7, pc}
 8010608:	080168a4 	.word	0x080168a4
 801060c:	08016e68 	.word	0x08016e68
 8010610:	080168f8 	.word	0x080168f8
 8010614:	08016e88 	.word	0x08016e88
 8010618:	08016ea8 	.word	0x08016ea8
 801061c:	2000b8f4 	.word	0x2000b8f4
 8010620:	08016ecc 	.word	0x08016ecc

08010624 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8010624:	b5b0      	push	{r4, r5, r7, lr}
 8010626:	b084      	sub	sp, #16
 8010628:	af00      	add	r7, sp, #0
 801062a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	2b00      	cmp	r3, #0
 8010630:	d106      	bne.n	8010640 <tcp_rexmit_rto_prepare+0x1c>
 8010632:	4b31      	ldr	r3, [pc, #196]	; (80106f8 <tcp_rexmit_rto_prepare+0xd4>)
 8010634:	f240 6263 	movw	r2, #1635	; 0x663
 8010638:	4930      	ldr	r1, [pc, #192]	; (80106fc <tcp_rexmit_rto_prepare+0xd8>)
 801063a:	4831      	ldr	r0, [pc, #196]	; (8010700 <tcp_rexmit_rto_prepare+0xdc>)
 801063c:	f003 fc36 	bl	8013eac <iprintf>

  if (pcb->unacked == NULL) {
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010644:	2b00      	cmp	r3, #0
 8010646:	d102      	bne.n	801064e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8010648:	f06f 0305 	mvn.w	r3, #5
 801064c:	e050      	b.n	80106f0 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010652:	60fb      	str	r3, [r7, #12]
 8010654:	e00b      	b.n	801066e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8010656:	68f8      	ldr	r0, [r7, #12]
 8010658:	f7ff fee6 	bl	8010428 <tcp_output_segment_busy>
 801065c:	4603      	mov	r3, r0
 801065e:	2b00      	cmp	r3, #0
 8010660:	d002      	beq.n	8010668 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8010662:	f06f 0305 	mvn.w	r3, #5
 8010666:	e043      	b.n	80106f0 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8010668:	68fb      	ldr	r3, [r7, #12]
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	60fb      	str	r3, [r7, #12]
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	2b00      	cmp	r3, #0
 8010674:	d1ef      	bne.n	8010656 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8010676:	68f8      	ldr	r0, [r7, #12]
 8010678:	f7ff fed6 	bl	8010428 <tcp_output_segment_busy>
 801067c:	4603      	mov	r3, r0
 801067e:	2b00      	cmp	r3, #0
 8010680:	d002      	beq.n	8010688 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8010682:	f06f 0305 	mvn.w	r3, #5
 8010686:	e033      	b.n	80106f0 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	2200      	movs	r2, #0
 801069c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	8b5b      	ldrh	r3, [r3, #26]
 80106a2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80106a6:	b29a      	uxth	r2, r3
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80106ac:	68fb      	ldr	r3, [r7, #12]
 80106ae:	68db      	ldr	r3, [r3, #12]
 80106b0:	685b      	ldr	r3, [r3, #4]
 80106b2:	4618      	mov	r0, r3
 80106b4:	f7f9 fcb1 	bl	800a01a <lwip_htonl>
 80106b8:	4604      	mov	r4, r0
 80106ba:	68fb      	ldr	r3, [r7, #12]
 80106bc:	891b      	ldrh	r3, [r3, #8]
 80106be:	461d      	mov	r5, r3
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	68db      	ldr	r3, [r3, #12]
 80106c4:	899b      	ldrh	r3, [r3, #12]
 80106c6:	b29b      	uxth	r3, r3
 80106c8:	4618      	mov	r0, r3
 80106ca:	f7f9 fc91 	bl	8009ff0 <lwip_htons>
 80106ce:	4603      	mov	r3, r0
 80106d0:	b2db      	uxtb	r3, r3
 80106d2:	f003 0303 	and.w	r3, r3, #3
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d001      	beq.n	80106de <tcp_rexmit_rto_prepare+0xba>
 80106da:	2301      	movs	r3, #1
 80106dc:	e000      	b.n	80106e0 <tcp_rexmit_rto_prepare+0xbc>
 80106de:	2300      	movs	r3, #0
 80106e0:	442b      	add	r3, r5
 80106e2:	18e2      	adds	r2, r4, r3
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	2200      	movs	r2, #0
 80106ec:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 80106ee:	2300      	movs	r3, #0
}
 80106f0:	4618      	mov	r0, r3
 80106f2:	3710      	adds	r7, #16
 80106f4:	46bd      	mov	sp, r7
 80106f6:	bdb0      	pop	{r4, r5, r7, pc}
 80106f8:	080168a4 	.word	0x080168a4
 80106fc:	08016ee0 	.word	0x08016ee0
 8010700:	080168f8 	.word	0x080168f8

08010704 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8010704:	b580      	push	{r7, lr}
 8010706:	b082      	sub	sp, #8
 8010708:	af00      	add	r7, sp, #0
 801070a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	2b00      	cmp	r3, #0
 8010710:	d106      	bne.n	8010720 <tcp_rexmit_rto_commit+0x1c>
 8010712:	4b0d      	ldr	r3, [pc, #52]	; (8010748 <tcp_rexmit_rto_commit+0x44>)
 8010714:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8010718:	490c      	ldr	r1, [pc, #48]	; (801074c <tcp_rexmit_rto_commit+0x48>)
 801071a:	480d      	ldr	r0, [pc, #52]	; (8010750 <tcp_rexmit_rto_commit+0x4c>)
 801071c:	f003 fbc6 	bl	8013eac <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010726:	2bff      	cmp	r3, #255	; 0xff
 8010728:	d007      	beq.n	801073a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010730:	3301      	adds	r3, #1
 8010732:	b2da      	uxtb	r2, r3
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801073a:	6878      	ldr	r0, [r7, #4]
 801073c:	f7ff fc80 	bl	8010040 <tcp_output>
}
 8010740:	bf00      	nop
 8010742:	3708      	adds	r7, #8
 8010744:	46bd      	mov	sp, r7
 8010746:	bd80      	pop	{r7, pc}
 8010748:	080168a4 	.word	0x080168a4
 801074c:	08016f04 	.word	0x08016f04
 8010750:	080168f8 	.word	0x080168f8

08010754 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8010754:	b580      	push	{r7, lr}
 8010756:	b082      	sub	sp, #8
 8010758:	af00      	add	r7, sp, #0
 801075a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	2b00      	cmp	r3, #0
 8010760:	d106      	bne.n	8010770 <tcp_rexmit_rto+0x1c>
 8010762:	4b0a      	ldr	r3, [pc, #40]	; (801078c <tcp_rexmit_rto+0x38>)
 8010764:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8010768:	4909      	ldr	r1, [pc, #36]	; (8010790 <tcp_rexmit_rto+0x3c>)
 801076a:	480a      	ldr	r0, [pc, #40]	; (8010794 <tcp_rexmit_rto+0x40>)
 801076c:	f003 fb9e 	bl	8013eac <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8010770:	6878      	ldr	r0, [r7, #4]
 8010772:	f7ff ff57 	bl	8010624 <tcp_rexmit_rto_prepare>
 8010776:	4603      	mov	r3, r0
 8010778:	2b00      	cmp	r3, #0
 801077a:	d102      	bne.n	8010782 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801077c:	6878      	ldr	r0, [r7, #4]
 801077e:	f7ff ffc1 	bl	8010704 <tcp_rexmit_rto_commit>
  }
}
 8010782:	bf00      	nop
 8010784:	3708      	adds	r7, #8
 8010786:	46bd      	mov	sp, r7
 8010788:	bd80      	pop	{r7, pc}
 801078a:	bf00      	nop
 801078c:	080168a4 	.word	0x080168a4
 8010790:	08016f28 	.word	0x08016f28
 8010794:	080168f8 	.word	0x080168f8

08010798 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8010798:	b590      	push	{r4, r7, lr}
 801079a:	b085      	sub	sp, #20
 801079c:	af00      	add	r7, sp, #0
 801079e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d106      	bne.n	80107b4 <tcp_rexmit+0x1c>
 80107a6:	4b2f      	ldr	r3, [pc, #188]	; (8010864 <tcp_rexmit+0xcc>)
 80107a8:	f240 62c1 	movw	r2, #1729	; 0x6c1
 80107ac:	492e      	ldr	r1, [pc, #184]	; (8010868 <tcp_rexmit+0xd0>)
 80107ae:	482f      	ldr	r0, [pc, #188]	; (801086c <tcp_rexmit+0xd4>)
 80107b0:	f003 fb7c 	bl	8013eac <iprintf>

  if (pcb->unacked == NULL) {
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d102      	bne.n	80107c2 <tcp_rexmit+0x2a>
    return ERR_VAL;
 80107bc:	f06f 0305 	mvn.w	r3, #5
 80107c0:	e04c      	b.n	801085c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80107c6:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80107c8:	68b8      	ldr	r0, [r7, #8]
 80107ca:	f7ff fe2d 	bl	8010428 <tcp_output_segment_busy>
 80107ce:	4603      	mov	r3, r0
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d002      	beq.n	80107da <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80107d4:	f06f 0305 	mvn.w	r3, #5
 80107d8:	e040      	b.n	801085c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80107da:	68bb      	ldr	r3, [r7, #8]
 80107dc:	681a      	ldr	r2, [r3, #0]
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	336c      	adds	r3, #108	; 0x6c
 80107e6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80107e8:	e002      	b.n	80107f0 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80107f0:	68fb      	ldr	r3, [r7, #12]
 80107f2:	681b      	ldr	r3, [r3, #0]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d011      	beq.n	801081c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80107f8:	68fb      	ldr	r3, [r7, #12]
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	68db      	ldr	r3, [r3, #12]
 80107fe:	685b      	ldr	r3, [r3, #4]
 8010800:	4618      	mov	r0, r3
 8010802:	f7f9 fc0a 	bl	800a01a <lwip_htonl>
 8010806:	4604      	mov	r4, r0
 8010808:	68bb      	ldr	r3, [r7, #8]
 801080a:	68db      	ldr	r3, [r3, #12]
 801080c:	685b      	ldr	r3, [r3, #4]
 801080e:	4618      	mov	r0, r3
 8010810:	f7f9 fc03 	bl	800a01a <lwip_htonl>
 8010814:	4603      	mov	r3, r0
 8010816:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8010818:	2b00      	cmp	r3, #0
 801081a:	dbe6      	blt.n	80107ea <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	681a      	ldr	r2, [r3, #0]
 8010820:	68bb      	ldr	r3, [r7, #8]
 8010822:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8010824:	68fb      	ldr	r3, [r7, #12]
 8010826:	68ba      	ldr	r2, [r7, #8]
 8010828:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801082a:	68bb      	ldr	r3, [r7, #8]
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	2b00      	cmp	r3, #0
 8010830:	d103      	bne.n	801083a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	2200      	movs	r2, #0
 8010836:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010840:	2bff      	cmp	r3, #255	; 0xff
 8010842:	d007      	beq.n	8010854 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801084a:	3301      	adds	r3, #1
 801084c:	b2da      	uxtb	r2, r3
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	2200      	movs	r2, #0
 8010858:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801085a:	2300      	movs	r3, #0
}
 801085c:	4618      	mov	r0, r3
 801085e:	3714      	adds	r7, #20
 8010860:	46bd      	mov	sp, r7
 8010862:	bd90      	pop	{r4, r7, pc}
 8010864:	080168a4 	.word	0x080168a4
 8010868:	08016f44 	.word	0x08016f44
 801086c:	080168f8 	.word	0x080168f8

08010870 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8010870:	b580      	push	{r7, lr}
 8010872:	b082      	sub	sp, #8
 8010874:	af00      	add	r7, sp, #0
 8010876:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	2b00      	cmp	r3, #0
 801087c:	d106      	bne.n	801088c <tcp_rexmit_fast+0x1c>
 801087e:	4b2a      	ldr	r3, [pc, #168]	; (8010928 <tcp_rexmit_fast+0xb8>)
 8010880:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8010884:	4929      	ldr	r1, [pc, #164]	; (801092c <tcp_rexmit_fast+0xbc>)
 8010886:	482a      	ldr	r0, [pc, #168]	; (8010930 <tcp_rexmit_fast+0xc0>)
 8010888:	f003 fb10 	bl	8013eac <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8010890:	2b00      	cmp	r3, #0
 8010892:	d045      	beq.n	8010920 <tcp_rexmit_fast+0xb0>
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	8b5b      	ldrh	r3, [r3, #26]
 8010898:	f003 0304 	and.w	r3, r3, #4
 801089c:	2b00      	cmp	r3, #0
 801089e:	d13f      	bne.n	8010920 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 80108a0:	6878      	ldr	r0, [r7, #4]
 80108a2:	f7ff ff79 	bl	8010798 <tcp_rexmit>
 80108a6:	4603      	mov	r3, r0
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d139      	bne.n	8010920 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80108b8:	4293      	cmp	r3, r2
 80108ba:	bf28      	it	cs
 80108bc:	4613      	movcs	r3, r2
 80108be:	b29b      	uxth	r3, r3
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	da00      	bge.n	80108c6 <tcp_rexmit_fast+0x56>
 80108c4:	3301      	adds	r3, #1
 80108c6:	105b      	asrs	r3, r3, #1
 80108c8:	b29a      	uxth	r2, r3
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80108d6:	461a      	mov	r2, r3
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80108dc:	005b      	lsls	r3, r3, #1
 80108de:	429a      	cmp	r2, r3
 80108e0:	d206      	bcs.n	80108f0 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80108e6:	005b      	lsls	r3, r3, #1
 80108e8:	b29a      	uxth	r2, r3
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80108fa:	4619      	mov	r1, r3
 80108fc:	0049      	lsls	r1, r1, #1
 80108fe:	440b      	add	r3, r1
 8010900:	b29b      	uxth	r3, r3
 8010902:	4413      	add	r3, r2
 8010904:	b29a      	uxth	r2, r3
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	8b5b      	ldrh	r3, [r3, #26]
 8010910:	f043 0304 	orr.w	r3, r3, #4
 8010914:	b29a      	uxth	r2, r3
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	2200      	movs	r2, #0
 801091e:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8010920:	bf00      	nop
 8010922:	3708      	adds	r7, #8
 8010924:	46bd      	mov	sp, r7
 8010926:	bd80      	pop	{r7, pc}
 8010928:	080168a4 	.word	0x080168a4
 801092c:	08016f5c 	.word	0x08016f5c
 8010930:	080168f8 	.word	0x080168f8

08010934 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8010934:	b580      	push	{r7, lr}
 8010936:	b086      	sub	sp, #24
 8010938:	af00      	add	r7, sp, #0
 801093a:	60f8      	str	r0, [r7, #12]
 801093c:	607b      	str	r3, [r7, #4]
 801093e:	460b      	mov	r3, r1
 8010940:	817b      	strh	r3, [r7, #10]
 8010942:	4613      	mov	r3, r2
 8010944:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8010946:	897a      	ldrh	r2, [r7, #10]
 8010948:	893b      	ldrh	r3, [r7, #8]
 801094a:	4413      	add	r3, r2
 801094c:	b29b      	uxth	r3, r3
 801094e:	3314      	adds	r3, #20
 8010950:	b29b      	uxth	r3, r3
 8010952:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010956:	4619      	mov	r1, r3
 8010958:	2022      	movs	r0, #34	; 0x22
 801095a:	f7fa fc11 	bl	800b180 <pbuf_alloc>
 801095e:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8010960:	697b      	ldr	r3, [r7, #20]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d04d      	beq.n	8010a02 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8010966:	897b      	ldrh	r3, [r7, #10]
 8010968:	3313      	adds	r3, #19
 801096a:	697a      	ldr	r2, [r7, #20]
 801096c:	8952      	ldrh	r2, [r2, #10]
 801096e:	4293      	cmp	r3, r2
 8010970:	db06      	blt.n	8010980 <tcp_output_alloc_header_common+0x4c>
 8010972:	4b26      	ldr	r3, [pc, #152]	; (8010a0c <tcp_output_alloc_header_common+0xd8>)
 8010974:	f240 7223 	movw	r2, #1827	; 0x723
 8010978:	4925      	ldr	r1, [pc, #148]	; (8010a10 <tcp_output_alloc_header_common+0xdc>)
 801097a:	4826      	ldr	r0, [pc, #152]	; (8010a14 <tcp_output_alloc_header_common+0xe0>)
 801097c:	f003 fa96 	bl	8013eac <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8010980:	697b      	ldr	r3, [r7, #20]
 8010982:	685b      	ldr	r3, [r3, #4]
 8010984:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8010986:	8c3b      	ldrh	r3, [r7, #32]
 8010988:	4618      	mov	r0, r3
 801098a:	f7f9 fb31 	bl	8009ff0 <lwip_htons>
 801098e:	4603      	mov	r3, r0
 8010990:	461a      	mov	r2, r3
 8010992:	693b      	ldr	r3, [r7, #16]
 8010994:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8010996:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010998:	4618      	mov	r0, r3
 801099a:	f7f9 fb29 	bl	8009ff0 <lwip_htons>
 801099e:	4603      	mov	r3, r0
 80109a0:	461a      	mov	r2, r3
 80109a2:	693b      	ldr	r3, [r7, #16]
 80109a4:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 80109a6:	693b      	ldr	r3, [r7, #16]
 80109a8:	687a      	ldr	r2, [r7, #4]
 80109aa:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 80109ac:	68f8      	ldr	r0, [r7, #12]
 80109ae:	f7f9 fb34 	bl	800a01a <lwip_htonl>
 80109b2:	4602      	mov	r2, r0
 80109b4:	693b      	ldr	r3, [r7, #16]
 80109b6:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80109b8:	897b      	ldrh	r3, [r7, #10]
 80109ba:	089b      	lsrs	r3, r3, #2
 80109bc:	b29b      	uxth	r3, r3
 80109be:	3305      	adds	r3, #5
 80109c0:	b29b      	uxth	r3, r3
 80109c2:	031b      	lsls	r3, r3, #12
 80109c4:	b29a      	uxth	r2, r3
 80109c6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80109ca:	b29b      	uxth	r3, r3
 80109cc:	4313      	orrs	r3, r2
 80109ce:	b29b      	uxth	r3, r3
 80109d0:	4618      	mov	r0, r3
 80109d2:	f7f9 fb0d 	bl	8009ff0 <lwip_htons>
 80109d6:	4603      	mov	r3, r0
 80109d8:	461a      	mov	r2, r3
 80109da:	693b      	ldr	r3, [r7, #16]
 80109dc:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80109de:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80109e0:	4618      	mov	r0, r3
 80109e2:	f7f9 fb05 	bl	8009ff0 <lwip_htons>
 80109e6:	4603      	mov	r3, r0
 80109e8:	461a      	mov	r2, r3
 80109ea:	693b      	ldr	r3, [r7, #16]
 80109ec:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80109ee:	693b      	ldr	r3, [r7, #16]
 80109f0:	2200      	movs	r2, #0
 80109f2:	741a      	strb	r2, [r3, #16]
 80109f4:	2200      	movs	r2, #0
 80109f6:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80109f8:	693b      	ldr	r3, [r7, #16]
 80109fa:	2200      	movs	r2, #0
 80109fc:	749a      	strb	r2, [r3, #18]
 80109fe:	2200      	movs	r2, #0
 8010a00:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8010a02:	697b      	ldr	r3, [r7, #20]
}
 8010a04:	4618      	mov	r0, r3
 8010a06:	3718      	adds	r7, #24
 8010a08:	46bd      	mov	sp, r7
 8010a0a:	bd80      	pop	{r7, pc}
 8010a0c:	080168a4 	.word	0x080168a4
 8010a10:	08016f7c 	.word	0x08016f7c
 8010a14:	080168f8 	.word	0x080168f8

08010a18 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8010a18:	b5b0      	push	{r4, r5, r7, lr}
 8010a1a:	b08a      	sub	sp, #40	; 0x28
 8010a1c:	af04      	add	r7, sp, #16
 8010a1e:	60f8      	str	r0, [r7, #12]
 8010a20:	607b      	str	r3, [r7, #4]
 8010a22:	460b      	mov	r3, r1
 8010a24:	817b      	strh	r3, [r7, #10]
 8010a26:	4613      	mov	r3, r2
 8010a28:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8010a2a:	68fb      	ldr	r3, [r7, #12]
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d106      	bne.n	8010a3e <tcp_output_alloc_header+0x26>
 8010a30:	4b15      	ldr	r3, [pc, #84]	; (8010a88 <tcp_output_alloc_header+0x70>)
 8010a32:	f240 7242 	movw	r2, #1858	; 0x742
 8010a36:	4915      	ldr	r1, [pc, #84]	; (8010a8c <tcp_output_alloc_header+0x74>)
 8010a38:	4815      	ldr	r0, [pc, #84]	; (8010a90 <tcp_output_alloc_header+0x78>)
 8010a3a:	f003 fa37 	bl	8013eac <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8010a3e:	68fb      	ldr	r3, [r7, #12]
 8010a40:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8010a42:	68fb      	ldr	r3, [r7, #12]
 8010a44:	8adb      	ldrh	r3, [r3, #22]
 8010a46:	68fa      	ldr	r2, [r7, #12]
 8010a48:	8b12      	ldrh	r2, [r2, #24]
 8010a4a:	68f9      	ldr	r1, [r7, #12]
 8010a4c:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8010a4e:	893d      	ldrh	r5, [r7, #8]
 8010a50:	897c      	ldrh	r4, [r7, #10]
 8010a52:	9103      	str	r1, [sp, #12]
 8010a54:	2110      	movs	r1, #16
 8010a56:	9102      	str	r1, [sp, #8]
 8010a58:	9201      	str	r2, [sp, #4]
 8010a5a:	9300      	str	r3, [sp, #0]
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	462a      	mov	r2, r5
 8010a60:	4621      	mov	r1, r4
 8010a62:	f7ff ff67 	bl	8010934 <tcp_output_alloc_header_common>
 8010a66:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8010a68:	697b      	ldr	r3, [r7, #20]
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d006      	beq.n	8010a7c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8010a6e:	68fb      	ldr	r3, [r7, #12]
 8010a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010a72:	68fa      	ldr	r2, [r7, #12]
 8010a74:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8010a76:	441a      	add	r2, r3
 8010a78:	68fb      	ldr	r3, [r7, #12]
 8010a7a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8010a7c:	697b      	ldr	r3, [r7, #20]
}
 8010a7e:	4618      	mov	r0, r3
 8010a80:	3718      	adds	r7, #24
 8010a82:	46bd      	mov	sp, r7
 8010a84:	bdb0      	pop	{r4, r5, r7, pc}
 8010a86:	bf00      	nop
 8010a88:	080168a4 	.word	0x080168a4
 8010a8c:	08016fac 	.word	0x08016fac
 8010a90:	080168f8 	.word	0x080168f8

08010a94 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8010a94:	b580      	push	{r7, lr}
 8010a96:	b088      	sub	sp, #32
 8010a98:	af00      	add	r7, sp, #0
 8010a9a:	60f8      	str	r0, [r7, #12]
 8010a9c:	60b9      	str	r1, [r7, #8]
 8010a9e:	4611      	mov	r1, r2
 8010aa0:	461a      	mov	r2, r3
 8010aa2:	460b      	mov	r3, r1
 8010aa4:	71fb      	strb	r3, [r7, #7]
 8010aa6:	4613      	mov	r3, r2
 8010aa8:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8010aaa:	2300      	movs	r3, #0
 8010aac:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8010aae:	68bb      	ldr	r3, [r7, #8]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d106      	bne.n	8010ac2 <tcp_output_fill_options+0x2e>
 8010ab4:	4b13      	ldr	r3, [pc, #76]	; (8010b04 <tcp_output_fill_options+0x70>)
 8010ab6:	f240 7256 	movw	r2, #1878	; 0x756
 8010aba:	4913      	ldr	r1, [pc, #76]	; (8010b08 <tcp_output_fill_options+0x74>)
 8010abc:	4813      	ldr	r0, [pc, #76]	; (8010b0c <tcp_output_fill_options+0x78>)
 8010abe:	f003 f9f5 	bl	8013eac <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8010ac2:	68bb      	ldr	r3, [r7, #8]
 8010ac4:	685b      	ldr	r3, [r3, #4]
 8010ac6:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8010ac8:	69bb      	ldr	r3, [r7, #24]
 8010aca:	3314      	adds	r3, #20
 8010acc:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8010ace:	69bb      	ldr	r3, [r7, #24]
 8010ad0:	f103 0214 	add.w	r2, r3, #20
 8010ad4:	8bfb      	ldrh	r3, [r7, #30]
 8010ad6:	009b      	lsls	r3, r3, #2
 8010ad8:	4619      	mov	r1, r3
 8010ada:	79fb      	ldrb	r3, [r7, #7]
 8010adc:	009b      	lsls	r3, r3, #2
 8010ade:	f003 0304 	and.w	r3, r3, #4
 8010ae2:	440b      	add	r3, r1
 8010ae4:	4413      	add	r3, r2
 8010ae6:	697a      	ldr	r2, [r7, #20]
 8010ae8:	429a      	cmp	r2, r3
 8010aea:	d006      	beq.n	8010afa <tcp_output_fill_options+0x66>
 8010aec:	4b05      	ldr	r3, [pc, #20]	; (8010b04 <tcp_output_fill_options+0x70>)
 8010aee:	f240 7275 	movw	r2, #1909	; 0x775
 8010af2:	4907      	ldr	r1, [pc, #28]	; (8010b10 <tcp_output_fill_options+0x7c>)
 8010af4:	4805      	ldr	r0, [pc, #20]	; (8010b0c <tcp_output_fill_options+0x78>)
 8010af6:	f003 f9d9 	bl	8013eac <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8010afa:	bf00      	nop
 8010afc:	3720      	adds	r7, #32
 8010afe:	46bd      	mov	sp, r7
 8010b00:	bd80      	pop	{r7, pc}
 8010b02:	bf00      	nop
 8010b04:	080168a4 	.word	0x080168a4
 8010b08:	08016fd4 	.word	0x08016fd4
 8010b0c:	080168f8 	.word	0x080168f8
 8010b10:	08016ecc 	.word	0x08016ecc

08010b14 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8010b14:	b580      	push	{r7, lr}
 8010b16:	b08a      	sub	sp, #40	; 0x28
 8010b18:	af04      	add	r7, sp, #16
 8010b1a:	60f8      	str	r0, [r7, #12]
 8010b1c:	60b9      	str	r1, [r7, #8]
 8010b1e:	607a      	str	r2, [r7, #4]
 8010b20:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8010b22:	68bb      	ldr	r3, [r7, #8]
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d106      	bne.n	8010b36 <tcp_output_control_segment+0x22>
 8010b28:	4b1c      	ldr	r3, [pc, #112]	; (8010b9c <tcp_output_control_segment+0x88>)
 8010b2a:	f240 7287 	movw	r2, #1927	; 0x787
 8010b2e:	491c      	ldr	r1, [pc, #112]	; (8010ba0 <tcp_output_control_segment+0x8c>)
 8010b30:	481c      	ldr	r0, [pc, #112]	; (8010ba4 <tcp_output_control_segment+0x90>)
 8010b32:	f003 f9bb 	bl	8013eac <iprintf>

  netif = tcp_route(pcb, src, dst);
 8010b36:	683a      	ldr	r2, [r7, #0]
 8010b38:	6879      	ldr	r1, [r7, #4]
 8010b3a:	68f8      	ldr	r0, [r7, #12]
 8010b3c:	f7fe ff40 	bl	800f9c0 <tcp_route>
 8010b40:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8010b42:	693b      	ldr	r3, [r7, #16]
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d102      	bne.n	8010b4e <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8010b48:	23fc      	movs	r3, #252	; 0xfc
 8010b4a:	75fb      	strb	r3, [r7, #23]
 8010b4c:	e01c      	b.n	8010b88 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d006      	beq.n	8010b62 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	7adb      	ldrb	r3, [r3, #11]
 8010b58:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8010b5a:	68fb      	ldr	r3, [r7, #12]
 8010b5c:	7a9b      	ldrb	r3, [r3, #10]
 8010b5e:	757b      	strb	r3, [r7, #21]
 8010b60:	e003      	b.n	8010b6a <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8010b62:	23ff      	movs	r3, #255	; 0xff
 8010b64:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8010b66:	2300      	movs	r3, #0
 8010b68:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8010b6a:	7dba      	ldrb	r2, [r7, #22]
 8010b6c:	693b      	ldr	r3, [r7, #16]
 8010b6e:	9302      	str	r3, [sp, #8]
 8010b70:	2306      	movs	r3, #6
 8010b72:	9301      	str	r3, [sp, #4]
 8010b74:	7d7b      	ldrb	r3, [r7, #21]
 8010b76:	9300      	str	r3, [sp, #0]
 8010b78:	4613      	mov	r3, r2
 8010b7a:	683a      	ldr	r2, [r7, #0]
 8010b7c:	6879      	ldr	r1, [r7, #4]
 8010b7e:	68b8      	ldr	r0, [r7, #8]
 8010b80:	f001 ffa0 	bl	8012ac4 <ip4_output_if>
 8010b84:	4603      	mov	r3, r0
 8010b86:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8010b88:	68b8      	ldr	r0, [r7, #8]
 8010b8a:	f7fa fddd 	bl	800b748 <pbuf_free>
  return err;
 8010b8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010b92:	4618      	mov	r0, r3
 8010b94:	3718      	adds	r7, #24
 8010b96:	46bd      	mov	sp, r7
 8010b98:	bd80      	pop	{r7, pc}
 8010b9a:	bf00      	nop
 8010b9c:	080168a4 	.word	0x080168a4
 8010ba0:	08016ffc 	.word	0x08016ffc
 8010ba4:	080168f8 	.word	0x080168f8

08010ba8 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8010ba8:	b590      	push	{r4, r7, lr}
 8010baa:	b08b      	sub	sp, #44	; 0x2c
 8010bac:	af04      	add	r7, sp, #16
 8010bae:	60f8      	str	r0, [r7, #12]
 8010bb0:	60b9      	str	r1, [r7, #8]
 8010bb2:	607a      	str	r2, [r7, #4]
 8010bb4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8010bb6:	683b      	ldr	r3, [r7, #0]
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d106      	bne.n	8010bca <tcp_rst+0x22>
 8010bbc:	4b1f      	ldr	r3, [pc, #124]	; (8010c3c <tcp_rst+0x94>)
 8010bbe:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8010bc2:	491f      	ldr	r1, [pc, #124]	; (8010c40 <tcp_rst+0x98>)
 8010bc4:	481f      	ldr	r0, [pc, #124]	; (8010c44 <tcp_rst+0x9c>)
 8010bc6:	f003 f971 	bl	8013eac <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8010bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010bcc:	2b00      	cmp	r3, #0
 8010bce:	d106      	bne.n	8010bde <tcp_rst+0x36>
 8010bd0:	4b1a      	ldr	r3, [pc, #104]	; (8010c3c <tcp_rst+0x94>)
 8010bd2:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8010bd6:	491c      	ldr	r1, [pc, #112]	; (8010c48 <tcp_rst+0xa0>)
 8010bd8:	481a      	ldr	r0, [pc, #104]	; (8010c44 <tcp_rst+0x9c>)
 8010bda:	f003 f967 	bl	8013eac <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8010bde:	2300      	movs	r3, #0
 8010be0:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8010be2:	f246 0308 	movw	r3, #24584	; 0x6008
 8010be6:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8010be8:	7dfb      	ldrb	r3, [r7, #23]
 8010bea:	b29c      	uxth	r4, r3
 8010bec:	68b8      	ldr	r0, [r7, #8]
 8010bee:	f7f9 fa14 	bl	800a01a <lwip_htonl>
 8010bf2:	4602      	mov	r2, r0
 8010bf4:	8abb      	ldrh	r3, [r7, #20]
 8010bf6:	9303      	str	r3, [sp, #12]
 8010bf8:	2314      	movs	r3, #20
 8010bfa:	9302      	str	r3, [sp, #8]
 8010bfc:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8010bfe:	9301      	str	r3, [sp, #4]
 8010c00:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8010c02:	9300      	str	r3, [sp, #0]
 8010c04:	4613      	mov	r3, r2
 8010c06:	2200      	movs	r2, #0
 8010c08:	4621      	mov	r1, r4
 8010c0a:	6878      	ldr	r0, [r7, #4]
 8010c0c:	f7ff fe92 	bl	8010934 <tcp_output_alloc_header_common>
 8010c10:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8010c12:	693b      	ldr	r3, [r7, #16]
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	d00c      	beq.n	8010c32 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8010c18:	7dfb      	ldrb	r3, [r7, #23]
 8010c1a:	2200      	movs	r2, #0
 8010c1c:	6939      	ldr	r1, [r7, #16]
 8010c1e:	68f8      	ldr	r0, [r7, #12]
 8010c20:	f7ff ff38 	bl	8010a94 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8010c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010c26:	683a      	ldr	r2, [r7, #0]
 8010c28:	6939      	ldr	r1, [r7, #16]
 8010c2a:	68f8      	ldr	r0, [r7, #12]
 8010c2c:	f7ff ff72 	bl	8010b14 <tcp_output_control_segment>
 8010c30:	e000      	b.n	8010c34 <tcp_rst+0x8c>
    return;
 8010c32:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8010c34:	371c      	adds	r7, #28
 8010c36:	46bd      	mov	sp, r7
 8010c38:	bd90      	pop	{r4, r7, pc}
 8010c3a:	bf00      	nop
 8010c3c:	080168a4 	.word	0x080168a4
 8010c40:	08017028 	.word	0x08017028
 8010c44:	080168f8 	.word	0x080168f8
 8010c48:	08017044 	.word	0x08017044

08010c4c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8010c4c:	b590      	push	{r4, r7, lr}
 8010c4e:	b087      	sub	sp, #28
 8010c50:	af00      	add	r7, sp, #0
 8010c52:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8010c54:	2300      	movs	r3, #0
 8010c56:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8010c58:	2300      	movs	r3, #0
 8010c5a:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d106      	bne.n	8010c70 <tcp_send_empty_ack+0x24>
 8010c62:	4b28      	ldr	r3, [pc, #160]	; (8010d04 <tcp_send_empty_ack+0xb8>)
 8010c64:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8010c68:	4927      	ldr	r1, [pc, #156]	; (8010d08 <tcp_send_empty_ack+0xbc>)
 8010c6a:	4828      	ldr	r0, [pc, #160]	; (8010d0c <tcp_send_empty_ack+0xc0>)
 8010c6c:	f003 f91e 	bl	8013eac <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8010c70:	7dfb      	ldrb	r3, [r7, #23]
 8010c72:	009b      	lsls	r3, r3, #2
 8010c74:	b2db      	uxtb	r3, r3
 8010c76:	f003 0304 	and.w	r3, r3, #4
 8010c7a:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8010c7c:	7d7b      	ldrb	r3, [r7, #21]
 8010c7e:	b29c      	uxth	r4, r3
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010c84:	4618      	mov	r0, r3
 8010c86:	f7f9 f9c8 	bl	800a01a <lwip_htonl>
 8010c8a:	4603      	mov	r3, r0
 8010c8c:	2200      	movs	r2, #0
 8010c8e:	4621      	mov	r1, r4
 8010c90:	6878      	ldr	r0, [r7, #4]
 8010c92:	f7ff fec1 	bl	8010a18 <tcp_output_alloc_header>
 8010c96:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8010c98:	693b      	ldr	r3, [r7, #16]
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d109      	bne.n	8010cb2 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	8b5b      	ldrh	r3, [r3, #26]
 8010ca2:	f043 0303 	orr.w	r3, r3, #3
 8010ca6:	b29a      	uxth	r2, r3
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8010cac:	f06f 0301 	mvn.w	r3, #1
 8010cb0:	e023      	b.n	8010cfa <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8010cb2:	7dbb      	ldrb	r3, [r7, #22]
 8010cb4:	7dfa      	ldrb	r2, [r7, #23]
 8010cb6:	6939      	ldr	r1, [r7, #16]
 8010cb8:	6878      	ldr	r0, [r7, #4]
 8010cba:	f7ff feeb 	bl	8010a94 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8010cbe:	687a      	ldr	r2, [r7, #4]
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	3304      	adds	r3, #4
 8010cc4:	6939      	ldr	r1, [r7, #16]
 8010cc6:	6878      	ldr	r0, [r7, #4]
 8010cc8:	f7ff ff24 	bl	8010b14 <tcp_output_control_segment>
 8010ccc:	4603      	mov	r3, r0
 8010cce:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8010cd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d007      	beq.n	8010ce8 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	8b5b      	ldrh	r3, [r3, #26]
 8010cdc:	f043 0303 	orr.w	r3, r3, #3
 8010ce0:	b29a      	uxth	r2, r3
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	835a      	strh	r2, [r3, #26]
 8010ce6:	e006      	b.n	8010cf6 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	8b5b      	ldrh	r3, [r3, #26]
 8010cec:	f023 0303 	bic.w	r3, r3, #3
 8010cf0:	b29a      	uxth	r2, r3
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8010cf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010cfa:	4618      	mov	r0, r3
 8010cfc:	371c      	adds	r7, #28
 8010cfe:	46bd      	mov	sp, r7
 8010d00:	bd90      	pop	{r4, r7, pc}
 8010d02:	bf00      	nop
 8010d04:	080168a4 	.word	0x080168a4
 8010d08:	08017060 	.word	0x08017060
 8010d0c:	080168f8 	.word	0x080168f8

08010d10 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8010d10:	b590      	push	{r4, r7, lr}
 8010d12:	b087      	sub	sp, #28
 8010d14:	af00      	add	r7, sp, #0
 8010d16:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8010d18:	2300      	movs	r3, #0
 8010d1a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8010d1c:	687b      	ldr	r3, [r7, #4]
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d106      	bne.n	8010d30 <tcp_keepalive+0x20>
 8010d22:	4b18      	ldr	r3, [pc, #96]	; (8010d84 <tcp_keepalive+0x74>)
 8010d24:	f640 0224 	movw	r2, #2084	; 0x824
 8010d28:	4917      	ldr	r1, [pc, #92]	; (8010d88 <tcp_keepalive+0x78>)
 8010d2a:	4818      	ldr	r0, [pc, #96]	; (8010d8c <tcp_keepalive+0x7c>)
 8010d2c:	f003 f8be 	bl	8013eac <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8010d30:	7dfb      	ldrb	r3, [r7, #23]
 8010d32:	b29c      	uxth	r4, r3
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010d38:	3b01      	subs	r3, #1
 8010d3a:	4618      	mov	r0, r3
 8010d3c:	f7f9 f96d 	bl	800a01a <lwip_htonl>
 8010d40:	4603      	mov	r3, r0
 8010d42:	2200      	movs	r2, #0
 8010d44:	4621      	mov	r1, r4
 8010d46:	6878      	ldr	r0, [r7, #4]
 8010d48:	f7ff fe66 	bl	8010a18 <tcp_output_alloc_header>
 8010d4c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8010d4e:	693b      	ldr	r3, [r7, #16]
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d102      	bne.n	8010d5a <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8010d54:	f04f 33ff 	mov.w	r3, #4294967295
 8010d58:	e010      	b.n	8010d7c <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8010d5a:	7dfb      	ldrb	r3, [r7, #23]
 8010d5c:	2200      	movs	r2, #0
 8010d5e:	6939      	ldr	r1, [r7, #16]
 8010d60:	6878      	ldr	r0, [r7, #4]
 8010d62:	f7ff fe97 	bl	8010a94 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8010d66:	687a      	ldr	r2, [r7, #4]
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	3304      	adds	r3, #4
 8010d6c:	6939      	ldr	r1, [r7, #16]
 8010d6e:	6878      	ldr	r0, [r7, #4]
 8010d70:	f7ff fed0 	bl	8010b14 <tcp_output_control_segment>
 8010d74:	4603      	mov	r3, r0
 8010d76:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8010d78:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010d7c:	4618      	mov	r0, r3
 8010d7e:	371c      	adds	r7, #28
 8010d80:	46bd      	mov	sp, r7
 8010d82:	bd90      	pop	{r4, r7, pc}
 8010d84:	080168a4 	.word	0x080168a4
 8010d88:	08017080 	.word	0x08017080
 8010d8c:	080168f8 	.word	0x080168f8

08010d90 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8010d90:	b590      	push	{r4, r7, lr}
 8010d92:	b08b      	sub	sp, #44	; 0x2c
 8010d94:	af00      	add	r7, sp, #0
 8010d96:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8010d98:	2300      	movs	r3, #0
 8010d9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d106      	bne.n	8010db2 <tcp_zero_window_probe+0x22>
 8010da4:	4b4c      	ldr	r3, [pc, #304]	; (8010ed8 <tcp_zero_window_probe+0x148>)
 8010da6:	f640 024f 	movw	r2, #2127	; 0x84f
 8010daa:	494c      	ldr	r1, [pc, #304]	; (8010edc <tcp_zero_window_probe+0x14c>)
 8010dac:	484c      	ldr	r0, [pc, #304]	; (8010ee0 <tcp_zero_window_probe+0x150>)
 8010dae:	f003 f87d 	bl	8013eac <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010db6:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8010db8:	6a3b      	ldr	r3, [r7, #32]
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d101      	bne.n	8010dc2 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8010dbe:	2300      	movs	r3, #0
 8010dc0:	e086      	b.n	8010ed0 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8010dc8:	2bff      	cmp	r3, #255	; 0xff
 8010dca:	d007      	beq.n	8010ddc <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8010dd2:	3301      	adds	r3, #1
 8010dd4:	b2da      	uxtb	r2, r3
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8010ddc:	6a3b      	ldr	r3, [r7, #32]
 8010dde:	68db      	ldr	r3, [r3, #12]
 8010de0:	899b      	ldrh	r3, [r3, #12]
 8010de2:	b29b      	uxth	r3, r3
 8010de4:	4618      	mov	r0, r3
 8010de6:	f7f9 f903 	bl	8009ff0 <lwip_htons>
 8010dea:	4603      	mov	r3, r0
 8010dec:	b2db      	uxtb	r3, r3
 8010dee:	f003 0301 	and.w	r3, r3, #1
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d005      	beq.n	8010e02 <tcp_zero_window_probe+0x72>
 8010df6:	6a3b      	ldr	r3, [r7, #32]
 8010df8:	891b      	ldrh	r3, [r3, #8]
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d101      	bne.n	8010e02 <tcp_zero_window_probe+0x72>
 8010dfe:	2301      	movs	r3, #1
 8010e00:	e000      	b.n	8010e04 <tcp_zero_window_probe+0x74>
 8010e02:	2300      	movs	r3, #0
 8010e04:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8010e06:	7ffb      	ldrb	r3, [r7, #31]
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	bf0c      	ite	eq
 8010e0c:	2301      	moveq	r3, #1
 8010e0e:	2300      	movne	r3, #0
 8010e10:	b2db      	uxtb	r3, r3
 8010e12:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8010e14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010e18:	b299      	uxth	r1, r3
 8010e1a:	6a3b      	ldr	r3, [r7, #32]
 8010e1c:	68db      	ldr	r3, [r3, #12]
 8010e1e:	685b      	ldr	r3, [r3, #4]
 8010e20:	8bba      	ldrh	r2, [r7, #28]
 8010e22:	6878      	ldr	r0, [r7, #4]
 8010e24:	f7ff fdf8 	bl	8010a18 <tcp_output_alloc_header>
 8010e28:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8010e2a:	69bb      	ldr	r3, [r7, #24]
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	d102      	bne.n	8010e36 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8010e30:	f04f 33ff 	mov.w	r3, #4294967295
 8010e34:	e04c      	b.n	8010ed0 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8010e36:	69bb      	ldr	r3, [r7, #24]
 8010e38:	685b      	ldr	r3, [r3, #4]
 8010e3a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8010e3c:	7ffb      	ldrb	r3, [r7, #31]
 8010e3e:	2b00      	cmp	r3, #0
 8010e40:	d011      	beq.n	8010e66 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8010e42:	697b      	ldr	r3, [r7, #20]
 8010e44:	899b      	ldrh	r3, [r3, #12]
 8010e46:	b29b      	uxth	r3, r3
 8010e48:	b21b      	sxth	r3, r3
 8010e4a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8010e4e:	b21c      	sxth	r4, r3
 8010e50:	2011      	movs	r0, #17
 8010e52:	f7f9 f8cd 	bl	8009ff0 <lwip_htons>
 8010e56:	4603      	mov	r3, r0
 8010e58:	b21b      	sxth	r3, r3
 8010e5a:	4323      	orrs	r3, r4
 8010e5c:	b21b      	sxth	r3, r3
 8010e5e:	b29a      	uxth	r2, r3
 8010e60:	697b      	ldr	r3, [r7, #20]
 8010e62:	819a      	strh	r2, [r3, #12]
 8010e64:	e010      	b.n	8010e88 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8010e66:	69bb      	ldr	r3, [r7, #24]
 8010e68:	685b      	ldr	r3, [r3, #4]
 8010e6a:	3314      	adds	r3, #20
 8010e6c:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8010e6e:	6a3b      	ldr	r3, [r7, #32]
 8010e70:	6858      	ldr	r0, [r3, #4]
 8010e72:	6a3b      	ldr	r3, [r7, #32]
 8010e74:	685b      	ldr	r3, [r3, #4]
 8010e76:	891a      	ldrh	r2, [r3, #8]
 8010e78:	6a3b      	ldr	r3, [r7, #32]
 8010e7a:	891b      	ldrh	r3, [r3, #8]
 8010e7c:	1ad3      	subs	r3, r2, r3
 8010e7e:	b29b      	uxth	r3, r3
 8010e80:	2201      	movs	r2, #1
 8010e82:	6939      	ldr	r1, [r7, #16]
 8010e84:	f7fa fe56 	bl	800bb34 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8010e88:	6a3b      	ldr	r3, [r7, #32]
 8010e8a:	68db      	ldr	r3, [r3, #12]
 8010e8c:	685b      	ldr	r3, [r3, #4]
 8010e8e:	4618      	mov	r0, r3
 8010e90:	f7f9 f8c3 	bl	800a01a <lwip_htonl>
 8010e94:	4603      	mov	r3, r0
 8010e96:	3301      	adds	r3, #1
 8010e98:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	1ad3      	subs	r3, r2, r3
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	da02      	bge.n	8010eac <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	68fa      	ldr	r2, [r7, #12]
 8010eaa:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8010eac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010eb0:	2200      	movs	r2, #0
 8010eb2:	69b9      	ldr	r1, [r7, #24]
 8010eb4:	6878      	ldr	r0, [r7, #4]
 8010eb6:	f7ff fded 	bl	8010a94 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8010eba:	687a      	ldr	r2, [r7, #4]
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	3304      	adds	r3, #4
 8010ec0:	69b9      	ldr	r1, [r7, #24]
 8010ec2:	6878      	ldr	r0, [r7, #4]
 8010ec4:	f7ff fe26 	bl	8010b14 <tcp_output_control_segment>
 8010ec8:	4603      	mov	r3, r0
 8010eca:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8010ecc:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8010ed0:	4618      	mov	r0, r3
 8010ed2:	372c      	adds	r7, #44	; 0x2c
 8010ed4:	46bd      	mov	sp, r7
 8010ed6:	bd90      	pop	{r4, r7, pc}
 8010ed8:	080168a4 	.word	0x080168a4
 8010edc:	0801709c 	.word	0x0801709c
 8010ee0:	080168f8 	.word	0x080168f8

08010ee4 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8010ee4:	b580      	push	{r7, lr}
 8010ee6:	b082      	sub	sp, #8
 8010ee8:	af00      	add	r7, sp, #0
 8010eea:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8010eec:	f7fa ff10 	bl	800bd10 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8010ef0:	4b0a      	ldr	r3, [pc, #40]	; (8010f1c <tcpip_tcp_timer+0x38>)
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	2b00      	cmp	r3, #0
 8010ef6:	d103      	bne.n	8010f00 <tcpip_tcp_timer+0x1c>
 8010ef8:	4b09      	ldr	r3, [pc, #36]	; (8010f20 <tcpip_tcp_timer+0x3c>)
 8010efa:	681b      	ldr	r3, [r3, #0]
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d005      	beq.n	8010f0c <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8010f00:	2200      	movs	r2, #0
 8010f02:	4908      	ldr	r1, [pc, #32]	; (8010f24 <tcpip_tcp_timer+0x40>)
 8010f04:	20fa      	movs	r0, #250	; 0xfa
 8010f06:	f000 f8f3 	bl	80110f0 <sys_timeout>
 8010f0a:	e003      	b.n	8010f14 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8010f0c:	4b06      	ldr	r3, [pc, #24]	; (8010f28 <tcpip_tcp_timer+0x44>)
 8010f0e:	2200      	movs	r2, #0
 8010f10:	601a      	str	r2, [r3, #0]
  }
}
 8010f12:	bf00      	nop
 8010f14:	bf00      	nop
 8010f16:	3708      	adds	r7, #8
 8010f18:	46bd      	mov	sp, r7
 8010f1a:	bd80      	pop	{r7, pc}
 8010f1c:	2000b8f0 	.word	0x2000b8f0
 8010f20:	2000b900 	.word	0x2000b900
 8010f24:	08010ee5 	.word	0x08010ee5
 8010f28:	20004a40 	.word	0x20004a40

08010f2c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8010f2c:	b580      	push	{r7, lr}
 8010f2e:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8010f30:	4b0a      	ldr	r3, [pc, #40]	; (8010f5c <tcp_timer_needed+0x30>)
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d10f      	bne.n	8010f58 <tcp_timer_needed+0x2c>
 8010f38:	4b09      	ldr	r3, [pc, #36]	; (8010f60 <tcp_timer_needed+0x34>)
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d103      	bne.n	8010f48 <tcp_timer_needed+0x1c>
 8010f40:	4b08      	ldr	r3, [pc, #32]	; (8010f64 <tcp_timer_needed+0x38>)
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d007      	beq.n	8010f58 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8010f48:	4b04      	ldr	r3, [pc, #16]	; (8010f5c <tcp_timer_needed+0x30>)
 8010f4a:	2201      	movs	r2, #1
 8010f4c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8010f4e:	2200      	movs	r2, #0
 8010f50:	4905      	ldr	r1, [pc, #20]	; (8010f68 <tcp_timer_needed+0x3c>)
 8010f52:	20fa      	movs	r0, #250	; 0xfa
 8010f54:	f000 f8cc 	bl	80110f0 <sys_timeout>
  }
}
 8010f58:	bf00      	nop
 8010f5a:	bd80      	pop	{r7, pc}
 8010f5c:	20004a40 	.word	0x20004a40
 8010f60:	2000b8f0 	.word	0x2000b8f0
 8010f64:	2000b900 	.word	0x2000b900
 8010f68:	08010ee5 	.word	0x08010ee5

08010f6c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8010f6c:	b580      	push	{r7, lr}
 8010f6e:	b086      	sub	sp, #24
 8010f70:	af00      	add	r7, sp, #0
 8010f72:	60f8      	str	r0, [r7, #12]
 8010f74:	60b9      	str	r1, [r7, #8]
 8010f76:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8010f78:	200a      	movs	r0, #10
 8010f7a:	f7f9 fcef 	bl	800a95c <memp_malloc>
 8010f7e:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8010f80:	693b      	ldr	r3, [r7, #16]
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d109      	bne.n	8010f9a <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8010f86:	693b      	ldr	r3, [r7, #16]
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d151      	bne.n	8011030 <sys_timeout_abs+0xc4>
 8010f8c:	4b2a      	ldr	r3, [pc, #168]	; (8011038 <sys_timeout_abs+0xcc>)
 8010f8e:	22be      	movs	r2, #190	; 0xbe
 8010f90:	492a      	ldr	r1, [pc, #168]	; (801103c <sys_timeout_abs+0xd0>)
 8010f92:	482b      	ldr	r0, [pc, #172]	; (8011040 <sys_timeout_abs+0xd4>)
 8010f94:	f002 ff8a 	bl	8013eac <iprintf>
    return;
 8010f98:	e04a      	b.n	8011030 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8010f9a:	693b      	ldr	r3, [r7, #16]
 8010f9c:	2200      	movs	r2, #0
 8010f9e:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8010fa0:	693b      	ldr	r3, [r7, #16]
 8010fa2:	68ba      	ldr	r2, [r7, #8]
 8010fa4:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8010fa6:	693b      	ldr	r3, [r7, #16]
 8010fa8:	687a      	ldr	r2, [r7, #4]
 8010faa:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8010fac:	693b      	ldr	r3, [r7, #16]
 8010fae:	68fa      	ldr	r2, [r7, #12]
 8010fb0:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8010fb2:	4b24      	ldr	r3, [pc, #144]	; (8011044 <sys_timeout_abs+0xd8>)
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d103      	bne.n	8010fc2 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8010fba:	4a22      	ldr	r2, [pc, #136]	; (8011044 <sys_timeout_abs+0xd8>)
 8010fbc:	693b      	ldr	r3, [r7, #16]
 8010fbe:	6013      	str	r3, [r2, #0]
    return;
 8010fc0:	e037      	b.n	8011032 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8010fc2:	693b      	ldr	r3, [r7, #16]
 8010fc4:	685a      	ldr	r2, [r3, #4]
 8010fc6:	4b1f      	ldr	r3, [pc, #124]	; (8011044 <sys_timeout_abs+0xd8>)
 8010fc8:	681b      	ldr	r3, [r3, #0]
 8010fca:	685b      	ldr	r3, [r3, #4]
 8010fcc:	1ad3      	subs	r3, r2, r3
 8010fce:	0fdb      	lsrs	r3, r3, #31
 8010fd0:	f003 0301 	and.w	r3, r3, #1
 8010fd4:	b2db      	uxtb	r3, r3
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d007      	beq.n	8010fea <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8010fda:	4b1a      	ldr	r3, [pc, #104]	; (8011044 <sys_timeout_abs+0xd8>)
 8010fdc:	681a      	ldr	r2, [r3, #0]
 8010fde:	693b      	ldr	r3, [r7, #16]
 8010fe0:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8010fe2:	4a18      	ldr	r2, [pc, #96]	; (8011044 <sys_timeout_abs+0xd8>)
 8010fe4:	693b      	ldr	r3, [r7, #16]
 8010fe6:	6013      	str	r3, [r2, #0]
 8010fe8:	e023      	b.n	8011032 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8010fea:	4b16      	ldr	r3, [pc, #88]	; (8011044 <sys_timeout_abs+0xd8>)
 8010fec:	681b      	ldr	r3, [r3, #0]
 8010fee:	617b      	str	r3, [r7, #20]
 8010ff0:	e01a      	b.n	8011028 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8010ff2:	697b      	ldr	r3, [r7, #20]
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d00b      	beq.n	8011012 <sys_timeout_abs+0xa6>
 8010ffa:	693b      	ldr	r3, [r7, #16]
 8010ffc:	685a      	ldr	r2, [r3, #4]
 8010ffe:	697b      	ldr	r3, [r7, #20]
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	685b      	ldr	r3, [r3, #4]
 8011004:	1ad3      	subs	r3, r2, r3
 8011006:	0fdb      	lsrs	r3, r3, #31
 8011008:	f003 0301 	and.w	r3, r3, #1
 801100c:	b2db      	uxtb	r3, r3
 801100e:	2b00      	cmp	r3, #0
 8011010:	d007      	beq.n	8011022 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8011012:	697b      	ldr	r3, [r7, #20]
 8011014:	681a      	ldr	r2, [r3, #0]
 8011016:	693b      	ldr	r3, [r7, #16]
 8011018:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801101a:	697b      	ldr	r3, [r7, #20]
 801101c:	693a      	ldr	r2, [r7, #16]
 801101e:	601a      	str	r2, [r3, #0]
        break;
 8011020:	e007      	b.n	8011032 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8011022:	697b      	ldr	r3, [r7, #20]
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	617b      	str	r3, [r7, #20]
 8011028:	697b      	ldr	r3, [r7, #20]
 801102a:	2b00      	cmp	r3, #0
 801102c:	d1e1      	bne.n	8010ff2 <sys_timeout_abs+0x86>
 801102e:	e000      	b.n	8011032 <sys_timeout_abs+0xc6>
    return;
 8011030:	bf00      	nop
      }
    }
  }
}
 8011032:	3718      	adds	r7, #24
 8011034:	46bd      	mov	sp, r7
 8011036:	bd80      	pop	{r7, pc}
 8011038:	080170c0 	.word	0x080170c0
 801103c:	080170f4 	.word	0x080170f4
 8011040:	08017134 	.word	0x08017134
 8011044:	20004a38 	.word	0x20004a38

08011048 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8011048:	b580      	push	{r7, lr}
 801104a:	b086      	sub	sp, #24
 801104c:	af00      	add	r7, sp, #0
 801104e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8011054:	697b      	ldr	r3, [r7, #20]
 8011056:	685b      	ldr	r3, [r3, #4]
 8011058:	4798      	blx	r3

  now = sys_now();
 801105a:	f7f4 fe2d 	bl	8005cb8 <sys_now>
 801105e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8011060:	697b      	ldr	r3, [r7, #20]
 8011062:	681a      	ldr	r2, [r3, #0]
 8011064:	4b0f      	ldr	r3, [pc, #60]	; (80110a4 <lwip_cyclic_timer+0x5c>)
 8011066:	681b      	ldr	r3, [r3, #0]
 8011068:	4413      	add	r3, r2
 801106a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801106c:	68fa      	ldr	r2, [r7, #12]
 801106e:	693b      	ldr	r3, [r7, #16]
 8011070:	1ad3      	subs	r3, r2, r3
 8011072:	0fdb      	lsrs	r3, r3, #31
 8011074:	f003 0301 	and.w	r3, r3, #1
 8011078:	b2db      	uxtb	r3, r3
 801107a:	2b00      	cmp	r3, #0
 801107c:	d009      	beq.n	8011092 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801107e:	697b      	ldr	r3, [r7, #20]
 8011080:	681a      	ldr	r2, [r3, #0]
 8011082:	693b      	ldr	r3, [r7, #16]
 8011084:	4413      	add	r3, r2
 8011086:	687a      	ldr	r2, [r7, #4]
 8011088:	4907      	ldr	r1, [pc, #28]	; (80110a8 <lwip_cyclic_timer+0x60>)
 801108a:	4618      	mov	r0, r3
 801108c:	f7ff ff6e 	bl	8010f6c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8011090:	e004      	b.n	801109c <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8011092:	687a      	ldr	r2, [r7, #4]
 8011094:	4904      	ldr	r1, [pc, #16]	; (80110a8 <lwip_cyclic_timer+0x60>)
 8011096:	68f8      	ldr	r0, [r7, #12]
 8011098:	f7ff ff68 	bl	8010f6c <sys_timeout_abs>
}
 801109c:	bf00      	nop
 801109e:	3718      	adds	r7, #24
 80110a0:	46bd      	mov	sp, r7
 80110a2:	bd80      	pop	{r7, pc}
 80110a4:	20004a3c 	.word	0x20004a3c
 80110a8:	08011049 	.word	0x08011049

080110ac <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80110ac:	b580      	push	{r7, lr}
 80110ae:	b082      	sub	sp, #8
 80110b0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80110b2:	2301      	movs	r3, #1
 80110b4:	607b      	str	r3, [r7, #4]
 80110b6:	e00e      	b.n	80110d6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80110b8:	4a0b      	ldr	r2, [pc, #44]	; (80110e8 <sys_timeouts_init+0x3c>)
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	00db      	lsls	r3, r3, #3
 80110c4:	4a08      	ldr	r2, [pc, #32]	; (80110e8 <sys_timeouts_init+0x3c>)
 80110c6:	4413      	add	r3, r2
 80110c8:	461a      	mov	r2, r3
 80110ca:	4908      	ldr	r1, [pc, #32]	; (80110ec <sys_timeouts_init+0x40>)
 80110cc:	f000 f810 	bl	80110f0 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	3301      	adds	r3, #1
 80110d4:	607b      	str	r3, [r7, #4]
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	2b02      	cmp	r3, #2
 80110da:	d9ed      	bls.n	80110b8 <sys_timeouts_init+0xc>
  }
}
 80110dc:	bf00      	nop
 80110de:	bf00      	nop
 80110e0:	3708      	adds	r7, #8
 80110e2:	46bd      	mov	sp, r7
 80110e4:	bd80      	pop	{r7, pc}
 80110e6:	bf00      	nop
 80110e8:	08017d04 	.word	0x08017d04
 80110ec:	08011049 	.word	0x08011049

080110f0 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80110f0:	b580      	push	{r7, lr}
 80110f2:	b086      	sub	sp, #24
 80110f4:	af00      	add	r7, sp, #0
 80110f6:	60f8      	str	r0, [r7, #12]
 80110f8:	60b9      	str	r1, [r7, #8]
 80110fa:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011102:	d306      	bcc.n	8011112 <sys_timeout+0x22>
 8011104:	4b0a      	ldr	r3, [pc, #40]	; (8011130 <sys_timeout+0x40>)
 8011106:	f240 1229 	movw	r2, #297	; 0x129
 801110a:	490a      	ldr	r1, [pc, #40]	; (8011134 <sys_timeout+0x44>)
 801110c:	480a      	ldr	r0, [pc, #40]	; (8011138 <sys_timeout+0x48>)
 801110e:	f002 fecd 	bl	8013eac <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8011112:	f7f4 fdd1 	bl	8005cb8 <sys_now>
 8011116:	4602      	mov	r2, r0
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	4413      	add	r3, r2
 801111c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801111e:	687a      	ldr	r2, [r7, #4]
 8011120:	68b9      	ldr	r1, [r7, #8]
 8011122:	6978      	ldr	r0, [r7, #20]
 8011124:	f7ff ff22 	bl	8010f6c <sys_timeout_abs>
#endif
}
 8011128:	bf00      	nop
 801112a:	3718      	adds	r7, #24
 801112c:	46bd      	mov	sp, r7
 801112e:	bd80      	pop	{r7, pc}
 8011130:	080170c0 	.word	0x080170c0
 8011134:	0801715c 	.word	0x0801715c
 8011138:	08017134 	.word	0x08017134

0801113c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801113c:	b580      	push	{r7, lr}
 801113e:	b084      	sub	sp, #16
 8011140:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8011142:	f7f4 fdb9 	bl	8005cb8 <sys_now>
 8011146:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8011148:	4b17      	ldr	r3, [pc, #92]	; (80111a8 <sys_check_timeouts+0x6c>)
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801114e:	68bb      	ldr	r3, [r7, #8]
 8011150:	2b00      	cmp	r3, #0
 8011152:	d022      	beq.n	801119a <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8011154:	68bb      	ldr	r3, [r7, #8]
 8011156:	685b      	ldr	r3, [r3, #4]
 8011158:	68fa      	ldr	r2, [r7, #12]
 801115a:	1ad3      	subs	r3, r2, r3
 801115c:	0fdb      	lsrs	r3, r3, #31
 801115e:	f003 0301 	and.w	r3, r3, #1
 8011162:	b2db      	uxtb	r3, r3
 8011164:	2b00      	cmp	r3, #0
 8011166:	d11a      	bne.n	801119e <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8011168:	68bb      	ldr	r3, [r7, #8]
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	4a0e      	ldr	r2, [pc, #56]	; (80111a8 <sys_check_timeouts+0x6c>)
 801116e:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8011170:	68bb      	ldr	r3, [r7, #8]
 8011172:	689b      	ldr	r3, [r3, #8]
 8011174:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8011176:	68bb      	ldr	r3, [r7, #8]
 8011178:	68db      	ldr	r3, [r3, #12]
 801117a:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801117c:	68bb      	ldr	r3, [r7, #8]
 801117e:	685b      	ldr	r3, [r3, #4]
 8011180:	4a0a      	ldr	r2, [pc, #40]	; (80111ac <sys_check_timeouts+0x70>)
 8011182:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8011184:	68b9      	ldr	r1, [r7, #8]
 8011186:	200a      	movs	r0, #10
 8011188:	f7f9 fc3a 	bl	800aa00 <memp_free>
    if (handler != NULL) {
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	2b00      	cmp	r3, #0
 8011190:	d0da      	beq.n	8011148 <sys_check_timeouts+0xc>
      handler(arg);
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	6838      	ldr	r0, [r7, #0]
 8011196:	4798      	blx	r3
  do {
 8011198:	e7d6      	b.n	8011148 <sys_check_timeouts+0xc>
      return;
 801119a:	bf00      	nop
 801119c:	e000      	b.n	80111a0 <sys_check_timeouts+0x64>
      return;
 801119e:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80111a0:	3710      	adds	r7, #16
 80111a2:	46bd      	mov	sp, r7
 80111a4:	bd80      	pop	{r7, pc}
 80111a6:	bf00      	nop
 80111a8:	20004a38 	.word	0x20004a38
 80111ac:	20004a3c 	.word	0x20004a3c

080111b0 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 80111b0:	b580      	push	{r7, lr}
 80111b2:	b082      	sub	sp, #8
 80111b4:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 80111b6:	4b16      	ldr	r3, [pc, #88]	; (8011210 <sys_timeouts_sleeptime+0x60>)
 80111b8:	681b      	ldr	r3, [r3, #0]
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d102      	bne.n	80111c4 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 80111be:	f04f 33ff 	mov.w	r3, #4294967295
 80111c2:	e020      	b.n	8011206 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 80111c4:	f7f4 fd78 	bl	8005cb8 <sys_now>
 80111c8:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 80111ca:	4b11      	ldr	r3, [pc, #68]	; (8011210 <sys_timeouts_sleeptime+0x60>)
 80111cc:	681b      	ldr	r3, [r3, #0]
 80111ce:	685a      	ldr	r2, [r3, #4]
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	1ad3      	subs	r3, r2, r3
 80111d4:	0fdb      	lsrs	r3, r3, #31
 80111d6:	f003 0301 	and.w	r3, r3, #1
 80111da:	b2db      	uxtb	r3, r3
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d001      	beq.n	80111e4 <sys_timeouts_sleeptime+0x34>
    return 0;
 80111e0:	2300      	movs	r3, #0
 80111e2:	e010      	b.n	8011206 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 80111e4:	4b0a      	ldr	r3, [pc, #40]	; (8011210 <sys_timeouts_sleeptime+0x60>)
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	685a      	ldr	r2, [r3, #4]
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	1ad3      	subs	r3, r2, r3
 80111ee:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 80111f0:	683b      	ldr	r3, [r7, #0]
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	da06      	bge.n	8011204 <sys_timeouts_sleeptime+0x54>
 80111f6:	4b07      	ldr	r3, [pc, #28]	; (8011214 <sys_timeouts_sleeptime+0x64>)
 80111f8:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 80111fc:	4906      	ldr	r1, [pc, #24]	; (8011218 <sys_timeouts_sleeptime+0x68>)
 80111fe:	4807      	ldr	r0, [pc, #28]	; (801121c <sys_timeouts_sleeptime+0x6c>)
 8011200:	f002 fe54 	bl	8013eac <iprintf>
    return ret;
 8011204:	683b      	ldr	r3, [r7, #0]
  }
}
 8011206:	4618      	mov	r0, r3
 8011208:	3708      	adds	r7, #8
 801120a:	46bd      	mov	sp, r7
 801120c:	bd80      	pop	{r7, pc}
 801120e:	bf00      	nop
 8011210:	20004a38 	.word	0x20004a38
 8011214:	080170c0 	.word	0x080170c0
 8011218:	08017194 	.word	0x08017194
 801121c:	08017134 	.word	0x08017134

08011220 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8011220:	b580      	push	{r7, lr}
 8011222:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8011224:	f002 fe5a 	bl	8013edc <rand>
 8011228:	4603      	mov	r3, r0
 801122a:	b29b      	uxth	r3, r3
 801122c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011230:	b29b      	uxth	r3, r3
 8011232:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8011236:	b29a      	uxth	r2, r3
 8011238:	4b01      	ldr	r3, [pc, #4]	; (8011240 <udp_init+0x20>)
 801123a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801123c:	bf00      	nop
 801123e:	bd80      	pop	{r7, pc}
 8011240:	20000018 	.word	0x20000018

08011244 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8011244:	b580      	push	{r7, lr}
 8011246:	b084      	sub	sp, #16
 8011248:	af00      	add	r7, sp, #0
 801124a:	60f8      	str	r0, [r7, #12]
 801124c:	60b9      	str	r1, [r7, #8]
 801124e:	4613      	mov	r3, r2
 8011250:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	2b00      	cmp	r3, #0
 8011256:	d105      	bne.n	8011264 <udp_input_local_match+0x20>
 8011258:	4b27      	ldr	r3, [pc, #156]	; (80112f8 <udp_input_local_match+0xb4>)
 801125a:	2287      	movs	r2, #135	; 0x87
 801125c:	4927      	ldr	r1, [pc, #156]	; (80112fc <udp_input_local_match+0xb8>)
 801125e:	4828      	ldr	r0, [pc, #160]	; (8011300 <udp_input_local_match+0xbc>)
 8011260:	f002 fe24 	bl	8013eac <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8011264:	68bb      	ldr	r3, [r7, #8]
 8011266:	2b00      	cmp	r3, #0
 8011268:	d105      	bne.n	8011276 <udp_input_local_match+0x32>
 801126a:	4b23      	ldr	r3, [pc, #140]	; (80112f8 <udp_input_local_match+0xb4>)
 801126c:	2288      	movs	r2, #136	; 0x88
 801126e:	4925      	ldr	r1, [pc, #148]	; (8011304 <udp_input_local_match+0xc0>)
 8011270:	4823      	ldr	r0, [pc, #140]	; (8011300 <udp_input_local_match+0xbc>)
 8011272:	f002 fe1b 	bl	8013eac <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8011276:	68fb      	ldr	r3, [r7, #12]
 8011278:	7a1b      	ldrb	r3, [r3, #8]
 801127a:	2b00      	cmp	r3, #0
 801127c:	d00b      	beq.n	8011296 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801127e:	68fb      	ldr	r3, [r7, #12]
 8011280:	7a1a      	ldrb	r2, [r3, #8]
 8011282:	4b21      	ldr	r3, [pc, #132]	; (8011308 <udp_input_local_match+0xc4>)
 8011284:	685b      	ldr	r3, [r3, #4]
 8011286:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801128a:	3301      	adds	r3, #1
 801128c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801128e:	429a      	cmp	r2, r3
 8011290:	d001      	beq.n	8011296 <udp_input_local_match+0x52>
    return 0;
 8011292:	2300      	movs	r3, #0
 8011294:	e02b      	b.n	80112ee <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8011296:	79fb      	ldrb	r3, [r7, #7]
 8011298:	2b00      	cmp	r3, #0
 801129a:	d018      	beq.n	80112ce <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801129c:	68fb      	ldr	r3, [r7, #12]
 801129e:	2b00      	cmp	r3, #0
 80112a0:	d013      	beq.n	80112ca <udp_input_local_match+0x86>
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d00f      	beq.n	80112ca <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80112aa:	4b17      	ldr	r3, [pc, #92]	; (8011308 <udp_input_local_match+0xc4>)
 80112ac:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80112ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112b2:	d00a      	beq.n	80112ca <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80112b4:	68fb      	ldr	r3, [r7, #12]
 80112b6:	681a      	ldr	r2, [r3, #0]
 80112b8:	4b13      	ldr	r3, [pc, #76]	; (8011308 <udp_input_local_match+0xc4>)
 80112ba:	695b      	ldr	r3, [r3, #20]
 80112bc:	405a      	eors	r2, r3
 80112be:	68bb      	ldr	r3, [r7, #8]
 80112c0:	3308      	adds	r3, #8
 80112c2:	681b      	ldr	r3, [r3, #0]
 80112c4:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d110      	bne.n	80112ec <udp_input_local_match+0xa8>
          return 1;
 80112ca:	2301      	movs	r3, #1
 80112cc:	e00f      	b.n	80112ee <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80112ce:	68fb      	ldr	r3, [r7, #12]
 80112d0:	2b00      	cmp	r3, #0
 80112d2:	d009      	beq.n	80112e8 <udp_input_local_match+0xa4>
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	681b      	ldr	r3, [r3, #0]
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d005      	beq.n	80112e8 <udp_input_local_match+0xa4>
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	681a      	ldr	r2, [r3, #0]
 80112e0:	4b09      	ldr	r3, [pc, #36]	; (8011308 <udp_input_local_match+0xc4>)
 80112e2:	695b      	ldr	r3, [r3, #20]
 80112e4:	429a      	cmp	r2, r3
 80112e6:	d101      	bne.n	80112ec <udp_input_local_match+0xa8>
        return 1;
 80112e8:	2301      	movs	r3, #1
 80112ea:	e000      	b.n	80112ee <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80112ec:	2300      	movs	r3, #0
}
 80112ee:	4618      	mov	r0, r3
 80112f0:	3710      	adds	r7, #16
 80112f2:	46bd      	mov	sp, r7
 80112f4:	bd80      	pop	{r7, pc}
 80112f6:	bf00      	nop
 80112f8:	080171a8 	.word	0x080171a8
 80112fc:	080171d8 	.word	0x080171d8
 8011300:	080171fc 	.word	0x080171fc
 8011304:	08017224 	.word	0x08017224
 8011308:	200081dc 	.word	0x200081dc

0801130c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801130c:	b590      	push	{r4, r7, lr}
 801130e:	b08d      	sub	sp, #52	; 0x34
 8011310:	af02      	add	r7, sp, #8
 8011312:	6078      	str	r0, [r7, #4]
 8011314:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8011316:	2300      	movs	r3, #0
 8011318:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	2b00      	cmp	r3, #0
 801131e:	d105      	bne.n	801132c <udp_input+0x20>
 8011320:	4b7c      	ldr	r3, [pc, #496]	; (8011514 <udp_input+0x208>)
 8011322:	22cf      	movs	r2, #207	; 0xcf
 8011324:	497c      	ldr	r1, [pc, #496]	; (8011518 <udp_input+0x20c>)
 8011326:	487d      	ldr	r0, [pc, #500]	; (801151c <udp_input+0x210>)
 8011328:	f002 fdc0 	bl	8013eac <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801132c:	683b      	ldr	r3, [r7, #0]
 801132e:	2b00      	cmp	r3, #0
 8011330:	d105      	bne.n	801133e <udp_input+0x32>
 8011332:	4b78      	ldr	r3, [pc, #480]	; (8011514 <udp_input+0x208>)
 8011334:	22d0      	movs	r2, #208	; 0xd0
 8011336:	497a      	ldr	r1, [pc, #488]	; (8011520 <udp_input+0x214>)
 8011338:	4878      	ldr	r0, [pc, #480]	; (801151c <udp_input+0x210>)
 801133a:	f002 fdb7 	bl	8013eac <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801133e:	687b      	ldr	r3, [r7, #4]
 8011340:	895b      	ldrh	r3, [r3, #10]
 8011342:	2b07      	cmp	r3, #7
 8011344:	d803      	bhi.n	801134e <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8011346:	6878      	ldr	r0, [r7, #4]
 8011348:	f7fa f9fe 	bl	800b748 <pbuf_free>
    goto end;
 801134c:	e0de      	b.n	801150c <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	685b      	ldr	r3, [r3, #4]
 8011352:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8011354:	4b73      	ldr	r3, [pc, #460]	; (8011524 <udp_input+0x218>)
 8011356:	695b      	ldr	r3, [r3, #20]
 8011358:	4a72      	ldr	r2, [pc, #456]	; (8011524 <udp_input+0x218>)
 801135a:	6812      	ldr	r2, [r2, #0]
 801135c:	4611      	mov	r1, r2
 801135e:	4618      	mov	r0, r3
 8011360:	f001 fc88 	bl	8012c74 <ip4_addr_isbroadcast_u32>
 8011364:	4603      	mov	r3, r0
 8011366:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8011368:	697b      	ldr	r3, [r7, #20]
 801136a:	881b      	ldrh	r3, [r3, #0]
 801136c:	b29b      	uxth	r3, r3
 801136e:	4618      	mov	r0, r3
 8011370:	f7f8 fe3e 	bl	8009ff0 <lwip_htons>
 8011374:	4603      	mov	r3, r0
 8011376:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8011378:	697b      	ldr	r3, [r7, #20]
 801137a:	885b      	ldrh	r3, [r3, #2]
 801137c:	b29b      	uxth	r3, r3
 801137e:	4618      	mov	r0, r3
 8011380:	f7f8 fe36 	bl	8009ff0 <lwip_htons>
 8011384:	4603      	mov	r3, r0
 8011386:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8011388:	2300      	movs	r3, #0
 801138a:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 801138c:	2300      	movs	r3, #0
 801138e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8011390:	2300      	movs	r3, #0
 8011392:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8011394:	4b64      	ldr	r3, [pc, #400]	; (8011528 <udp_input+0x21c>)
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	627b      	str	r3, [r7, #36]	; 0x24
 801139a:	e054      	b.n	8011446 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801139c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801139e:	8a5b      	ldrh	r3, [r3, #18]
 80113a0:	89fa      	ldrh	r2, [r7, #14]
 80113a2:	429a      	cmp	r2, r3
 80113a4:	d14a      	bne.n	801143c <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80113a6:	7cfb      	ldrb	r3, [r7, #19]
 80113a8:	461a      	mov	r2, r3
 80113aa:	6839      	ldr	r1, [r7, #0]
 80113ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80113ae:	f7ff ff49 	bl	8011244 <udp_input_local_match>
 80113b2:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	d041      	beq.n	801143c <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80113b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113ba:	7c1b      	ldrb	r3, [r3, #16]
 80113bc:	f003 0304 	and.w	r3, r3, #4
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d11d      	bne.n	8011400 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80113c4:	69fb      	ldr	r3, [r7, #28]
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d102      	bne.n	80113d0 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80113ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113cc:	61fb      	str	r3, [r7, #28]
 80113ce:	e017      	b.n	8011400 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80113d0:	7cfb      	ldrb	r3, [r7, #19]
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	d014      	beq.n	8011400 <udp_input+0xf4>
 80113d6:	4b53      	ldr	r3, [pc, #332]	; (8011524 <udp_input+0x218>)
 80113d8:	695b      	ldr	r3, [r3, #20]
 80113da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113de:	d10f      	bne.n	8011400 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80113e0:	69fb      	ldr	r3, [r7, #28]
 80113e2:	681a      	ldr	r2, [r3, #0]
 80113e4:	683b      	ldr	r3, [r7, #0]
 80113e6:	3304      	adds	r3, #4
 80113e8:	681b      	ldr	r3, [r3, #0]
 80113ea:	429a      	cmp	r2, r3
 80113ec:	d008      	beq.n	8011400 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80113ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113f0:	681a      	ldr	r2, [r3, #0]
 80113f2:	683b      	ldr	r3, [r7, #0]
 80113f4:	3304      	adds	r3, #4
 80113f6:	681b      	ldr	r3, [r3, #0]
 80113f8:	429a      	cmp	r2, r3
 80113fa:	d101      	bne.n	8011400 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 80113fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113fe:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8011400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011402:	8a9b      	ldrh	r3, [r3, #20]
 8011404:	8a3a      	ldrh	r2, [r7, #16]
 8011406:	429a      	cmp	r2, r3
 8011408:	d118      	bne.n	801143c <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801140a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801140c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801140e:	2b00      	cmp	r3, #0
 8011410:	d005      	beq.n	801141e <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8011412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011414:	685a      	ldr	r2, [r3, #4]
 8011416:	4b43      	ldr	r3, [pc, #268]	; (8011524 <udp_input+0x218>)
 8011418:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801141a:	429a      	cmp	r2, r3
 801141c:	d10e      	bne.n	801143c <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801141e:	6a3b      	ldr	r3, [r7, #32]
 8011420:	2b00      	cmp	r3, #0
 8011422:	d014      	beq.n	801144e <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8011424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011426:	68da      	ldr	r2, [r3, #12]
 8011428:	6a3b      	ldr	r3, [r7, #32]
 801142a:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801142c:	4b3e      	ldr	r3, [pc, #248]	; (8011528 <udp_input+0x21c>)
 801142e:	681a      	ldr	r2, [r3, #0]
 8011430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011432:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8011434:	4a3c      	ldr	r2, [pc, #240]	; (8011528 <udp_input+0x21c>)
 8011436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011438:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801143a:	e008      	b.n	801144e <udp_input+0x142>
      }
    }

    prev = pcb;
 801143c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801143e:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8011440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011442:	68db      	ldr	r3, [r3, #12]
 8011444:	627b      	str	r3, [r7, #36]	; 0x24
 8011446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011448:	2b00      	cmp	r3, #0
 801144a:	d1a7      	bne.n	801139c <udp_input+0x90>
 801144c:	e000      	b.n	8011450 <udp_input+0x144>
        break;
 801144e:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8011450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011452:	2b00      	cmp	r3, #0
 8011454:	d101      	bne.n	801145a <udp_input+0x14e>
    pcb = uncon_pcb;
 8011456:	69fb      	ldr	r3, [r7, #28]
 8011458:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801145a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801145c:	2b00      	cmp	r3, #0
 801145e:	d002      	beq.n	8011466 <udp_input+0x15a>
    for_us = 1;
 8011460:	2301      	movs	r3, #1
 8011462:	76fb      	strb	r3, [r7, #27]
 8011464:	e00a      	b.n	801147c <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8011466:	683b      	ldr	r3, [r7, #0]
 8011468:	3304      	adds	r3, #4
 801146a:	681a      	ldr	r2, [r3, #0]
 801146c:	4b2d      	ldr	r3, [pc, #180]	; (8011524 <udp_input+0x218>)
 801146e:	695b      	ldr	r3, [r3, #20]
 8011470:	429a      	cmp	r2, r3
 8011472:	bf0c      	ite	eq
 8011474:	2301      	moveq	r3, #1
 8011476:	2300      	movne	r3, #0
 8011478:	b2db      	uxtb	r3, r3
 801147a:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801147c:	7efb      	ldrb	r3, [r7, #27]
 801147e:	2b00      	cmp	r3, #0
 8011480:	d041      	beq.n	8011506 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8011482:	2108      	movs	r1, #8
 8011484:	6878      	ldr	r0, [r7, #4]
 8011486:	f7fa f8d9 	bl	800b63c <pbuf_remove_header>
 801148a:	4603      	mov	r3, r0
 801148c:	2b00      	cmp	r3, #0
 801148e:	d00a      	beq.n	80114a6 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8011490:	4b20      	ldr	r3, [pc, #128]	; (8011514 <udp_input+0x208>)
 8011492:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8011496:	4925      	ldr	r1, [pc, #148]	; (801152c <udp_input+0x220>)
 8011498:	4820      	ldr	r0, [pc, #128]	; (801151c <udp_input+0x210>)
 801149a:	f002 fd07 	bl	8013eac <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801149e:	6878      	ldr	r0, [r7, #4]
 80114a0:	f7fa f952 	bl	800b748 <pbuf_free>
      goto end;
 80114a4:	e032      	b.n	801150c <udp_input+0x200>
    }

    if (pcb != NULL) {
 80114a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	d012      	beq.n	80114d2 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80114ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114ae:	699b      	ldr	r3, [r3, #24]
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d00a      	beq.n	80114ca <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80114b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114b6:	699c      	ldr	r4, [r3, #24]
 80114b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114ba:	69d8      	ldr	r0, [r3, #28]
 80114bc:	8a3b      	ldrh	r3, [r7, #16]
 80114be:	9300      	str	r3, [sp, #0]
 80114c0:	4b1b      	ldr	r3, [pc, #108]	; (8011530 <udp_input+0x224>)
 80114c2:	687a      	ldr	r2, [r7, #4]
 80114c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80114c6:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80114c8:	e021      	b.n	801150e <udp_input+0x202>
        pbuf_free(p);
 80114ca:	6878      	ldr	r0, [r7, #4]
 80114cc:	f7fa f93c 	bl	800b748 <pbuf_free>
        goto end;
 80114d0:	e01c      	b.n	801150c <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80114d2:	7cfb      	ldrb	r3, [r7, #19]
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d112      	bne.n	80114fe <udp_input+0x1f2>
 80114d8:	4b12      	ldr	r3, [pc, #72]	; (8011524 <udp_input+0x218>)
 80114da:	695b      	ldr	r3, [r3, #20]
 80114dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80114e0:	2be0      	cmp	r3, #224	; 0xe0
 80114e2:	d00c      	beq.n	80114fe <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80114e4:	4b0f      	ldr	r3, [pc, #60]	; (8011524 <udp_input+0x218>)
 80114e6:	899b      	ldrh	r3, [r3, #12]
 80114e8:	3308      	adds	r3, #8
 80114ea:	b29b      	uxth	r3, r3
 80114ec:	b21b      	sxth	r3, r3
 80114ee:	4619      	mov	r1, r3
 80114f0:	6878      	ldr	r0, [r7, #4]
 80114f2:	f7fa f916 	bl	800b722 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80114f6:	2103      	movs	r1, #3
 80114f8:	6878      	ldr	r0, [r7, #4]
 80114fa:	f001 f89b 	bl	8012634 <icmp_dest_unreach>
      pbuf_free(p);
 80114fe:	6878      	ldr	r0, [r7, #4]
 8011500:	f7fa f922 	bl	800b748 <pbuf_free>
  return;
 8011504:	e003      	b.n	801150e <udp_input+0x202>
    pbuf_free(p);
 8011506:	6878      	ldr	r0, [r7, #4]
 8011508:	f7fa f91e 	bl	800b748 <pbuf_free>
  return;
 801150c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801150e:	372c      	adds	r7, #44	; 0x2c
 8011510:	46bd      	mov	sp, r7
 8011512:	bd90      	pop	{r4, r7, pc}
 8011514:	080171a8 	.word	0x080171a8
 8011518:	0801724c 	.word	0x0801724c
 801151c:	080171fc 	.word	0x080171fc
 8011520:	08017264 	.word	0x08017264
 8011524:	200081dc 	.word	0x200081dc
 8011528:	2000b908 	.word	0x2000b908
 801152c:	08017280 	.word	0x08017280
 8011530:	200081ec 	.word	0x200081ec

08011534 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8011534:	b480      	push	{r7}
 8011536:	b085      	sub	sp, #20
 8011538:	af00      	add	r7, sp, #0
 801153a:	6078      	str	r0, [r7, #4]
 801153c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	2b00      	cmp	r3, #0
 8011542:	d01e      	beq.n	8011582 <udp_netif_ip_addr_changed+0x4e>
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	681b      	ldr	r3, [r3, #0]
 8011548:	2b00      	cmp	r3, #0
 801154a:	d01a      	beq.n	8011582 <udp_netif_ip_addr_changed+0x4e>
 801154c:	683b      	ldr	r3, [r7, #0]
 801154e:	2b00      	cmp	r3, #0
 8011550:	d017      	beq.n	8011582 <udp_netif_ip_addr_changed+0x4e>
 8011552:	683b      	ldr	r3, [r7, #0]
 8011554:	681b      	ldr	r3, [r3, #0]
 8011556:	2b00      	cmp	r3, #0
 8011558:	d013      	beq.n	8011582 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801155a:	4b0d      	ldr	r3, [pc, #52]	; (8011590 <udp_netif_ip_addr_changed+0x5c>)
 801155c:	681b      	ldr	r3, [r3, #0]
 801155e:	60fb      	str	r3, [r7, #12]
 8011560:	e00c      	b.n	801157c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8011562:	68fb      	ldr	r3, [r7, #12]
 8011564:	681a      	ldr	r2, [r3, #0]
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	681b      	ldr	r3, [r3, #0]
 801156a:	429a      	cmp	r2, r3
 801156c:	d103      	bne.n	8011576 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801156e:	683b      	ldr	r3, [r7, #0]
 8011570:	681a      	ldr	r2, [r3, #0]
 8011572:	68fb      	ldr	r3, [r7, #12]
 8011574:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	68db      	ldr	r3, [r3, #12]
 801157a:	60fb      	str	r3, [r7, #12]
 801157c:	68fb      	ldr	r3, [r7, #12]
 801157e:	2b00      	cmp	r3, #0
 8011580:	d1ef      	bne.n	8011562 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8011582:	bf00      	nop
 8011584:	3714      	adds	r7, #20
 8011586:	46bd      	mov	sp, r7
 8011588:	f85d 7b04 	ldr.w	r7, [sp], #4
 801158c:	4770      	bx	lr
 801158e:	bf00      	nop
 8011590:	2000b908 	.word	0x2000b908

08011594 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8011594:	b580      	push	{r7, lr}
 8011596:	b082      	sub	sp, #8
 8011598:	af00      	add	r7, sp, #0
 801159a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801159c:	4915      	ldr	r1, [pc, #84]	; (80115f4 <etharp_free_entry+0x60>)
 801159e:	687a      	ldr	r2, [r7, #4]
 80115a0:	4613      	mov	r3, r2
 80115a2:	005b      	lsls	r3, r3, #1
 80115a4:	4413      	add	r3, r2
 80115a6:	00db      	lsls	r3, r3, #3
 80115a8:	440b      	add	r3, r1
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d013      	beq.n	80115d8 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80115b0:	4910      	ldr	r1, [pc, #64]	; (80115f4 <etharp_free_entry+0x60>)
 80115b2:	687a      	ldr	r2, [r7, #4]
 80115b4:	4613      	mov	r3, r2
 80115b6:	005b      	lsls	r3, r3, #1
 80115b8:	4413      	add	r3, r2
 80115ba:	00db      	lsls	r3, r3, #3
 80115bc:	440b      	add	r3, r1
 80115be:	681b      	ldr	r3, [r3, #0]
 80115c0:	4618      	mov	r0, r3
 80115c2:	f7fa f8c1 	bl	800b748 <pbuf_free>
    arp_table[i].q = NULL;
 80115c6:	490b      	ldr	r1, [pc, #44]	; (80115f4 <etharp_free_entry+0x60>)
 80115c8:	687a      	ldr	r2, [r7, #4]
 80115ca:	4613      	mov	r3, r2
 80115cc:	005b      	lsls	r3, r3, #1
 80115ce:	4413      	add	r3, r2
 80115d0:	00db      	lsls	r3, r3, #3
 80115d2:	440b      	add	r3, r1
 80115d4:	2200      	movs	r2, #0
 80115d6:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 80115d8:	4906      	ldr	r1, [pc, #24]	; (80115f4 <etharp_free_entry+0x60>)
 80115da:	687a      	ldr	r2, [r7, #4]
 80115dc:	4613      	mov	r3, r2
 80115de:	005b      	lsls	r3, r3, #1
 80115e0:	4413      	add	r3, r2
 80115e2:	00db      	lsls	r3, r3, #3
 80115e4:	440b      	add	r3, r1
 80115e6:	3314      	adds	r3, #20
 80115e8:	2200      	movs	r2, #0
 80115ea:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 80115ec:	bf00      	nop
 80115ee:	3708      	adds	r7, #8
 80115f0:	46bd      	mov	sp, r7
 80115f2:	bd80      	pop	{r7, pc}
 80115f4:	20004a44 	.word	0x20004a44

080115f8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 80115f8:	b580      	push	{r7, lr}
 80115fa:	b082      	sub	sp, #8
 80115fc:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80115fe:	2300      	movs	r3, #0
 8011600:	607b      	str	r3, [r7, #4]
 8011602:	e096      	b.n	8011732 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8011604:	494f      	ldr	r1, [pc, #316]	; (8011744 <etharp_tmr+0x14c>)
 8011606:	687a      	ldr	r2, [r7, #4]
 8011608:	4613      	mov	r3, r2
 801160a:	005b      	lsls	r3, r3, #1
 801160c:	4413      	add	r3, r2
 801160e:	00db      	lsls	r3, r3, #3
 8011610:	440b      	add	r3, r1
 8011612:	3314      	adds	r3, #20
 8011614:	781b      	ldrb	r3, [r3, #0]
 8011616:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8011618:	78fb      	ldrb	r3, [r7, #3]
 801161a:	2b00      	cmp	r3, #0
 801161c:	f000 8086 	beq.w	801172c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8011620:	4948      	ldr	r1, [pc, #288]	; (8011744 <etharp_tmr+0x14c>)
 8011622:	687a      	ldr	r2, [r7, #4]
 8011624:	4613      	mov	r3, r2
 8011626:	005b      	lsls	r3, r3, #1
 8011628:	4413      	add	r3, r2
 801162a:	00db      	lsls	r3, r3, #3
 801162c:	440b      	add	r3, r1
 801162e:	3312      	adds	r3, #18
 8011630:	881b      	ldrh	r3, [r3, #0]
 8011632:	3301      	adds	r3, #1
 8011634:	b298      	uxth	r0, r3
 8011636:	4943      	ldr	r1, [pc, #268]	; (8011744 <etharp_tmr+0x14c>)
 8011638:	687a      	ldr	r2, [r7, #4]
 801163a:	4613      	mov	r3, r2
 801163c:	005b      	lsls	r3, r3, #1
 801163e:	4413      	add	r3, r2
 8011640:	00db      	lsls	r3, r3, #3
 8011642:	440b      	add	r3, r1
 8011644:	3312      	adds	r3, #18
 8011646:	4602      	mov	r2, r0
 8011648:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801164a:	493e      	ldr	r1, [pc, #248]	; (8011744 <etharp_tmr+0x14c>)
 801164c:	687a      	ldr	r2, [r7, #4]
 801164e:	4613      	mov	r3, r2
 8011650:	005b      	lsls	r3, r3, #1
 8011652:	4413      	add	r3, r2
 8011654:	00db      	lsls	r3, r3, #3
 8011656:	440b      	add	r3, r1
 8011658:	3312      	adds	r3, #18
 801165a:	881b      	ldrh	r3, [r3, #0]
 801165c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8011660:	d215      	bcs.n	801168e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8011662:	4938      	ldr	r1, [pc, #224]	; (8011744 <etharp_tmr+0x14c>)
 8011664:	687a      	ldr	r2, [r7, #4]
 8011666:	4613      	mov	r3, r2
 8011668:	005b      	lsls	r3, r3, #1
 801166a:	4413      	add	r3, r2
 801166c:	00db      	lsls	r3, r3, #3
 801166e:	440b      	add	r3, r1
 8011670:	3314      	adds	r3, #20
 8011672:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8011674:	2b01      	cmp	r3, #1
 8011676:	d10e      	bne.n	8011696 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8011678:	4932      	ldr	r1, [pc, #200]	; (8011744 <etharp_tmr+0x14c>)
 801167a:	687a      	ldr	r2, [r7, #4]
 801167c:	4613      	mov	r3, r2
 801167e:	005b      	lsls	r3, r3, #1
 8011680:	4413      	add	r3, r2
 8011682:	00db      	lsls	r3, r3, #3
 8011684:	440b      	add	r3, r1
 8011686:	3312      	adds	r3, #18
 8011688:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801168a:	2b04      	cmp	r3, #4
 801168c:	d903      	bls.n	8011696 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801168e:	6878      	ldr	r0, [r7, #4]
 8011690:	f7ff ff80 	bl	8011594 <etharp_free_entry>
 8011694:	e04a      	b.n	801172c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8011696:	492b      	ldr	r1, [pc, #172]	; (8011744 <etharp_tmr+0x14c>)
 8011698:	687a      	ldr	r2, [r7, #4]
 801169a:	4613      	mov	r3, r2
 801169c:	005b      	lsls	r3, r3, #1
 801169e:	4413      	add	r3, r2
 80116a0:	00db      	lsls	r3, r3, #3
 80116a2:	440b      	add	r3, r1
 80116a4:	3314      	adds	r3, #20
 80116a6:	781b      	ldrb	r3, [r3, #0]
 80116a8:	2b03      	cmp	r3, #3
 80116aa:	d10a      	bne.n	80116c2 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80116ac:	4925      	ldr	r1, [pc, #148]	; (8011744 <etharp_tmr+0x14c>)
 80116ae:	687a      	ldr	r2, [r7, #4]
 80116b0:	4613      	mov	r3, r2
 80116b2:	005b      	lsls	r3, r3, #1
 80116b4:	4413      	add	r3, r2
 80116b6:	00db      	lsls	r3, r3, #3
 80116b8:	440b      	add	r3, r1
 80116ba:	3314      	adds	r3, #20
 80116bc:	2204      	movs	r2, #4
 80116be:	701a      	strb	r2, [r3, #0]
 80116c0:	e034      	b.n	801172c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 80116c2:	4920      	ldr	r1, [pc, #128]	; (8011744 <etharp_tmr+0x14c>)
 80116c4:	687a      	ldr	r2, [r7, #4]
 80116c6:	4613      	mov	r3, r2
 80116c8:	005b      	lsls	r3, r3, #1
 80116ca:	4413      	add	r3, r2
 80116cc:	00db      	lsls	r3, r3, #3
 80116ce:	440b      	add	r3, r1
 80116d0:	3314      	adds	r3, #20
 80116d2:	781b      	ldrb	r3, [r3, #0]
 80116d4:	2b04      	cmp	r3, #4
 80116d6:	d10a      	bne.n	80116ee <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 80116d8:	491a      	ldr	r1, [pc, #104]	; (8011744 <etharp_tmr+0x14c>)
 80116da:	687a      	ldr	r2, [r7, #4]
 80116dc:	4613      	mov	r3, r2
 80116de:	005b      	lsls	r3, r3, #1
 80116e0:	4413      	add	r3, r2
 80116e2:	00db      	lsls	r3, r3, #3
 80116e4:	440b      	add	r3, r1
 80116e6:	3314      	adds	r3, #20
 80116e8:	2202      	movs	r2, #2
 80116ea:	701a      	strb	r2, [r3, #0]
 80116ec:	e01e      	b.n	801172c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80116ee:	4915      	ldr	r1, [pc, #84]	; (8011744 <etharp_tmr+0x14c>)
 80116f0:	687a      	ldr	r2, [r7, #4]
 80116f2:	4613      	mov	r3, r2
 80116f4:	005b      	lsls	r3, r3, #1
 80116f6:	4413      	add	r3, r2
 80116f8:	00db      	lsls	r3, r3, #3
 80116fa:	440b      	add	r3, r1
 80116fc:	3314      	adds	r3, #20
 80116fe:	781b      	ldrb	r3, [r3, #0]
 8011700:	2b01      	cmp	r3, #1
 8011702:	d113      	bne.n	801172c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8011704:	490f      	ldr	r1, [pc, #60]	; (8011744 <etharp_tmr+0x14c>)
 8011706:	687a      	ldr	r2, [r7, #4]
 8011708:	4613      	mov	r3, r2
 801170a:	005b      	lsls	r3, r3, #1
 801170c:	4413      	add	r3, r2
 801170e:	00db      	lsls	r3, r3, #3
 8011710:	440b      	add	r3, r1
 8011712:	3308      	adds	r3, #8
 8011714:	6818      	ldr	r0, [r3, #0]
 8011716:	687a      	ldr	r2, [r7, #4]
 8011718:	4613      	mov	r3, r2
 801171a:	005b      	lsls	r3, r3, #1
 801171c:	4413      	add	r3, r2
 801171e:	00db      	lsls	r3, r3, #3
 8011720:	4a08      	ldr	r2, [pc, #32]	; (8011744 <etharp_tmr+0x14c>)
 8011722:	4413      	add	r3, r2
 8011724:	3304      	adds	r3, #4
 8011726:	4619      	mov	r1, r3
 8011728:	f000 fe6e 	bl	8012408 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	3301      	adds	r3, #1
 8011730:	607b      	str	r3, [r7, #4]
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	2b09      	cmp	r3, #9
 8011736:	f77f af65 	ble.w	8011604 <etharp_tmr+0xc>
      }
    }
  }
}
 801173a:	bf00      	nop
 801173c:	bf00      	nop
 801173e:	3708      	adds	r7, #8
 8011740:	46bd      	mov	sp, r7
 8011742:	bd80      	pop	{r7, pc}
 8011744:	20004a44 	.word	0x20004a44

08011748 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8011748:	b580      	push	{r7, lr}
 801174a:	b08a      	sub	sp, #40	; 0x28
 801174c:	af00      	add	r7, sp, #0
 801174e:	60f8      	str	r0, [r7, #12]
 8011750:	460b      	mov	r3, r1
 8011752:	607a      	str	r2, [r7, #4]
 8011754:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8011756:	230a      	movs	r3, #10
 8011758:	84fb      	strh	r3, [r7, #38]	; 0x26
 801175a:	230a      	movs	r3, #10
 801175c:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801175e:	230a      	movs	r3, #10
 8011760:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8011762:	2300      	movs	r3, #0
 8011764:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8011766:	230a      	movs	r3, #10
 8011768:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801176a:	2300      	movs	r3, #0
 801176c:	83bb      	strh	r3, [r7, #28]
 801176e:	2300      	movs	r3, #0
 8011770:	837b      	strh	r3, [r7, #26]
 8011772:	2300      	movs	r3, #0
 8011774:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011776:	2300      	movs	r3, #0
 8011778:	843b      	strh	r3, [r7, #32]
 801177a:	e0ae      	b.n	80118da <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801177c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011780:	49a6      	ldr	r1, [pc, #664]	; (8011a1c <etharp_find_entry+0x2d4>)
 8011782:	4613      	mov	r3, r2
 8011784:	005b      	lsls	r3, r3, #1
 8011786:	4413      	add	r3, r2
 8011788:	00db      	lsls	r3, r3, #3
 801178a:	440b      	add	r3, r1
 801178c:	3314      	adds	r3, #20
 801178e:	781b      	ldrb	r3, [r3, #0]
 8011790:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8011792:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8011796:	2b0a      	cmp	r3, #10
 8011798:	d105      	bne.n	80117a6 <etharp_find_entry+0x5e>
 801179a:	7dfb      	ldrb	r3, [r7, #23]
 801179c:	2b00      	cmp	r3, #0
 801179e:	d102      	bne.n	80117a6 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 80117a0:	8c3b      	ldrh	r3, [r7, #32]
 80117a2:	847b      	strh	r3, [r7, #34]	; 0x22
 80117a4:	e095      	b.n	80118d2 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 80117a6:	7dfb      	ldrb	r3, [r7, #23]
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	f000 8092 	beq.w	80118d2 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80117ae:	7dfb      	ldrb	r3, [r7, #23]
 80117b0:	2b01      	cmp	r3, #1
 80117b2:	d009      	beq.n	80117c8 <etharp_find_entry+0x80>
 80117b4:	7dfb      	ldrb	r3, [r7, #23]
 80117b6:	2b01      	cmp	r3, #1
 80117b8:	d806      	bhi.n	80117c8 <etharp_find_entry+0x80>
 80117ba:	4b99      	ldr	r3, [pc, #612]	; (8011a20 <etharp_find_entry+0x2d8>)
 80117bc:	f240 1223 	movw	r2, #291	; 0x123
 80117c0:	4998      	ldr	r1, [pc, #608]	; (8011a24 <etharp_find_entry+0x2dc>)
 80117c2:	4899      	ldr	r0, [pc, #612]	; (8011a28 <etharp_find_entry+0x2e0>)
 80117c4:	f002 fb72 	bl	8013eac <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80117c8:	68fb      	ldr	r3, [r7, #12]
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	d020      	beq.n	8011810 <etharp_find_entry+0xc8>
 80117ce:	68fb      	ldr	r3, [r7, #12]
 80117d0:	6819      	ldr	r1, [r3, #0]
 80117d2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80117d6:	4891      	ldr	r0, [pc, #580]	; (8011a1c <etharp_find_entry+0x2d4>)
 80117d8:	4613      	mov	r3, r2
 80117da:	005b      	lsls	r3, r3, #1
 80117dc:	4413      	add	r3, r2
 80117de:	00db      	lsls	r3, r3, #3
 80117e0:	4403      	add	r3, r0
 80117e2:	3304      	adds	r3, #4
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	4299      	cmp	r1, r3
 80117e8:	d112      	bne.n	8011810 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d00c      	beq.n	801180a <etharp_find_entry+0xc2>
 80117f0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80117f4:	4989      	ldr	r1, [pc, #548]	; (8011a1c <etharp_find_entry+0x2d4>)
 80117f6:	4613      	mov	r3, r2
 80117f8:	005b      	lsls	r3, r3, #1
 80117fa:	4413      	add	r3, r2
 80117fc:	00db      	lsls	r3, r3, #3
 80117fe:	440b      	add	r3, r1
 8011800:	3308      	adds	r3, #8
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	687a      	ldr	r2, [r7, #4]
 8011806:	429a      	cmp	r2, r3
 8011808:	d102      	bne.n	8011810 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801180a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801180e:	e100      	b.n	8011a12 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8011810:	7dfb      	ldrb	r3, [r7, #23]
 8011812:	2b01      	cmp	r3, #1
 8011814:	d140      	bne.n	8011898 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8011816:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801181a:	4980      	ldr	r1, [pc, #512]	; (8011a1c <etharp_find_entry+0x2d4>)
 801181c:	4613      	mov	r3, r2
 801181e:	005b      	lsls	r3, r3, #1
 8011820:	4413      	add	r3, r2
 8011822:	00db      	lsls	r3, r3, #3
 8011824:	440b      	add	r3, r1
 8011826:	681b      	ldr	r3, [r3, #0]
 8011828:	2b00      	cmp	r3, #0
 801182a:	d01a      	beq.n	8011862 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801182c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011830:	497a      	ldr	r1, [pc, #488]	; (8011a1c <etharp_find_entry+0x2d4>)
 8011832:	4613      	mov	r3, r2
 8011834:	005b      	lsls	r3, r3, #1
 8011836:	4413      	add	r3, r2
 8011838:	00db      	lsls	r3, r3, #3
 801183a:	440b      	add	r3, r1
 801183c:	3312      	adds	r3, #18
 801183e:	881b      	ldrh	r3, [r3, #0]
 8011840:	8bba      	ldrh	r2, [r7, #28]
 8011842:	429a      	cmp	r2, r3
 8011844:	d845      	bhi.n	80118d2 <etharp_find_entry+0x18a>
            old_queue = i;
 8011846:	8c3b      	ldrh	r3, [r7, #32]
 8011848:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801184a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801184e:	4973      	ldr	r1, [pc, #460]	; (8011a1c <etharp_find_entry+0x2d4>)
 8011850:	4613      	mov	r3, r2
 8011852:	005b      	lsls	r3, r3, #1
 8011854:	4413      	add	r3, r2
 8011856:	00db      	lsls	r3, r3, #3
 8011858:	440b      	add	r3, r1
 801185a:	3312      	adds	r3, #18
 801185c:	881b      	ldrh	r3, [r3, #0]
 801185e:	83bb      	strh	r3, [r7, #28]
 8011860:	e037      	b.n	80118d2 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8011862:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011866:	496d      	ldr	r1, [pc, #436]	; (8011a1c <etharp_find_entry+0x2d4>)
 8011868:	4613      	mov	r3, r2
 801186a:	005b      	lsls	r3, r3, #1
 801186c:	4413      	add	r3, r2
 801186e:	00db      	lsls	r3, r3, #3
 8011870:	440b      	add	r3, r1
 8011872:	3312      	adds	r3, #18
 8011874:	881b      	ldrh	r3, [r3, #0]
 8011876:	8b7a      	ldrh	r2, [r7, #26]
 8011878:	429a      	cmp	r2, r3
 801187a:	d82a      	bhi.n	80118d2 <etharp_find_entry+0x18a>
            old_pending = i;
 801187c:	8c3b      	ldrh	r3, [r7, #32]
 801187e:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8011880:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011884:	4965      	ldr	r1, [pc, #404]	; (8011a1c <etharp_find_entry+0x2d4>)
 8011886:	4613      	mov	r3, r2
 8011888:	005b      	lsls	r3, r3, #1
 801188a:	4413      	add	r3, r2
 801188c:	00db      	lsls	r3, r3, #3
 801188e:	440b      	add	r3, r1
 8011890:	3312      	adds	r3, #18
 8011892:	881b      	ldrh	r3, [r3, #0]
 8011894:	837b      	strh	r3, [r7, #26]
 8011896:	e01c      	b.n	80118d2 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8011898:	7dfb      	ldrb	r3, [r7, #23]
 801189a:	2b01      	cmp	r3, #1
 801189c:	d919      	bls.n	80118d2 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801189e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80118a2:	495e      	ldr	r1, [pc, #376]	; (8011a1c <etharp_find_entry+0x2d4>)
 80118a4:	4613      	mov	r3, r2
 80118a6:	005b      	lsls	r3, r3, #1
 80118a8:	4413      	add	r3, r2
 80118aa:	00db      	lsls	r3, r3, #3
 80118ac:	440b      	add	r3, r1
 80118ae:	3312      	adds	r3, #18
 80118b0:	881b      	ldrh	r3, [r3, #0]
 80118b2:	8b3a      	ldrh	r2, [r7, #24]
 80118b4:	429a      	cmp	r2, r3
 80118b6:	d80c      	bhi.n	80118d2 <etharp_find_entry+0x18a>
            old_stable = i;
 80118b8:	8c3b      	ldrh	r3, [r7, #32]
 80118ba:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 80118bc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80118c0:	4956      	ldr	r1, [pc, #344]	; (8011a1c <etharp_find_entry+0x2d4>)
 80118c2:	4613      	mov	r3, r2
 80118c4:	005b      	lsls	r3, r3, #1
 80118c6:	4413      	add	r3, r2
 80118c8:	00db      	lsls	r3, r3, #3
 80118ca:	440b      	add	r3, r1
 80118cc:	3312      	adds	r3, #18
 80118ce:	881b      	ldrh	r3, [r3, #0]
 80118d0:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80118d2:	8c3b      	ldrh	r3, [r7, #32]
 80118d4:	3301      	adds	r3, #1
 80118d6:	b29b      	uxth	r3, r3
 80118d8:	843b      	strh	r3, [r7, #32]
 80118da:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80118de:	2b09      	cmp	r3, #9
 80118e0:	f77f af4c 	ble.w	801177c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80118e4:	7afb      	ldrb	r3, [r7, #11]
 80118e6:	f003 0302 	and.w	r3, r3, #2
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	d108      	bne.n	8011900 <etharp_find_entry+0x1b8>
 80118ee:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80118f2:	2b0a      	cmp	r3, #10
 80118f4:	d107      	bne.n	8011906 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80118f6:	7afb      	ldrb	r3, [r7, #11]
 80118f8:	f003 0301 	and.w	r3, r3, #1
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	d102      	bne.n	8011906 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8011900:	f04f 33ff 	mov.w	r3, #4294967295
 8011904:	e085      	b.n	8011a12 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8011906:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801190a:	2b09      	cmp	r3, #9
 801190c:	dc02      	bgt.n	8011914 <etharp_find_entry+0x1cc>
    i = empty;
 801190e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011910:	843b      	strh	r3, [r7, #32]
 8011912:	e039      	b.n	8011988 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8011914:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8011918:	2b09      	cmp	r3, #9
 801191a:	dc14      	bgt.n	8011946 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801191c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801191e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8011920:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011924:	493d      	ldr	r1, [pc, #244]	; (8011a1c <etharp_find_entry+0x2d4>)
 8011926:	4613      	mov	r3, r2
 8011928:	005b      	lsls	r3, r3, #1
 801192a:	4413      	add	r3, r2
 801192c:	00db      	lsls	r3, r3, #3
 801192e:	440b      	add	r3, r1
 8011930:	681b      	ldr	r3, [r3, #0]
 8011932:	2b00      	cmp	r3, #0
 8011934:	d018      	beq.n	8011968 <etharp_find_entry+0x220>
 8011936:	4b3a      	ldr	r3, [pc, #232]	; (8011a20 <etharp_find_entry+0x2d8>)
 8011938:	f240 126d 	movw	r2, #365	; 0x16d
 801193c:	493b      	ldr	r1, [pc, #236]	; (8011a2c <etharp_find_entry+0x2e4>)
 801193e:	483a      	ldr	r0, [pc, #232]	; (8011a28 <etharp_find_entry+0x2e0>)
 8011940:	f002 fab4 	bl	8013eac <iprintf>
 8011944:	e010      	b.n	8011968 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8011946:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801194a:	2b09      	cmp	r3, #9
 801194c:	dc02      	bgt.n	8011954 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801194e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011950:	843b      	strh	r3, [r7, #32]
 8011952:	e009      	b.n	8011968 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8011954:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8011958:	2b09      	cmp	r3, #9
 801195a:	dc02      	bgt.n	8011962 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801195c:	8bfb      	ldrh	r3, [r7, #30]
 801195e:	843b      	strh	r3, [r7, #32]
 8011960:	e002      	b.n	8011968 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8011962:	f04f 33ff 	mov.w	r3, #4294967295
 8011966:	e054      	b.n	8011a12 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8011968:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801196c:	2b09      	cmp	r3, #9
 801196e:	dd06      	ble.n	801197e <etharp_find_entry+0x236>
 8011970:	4b2b      	ldr	r3, [pc, #172]	; (8011a20 <etharp_find_entry+0x2d8>)
 8011972:	f240 127f 	movw	r2, #383	; 0x17f
 8011976:	492e      	ldr	r1, [pc, #184]	; (8011a30 <etharp_find_entry+0x2e8>)
 8011978:	482b      	ldr	r0, [pc, #172]	; (8011a28 <etharp_find_entry+0x2e0>)
 801197a:	f002 fa97 	bl	8013eac <iprintf>
    etharp_free_entry(i);
 801197e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8011982:	4618      	mov	r0, r3
 8011984:	f7ff fe06 	bl	8011594 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8011988:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801198c:	2b09      	cmp	r3, #9
 801198e:	dd06      	ble.n	801199e <etharp_find_entry+0x256>
 8011990:	4b23      	ldr	r3, [pc, #140]	; (8011a20 <etharp_find_entry+0x2d8>)
 8011992:	f240 1283 	movw	r2, #387	; 0x183
 8011996:	4926      	ldr	r1, [pc, #152]	; (8011a30 <etharp_find_entry+0x2e8>)
 8011998:	4823      	ldr	r0, [pc, #140]	; (8011a28 <etharp_find_entry+0x2e0>)
 801199a:	f002 fa87 	bl	8013eac <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801199e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80119a2:	491e      	ldr	r1, [pc, #120]	; (8011a1c <etharp_find_entry+0x2d4>)
 80119a4:	4613      	mov	r3, r2
 80119a6:	005b      	lsls	r3, r3, #1
 80119a8:	4413      	add	r3, r2
 80119aa:	00db      	lsls	r3, r3, #3
 80119ac:	440b      	add	r3, r1
 80119ae:	3314      	adds	r3, #20
 80119b0:	781b      	ldrb	r3, [r3, #0]
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d006      	beq.n	80119c4 <etharp_find_entry+0x27c>
 80119b6:	4b1a      	ldr	r3, [pc, #104]	; (8011a20 <etharp_find_entry+0x2d8>)
 80119b8:	f44f 72c2 	mov.w	r2, #388	; 0x184
 80119bc:	491d      	ldr	r1, [pc, #116]	; (8011a34 <etharp_find_entry+0x2ec>)
 80119be:	481a      	ldr	r0, [pc, #104]	; (8011a28 <etharp_find_entry+0x2e0>)
 80119c0:	f002 fa74 	bl	8013eac <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80119c4:	68fb      	ldr	r3, [r7, #12]
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d00b      	beq.n	80119e2 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80119ca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80119ce:	68fb      	ldr	r3, [r7, #12]
 80119d0:	6819      	ldr	r1, [r3, #0]
 80119d2:	4812      	ldr	r0, [pc, #72]	; (8011a1c <etharp_find_entry+0x2d4>)
 80119d4:	4613      	mov	r3, r2
 80119d6:	005b      	lsls	r3, r3, #1
 80119d8:	4413      	add	r3, r2
 80119da:	00db      	lsls	r3, r3, #3
 80119dc:	4403      	add	r3, r0
 80119de:	3304      	adds	r3, #4
 80119e0:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80119e2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80119e6:	490d      	ldr	r1, [pc, #52]	; (8011a1c <etharp_find_entry+0x2d4>)
 80119e8:	4613      	mov	r3, r2
 80119ea:	005b      	lsls	r3, r3, #1
 80119ec:	4413      	add	r3, r2
 80119ee:	00db      	lsls	r3, r3, #3
 80119f0:	440b      	add	r3, r1
 80119f2:	3312      	adds	r3, #18
 80119f4:	2200      	movs	r2, #0
 80119f6:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80119f8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80119fc:	4907      	ldr	r1, [pc, #28]	; (8011a1c <etharp_find_entry+0x2d4>)
 80119fe:	4613      	mov	r3, r2
 8011a00:	005b      	lsls	r3, r3, #1
 8011a02:	4413      	add	r3, r2
 8011a04:	00db      	lsls	r3, r3, #3
 8011a06:	440b      	add	r3, r1
 8011a08:	3308      	adds	r3, #8
 8011a0a:	687a      	ldr	r2, [r7, #4]
 8011a0c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8011a0e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8011a12:	4618      	mov	r0, r3
 8011a14:	3728      	adds	r7, #40	; 0x28
 8011a16:	46bd      	mov	sp, r7
 8011a18:	bd80      	pop	{r7, pc}
 8011a1a:	bf00      	nop
 8011a1c:	20004a44 	.word	0x20004a44
 8011a20:	0801750c 	.word	0x0801750c
 8011a24:	08017544 	.word	0x08017544
 8011a28:	08017584 	.word	0x08017584
 8011a2c:	080175ac 	.word	0x080175ac
 8011a30:	080175c4 	.word	0x080175c4
 8011a34:	080175d8 	.word	0x080175d8

08011a38 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8011a38:	b580      	push	{r7, lr}
 8011a3a:	b088      	sub	sp, #32
 8011a3c:	af02      	add	r7, sp, #8
 8011a3e:	60f8      	str	r0, [r7, #12]
 8011a40:	60b9      	str	r1, [r7, #8]
 8011a42:	607a      	str	r2, [r7, #4]
 8011a44:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8011a4c:	2b06      	cmp	r3, #6
 8011a4e:	d006      	beq.n	8011a5e <etharp_update_arp_entry+0x26>
 8011a50:	4b48      	ldr	r3, [pc, #288]	; (8011b74 <etharp_update_arp_entry+0x13c>)
 8011a52:	f240 12a9 	movw	r2, #425	; 0x1a9
 8011a56:	4948      	ldr	r1, [pc, #288]	; (8011b78 <etharp_update_arp_entry+0x140>)
 8011a58:	4848      	ldr	r0, [pc, #288]	; (8011b7c <etharp_update_arp_entry+0x144>)
 8011a5a:	f002 fa27 	bl	8013eac <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8011a5e:	68bb      	ldr	r3, [r7, #8]
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	d012      	beq.n	8011a8a <etharp_update_arp_entry+0x52>
 8011a64:	68bb      	ldr	r3, [r7, #8]
 8011a66:	681b      	ldr	r3, [r3, #0]
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	d00e      	beq.n	8011a8a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8011a6c:	68bb      	ldr	r3, [r7, #8]
 8011a6e:	681b      	ldr	r3, [r3, #0]
 8011a70:	68f9      	ldr	r1, [r7, #12]
 8011a72:	4618      	mov	r0, r3
 8011a74:	f001 f8fe 	bl	8012c74 <ip4_addr_isbroadcast_u32>
 8011a78:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d105      	bne.n	8011a8a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8011a7e:	68bb      	ldr	r3, [r7, #8]
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8011a86:	2be0      	cmp	r3, #224	; 0xe0
 8011a88:	d102      	bne.n	8011a90 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8011a8a:	f06f 030f 	mvn.w	r3, #15
 8011a8e:	e06c      	b.n	8011b6a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8011a90:	78fb      	ldrb	r3, [r7, #3]
 8011a92:	68fa      	ldr	r2, [r7, #12]
 8011a94:	4619      	mov	r1, r3
 8011a96:	68b8      	ldr	r0, [r7, #8]
 8011a98:	f7ff fe56 	bl	8011748 <etharp_find_entry>
 8011a9c:	4603      	mov	r3, r0
 8011a9e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8011aa0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	da02      	bge.n	8011aae <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8011aa8:	8afb      	ldrh	r3, [r7, #22]
 8011aaa:	b25b      	sxtb	r3, r3
 8011aac:	e05d      	b.n	8011b6a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8011aae:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8011ab2:	4933      	ldr	r1, [pc, #204]	; (8011b80 <etharp_update_arp_entry+0x148>)
 8011ab4:	4613      	mov	r3, r2
 8011ab6:	005b      	lsls	r3, r3, #1
 8011ab8:	4413      	add	r3, r2
 8011aba:	00db      	lsls	r3, r3, #3
 8011abc:	440b      	add	r3, r1
 8011abe:	3314      	adds	r3, #20
 8011ac0:	2202      	movs	r2, #2
 8011ac2:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8011ac4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8011ac8:	492d      	ldr	r1, [pc, #180]	; (8011b80 <etharp_update_arp_entry+0x148>)
 8011aca:	4613      	mov	r3, r2
 8011acc:	005b      	lsls	r3, r3, #1
 8011ace:	4413      	add	r3, r2
 8011ad0:	00db      	lsls	r3, r3, #3
 8011ad2:	440b      	add	r3, r1
 8011ad4:	3308      	adds	r3, #8
 8011ad6:	68fa      	ldr	r2, [r7, #12]
 8011ad8:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8011ada:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8011ade:	4613      	mov	r3, r2
 8011ae0:	005b      	lsls	r3, r3, #1
 8011ae2:	4413      	add	r3, r2
 8011ae4:	00db      	lsls	r3, r3, #3
 8011ae6:	3308      	adds	r3, #8
 8011ae8:	4a25      	ldr	r2, [pc, #148]	; (8011b80 <etharp_update_arp_entry+0x148>)
 8011aea:	4413      	add	r3, r2
 8011aec:	3304      	adds	r3, #4
 8011aee:	2206      	movs	r2, #6
 8011af0:	6879      	ldr	r1, [r7, #4]
 8011af2:	4618      	mov	r0, r3
 8011af4:	f002 f9c4 	bl	8013e80 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8011af8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8011afc:	4920      	ldr	r1, [pc, #128]	; (8011b80 <etharp_update_arp_entry+0x148>)
 8011afe:	4613      	mov	r3, r2
 8011b00:	005b      	lsls	r3, r3, #1
 8011b02:	4413      	add	r3, r2
 8011b04:	00db      	lsls	r3, r3, #3
 8011b06:	440b      	add	r3, r1
 8011b08:	3312      	adds	r3, #18
 8011b0a:	2200      	movs	r2, #0
 8011b0c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8011b0e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8011b12:	491b      	ldr	r1, [pc, #108]	; (8011b80 <etharp_update_arp_entry+0x148>)
 8011b14:	4613      	mov	r3, r2
 8011b16:	005b      	lsls	r3, r3, #1
 8011b18:	4413      	add	r3, r2
 8011b1a:	00db      	lsls	r3, r3, #3
 8011b1c:	440b      	add	r3, r1
 8011b1e:	681b      	ldr	r3, [r3, #0]
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d021      	beq.n	8011b68 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8011b24:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8011b28:	4915      	ldr	r1, [pc, #84]	; (8011b80 <etharp_update_arp_entry+0x148>)
 8011b2a:	4613      	mov	r3, r2
 8011b2c:	005b      	lsls	r3, r3, #1
 8011b2e:	4413      	add	r3, r2
 8011b30:	00db      	lsls	r3, r3, #3
 8011b32:	440b      	add	r3, r1
 8011b34:	681b      	ldr	r3, [r3, #0]
 8011b36:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8011b38:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8011b3c:	4910      	ldr	r1, [pc, #64]	; (8011b80 <etharp_update_arp_entry+0x148>)
 8011b3e:	4613      	mov	r3, r2
 8011b40:	005b      	lsls	r3, r3, #1
 8011b42:	4413      	add	r3, r2
 8011b44:	00db      	lsls	r3, r3, #3
 8011b46:	440b      	add	r3, r1
 8011b48:	2200      	movs	r2, #0
 8011b4a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8011b4c:	68fb      	ldr	r3, [r7, #12]
 8011b4e:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8011b52:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011b56:	9300      	str	r3, [sp, #0]
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	6939      	ldr	r1, [r7, #16]
 8011b5c:	68f8      	ldr	r0, [r7, #12]
 8011b5e:	f002 f823 	bl	8013ba8 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8011b62:	6938      	ldr	r0, [r7, #16]
 8011b64:	f7f9 fdf0 	bl	800b748 <pbuf_free>
  }
  return ERR_OK;
 8011b68:	2300      	movs	r3, #0
}
 8011b6a:	4618      	mov	r0, r3
 8011b6c:	3718      	adds	r7, #24
 8011b6e:	46bd      	mov	sp, r7
 8011b70:	bd80      	pop	{r7, pc}
 8011b72:	bf00      	nop
 8011b74:	0801750c 	.word	0x0801750c
 8011b78:	08017604 	.word	0x08017604
 8011b7c:	08017584 	.word	0x08017584
 8011b80:	20004a44 	.word	0x20004a44

08011b84 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8011b84:	b580      	push	{r7, lr}
 8011b86:	b084      	sub	sp, #16
 8011b88:	af00      	add	r7, sp, #0
 8011b8a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011b8c:	2300      	movs	r3, #0
 8011b8e:	60fb      	str	r3, [r7, #12]
 8011b90:	e01e      	b.n	8011bd0 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8011b92:	4913      	ldr	r1, [pc, #76]	; (8011be0 <etharp_cleanup_netif+0x5c>)
 8011b94:	68fa      	ldr	r2, [r7, #12]
 8011b96:	4613      	mov	r3, r2
 8011b98:	005b      	lsls	r3, r3, #1
 8011b9a:	4413      	add	r3, r2
 8011b9c:	00db      	lsls	r3, r3, #3
 8011b9e:	440b      	add	r3, r1
 8011ba0:	3314      	adds	r3, #20
 8011ba2:	781b      	ldrb	r3, [r3, #0]
 8011ba4:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8011ba6:	7afb      	ldrb	r3, [r7, #11]
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	d00e      	beq.n	8011bca <etharp_cleanup_netif+0x46>
 8011bac:	490c      	ldr	r1, [pc, #48]	; (8011be0 <etharp_cleanup_netif+0x5c>)
 8011bae:	68fa      	ldr	r2, [r7, #12]
 8011bb0:	4613      	mov	r3, r2
 8011bb2:	005b      	lsls	r3, r3, #1
 8011bb4:	4413      	add	r3, r2
 8011bb6:	00db      	lsls	r3, r3, #3
 8011bb8:	440b      	add	r3, r1
 8011bba:	3308      	adds	r3, #8
 8011bbc:	681b      	ldr	r3, [r3, #0]
 8011bbe:	687a      	ldr	r2, [r7, #4]
 8011bc0:	429a      	cmp	r2, r3
 8011bc2:	d102      	bne.n	8011bca <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8011bc4:	68f8      	ldr	r0, [r7, #12]
 8011bc6:	f7ff fce5 	bl	8011594 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8011bca:	68fb      	ldr	r3, [r7, #12]
 8011bcc:	3301      	adds	r3, #1
 8011bce:	60fb      	str	r3, [r7, #12]
 8011bd0:	68fb      	ldr	r3, [r7, #12]
 8011bd2:	2b09      	cmp	r3, #9
 8011bd4:	dddd      	ble.n	8011b92 <etharp_cleanup_netif+0xe>
    }
  }
}
 8011bd6:	bf00      	nop
 8011bd8:	bf00      	nop
 8011bda:	3710      	adds	r7, #16
 8011bdc:	46bd      	mov	sp, r7
 8011bde:	bd80      	pop	{r7, pc}
 8011be0:	20004a44 	.word	0x20004a44

08011be4 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8011be4:	b5b0      	push	{r4, r5, r7, lr}
 8011be6:	b08a      	sub	sp, #40	; 0x28
 8011be8:	af04      	add	r7, sp, #16
 8011bea:	6078      	str	r0, [r7, #4]
 8011bec:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8011bee:	683b      	ldr	r3, [r7, #0]
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	d107      	bne.n	8011c04 <etharp_input+0x20>
 8011bf4:	4b3d      	ldr	r3, [pc, #244]	; (8011cec <etharp_input+0x108>)
 8011bf6:	f240 228a 	movw	r2, #650	; 0x28a
 8011bfa:	493d      	ldr	r1, [pc, #244]	; (8011cf0 <etharp_input+0x10c>)
 8011bfc:	483d      	ldr	r0, [pc, #244]	; (8011cf4 <etharp_input+0x110>)
 8011bfe:	f002 f955 	bl	8013eac <iprintf>
 8011c02:	e06f      	b.n	8011ce4 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	685b      	ldr	r3, [r3, #4]
 8011c08:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8011c0a:	693b      	ldr	r3, [r7, #16]
 8011c0c:	881b      	ldrh	r3, [r3, #0]
 8011c0e:	b29b      	uxth	r3, r3
 8011c10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011c14:	d10c      	bne.n	8011c30 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8011c16:	693b      	ldr	r3, [r7, #16]
 8011c18:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8011c1a:	2b06      	cmp	r3, #6
 8011c1c:	d108      	bne.n	8011c30 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8011c1e:	693b      	ldr	r3, [r7, #16]
 8011c20:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8011c22:	2b04      	cmp	r3, #4
 8011c24:	d104      	bne.n	8011c30 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8011c26:	693b      	ldr	r3, [r7, #16]
 8011c28:	885b      	ldrh	r3, [r3, #2]
 8011c2a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8011c2c:	2b08      	cmp	r3, #8
 8011c2e:	d003      	beq.n	8011c38 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8011c30:	6878      	ldr	r0, [r7, #4]
 8011c32:	f7f9 fd89 	bl	800b748 <pbuf_free>
    return;
 8011c36:	e055      	b.n	8011ce4 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8011c38:	693b      	ldr	r3, [r7, #16]
 8011c3a:	330e      	adds	r3, #14
 8011c3c:	681b      	ldr	r3, [r3, #0]
 8011c3e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8011c40:	693b      	ldr	r3, [r7, #16]
 8011c42:	3318      	adds	r3, #24
 8011c44:	681b      	ldr	r3, [r3, #0]
 8011c46:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011c48:	683b      	ldr	r3, [r7, #0]
 8011c4a:	3304      	adds	r3, #4
 8011c4c:	681b      	ldr	r3, [r3, #0]
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d102      	bne.n	8011c58 <etharp_input+0x74>
    for_us = 0;
 8011c52:	2300      	movs	r3, #0
 8011c54:	75fb      	strb	r3, [r7, #23]
 8011c56:	e009      	b.n	8011c6c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8011c58:	68ba      	ldr	r2, [r7, #8]
 8011c5a:	683b      	ldr	r3, [r7, #0]
 8011c5c:	3304      	adds	r3, #4
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	429a      	cmp	r2, r3
 8011c62:	bf0c      	ite	eq
 8011c64:	2301      	moveq	r3, #1
 8011c66:	2300      	movne	r3, #0
 8011c68:	b2db      	uxtb	r3, r3
 8011c6a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8011c6c:	693b      	ldr	r3, [r7, #16]
 8011c6e:	f103 0208 	add.w	r2, r3, #8
 8011c72:	7dfb      	ldrb	r3, [r7, #23]
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	d001      	beq.n	8011c7c <etharp_input+0x98>
 8011c78:	2301      	movs	r3, #1
 8011c7a:	e000      	b.n	8011c7e <etharp_input+0x9a>
 8011c7c:	2302      	movs	r3, #2
 8011c7e:	f107 010c 	add.w	r1, r7, #12
 8011c82:	6838      	ldr	r0, [r7, #0]
 8011c84:	f7ff fed8 	bl	8011a38 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8011c88:	693b      	ldr	r3, [r7, #16]
 8011c8a:	88db      	ldrh	r3, [r3, #6]
 8011c8c:	b29b      	uxth	r3, r3
 8011c8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011c92:	d003      	beq.n	8011c9c <etharp_input+0xb8>
 8011c94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011c98:	d01e      	beq.n	8011cd8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8011c9a:	e020      	b.n	8011cde <etharp_input+0xfa>
      if (for_us) {
 8011c9c:	7dfb      	ldrb	r3, [r7, #23]
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d01c      	beq.n	8011cdc <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8011ca2:	683b      	ldr	r3, [r7, #0]
 8011ca4:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8011ca8:	693b      	ldr	r3, [r7, #16]
 8011caa:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8011cae:	683b      	ldr	r3, [r7, #0]
 8011cb0:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8011cb4:	683b      	ldr	r3, [r7, #0]
 8011cb6:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8011cb8:	693a      	ldr	r2, [r7, #16]
 8011cba:	3208      	adds	r2, #8
        etharp_raw(netif,
 8011cbc:	2102      	movs	r1, #2
 8011cbe:	9103      	str	r1, [sp, #12]
 8011cc0:	f107 010c 	add.w	r1, r7, #12
 8011cc4:	9102      	str	r1, [sp, #8]
 8011cc6:	9201      	str	r2, [sp, #4]
 8011cc8:	9300      	str	r3, [sp, #0]
 8011cca:	462b      	mov	r3, r5
 8011ccc:	4622      	mov	r2, r4
 8011cce:	4601      	mov	r1, r0
 8011cd0:	6838      	ldr	r0, [r7, #0]
 8011cd2:	f000 faeb 	bl	80122ac <etharp_raw>
      break;
 8011cd6:	e001      	b.n	8011cdc <etharp_input+0xf8>
      break;
 8011cd8:	bf00      	nop
 8011cda:	e000      	b.n	8011cde <etharp_input+0xfa>
      break;
 8011cdc:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8011cde:	6878      	ldr	r0, [r7, #4]
 8011ce0:	f7f9 fd32 	bl	800b748 <pbuf_free>
}
 8011ce4:	3718      	adds	r7, #24
 8011ce6:	46bd      	mov	sp, r7
 8011ce8:	bdb0      	pop	{r4, r5, r7, pc}
 8011cea:	bf00      	nop
 8011cec:	0801750c 	.word	0x0801750c
 8011cf0:	0801765c 	.word	0x0801765c
 8011cf4:	08017584 	.word	0x08017584

08011cf8 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8011cf8:	b580      	push	{r7, lr}
 8011cfa:	b086      	sub	sp, #24
 8011cfc:	af02      	add	r7, sp, #8
 8011cfe:	60f8      	str	r0, [r7, #12]
 8011d00:	60b9      	str	r1, [r7, #8]
 8011d02:	4613      	mov	r3, r2
 8011d04:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8011d06:	79fa      	ldrb	r2, [r7, #7]
 8011d08:	4944      	ldr	r1, [pc, #272]	; (8011e1c <etharp_output_to_arp_index+0x124>)
 8011d0a:	4613      	mov	r3, r2
 8011d0c:	005b      	lsls	r3, r3, #1
 8011d0e:	4413      	add	r3, r2
 8011d10:	00db      	lsls	r3, r3, #3
 8011d12:	440b      	add	r3, r1
 8011d14:	3314      	adds	r3, #20
 8011d16:	781b      	ldrb	r3, [r3, #0]
 8011d18:	2b01      	cmp	r3, #1
 8011d1a:	d806      	bhi.n	8011d2a <etharp_output_to_arp_index+0x32>
 8011d1c:	4b40      	ldr	r3, [pc, #256]	; (8011e20 <etharp_output_to_arp_index+0x128>)
 8011d1e:	f240 22ee 	movw	r2, #750	; 0x2ee
 8011d22:	4940      	ldr	r1, [pc, #256]	; (8011e24 <etharp_output_to_arp_index+0x12c>)
 8011d24:	4840      	ldr	r0, [pc, #256]	; (8011e28 <etharp_output_to_arp_index+0x130>)
 8011d26:	f002 f8c1 	bl	8013eac <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8011d2a:	79fa      	ldrb	r2, [r7, #7]
 8011d2c:	493b      	ldr	r1, [pc, #236]	; (8011e1c <etharp_output_to_arp_index+0x124>)
 8011d2e:	4613      	mov	r3, r2
 8011d30:	005b      	lsls	r3, r3, #1
 8011d32:	4413      	add	r3, r2
 8011d34:	00db      	lsls	r3, r3, #3
 8011d36:	440b      	add	r3, r1
 8011d38:	3314      	adds	r3, #20
 8011d3a:	781b      	ldrb	r3, [r3, #0]
 8011d3c:	2b02      	cmp	r3, #2
 8011d3e:	d153      	bne.n	8011de8 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8011d40:	79fa      	ldrb	r2, [r7, #7]
 8011d42:	4936      	ldr	r1, [pc, #216]	; (8011e1c <etharp_output_to_arp_index+0x124>)
 8011d44:	4613      	mov	r3, r2
 8011d46:	005b      	lsls	r3, r3, #1
 8011d48:	4413      	add	r3, r2
 8011d4a:	00db      	lsls	r3, r3, #3
 8011d4c:	440b      	add	r3, r1
 8011d4e:	3312      	adds	r3, #18
 8011d50:	881b      	ldrh	r3, [r3, #0]
 8011d52:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8011d56:	d919      	bls.n	8011d8c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8011d58:	79fa      	ldrb	r2, [r7, #7]
 8011d5a:	4613      	mov	r3, r2
 8011d5c:	005b      	lsls	r3, r3, #1
 8011d5e:	4413      	add	r3, r2
 8011d60:	00db      	lsls	r3, r3, #3
 8011d62:	4a2e      	ldr	r2, [pc, #184]	; (8011e1c <etharp_output_to_arp_index+0x124>)
 8011d64:	4413      	add	r3, r2
 8011d66:	3304      	adds	r3, #4
 8011d68:	4619      	mov	r1, r3
 8011d6a:	68f8      	ldr	r0, [r7, #12]
 8011d6c:	f000 fb4c 	bl	8012408 <etharp_request>
 8011d70:	4603      	mov	r3, r0
 8011d72:	2b00      	cmp	r3, #0
 8011d74:	d138      	bne.n	8011de8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8011d76:	79fa      	ldrb	r2, [r7, #7]
 8011d78:	4928      	ldr	r1, [pc, #160]	; (8011e1c <etharp_output_to_arp_index+0x124>)
 8011d7a:	4613      	mov	r3, r2
 8011d7c:	005b      	lsls	r3, r3, #1
 8011d7e:	4413      	add	r3, r2
 8011d80:	00db      	lsls	r3, r3, #3
 8011d82:	440b      	add	r3, r1
 8011d84:	3314      	adds	r3, #20
 8011d86:	2203      	movs	r2, #3
 8011d88:	701a      	strb	r2, [r3, #0]
 8011d8a:	e02d      	b.n	8011de8 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8011d8c:	79fa      	ldrb	r2, [r7, #7]
 8011d8e:	4923      	ldr	r1, [pc, #140]	; (8011e1c <etharp_output_to_arp_index+0x124>)
 8011d90:	4613      	mov	r3, r2
 8011d92:	005b      	lsls	r3, r3, #1
 8011d94:	4413      	add	r3, r2
 8011d96:	00db      	lsls	r3, r3, #3
 8011d98:	440b      	add	r3, r1
 8011d9a:	3312      	adds	r3, #18
 8011d9c:	881b      	ldrh	r3, [r3, #0]
 8011d9e:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8011da2:	d321      	bcc.n	8011de8 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8011da4:	79fa      	ldrb	r2, [r7, #7]
 8011da6:	4613      	mov	r3, r2
 8011da8:	005b      	lsls	r3, r3, #1
 8011daa:	4413      	add	r3, r2
 8011dac:	00db      	lsls	r3, r3, #3
 8011dae:	4a1b      	ldr	r2, [pc, #108]	; (8011e1c <etharp_output_to_arp_index+0x124>)
 8011db0:	4413      	add	r3, r2
 8011db2:	1d19      	adds	r1, r3, #4
 8011db4:	79fa      	ldrb	r2, [r7, #7]
 8011db6:	4613      	mov	r3, r2
 8011db8:	005b      	lsls	r3, r3, #1
 8011dba:	4413      	add	r3, r2
 8011dbc:	00db      	lsls	r3, r3, #3
 8011dbe:	3308      	adds	r3, #8
 8011dc0:	4a16      	ldr	r2, [pc, #88]	; (8011e1c <etharp_output_to_arp_index+0x124>)
 8011dc2:	4413      	add	r3, r2
 8011dc4:	3304      	adds	r3, #4
 8011dc6:	461a      	mov	r2, r3
 8011dc8:	68f8      	ldr	r0, [r7, #12]
 8011dca:	f000 fafb 	bl	80123c4 <etharp_request_dst>
 8011dce:	4603      	mov	r3, r0
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d109      	bne.n	8011de8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8011dd4:	79fa      	ldrb	r2, [r7, #7]
 8011dd6:	4911      	ldr	r1, [pc, #68]	; (8011e1c <etharp_output_to_arp_index+0x124>)
 8011dd8:	4613      	mov	r3, r2
 8011dda:	005b      	lsls	r3, r3, #1
 8011ddc:	4413      	add	r3, r2
 8011dde:	00db      	lsls	r3, r3, #3
 8011de0:	440b      	add	r3, r1
 8011de2:	3314      	adds	r3, #20
 8011de4:	2203      	movs	r2, #3
 8011de6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8011de8:	68fb      	ldr	r3, [r7, #12]
 8011dea:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8011dee:	79fa      	ldrb	r2, [r7, #7]
 8011df0:	4613      	mov	r3, r2
 8011df2:	005b      	lsls	r3, r3, #1
 8011df4:	4413      	add	r3, r2
 8011df6:	00db      	lsls	r3, r3, #3
 8011df8:	3308      	adds	r3, #8
 8011dfa:	4a08      	ldr	r2, [pc, #32]	; (8011e1c <etharp_output_to_arp_index+0x124>)
 8011dfc:	4413      	add	r3, r2
 8011dfe:	3304      	adds	r3, #4
 8011e00:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011e04:	9200      	str	r2, [sp, #0]
 8011e06:	460a      	mov	r2, r1
 8011e08:	68b9      	ldr	r1, [r7, #8]
 8011e0a:	68f8      	ldr	r0, [r7, #12]
 8011e0c:	f001 fecc 	bl	8013ba8 <ethernet_output>
 8011e10:	4603      	mov	r3, r0
}
 8011e12:	4618      	mov	r0, r3
 8011e14:	3710      	adds	r7, #16
 8011e16:	46bd      	mov	sp, r7
 8011e18:	bd80      	pop	{r7, pc}
 8011e1a:	bf00      	nop
 8011e1c:	20004a44 	.word	0x20004a44
 8011e20:	0801750c 	.word	0x0801750c
 8011e24:	0801767c 	.word	0x0801767c
 8011e28:	08017584 	.word	0x08017584

08011e2c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8011e2c:	b580      	push	{r7, lr}
 8011e2e:	b08a      	sub	sp, #40	; 0x28
 8011e30:	af02      	add	r7, sp, #8
 8011e32:	60f8      	str	r0, [r7, #12]
 8011e34:	60b9      	str	r1, [r7, #8]
 8011e36:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8011e3c:	68fb      	ldr	r3, [r7, #12]
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	d106      	bne.n	8011e50 <etharp_output+0x24>
 8011e42:	4b73      	ldr	r3, [pc, #460]	; (8012010 <etharp_output+0x1e4>)
 8011e44:	f240 321e 	movw	r2, #798	; 0x31e
 8011e48:	4972      	ldr	r1, [pc, #456]	; (8012014 <etharp_output+0x1e8>)
 8011e4a:	4873      	ldr	r0, [pc, #460]	; (8012018 <etharp_output+0x1ec>)
 8011e4c:	f002 f82e 	bl	8013eac <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8011e50:	68bb      	ldr	r3, [r7, #8]
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	d106      	bne.n	8011e64 <etharp_output+0x38>
 8011e56:	4b6e      	ldr	r3, [pc, #440]	; (8012010 <etharp_output+0x1e4>)
 8011e58:	f240 321f 	movw	r2, #799	; 0x31f
 8011e5c:	496f      	ldr	r1, [pc, #444]	; (801201c <etharp_output+0x1f0>)
 8011e5e:	486e      	ldr	r0, [pc, #440]	; (8012018 <etharp_output+0x1ec>)
 8011e60:	f002 f824 	bl	8013eac <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d106      	bne.n	8011e78 <etharp_output+0x4c>
 8011e6a:	4b69      	ldr	r3, [pc, #420]	; (8012010 <etharp_output+0x1e4>)
 8011e6c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8011e70:	496b      	ldr	r1, [pc, #428]	; (8012020 <etharp_output+0x1f4>)
 8011e72:	4869      	ldr	r0, [pc, #420]	; (8012018 <etharp_output+0x1ec>)
 8011e74:	f002 f81a 	bl	8013eac <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	681b      	ldr	r3, [r3, #0]
 8011e7c:	68f9      	ldr	r1, [r7, #12]
 8011e7e:	4618      	mov	r0, r3
 8011e80:	f000 fef8 	bl	8012c74 <ip4_addr_isbroadcast_u32>
 8011e84:	4603      	mov	r3, r0
 8011e86:	2b00      	cmp	r3, #0
 8011e88:	d002      	beq.n	8011e90 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8011e8a:	4b66      	ldr	r3, [pc, #408]	; (8012024 <etharp_output+0x1f8>)
 8011e8c:	61fb      	str	r3, [r7, #28]
 8011e8e:	e0af      	b.n	8011ff0 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	681b      	ldr	r3, [r3, #0]
 8011e94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011e98:	2be0      	cmp	r3, #224	; 0xe0
 8011e9a:	d118      	bne.n	8011ece <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8011e9c:	2301      	movs	r3, #1
 8011e9e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8011ea0:	2300      	movs	r3, #0
 8011ea2:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8011ea4:	235e      	movs	r3, #94	; 0x5e
 8011ea6:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	3301      	adds	r3, #1
 8011eac:	781b      	ldrb	r3, [r3, #0]
 8011eae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011eb2:	b2db      	uxtb	r3, r3
 8011eb4:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	3302      	adds	r3, #2
 8011eba:	781b      	ldrb	r3, [r3, #0]
 8011ebc:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	3303      	adds	r3, #3
 8011ec2:	781b      	ldrb	r3, [r3, #0]
 8011ec4:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8011ec6:	f107 0310 	add.w	r3, r7, #16
 8011eca:	61fb      	str	r3, [r7, #28]
 8011ecc:	e090      	b.n	8011ff0 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	681a      	ldr	r2, [r3, #0]
 8011ed2:	68fb      	ldr	r3, [r7, #12]
 8011ed4:	3304      	adds	r3, #4
 8011ed6:	681b      	ldr	r3, [r3, #0]
 8011ed8:	405a      	eors	r2, r3
 8011eda:	68fb      	ldr	r3, [r7, #12]
 8011edc:	3308      	adds	r3, #8
 8011ede:	681b      	ldr	r3, [r3, #0]
 8011ee0:	4013      	ands	r3, r2
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d012      	beq.n	8011f0c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	681b      	ldr	r3, [r3, #0]
 8011eea:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8011eec:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8011ef0:	4293      	cmp	r3, r2
 8011ef2:	d00b      	beq.n	8011f0c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8011ef4:	68fb      	ldr	r3, [r7, #12]
 8011ef6:	330c      	adds	r3, #12
 8011ef8:	681b      	ldr	r3, [r3, #0]
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	d003      	beq.n	8011f06 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8011efe:	68fb      	ldr	r3, [r7, #12]
 8011f00:	330c      	adds	r3, #12
 8011f02:	61bb      	str	r3, [r7, #24]
 8011f04:	e002      	b.n	8011f0c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8011f06:	f06f 0303 	mvn.w	r3, #3
 8011f0a:	e07d      	b.n	8012008 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8011f0c:	4b46      	ldr	r3, [pc, #280]	; (8012028 <etharp_output+0x1fc>)
 8011f0e:	781b      	ldrb	r3, [r3, #0]
 8011f10:	4619      	mov	r1, r3
 8011f12:	4a46      	ldr	r2, [pc, #280]	; (801202c <etharp_output+0x200>)
 8011f14:	460b      	mov	r3, r1
 8011f16:	005b      	lsls	r3, r3, #1
 8011f18:	440b      	add	r3, r1
 8011f1a:	00db      	lsls	r3, r3, #3
 8011f1c:	4413      	add	r3, r2
 8011f1e:	3314      	adds	r3, #20
 8011f20:	781b      	ldrb	r3, [r3, #0]
 8011f22:	2b01      	cmp	r3, #1
 8011f24:	d925      	bls.n	8011f72 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8011f26:	4b40      	ldr	r3, [pc, #256]	; (8012028 <etharp_output+0x1fc>)
 8011f28:	781b      	ldrb	r3, [r3, #0]
 8011f2a:	4619      	mov	r1, r3
 8011f2c:	4a3f      	ldr	r2, [pc, #252]	; (801202c <etharp_output+0x200>)
 8011f2e:	460b      	mov	r3, r1
 8011f30:	005b      	lsls	r3, r3, #1
 8011f32:	440b      	add	r3, r1
 8011f34:	00db      	lsls	r3, r3, #3
 8011f36:	4413      	add	r3, r2
 8011f38:	3308      	adds	r3, #8
 8011f3a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8011f3c:	68fa      	ldr	r2, [r7, #12]
 8011f3e:	429a      	cmp	r2, r3
 8011f40:	d117      	bne.n	8011f72 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8011f42:	69bb      	ldr	r3, [r7, #24]
 8011f44:	681a      	ldr	r2, [r3, #0]
 8011f46:	4b38      	ldr	r3, [pc, #224]	; (8012028 <etharp_output+0x1fc>)
 8011f48:	781b      	ldrb	r3, [r3, #0]
 8011f4a:	4618      	mov	r0, r3
 8011f4c:	4937      	ldr	r1, [pc, #220]	; (801202c <etharp_output+0x200>)
 8011f4e:	4603      	mov	r3, r0
 8011f50:	005b      	lsls	r3, r3, #1
 8011f52:	4403      	add	r3, r0
 8011f54:	00db      	lsls	r3, r3, #3
 8011f56:	440b      	add	r3, r1
 8011f58:	3304      	adds	r3, #4
 8011f5a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8011f5c:	429a      	cmp	r2, r3
 8011f5e:	d108      	bne.n	8011f72 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8011f60:	4b31      	ldr	r3, [pc, #196]	; (8012028 <etharp_output+0x1fc>)
 8011f62:	781b      	ldrb	r3, [r3, #0]
 8011f64:	461a      	mov	r2, r3
 8011f66:	68b9      	ldr	r1, [r7, #8]
 8011f68:	68f8      	ldr	r0, [r7, #12]
 8011f6a:	f7ff fec5 	bl	8011cf8 <etharp_output_to_arp_index>
 8011f6e:	4603      	mov	r3, r0
 8011f70:	e04a      	b.n	8012008 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8011f72:	2300      	movs	r3, #0
 8011f74:	75fb      	strb	r3, [r7, #23]
 8011f76:	e031      	b.n	8011fdc <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8011f78:	7dfa      	ldrb	r2, [r7, #23]
 8011f7a:	492c      	ldr	r1, [pc, #176]	; (801202c <etharp_output+0x200>)
 8011f7c:	4613      	mov	r3, r2
 8011f7e:	005b      	lsls	r3, r3, #1
 8011f80:	4413      	add	r3, r2
 8011f82:	00db      	lsls	r3, r3, #3
 8011f84:	440b      	add	r3, r1
 8011f86:	3314      	adds	r3, #20
 8011f88:	781b      	ldrb	r3, [r3, #0]
 8011f8a:	2b01      	cmp	r3, #1
 8011f8c:	d923      	bls.n	8011fd6 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8011f8e:	7dfa      	ldrb	r2, [r7, #23]
 8011f90:	4926      	ldr	r1, [pc, #152]	; (801202c <etharp_output+0x200>)
 8011f92:	4613      	mov	r3, r2
 8011f94:	005b      	lsls	r3, r3, #1
 8011f96:	4413      	add	r3, r2
 8011f98:	00db      	lsls	r3, r3, #3
 8011f9a:	440b      	add	r3, r1
 8011f9c:	3308      	adds	r3, #8
 8011f9e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8011fa0:	68fa      	ldr	r2, [r7, #12]
 8011fa2:	429a      	cmp	r2, r3
 8011fa4:	d117      	bne.n	8011fd6 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8011fa6:	69bb      	ldr	r3, [r7, #24]
 8011fa8:	6819      	ldr	r1, [r3, #0]
 8011faa:	7dfa      	ldrb	r2, [r7, #23]
 8011fac:	481f      	ldr	r0, [pc, #124]	; (801202c <etharp_output+0x200>)
 8011fae:	4613      	mov	r3, r2
 8011fb0:	005b      	lsls	r3, r3, #1
 8011fb2:	4413      	add	r3, r2
 8011fb4:	00db      	lsls	r3, r3, #3
 8011fb6:	4403      	add	r3, r0
 8011fb8:	3304      	adds	r3, #4
 8011fba:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8011fbc:	4299      	cmp	r1, r3
 8011fbe:	d10a      	bne.n	8011fd6 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8011fc0:	4a19      	ldr	r2, [pc, #100]	; (8012028 <etharp_output+0x1fc>)
 8011fc2:	7dfb      	ldrb	r3, [r7, #23]
 8011fc4:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8011fc6:	7dfb      	ldrb	r3, [r7, #23]
 8011fc8:	461a      	mov	r2, r3
 8011fca:	68b9      	ldr	r1, [r7, #8]
 8011fcc:	68f8      	ldr	r0, [r7, #12]
 8011fce:	f7ff fe93 	bl	8011cf8 <etharp_output_to_arp_index>
 8011fd2:	4603      	mov	r3, r0
 8011fd4:	e018      	b.n	8012008 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8011fd6:	7dfb      	ldrb	r3, [r7, #23]
 8011fd8:	3301      	adds	r3, #1
 8011fda:	75fb      	strb	r3, [r7, #23]
 8011fdc:	7dfb      	ldrb	r3, [r7, #23]
 8011fde:	2b09      	cmp	r3, #9
 8011fe0:	d9ca      	bls.n	8011f78 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8011fe2:	68ba      	ldr	r2, [r7, #8]
 8011fe4:	69b9      	ldr	r1, [r7, #24]
 8011fe6:	68f8      	ldr	r0, [r7, #12]
 8011fe8:	f000 f822 	bl	8012030 <etharp_query>
 8011fec:	4603      	mov	r3, r0
 8011fee:	e00b      	b.n	8012008 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8011ff0:	68fb      	ldr	r3, [r7, #12]
 8011ff2:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8011ff6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011ffa:	9300      	str	r3, [sp, #0]
 8011ffc:	69fb      	ldr	r3, [r7, #28]
 8011ffe:	68b9      	ldr	r1, [r7, #8]
 8012000:	68f8      	ldr	r0, [r7, #12]
 8012002:	f001 fdd1 	bl	8013ba8 <ethernet_output>
 8012006:	4603      	mov	r3, r0
}
 8012008:	4618      	mov	r0, r3
 801200a:	3720      	adds	r7, #32
 801200c:	46bd      	mov	sp, r7
 801200e:	bd80      	pop	{r7, pc}
 8012010:	0801750c 	.word	0x0801750c
 8012014:	0801765c 	.word	0x0801765c
 8012018:	08017584 	.word	0x08017584
 801201c:	080176ac 	.word	0x080176ac
 8012020:	0801764c 	.word	0x0801764c
 8012024:	08017d20 	.word	0x08017d20
 8012028:	20004b34 	.word	0x20004b34
 801202c:	20004a44 	.word	0x20004a44

08012030 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8012030:	b580      	push	{r7, lr}
 8012032:	b08c      	sub	sp, #48	; 0x30
 8012034:	af02      	add	r7, sp, #8
 8012036:	60f8      	str	r0, [r7, #12]
 8012038:	60b9      	str	r1, [r7, #8]
 801203a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	3326      	adds	r3, #38	; 0x26
 8012040:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8012042:	23ff      	movs	r3, #255	; 0xff
 8012044:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8012048:	2300      	movs	r3, #0
 801204a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801204c:	68bb      	ldr	r3, [r7, #8]
 801204e:	681b      	ldr	r3, [r3, #0]
 8012050:	68f9      	ldr	r1, [r7, #12]
 8012052:	4618      	mov	r0, r3
 8012054:	f000 fe0e 	bl	8012c74 <ip4_addr_isbroadcast_u32>
 8012058:	4603      	mov	r3, r0
 801205a:	2b00      	cmp	r3, #0
 801205c:	d10c      	bne.n	8012078 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801205e:	68bb      	ldr	r3, [r7, #8]
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8012066:	2be0      	cmp	r3, #224	; 0xe0
 8012068:	d006      	beq.n	8012078 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801206a:	68bb      	ldr	r3, [r7, #8]
 801206c:	2b00      	cmp	r3, #0
 801206e:	d003      	beq.n	8012078 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8012070:	68bb      	ldr	r3, [r7, #8]
 8012072:	681b      	ldr	r3, [r3, #0]
 8012074:	2b00      	cmp	r3, #0
 8012076:	d102      	bne.n	801207e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8012078:	f06f 030f 	mvn.w	r3, #15
 801207c:	e101      	b.n	8012282 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801207e:	68fa      	ldr	r2, [r7, #12]
 8012080:	2101      	movs	r1, #1
 8012082:	68b8      	ldr	r0, [r7, #8]
 8012084:	f7ff fb60 	bl	8011748 <etharp_find_entry>
 8012088:	4603      	mov	r3, r0
 801208a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801208c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012090:	2b00      	cmp	r3, #0
 8012092:	da02      	bge.n	801209a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8012094:	8a7b      	ldrh	r3, [r7, #18]
 8012096:	b25b      	sxtb	r3, r3
 8012098:	e0f3      	b.n	8012282 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801209a:	8a7b      	ldrh	r3, [r7, #18]
 801209c:	2b7e      	cmp	r3, #126	; 0x7e
 801209e:	d906      	bls.n	80120ae <etharp_query+0x7e>
 80120a0:	4b7a      	ldr	r3, [pc, #488]	; (801228c <etharp_query+0x25c>)
 80120a2:	f240 32c1 	movw	r2, #961	; 0x3c1
 80120a6:	497a      	ldr	r1, [pc, #488]	; (8012290 <etharp_query+0x260>)
 80120a8:	487a      	ldr	r0, [pc, #488]	; (8012294 <etharp_query+0x264>)
 80120aa:	f001 feff 	bl	8013eac <iprintf>
  i = (netif_addr_idx_t)i_err;
 80120ae:	8a7b      	ldrh	r3, [r7, #18]
 80120b0:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80120b2:	7c7a      	ldrb	r2, [r7, #17]
 80120b4:	4978      	ldr	r1, [pc, #480]	; (8012298 <etharp_query+0x268>)
 80120b6:	4613      	mov	r3, r2
 80120b8:	005b      	lsls	r3, r3, #1
 80120ba:	4413      	add	r3, r2
 80120bc:	00db      	lsls	r3, r3, #3
 80120be:	440b      	add	r3, r1
 80120c0:	3314      	adds	r3, #20
 80120c2:	781b      	ldrb	r3, [r3, #0]
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d115      	bne.n	80120f4 <etharp_query+0xc4>
    is_new_entry = 1;
 80120c8:	2301      	movs	r3, #1
 80120ca:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80120cc:	7c7a      	ldrb	r2, [r7, #17]
 80120ce:	4972      	ldr	r1, [pc, #456]	; (8012298 <etharp_query+0x268>)
 80120d0:	4613      	mov	r3, r2
 80120d2:	005b      	lsls	r3, r3, #1
 80120d4:	4413      	add	r3, r2
 80120d6:	00db      	lsls	r3, r3, #3
 80120d8:	440b      	add	r3, r1
 80120da:	3314      	adds	r3, #20
 80120dc:	2201      	movs	r2, #1
 80120de:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80120e0:	7c7a      	ldrb	r2, [r7, #17]
 80120e2:	496d      	ldr	r1, [pc, #436]	; (8012298 <etharp_query+0x268>)
 80120e4:	4613      	mov	r3, r2
 80120e6:	005b      	lsls	r3, r3, #1
 80120e8:	4413      	add	r3, r2
 80120ea:	00db      	lsls	r3, r3, #3
 80120ec:	440b      	add	r3, r1
 80120ee:	3308      	adds	r3, #8
 80120f0:	68fa      	ldr	r2, [r7, #12]
 80120f2:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80120f4:	7c7a      	ldrb	r2, [r7, #17]
 80120f6:	4968      	ldr	r1, [pc, #416]	; (8012298 <etharp_query+0x268>)
 80120f8:	4613      	mov	r3, r2
 80120fa:	005b      	lsls	r3, r3, #1
 80120fc:	4413      	add	r3, r2
 80120fe:	00db      	lsls	r3, r3, #3
 8012100:	440b      	add	r3, r1
 8012102:	3314      	adds	r3, #20
 8012104:	781b      	ldrb	r3, [r3, #0]
 8012106:	2b01      	cmp	r3, #1
 8012108:	d011      	beq.n	801212e <etharp_query+0xfe>
 801210a:	7c7a      	ldrb	r2, [r7, #17]
 801210c:	4962      	ldr	r1, [pc, #392]	; (8012298 <etharp_query+0x268>)
 801210e:	4613      	mov	r3, r2
 8012110:	005b      	lsls	r3, r3, #1
 8012112:	4413      	add	r3, r2
 8012114:	00db      	lsls	r3, r3, #3
 8012116:	440b      	add	r3, r1
 8012118:	3314      	adds	r3, #20
 801211a:	781b      	ldrb	r3, [r3, #0]
 801211c:	2b01      	cmp	r3, #1
 801211e:	d806      	bhi.n	801212e <etharp_query+0xfe>
 8012120:	4b5a      	ldr	r3, [pc, #360]	; (801228c <etharp_query+0x25c>)
 8012122:	f240 32cd 	movw	r2, #973	; 0x3cd
 8012126:	495d      	ldr	r1, [pc, #372]	; (801229c <etharp_query+0x26c>)
 8012128:	485a      	ldr	r0, [pc, #360]	; (8012294 <etharp_query+0x264>)
 801212a:	f001 febf 	bl	8013eac <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801212e:	6a3b      	ldr	r3, [r7, #32]
 8012130:	2b00      	cmp	r3, #0
 8012132:	d102      	bne.n	801213a <etharp_query+0x10a>
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	2b00      	cmp	r3, #0
 8012138:	d10c      	bne.n	8012154 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801213a:	68b9      	ldr	r1, [r7, #8]
 801213c:	68f8      	ldr	r0, [r7, #12]
 801213e:	f000 f963 	bl	8012408 <etharp_request>
 8012142:	4603      	mov	r3, r0
 8012144:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	2b00      	cmp	r3, #0
 801214c:	d102      	bne.n	8012154 <etharp_query+0x124>
      return result;
 801214e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8012152:	e096      	b.n	8012282 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	2b00      	cmp	r3, #0
 8012158:	d106      	bne.n	8012168 <etharp_query+0x138>
 801215a:	4b4c      	ldr	r3, [pc, #304]	; (801228c <etharp_query+0x25c>)
 801215c:	f240 32e1 	movw	r2, #993	; 0x3e1
 8012160:	494f      	ldr	r1, [pc, #316]	; (80122a0 <etharp_query+0x270>)
 8012162:	484c      	ldr	r0, [pc, #304]	; (8012294 <etharp_query+0x264>)
 8012164:	f001 fea2 	bl	8013eac <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8012168:	7c7a      	ldrb	r2, [r7, #17]
 801216a:	494b      	ldr	r1, [pc, #300]	; (8012298 <etharp_query+0x268>)
 801216c:	4613      	mov	r3, r2
 801216e:	005b      	lsls	r3, r3, #1
 8012170:	4413      	add	r3, r2
 8012172:	00db      	lsls	r3, r3, #3
 8012174:	440b      	add	r3, r1
 8012176:	3314      	adds	r3, #20
 8012178:	781b      	ldrb	r3, [r3, #0]
 801217a:	2b01      	cmp	r3, #1
 801217c:	d917      	bls.n	80121ae <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801217e:	4a49      	ldr	r2, [pc, #292]	; (80122a4 <etharp_query+0x274>)
 8012180:	7c7b      	ldrb	r3, [r7, #17]
 8012182:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8012184:	7c7a      	ldrb	r2, [r7, #17]
 8012186:	4613      	mov	r3, r2
 8012188:	005b      	lsls	r3, r3, #1
 801218a:	4413      	add	r3, r2
 801218c:	00db      	lsls	r3, r3, #3
 801218e:	3308      	adds	r3, #8
 8012190:	4a41      	ldr	r2, [pc, #260]	; (8012298 <etharp_query+0x268>)
 8012192:	4413      	add	r3, r2
 8012194:	3304      	adds	r3, #4
 8012196:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801219a:	9200      	str	r2, [sp, #0]
 801219c:	697a      	ldr	r2, [r7, #20]
 801219e:	6879      	ldr	r1, [r7, #4]
 80121a0:	68f8      	ldr	r0, [r7, #12]
 80121a2:	f001 fd01 	bl	8013ba8 <ethernet_output>
 80121a6:	4603      	mov	r3, r0
 80121a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80121ac:	e067      	b.n	801227e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80121ae:	7c7a      	ldrb	r2, [r7, #17]
 80121b0:	4939      	ldr	r1, [pc, #228]	; (8012298 <etharp_query+0x268>)
 80121b2:	4613      	mov	r3, r2
 80121b4:	005b      	lsls	r3, r3, #1
 80121b6:	4413      	add	r3, r2
 80121b8:	00db      	lsls	r3, r3, #3
 80121ba:	440b      	add	r3, r1
 80121bc:	3314      	adds	r3, #20
 80121be:	781b      	ldrb	r3, [r3, #0]
 80121c0:	2b01      	cmp	r3, #1
 80121c2:	d15c      	bne.n	801227e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80121c4:	2300      	movs	r3, #0
 80121c6:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	61fb      	str	r3, [r7, #28]
    while (p) {
 80121cc:	e01c      	b.n	8012208 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80121ce:	69fb      	ldr	r3, [r7, #28]
 80121d0:	895a      	ldrh	r2, [r3, #10]
 80121d2:	69fb      	ldr	r3, [r7, #28]
 80121d4:	891b      	ldrh	r3, [r3, #8]
 80121d6:	429a      	cmp	r2, r3
 80121d8:	d10a      	bne.n	80121f0 <etharp_query+0x1c0>
 80121da:	69fb      	ldr	r3, [r7, #28]
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	2b00      	cmp	r3, #0
 80121e0:	d006      	beq.n	80121f0 <etharp_query+0x1c0>
 80121e2:	4b2a      	ldr	r3, [pc, #168]	; (801228c <etharp_query+0x25c>)
 80121e4:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80121e8:	492f      	ldr	r1, [pc, #188]	; (80122a8 <etharp_query+0x278>)
 80121ea:	482a      	ldr	r0, [pc, #168]	; (8012294 <etharp_query+0x264>)
 80121ec:	f001 fe5e 	bl	8013eac <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 80121f0:	69fb      	ldr	r3, [r7, #28]
 80121f2:	7b1b      	ldrb	r3, [r3, #12]
 80121f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	d002      	beq.n	8012202 <etharp_query+0x1d2>
        copy_needed = 1;
 80121fc:	2301      	movs	r3, #1
 80121fe:	61bb      	str	r3, [r7, #24]
        break;
 8012200:	e005      	b.n	801220e <etharp_query+0x1de>
      }
      p = p->next;
 8012202:	69fb      	ldr	r3, [r7, #28]
 8012204:	681b      	ldr	r3, [r3, #0]
 8012206:	61fb      	str	r3, [r7, #28]
    while (p) {
 8012208:	69fb      	ldr	r3, [r7, #28]
 801220a:	2b00      	cmp	r3, #0
 801220c:	d1df      	bne.n	80121ce <etharp_query+0x19e>
    }
    if (copy_needed) {
 801220e:	69bb      	ldr	r3, [r7, #24]
 8012210:	2b00      	cmp	r3, #0
 8012212:	d007      	beq.n	8012224 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8012214:	687a      	ldr	r2, [r7, #4]
 8012216:	f44f 7120 	mov.w	r1, #640	; 0x280
 801221a:	200e      	movs	r0, #14
 801221c:	f7f9 fcfc 	bl	800bc18 <pbuf_clone>
 8012220:	61f8      	str	r0, [r7, #28]
 8012222:	e004      	b.n	801222e <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8012228:	69f8      	ldr	r0, [r7, #28]
 801222a:	f7f9 fb33 	bl	800b894 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801222e:	69fb      	ldr	r3, [r7, #28]
 8012230:	2b00      	cmp	r3, #0
 8012232:	d021      	beq.n	8012278 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8012234:	7c7a      	ldrb	r2, [r7, #17]
 8012236:	4918      	ldr	r1, [pc, #96]	; (8012298 <etharp_query+0x268>)
 8012238:	4613      	mov	r3, r2
 801223a:	005b      	lsls	r3, r3, #1
 801223c:	4413      	add	r3, r2
 801223e:	00db      	lsls	r3, r3, #3
 8012240:	440b      	add	r3, r1
 8012242:	681b      	ldr	r3, [r3, #0]
 8012244:	2b00      	cmp	r3, #0
 8012246:	d00a      	beq.n	801225e <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8012248:	7c7a      	ldrb	r2, [r7, #17]
 801224a:	4913      	ldr	r1, [pc, #76]	; (8012298 <etharp_query+0x268>)
 801224c:	4613      	mov	r3, r2
 801224e:	005b      	lsls	r3, r3, #1
 8012250:	4413      	add	r3, r2
 8012252:	00db      	lsls	r3, r3, #3
 8012254:	440b      	add	r3, r1
 8012256:	681b      	ldr	r3, [r3, #0]
 8012258:	4618      	mov	r0, r3
 801225a:	f7f9 fa75 	bl	800b748 <pbuf_free>
      }
      arp_table[i].q = p;
 801225e:	7c7a      	ldrb	r2, [r7, #17]
 8012260:	490d      	ldr	r1, [pc, #52]	; (8012298 <etharp_query+0x268>)
 8012262:	4613      	mov	r3, r2
 8012264:	005b      	lsls	r3, r3, #1
 8012266:	4413      	add	r3, r2
 8012268:	00db      	lsls	r3, r3, #3
 801226a:	440b      	add	r3, r1
 801226c:	69fa      	ldr	r2, [r7, #28]
 801226e:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8012270:	2300      	movs	r3, #0
 8012272:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012276:	e002      	b.n	801227e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8012278:	23ff      	movs	r3, #255	; 0xff
 801227a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801227e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8012282:	4618      	mov	r0, r3
 8012284:	3728      	adds	r7, #40	; 0x28
 8012286:	46bd      	mov	sp, r7
 8012288:	bd80      	pop	{r7, pc}
 801228a:	bf00      	nop
 801228c:	0801750c 	.word	0x0801750c
 8012290:	080176b8 	.word	0x080176b8
 8012294:	08017584 	.word	0x08017584
 8012298:	20004a44 	.word	0x20004a44
 801229c:	080176c8 	.word	0x080176c8
 80122a0:	080176ac 	.word	0x080176ac
 80122a4:	20004b34 	.word	0x20004b34
 80122a8:	080176f0 	.word	0x080176f0

080122ac <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80122ac:	b580      	push	{r7, lr}
 80122ae:	b08a      	sub	sp, #40	; 0x28
 80122b0:	af02      	add	r7, sp, #8
 80122b2:	60f8      	str	r0, [r7, #12]
 80122b4:	60b9      	str	r1, [r7, #8]
 80122b6:	607a      	str	r2, [r7, #4]
 80122b8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80122ba:	2300      	movs	r3, #0
 80122bc:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80122be:	68fb      	ldr	r3, [r7, #12]
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d106      	bne.n	80122d2 <etharp_raw+0x26>
 80122c4:	4b3a      	ldr	r3, [pc, #232]	; (80123b0 <etharp_raw+0x104>)
 80122c6:	f240 4257 	movw	r2, #1111	; 0x457
 80122ca:	493a      	ldr	r1, [pc, #232]	; (80123b4 <etharp_raw+0x108>)
 80122cc:	483a      	ldr	r0, [pc, #232]	; (80123b8 <etharp_raw+0x10c>)
 80122ce:	f001 fded 	bl	8013eac <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80122d2:	f44f 7220 	mov.w	r2, #640	; 0x280
 80122d6:	211c      	movs	r1, #28
 80122d8:	200e      	movs	r0, #14
 80122da:	f7f8 ff51 	bl	800b180 <pbuf_alloc>
 80122de:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80122e0:	69bb      	ldr	r3, [r7, #24]
 80122e2:	2b00      	cmp	r3, #0
 80122e4:	d102      	bne.n	80122ec <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 80122e6:	f04f 33ff 	mov.w	r3, #4294967295
 80122ea:	e05d      	b.n	80123a8 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80122ec:	69bb      	ldr	r3, [r7, #24]
 80122ee:	895b      	ldrh	r3, [r3, #10]
 80122f0:	2b1b      	cmp	r3, #27
 80122f2:	d806      	bhi.n	8012302 <etharp_raw+0x56>
 80122f4:	4b2e      	ldr	r3, [pc, #184]	; (80123b0 <etharp_raw+0x104>)
 80122f6:	f240 4262 	movw	r2, #1122	; 0x462
 80122fa:	4930      	ldr	r1, [pc, #192]	; (80123bc <etharp_raw+0x110>)
 80122fc:	482e      	ldr	r0, [pc, #184]	; (80123b8 <etharp_raw+0x10c>)
 80122fe:	f001 fdd5 	bl	8013eac <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8012302:	69bb      	ldr	r3, [r7, #24]
 8012304:	685b      	ldr	r3, [r3, #4]
 8012306:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8012308:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801230a:	4618      	mov	r0, r3
 801230c:	f7f7 fe70 	bl	8009ff0 <lwip_htons>
 8012310:	4603      	mov	r3, r0
 8012312:	461a      	mov	r2, r3
 8012314:	697b      	ldr	r3, [r7, #20]
 8012316:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8012318:	68fb      	ldr	r3, [r7, #12]
 801231a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801231e:	2b06      	cmp	r3, #6
 8012320:	d006      	beq.n	8012330 <etharp_raw+0x84>
 8012322:	4b23      	ldr	r3, [pc, #140]	; (80123b0 <etharp_raw+0x104>)
 8012324:	f240 4269 	movw	r2, #1129	; 0x469
 8012328:	4925      	ldr	r1, [pc, #148]	; (80123c0 <etharp_raw+0x114>)
 801232a:	4823      	ldr	r0, [pc, #140]	; (80123b8 <etharp_raw+0x10c>)
 801232c:	f001 fdbe 	bl	8013eac <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8012330:	697b      	ldr	r3, [r7, #20]
 8012332:	3308      	adds	r3, #8
 8012334:	2206      	movs	r2, #6
 8012336:	6839      	ldr	r1, [r7, #0]
 8012338:	4618      	mov	r0, r3
 801233a:	f001 fda1 	bl	8013e80 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801233e:	697b      	ldr	r3, [r7, #20]
 8012340:	3312      	adds	r3, #18
 8012342:	2206      	movs	r2, #6
 8012344:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012346:	4618      	mov	r0, r3
 8012348:	f001 fd9a 	bl	8013e80 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801234c:	697b      	ldr	r3, [r7, #20]
 801234e:	330e      	adds	r3, #14
 8012350:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012352:	6812      	ldr	r2, [r2, #0]
 8012354:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8012356:	697b      	ldr	r3, [r7, #20]
 8012358:	3318      	adds	r3, #24
 801235a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801235c:	6812      	ldr	r2, [r2, #0]
 801235e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8012360:	697b      	ldr	r3, [r7, #20]
 8012362:	2200      	movs	r2, #0
 8012364:	701a      	strb	r2, [r3, #0]
 8012366:	2200      	movs	r2, #0
 8012368:	f042 0201 	orr.w	r2, r2, #1
 801236c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801236e:	697b      	ldr	r3, [r7, #20]
 8012370:	2200      	movs	r2, #0
 8012372:	f042 0208 	orr.w	r2, r2, #8
 8012376:	709a      	strb	r2, [r3, #2]
 8012378:	2200      	movs	r2, #0
 801237a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801237c:	697b      	ldr	r3, [r7, #20]
 801237e:	2206      	movs	r2, #6
 8012380:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8012382:	697b      	ldr	r3, [r7, #20]
 8012384:	2204      	movs	r2, #4
 8012386:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8012388:	f640 0306 	movw	r3, #2054	; 0x806
 801238c:	9300      	str	r3, [sp, #0]
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	68ba      	ldr	r2, [r7, #8]
 8012392:	69b9      	ldr	r1, [r7, #24]
 8012394:	68f8      	ldr	r0, [r7, #12]
 8012396:	f001 fc07 	bl	8013ba8 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801239a:	69b8      	ldr	r0, [r7, #24]
 801239c:	f7f9 f9d4 	bl	800b748 <pbuf_free>
  p = NULL;
 80123a0:	2300      	movs	r3, #0
 80123a2:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80123a4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80123a8:	4618      	mov	r0, r3
 80123aa:	3720      	adds	r7, #32
 80123ac:	46bd      	mov	sp, r7
 80123ae:	bd80      	pop	{r7, pc}
 80123b0:	0801750c 	.word	0x0801750c
 80123b4:	0801765c 	.word	0x0801765c
 80123b8:	08017584 	.word	0x08017584
 80123bc:	0801770c 	.word	0x0801770c
 80123c0:	08017740 	.word	0x08017740

080123c4 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 80123c4:	b580      	push	{r7, lr}
 80123c6:	b088      	sub	sp, #32
 80123c8:	af04      	add	r7, sp, #16
 80123ca:	60f8      	str	r0, [r7, #12]
 80123cc:	60b9      	str	r1, [r7, #8]
 80123ce:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80123d0:	68fb      	ldr	r3, [r7, #12]
 80123d2:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80123d6:	68fb      	ldr	r3, [r7, #12]
 80123d8:	f103 0026 	add.w	r0, r3, #38	; 0x26
 80123dc:	68fb      	ldr	r3, [r7, #12]
 80123de:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80123e0:	2201      	movs	r2, #1
 80123e2:	9203      	str	r2, [sp, #12]
 80123e4:	68ba      	ldr	r2, [r7, #8]
 80123e6:	9202      	str	r2, [sp, #8]
 80123e8:	4a06      	ldr	r2, [pc, #24]	; (8012404 <etharp_request_dst+0x40>)
 80123ea:	9201      	str	r2, [sp, #4]
 80123ec:	9300      	str	r3, [sp, #0]
 80123ee:	4603      	mov	r3, r0
 80123f0:	687a      	ldr	r2, [r7, #4]
 80123f2:	68f8      	ldr	r0, [r7, #12]
 80123f4:	f7ff ff5a 	bl	80122ac <etharp_raw>
 80123f8:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80123fa:	4618      	mov	r0, r3
 80123fc:	3710      	adds	r7, #16
 80123fe:	46bd      	mov	sp, r7
 8012400:	bd80      	pop	{r7, pc}
 8012402:	bf00      	nop
 8012404:	08017d28 	.word	0x08017d28

08012408 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8012408:	b580      	push	{r7, lr}
 801240a:	b082      	sub	sp, #8
 801240c:	af00      	add	r7, sp, #0
 801240e:	6078      	str	r0, [r7, #4]
 8012410:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8012412:	4a05      	ldr	r2, [pc, #20]	; (8012428 <etharp_request+0x20>)
 8012414:	6839      	ldr	r1, [r7, #0]
 8012416:	6878      	ldr	r0, [r7, #4]
 8012418:	f7ff ffd4 	bl	80123c4 <etharp_request_dst>
 801241c:	4603      	mov	r3, r0
}
 801241e:	4618      	mov	r0, r3
 8012420:	3708      	adds	r7, #8
 8012422:	46bd      	mov	sp, r7
 8012424:	bd80      	pop	{r7, pc}
 8012426:	bf00      	nop
 8012428:	08017d20 	.word	0x08017d20

0801242c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801242c:	b580      	push	{r7, lr}
 801242e:	b08e      	sub	sp, #56	; 0x38
 8012430:	af04      	add	r7, sp, #16
 8012432:	6078      	str	r0, [r7, #4]
 8012434:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8012436:	4b79      	ldr	r3, [pc, #484]	; (801261c <icmp_input+0x1f0>)
 8012438:	689b      	ldr	r3, [r3, #8]
 801243a:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801243c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801243e:	781b      	ldrb	r3, [r3, #0]
 8012440:	f003 030f 	and.w	r3, r3, #15
 8012444:	b2db      	uxtb	r3, r3
 8012446:	009b      	lsls	r3, r3, #2
 8012448:	b2db      	uxtb	r3, r3
 801244a:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801244c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801244e:	2b13      	cmp	r3, #19
 8012450:	f240 80cd 	bls.w	80125ee <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8012454:	687b      	ldr	r3, [r7, #4]
 8012456:	895b      	ldrh	r3, [r3, #10]
 8012458:	2b03      	cmp	r3, #3
 801245a:	f240 80ca 	bls.w	80125f2 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	685b      	ldr	r3, [r3, #4]
 8012462:	781b      	ldrb	r3, [r3, #0]
 8012464:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8012468:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801246c:	2b00      	cmp	r3, #0
 801246e:	f000 80b7 	beq.w	80125e0 <icmp_input+0x1b4>
 8012472:	2b08      	cmp	r3, #8
 8012474:	f040 80b7 	bne.w	80125e6 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8012478:	4b69      	ldr	r3, [pc, #420]	; (8012620 <icmp_input+0x1f4>)
 801247a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801247c:	4b67      	ldr	r3, [pc, #412]	; (801261c <icmp_input+0x1f0>)
 801247e:	695b      	ldr	r3, [r3, #20]
 8012480:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012484:	2be0      	cmp	r3, #224	; 0xe0
 8012486:	f000 80bb 	beq.w	8012600 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801248a:	4b64      	ldr	r3, [pc, #400]	; (801261c <icmp_input+0x1f0>)
 801248c:	695b      	ldr	r3, [r3, #20]
 801248e:	4a63      	ldr	r2, [pc, #396]	; (801261c <icmp_input+0x1f0>)
 8012490:	6812      	ldr	r2, [r2, #0]
 8012492:	4611      	mov	r1, r2
 8012494:	4618      	mov	r0, r3
 8012496:	f000 fbed 	bl	8012c74 <ip4_addr_isbroadcast_u32>
 801249a:	4603      	mov	r3, r0
 801249c:	2b00      	cmp	r3, #0
 801249e:	f040 80b1 	bne.w	8012604 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	891b      	ldrh	r3, [r3, #8]
 80124a6:	2b07      	cmp	r3, #7
 80124a8:	f240 80a5 	bls.w	80125f6 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80124ac:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80124ae:	330e      	adds	r3, #14
 80124b0:	4619      	mov	r1, r3
 80124b2:	6878      	ldr	r0, [r7, #4]
 80124b4:	f7f9 f8b2 	bl	800b61c <pbuf_add_header>
 80124b8:	4603      	mov	r3, r0
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	d04b      	beq.n	8012556 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	891a      	ldrh	r2, [r3, #8]
 80124c2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80124c4:	4413      	add	r3, r2
 80124c6:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	891b      	ldrh	r3, [r3, #8]
 80124cc:	8b7a      	ldrh	r2, [r7, #26]
 80124ce:	429a      	cmp	r2, r3
 80124d0:	f0c0 809a 	bcc.w	8012608 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80124d4:	8b7b      	ldrh	r3, [r7, #26]
 80124d6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80124da:	4619      	mov	r1, r3
 80124dc:	200e      	movs	r0, #14
 80124de:	f7f8 fe4f 	bl	800b180 <pbuf_alloc>
 80124e2:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 80124e4:	697b      	ldr	r3, [r7, #20]
 80124e6:	2b00      	cmp	r3, #0
 80124e8:	f000 8090 	beq.w	801260c <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80124ec:	697b      	ldr	r3, [r7, #20]
 80124ee:	895b      	ldrh	r3, [r3, #10]
 80124f0:	461a      	mov	r2, r3
 80124f2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80124f4:	3308      	adds	r3, #8
 80124f6:	429a      	cmp	r2, r3
 80124f8:	d203      	bcs.n	8012502 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80124fa:	6978      	ldr	r0, [r7, #20]
 80124fc:	f7f9 f924 	bl	800b748 <pbuf_free>
          goto icmperr;
 8012500:	e085      	b.n	801260e <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8012502:	697b      	ldr	r3, [r7, #20]
 8012504:	685b      	ldr	r3, [r3, #4]
 8012506:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8012508:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801250a:	4618      	mov	r0, r3
 801250c:	f001 fcb8 	bl	8013e80 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8012510:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012512:	4619      	mov	r1, r3
 8012514:	6978      	ldr	r0, [r7, #20]
 8012516:	f7f9 f891 	bl	800b63c <pbuf_remove_header>
 801251a:	4603      	mov	r3, r0
 801251c:	2b00      	cmp	r3, #0
 801251e:	d009      	beq.n	8012534 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8012520:	4b40      	ldr	r3, [pc, #256]	; (8012624 <icmp_input+0x1f8>)
 8012522:	22b6      	movs	r2, #182	; 0xb6
 8012524:	4940      	ldr	r1, [pc, #256]	; (8012628 <icmp_input+0x1fc>)
 8012526:	4841      	ldr	r0, [pc, #260]	; (801262c <icmp_input+0x200>)
 8012528:	f001 fcc0 	bl	8013eac <iprintf>
          pbuf_free(r);
 801252c:	6978      	ldr	r0, [r7, #20]
 801252e:	f7f9 f90b 	bl	800b748 <pbuf_free>
          goto icmperr;
 8012532:	e06c      	b.n	801260e <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8012534:	6879      	ldr	r1, [r7, #4]
 8012536:	6978      	ldr	r0, [r7, #20]
 8012538:	f7f9 fa2a 	bl	800b990 <pbuf_copy>
 801253c:	4603      	mov	r3, r0
 801253e:	2b00      	cmp	r3, #0
 8012540:	d003      	beq.n	801254a <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8012542:	6978      	ldr	r0, [r7, #20]
 8012544:	f7f9 f900 	bl	800b748 <pbuf_free>
          goto icmperr;
 8012548:	e061      	b.n	801260e <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801254a:	6878      	ldr	r0, [r7, #4]
 801254c:	f7f9 f8fc 	bl	800b748 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8012550:	697b      	ldr	r3, [r7, #20]
 8012552:	607b      	str	r3, [r7, #4]
 8012554:	e00f      	b.n	8012576 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8012556:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012558:	330e      	adds	r3, #14
 801255a:	4619      	mov	r1, r3
 801255c:	6878      	ldr	r0, [r7, #4]
 801255e:	f7f9 f86d 	bl	800b63c <pbuf_remove_header>
 8012562:	4603      	mov	r3, r0
 8012564:	2b00      	cmp	r3, #0
 8012566:	d006      	beq.n	8012576 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8012568:	4b2e      	ldr	r3, [pc, #184]	; (8012624 <icmp_input+0x1f8>)
 801256a:	22c7      	movs	r2, #199	; 0xc7
 801256c:	4930      	ldr	r1, [pc, #192]	; (8012630 <icmp_input+0x204>)
 801256e:	482f      	ldr	r0, [pc, #188]	; (801262c <icmp_input+0x200>)
 8012570:	f001 fc9c 	bl	8013eac <iprintf>
          goto icmperr;
 8012574:	e04b      	b.n	801260e <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	685b      	ldr	r3, [r3, #4]
 801257a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801257c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801257e:	4619      	mov	r1, r3
 8012580:	6878      	ldr	r0, [r7, #4]
 8012582:	f7f9 f84b 	bl	800b61c <pbuf_add_header>
 8012586:	4603      	mov	r3, r0
 8012588:	2b00      	cmp	r3, #0
 801258a:	d12b      	bne.n	80125e4 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	685b      	ldr	r3, [r3, #4]
 8012590:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8012592:	69fb      	ldr	r3, [r7, #28]
 8012594:	681a      	ldr	r2, [r3, #0]
 8012596:	68fb      	ldr	r3, [r7, #12]
 8012598:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801259a:	4b20      	ldr	r3, [pc, #128]	; (801261c <icmp_input+0x1f0>)
 801259c:	691a      	ldr	r2, [r3, #16]
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80125a2:	693b      	ldr	r3, [r7, #16]
 80125a4:	2200      	movs	r2, #0
 80125a6:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 80125a8:	693b      	ldr	r3, [r7, #16]
 80125aa:	2200      	movs	r2, #0
 80125ac:	709a      	strb	r2, [r3, #2]
 80125ae:	2200      	movs	r2, #0
 80125b0:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80125b2:	68fb      	ldr	r3, [r7, #12]
 80125b4:	22ff      	movs	r2, #255	; 0xff
 80125b6:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80125b8:	68fb      	ldr	r3, [r7, #12]
 80125ba:	2200      	movs	r2, #0
 80125bc:	729a      	strb	r2, [r3, #10]
 80125be:	2200      	movs	r2, #0
 80125c0:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80125c2:	683b      	ldr	r3, [r7, #0]
 80125c4:	9302      	str	r3, [sp, #8]
 80125c6:	2301      	movs	r3, #1
 80125c8:	9301      	str	r3, [sp, #4]
 80125ca:	2300      	movs	r3, #0
 80125cc:	9300      	str	r3, [sp, #0]
 80125ce:	23ff      	movs	r3, #255	; 0xff
 80125d0:	2200      	movs	r2, #0
 80125d2:	69f9      	ldr	r1, [r7, #28]
 80125d4:	6878      	ldr	r0, [r7, #4]
 80125d6:	f000 fa75 	bl	8012ac4 <ip4_output_if>
 80125da:	4603      	mov	r3, r0
 80125dc:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 80125de:	e001      	b.n	80125e4 <icmp_input+0x1b8>
      break;
 80125e0:	bf00      	nop
 80125e2:	e000      	b.n	80125e6 <icmp_input+0x1ba>
      break;
 80125e4:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 80125e6:	6878      	ldr	r0, [r7, #4]
 80125e8:	f7f9 f8ae 	bl	800b748 <pbuf_free>
  return;
 80125ec:	e013      	b.n	8012616 <icmp_input+0x1ea>
    goto lenerr;
 80125ee:	bf00      	nop
 80125f0:	e002      	b.n	80125f8 <icmp_input+0x1cc>
    goto lenerr;
 80125f2:	bf00      	nop
 80125f4:	e000      	b.n	80125f8 <icmp_input+0x1cc>
        goto lenerr;
 80125f6:	bf00      	nop
lenerr:
  pbuf_free(p);
 80125f8:	6878      	ldr	r0, [r7, #4]
 80125fa:	f7f9 f8a5 	bl	800b748 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 80125fe:	e00a      	b.n	8012616 <icmp_input+0x1ea>
        goto icmperr;
 8012600:	bf00      	nop
 8012602:	e004      	b.n	801260e <icmp_input+0x1e2>
        goto icmperr;
 8012604:	bf00      	nop
 8012606:	e002      	b.n	801260e <icmp_input+0x1e2>
          goto icmperr;
 8012608:	bf00      	nop
 801260a:	e000      	b.n	801260e <icmp_input+0x1e2>
          goto icmperr;
 801260c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801260e:	6878      	ldr	r0, [r7, #4]
 8012610:	f7f9 f89a 	bl	800b748 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8012614:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8012616:	3728      	adds	r7, #40	; 0x28
 8012618:	46bd      	mov	sp, r7
 801261a:	bd80      	pop	{r7, pc}
 801261c:	200081dc 	.word	0x200081dc
 8012620:	200081f0 	.word	0x200081f0
 8012624:	08017784 	.word	0x08017784
 8012628:	080177bc 	.word	0x080177bc
 801262c:	080177f4 	.word	0x080177f4
 8012630:	0801781c 	.word	0x0801781c

08012634 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8012634:	b580      	push	{r7, lr}
 8012636:	b082      	sub	sp, #8
 8012638:	af00      	add	r7, sp, #0
 801263a:	6078      	str	r0, [r7, #4]
 801263c:	460b      	mov	r3, r1
 801263e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8012640:	78fb      	ldrb	r3, [r7, #3]
 8012642:	461a      	mov	r2, r3
 8012644:	2103      	movs	r1, #3
 8012646:	6878      	ldr	r0, [r7, #4]
 8012648:	f000 f814 	bl	8012674 <icmp_send_response>
}
 801264c:	bf00      	nop
 801264e:	3708      	adds	r7, #8
 8012650:	46bd      	mov	sp, r7
 8012652:	bd80      	pop	{r7, pc}

08012654 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8012654:	b580      	push	{r7, lr}
 8012656:	b082      	sub	sp, #8
 8012658:	af00      	add	r7, sp, #0
 801265a:	6078      	str	r0, [r7, #4]
 801265c:	460b      	mov	r3, r1
 801265e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8012660:	78fb      	ldrb	r3, [r7, #3]
 8012662:	461a      	mov	r2, r3
 8012664:	210b      	movs	r1, #11
 8012666:	6878      	ldr	r0, [r7, #4]
 8012668:	f000 f804 	bl	8012674 <icmp_send_response>
}
 801266c:	bf00      	nop
 801266e:	3708      	adds	r7, #8
 8012670:	46bd      	mov	sp, r7
 8012672:	bd80      	pop	{r7, pc}

08012674 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8012674:	b580      	push	{r7, lr}
 8012676:	b08c      	sub	sp, #48	; 0x30
 8012678:	af04      	add	r7, sp, #16
 801267a:	6078      	str	r0, [r7, #4]
 801267c:	460b      	mov	r3, r1
 801267e:	70fb      	strb	r3, [r7, #3]
 8012680:	4613      	mov	r3, r2
 8012682:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8012684:	f44f 7220 	mov.w	r2, #640	; 0x280
 8012688:	2124      	movs	r1, #36	; 0x24
 801268a:	2022      	movs	r0, #34	; 0x22
 801268c:	f7f8 fd78 	bl	800b180 <pbuf_alloc>
 8012690:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8012692:	69fb      	ldr	r3, [r7, #28]
 8012694:	2b00      	cmp	r3, #0
 8012696:	d04c      	beq.n	8012732 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8012698:	69fb      	ldr	r3, [r7, #28]
 801269a:	895b      	ldrh	r3, [r3, #10]
 801269c:	2b23      	cmp	r3, #35	; 0x23
 801269e:	d806      	bhi.n	80126ae <icmp_send_response+0x3a>
 80126a0:	4b26      	ldr	r3, [pc, #152]	; (801273c <icmp_send_response+0xc8>)
 80126a2:	f44f 72b4 	mov.w	r2, #360	; 0x168
 80126a6:	4926      	ldr	r1, [pc, #152]	; (8012740 <icmp_send_response+0xcc>)
 80126a8:	4826      	ldr	r0, [pc, #152]	; (8012744 <icmp_send_response+0xd0>)
 80126aa:	f001 fbff 	bl	8013eac <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	685b      	ldr	r3, [r3, #4]
 80126b2:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80126b4:	69fb      	ldr	r3, [r7, #28]
 80126b6:	685b      	ldr	r3, [r3, #4]
 80126b8:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80126ba:	697b      	ldr	r3, [r7, #20]
 80126bc:	78fa      	ldrb	r2, [r7, #3]
 80126be:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80126c0:	697b      	ldr	r3, [r7, #20]
 80126c2:	78ba      	ldrb	r2, [r7, #2]
 80126c4:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80126c6:	697b      	ldr	r3, [r7, #20]
 80126c8:	2200      	movs	r2, #0
 80126ca:	711a      	strb	r2, [r3, #4]
 80126cc:	2200      	movs	r2, #0
 80126ce:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80126d0:	697b      	ldr	r3, [r7, #20]
 80126d2:	2200      	movs	r2, #0
 80126d4:	719a      	strb	r2, [r3, #6]
 80126d6:	2200      	movs	r2, #0
 80126d8:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80126da:	69fb      	ldr	r3, [r7, #28]
 80126dc:	685b      	ldr	r3, [r3, #4]
 80126de:	f103 0008 	add.w	r0, r3, #8
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	685b      	ldr	r3, [r3, #4]
 80126e6:	221c      	movs	r2, #28
 80126e8:	4619      	mov	r1, r3
 80126ea:	f001 fbc9 	bl	8013e80 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 80126ee:	69bb      	ldr	r3, [r7, #24]
 80126f0:	68db      	ldr	r3, [r3, #12]
 80126f2:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 80126f4:	f107 030c 	add.w	r3, r7, #12
 80126f8:	4618      	mov	r0, r3
 80126fa:	f000 f825 	bl	8012748 <ip4_route>
 80126fe:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8012700:	693b      	ldr	r3, [r7, #16]
 8012702:	2b00      	cmp	r3, #0
 8012704:	d011      	beq.n	801272a <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8012706:	697b      	ldr	r3, [r7, #20]
 8012708:	2200      	movs	r2, #0
 801270a:	709a      	strb	r2, [r3, #2]
 801270c:	2200      	movs	r2, #0
 801270e:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8012710:	f107 020c 	add.w	r2, r7, #12
 8012714:	693b      	ldr	r3, [r7, #16]
 8012716:	9302      	str	r3, [sp, #8]
 8012718:	2301      	movs	r3, #1
 801271a:	9301      	str	r3, [sp, #4]
 801271c:	2300      	movs	r3, #0
 801271e:	9300      	str	r3, [sp, #0]
 8012720:	23ff      	movs	r3, #255	; 0xff
 8012722:	2100      	movs	r1, #0
 8012724:	69f8      	ldr	r0, [r7, #28]
 8012726:	f000 f9cd 	bl	8012ac4 <ip4_output_if>
  }
  pbuf_free(q);
 801272a:	69f8      	ldr	r0, [r7, #28]
 801272c:	f7f9 f80c 	bl	800b748 <pbuf_free>
 8012730:	e000      	b.n	8012734 <icmp_send_response+0xc0>
    return;
 8012732:	bf00      	nop
}
 8012734:	3720      	adds	r7, #32
 8012736:	46bd      	mov	sp, r7
 8012738:	bd80      	pop	{r7, pc}
 801273a:	bf00      	nop
 801273c:	08017784 	.word	0x08017784
 8012740:	08017850 	.word	0x08017850
 8012744:	080177f4 	.word	0x080177f4

08012748 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8012748:	b480      	push	{r7}
 801274a:	b085      	sub	sp, #20
 801274c:	af00      	add	r7, sp, #0
 801274e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8012750:	4b33      	ldr	r3, [pc, #204]	; (8012820 <ip4_route+0xd8>)
 8012752:	681b      	ldr	r3, [r3, #0]
 8012754:	60fb      	str	r3, [r7, #12]
 8012756:	e036      	b.n	80127c6 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012758:	68fb      	ldr	r3, [r7, #12]
 801275a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801275e:	f003 0301 	and.w	r3, r3, #1
 8012762:	b2db      	uxtb	r3, r3
 8012764:	2b00      	cmp	r3, #0
 8012766:	d02b      	beq.n	80127c0 <ip4_route+0x78>
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801276e:	089b      	lsrs	r3, r3, #2
 8012770:	f003 0301 	and.w	r3, r3, #1
 8012774:	b2db      	uxtb	r3, r3
 8012776:	2b00      	cmp	r3, #0
 8012778:	d022      	beq.n	80127c0 <ip4_route+0x78>
 801277a:	68fb      	ldr	r3, [r7, #12]
 801277c:	3304      	adds	r3, #4
 801277e:	681b      	ldr	r3, [r3, #0]
 8012780:	2b00      	cmp	r3, #0
 8012782:	d01d      	beq.n	80127c0 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	681a      	ldr	r2, [r3, #0]
 8012788:	68fb      	ldr	r3, [r7, #12]
 801278a:	3304      	adds	r3, #4
 801278c:	681b      	ldr	r3, [r3, #0]
 801278e:	405a      	eors	r2, r3
 8012790:	68fb      	ldr	r3, [r7, #12]
 8012792:	3308      	adds	r3, #8
 8012794:	681b      	ldr	r3, [r3, #0]
 8012796:	4013      	ands	r3, r2
 8012798:	2b00      	cmp	r3, #0
 801279a:	d101      	bne.n	80127a0 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801279c:	68fb      	ldr	r3, [r7, #12]
 801279e:	e038      	b.n	8012812 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80127a0:	68fb      	ldr	r3, [r7, #12]
 80127a2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80127a6:	f003 0302 	and.w	r3, r3, #2
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	d108      	bne.n	80127c0 <ip4_route+0x78>
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	681a      	ldr	r2, [r3, #0]
 80127b2:	68fb      	ldr	r3, [r7, #12]
 80127b4:	330c      	adds	r3, #12
 80127b6:	681b      	ldr	r3, [r3, #0]
 80127b8:	429a      	cmp	r2, r3
 80127ba:	d101      	bne.n	80127c0 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 80127bc:	68fb      	ldr	r3, [r7, #12]
 80127be:	e028      	b.n	8012812 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 80127c0:	68fb      	ldr	r3, [r7, #12]
 80127c2:	681b      	ldr	r3, [r3, #0]
 80127c4:	60fb      	str	r3, [r7, #12]
 80127c6:	68fb      	ldr	r3, [r7, #12]
 80127c8:	2b00      	cmp	r3, #0
 80127ca:	d1c5      	bne.n	8012758 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80127cc:	4b15      	ldr	r3, [pc, #84]	; (8012824 <ip4_route+0xdc>)
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d01a      	beq.n	801280a <ip4_route+0xc2>
 80127d4:	4b13      	ldr	r3, [pc, #76]	; (8012824 <ip4_route+0xdc>)
 80127d6:	681b      	ldr	r3, [r3, #0]
 80127d8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80127dc:	f003 0301 	and.w	r3, r3, #1
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d012      	beq.n	801280a <ip4_route+0xc2>
 80127e4:	4b0f      	ldr	r3, [pc, #60]	; (8012824 <ip4_route+0xdc>)
 80127e6:	681b      	ldr	r3, [r3, #0]
 80127e8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80127ec:	f003 0304 	and.w	r3, r3, #4
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	d00a      	beq.n	801280a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 80127f4:	4b0b      	ldr	r3, [pc, #44]	; (8012824 <ip4_route+0xdc>)
 80127f6:	681b      	ldr	r3, [r3, #0]
 80127f8:	3304      	adds	r3, #4
 80127fa:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	d004      	beq.n	801280a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8012800:	687b      	ldr	r3, [r7, #4]
 8012802:	681b      	ldr	r3, [r3, #0]
 8012804:	b2db      	uxtb	r3, r3
 8012806:	2b7f      	cmp	r3, #127	; 0x7f
 8012808:	d101      	bne.n	801280e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801280a:	2300      	movs	r3, #0
 801280c:	e001      	b.n	8012812 <ip4_route+0xca>
  }

  return netif_default;
 801280e:	4b05      	ldr	r3, [pc, #20]	; (8012824 <ip4_route+0xdc>)
 8012810:	681b      	ldr	r3, [r3, #0]
}
 8012812:	4618      	mov	r0, r3
 8012814:	3714      	adds	r7, #20
 8012816:	46bd      	mov	sp, r7
 8012818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801281c:	4770      	bx	lr
 801281e:	bf00      	nop
 8012820:	2000b8e0 	.word	0x2000b8e0
 8012824:	2000b8e4 	.word	0x2000b8e4

08012828 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8012828:	b580      	push	{r7, lr}
 801282a:	b082      	sub	sp, #8
 801282c:	af00      	add	r7, sp, #0
 801282e:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8012830:	687b      	ldr	r3, [r7, #4]
 8012832:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012836:	f003 0301 	and.w	r3, r3, #1
 801283a:	b2db      	uxtb	r3, r3
 801283c:	2b00      	cmp	r3, #0
 801283e:	d016      	beq.n	801286e <ip4_input_accept+0x46>
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	3304      	adds	r3, #4
 8012844:	681b      	ldr	r3, [r3, #0]
 8012846:	2b00      	cmp	r3, #0
 8012848:	d011      	beq.n	801286e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801284a:	4b0b      	ldr	r3, [pc, #44]	; (8012878 <ip4_input_accept+0x50>)
 801284c:	695a      	ldr	r2, [r3, #20]
 801284e:	687b      	ldr	r3, [r7, #4]
 8012850:	3304      	adds	r3, #4
 8012852:	681b      	ldr	r3, [r3, #0]
 8012854:	429a      	cmp	r2, r3
 8012856:	d008      	beq.n	801286a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8012858:	4b07      	ldr	r3, [pc, #28]	; (8012878 <ip4_input_accept+0x50>)
 801285a:	695b      	ldr	r3, [r3, #20]
 801285c:	6879      	ldr	r1, [r7, #4]
 801285e:	4618      	mov	r0, r3
 8012860:	f000 fa08 	bl	8012c74 <ip4_addr_isbroadcast_u32>
 8012864:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8012866:	2b00      	cmp	r3, #0
 8012868:	d001      	beq.n	801286e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801286a:	2301      	movs	r3, #1
 801286c:	e000      	b.n	8012870 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801286e:	2300      	movs	r3, #0
}
 8012870:	4618      	mov	r0, r3
 8012872:	3708      	adds	r7, #8
 8012874:	46bd      	mov	sp, r7
 8012876:	bd80      	pop	{r7, pc}
 8012878:	200081dc 	.word	0x200081dc

0801287c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801287c:	b580      	push	{r7, lr}
 801287e:	b086      	sub	sp, #24
 8012880:	af00      	add	r7, sp, #0
 8012882:	6078      	str	r0, [r7, #4]
 8012884:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	685b      	ldr	r3, [r3, #4]
 801288a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801288c:	697b      	ldr	r3, [r7, #20]
 801288e:	781b      	ldrb	r3, [r3, #0]
 8012890:	091b      	lsrs	r3, r3, #4
 8012892:	b2db      	uxtb	r3, r3
 8012894:	2b04      	cmp	r3, #4
 8012896:	d004      	beq.n	80128a2 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8012898:	6878      	ldr	r0, [r7, #4]
 801289a:	f7f8 ff55 	bl	800b748 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801289e:	2300      	movs	r3, #0
 80128a0:	e107      	b.n	8012ab2 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80128a2:	697b      	ldr	r3, [r7, #20]
 80128a4:	781b      	ldrb	r3, [r3, #0]
 80128a6:	f003 030f 	and.w	r3, r3, #15
 80128aa:	b2db      	uxtb	r3, r3
 80128ac:	009b      	lsls	r3, r3, #2
 80128ae:	b2db      	uxtb	r3, r3
 80128b0:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80128b2:	697b      	ldr	r3, [r7, #20]
 80128b4:	885b      	ldrh	r3, [r3, #2]
 80128b6:	b29b      	uxth	r3, r3
 80128b8:	4618      	mov	r0, r3
 80128ba:	f7f7 fb99 	bl	8009ff0 <lwip_htons>
 80128be:	4603      	mov	r3, r0
 80128c0:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	891b      	ldrh	r3, [r3, #8]
 80128c6:	89ba      	ldrh	r2, [r7, #12]
 80128c8:	429a      	cmp	r2, r3
 80128ca:	d204      	bcs.n	80128d6 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 80128cc:	89bb      	ldrh	r3, [r7, #12]
 80128ce:	4619      	mov	r1, r3
 80128d0:	6878      	ldr	r0, [r7, #4]
 80128d2:	f7f8 fdb3 	bl	800b43c <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	895b      	ldrh	r3, [r3, #10]
 80128da:	89fa      	ldrh	r2, [r7, #14]
 80128dc:	429a      	cmp	r2, r3
 80128de:	d807      	bhi.n	80128f0 <ip4_input+0x74>
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	891b      	ldrh	r3, [r3, #8]
 80128e4:	89ba      	ldrh	r2, [r7, #12]
 80128e6:	429a      	cmp	r2, r3
 80128e8:	d802      	bhi.n	80128f0 <ip4_input+0x74>
 80128ea:	89fb      	ldrh	r3, [r7, #14]
 80128ec:	2b13      	cmp	r3, #19
 80128ee:	d804      	bhi.n	80128fa <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80128f0:	6878      	ldr	r0, [r7, #4]
 80128f2:	f7f8 ff29 	bl	800b748 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80128f6:	2300      	movs	r3, #0
 80128f8:	e0db      	b.n	8012ab2 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80128fa:	697b      	ldr	r3, [r7, #20]
 80128fc:	691b      	ldr	r3, [r3, #16]
 80128fe:	4a6f      	ldr	r2, [pc, #444]	; (8012abc <ip4_input+0x240>)
 8012900:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8012902:	697b      	ldr	r3, [r7, #20]
 8012904:	68db      	ldr	r3, [r3, #12]
 8012906:	4a6d      	ldr	r2, [pc, #436]	; (8012abc <ip4_input+0x240>)
 8012908:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801290a:	4b6c      	ldr	r3, [pc, #432]	; (8012abc <ip4_input+0x240>)
 801290c:	695b      	ldr	r3, [r3, #20]
 801290e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8012912:	2be0      	cmp	r3, #224	; 0xe0
 8012914:	d112      	bne.n	801293c <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8012916:	683b      	ldr	r3, [r7, #0]
 8012918:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801291c:	f003 0301 	and.w	r3, r3, #1
 8012920:	b2db      	uxtb	r3, r3
 8012922:	2b00      	cmp	r3, #0
 8012924:	d007      	beq.n	8012936 <ip4_input+0xba>
 8012926:	683b      	ldr	r3, [r7, #0]
 8012928:	3304      	adds	r3, #4
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	2b00      	cmp	r3, #0
 801292e:	d002      	beq.n	8012936 <ip4_input+0xba>
      netif = inp;
 8012930:	683b      	ldr	r3, [r7, #0]
 8012932:	613b      	str	r3, [r7, #16]
 8012934:	e02a      	b.n	801298c <ip4_input+0x110>
    } else {
      netif = NULL;
 8012936:	2300      	movs	r3, #0
 8012938:	613b      	str	r3, [r7, #16]
 801293a:	e027      	b.n	801298c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801293c:	6838      	ldr	r0, [r7, #0]
 801293e:	f7ff ff73 	bl	8012828 <ip4_input_accept>
 8012942:	4603      	mov	r3, r0
 8012944:	2b00      	cmp	r3, #0
 8012946:	d002      	beq.n	801294e <ip4_input+0xd2>
      netif = inp;
 8012948:	683b      	ldr	r3, [r7, #0]
 801294a:	613b      	str	r3, [r7, #16]
 801294c:	e01e      	b.n	801298c <ip4_input+0x110>
    } else {
      netif = NULL;
 801294e:	2300      	movs	r3, #0
 8012950:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8012952:	4b5a      	ldr	r3, [pc, #360]	; (8012abc <ip4_input+0x240>)
 8012954:	695b      	ldr	r3, [r3, #20]
 8012956:	b2db      	uxtb	r3, r3
 8012958:	2b7f      	cmp	r3, #127	; 0x7f
 801295a:	d017      	beq.n	801298c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801295c:	4b58      	ldr	r3, [pc, #352]	; (8012ac0 <ip4_input+0x244>)
 801295e:	681b      	ldr	r3, [r3, #0]
 8012960:	613b      	str	r3, [r7, #16]
 8012962:	e00e      	b.n	8012982 <ip4_input+0x106>
          if (netif == inp) {
 8012964:	693a      	ldr	r2, [r7, #16]
 8012966:	683b      	ldr	r3, [r7, #0]
 8012968:	429a      	cmp	r2, r3
 801296a:	d006      	beq.n	801297a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801296c:	6938      	ldr	r0, [r7, #16]
 801296e:	f7ff ff5b 	bl	8012828 <ip4_input_accept>
 8012972:	4603      	mov	r3, r0
 8012974:	2b00      	cmp	r3, #0
 8012976:	d108      	bne.n	801298a <ip4_input+0x10e>
 8012978:	e000      	b.n	801297c <ip4_input+0x100>
            continue;
 801297a:	bf00      	nop
        NETIF_FOREACH(netif) {
 801297c:	693b      	ldr	r3, [r7, #16]
 801297e:	681b      	ldr	r3, [r3, #0]
 8012980:	613b      	str	r3, [r7, #16]
 8012982:	693b      	ldr	r3, [r7, #16]
 8012984:	2b00      	cmp	r3, #0
 8012986:	d1ed      	bne.n	8012964 <ip4_input+0xe8>
 8012988:	e000      	b.n	801298c <ip4_input+0x110>
            break;
 801298a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801298c:	4b4b      	ldr	r3, [pc, #300]	; (8012abc <ip4_input+0x240>)
 801298e:	691b      	ldr	r3, [r3, #16]
 8012990:	6839      	ldr	r1, [r7, #0]
 8012992:	4618      	mov	r0, r3
 8012994:	f000 f96e 	bl	8012c74 <ip4_addr_isbroadcast_u32>
 8012998:	4603      	mov	r3, r0
 801299a:	2b00      	cmp	r3, #0
 801299c:	d105      	bne.n	80129aa <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801299e:	4b47      	ldr	r3, [pc, #284]	; (8012abc <ip4_input+0x240>)
 80129a0:	691b      	ldr	r3, [r3, #16]
 80129a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80129a6:	2be0      	cmp	r3, #224	; 0xe0
 80129a8:	d104      	bne.n	80129b4 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 80129aa:	6878      	ldr	r0, [r7, #4]
 80129ac:	f7f8 fecc 	bl	800b748 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80129b0:	2300      	movs	r3, #0
 80129b2:	e07e      	b.n	8012ab2 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 80129b4:	693b      	ldr	r3, [r7, #16]
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d104      	bne.n	80129c4 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 80129ba:	6878      	ldr	r0, [r7, #4]
 80129bc:	f7f8 fec4 	bl	800b748 <pbuf_free>
    return ERR_OK;
 80129c0:	2300      	movs	r3, #0
 80129c2:	e076      	b.n	8012ab2 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 80129c4:	697b      	ldr	r3, [r7, #20]
 80129c6:	88db      	ldrh	r3, [r3, #6]
 80129c8:	b29b      	uxth	r3, r3
 80129ca:	461a      	mov	r2, r3
 80129cc:	f64f 733f 	movw	r3, #65343	; 0xff3f
 80129d0:	4013      	ands	r3, r2
 80129d2:	2b00      	cmp	r3, #0
 80129d4:	d00b      	beq.n	80129ee <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80129d6:	6878      	ldr	r0, [r7, #4]
 80129d8:	f000 fd24 	bl	8013424 <ip4_reass>
 80129dc:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	d101      	bne.n	80129e8 <ip4_input+0x16c>
      return ERR_OK;
 80129e4:	2300      	movs	r3, #0
 80129e6:	e064      	b.n	8012ab2 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	685b      	ldr	r3, [r3, #4]
 80129ec:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80129ee:	4a33      	ldr	r2, [pc, #204]	; (8012abc <ip4_input+0x240>)
 80129f0:	693b      	ldr	r3, [r7, #16]
 80129f2:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80129f4:	4a31      	ldr	r2, [pc, #196]	; (8012abc <ip4_input+0x240>)
 80129f6:	683b      	ldr	r3, [r7, #0]
 80129f8:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80129fa:	4a30      	ldr	r2, [pc, #192]	; (8012abc <ip4_input+0x240>)
 80129fc:	697b      	ldr	r3, [r7, #20]
 80129fe:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8012a00:	697b      	ldr	r3, [r7, #20]
 8012a02:	781b      	ldrb	r3, [r3, #0]
 8012a04:	f003 030f 	and.w	r3, r3, #15
 8012a08:	b2db      	uxtb	r3, r3
 8012a0a:	009b      	lsls	r3, r3, #2
 8012a0c:	b2db      	uxtb	r3, r3
 8012a0e:	b29a      	uxth	r2, r3
 8012a10:	4b2a      	ldr	r3, [pc, #168]	; (8012abc <ip4_input+0x240>)
 8012a12:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8012a14:	89fb      	ldrh	r3, [r7, #14]
 8012a16:	4619      	mov	r1, r3
 8012a18:	6878      	ldr	r0, [r7, #4]
 8012a1a:	f7f8 fe0f 	bl	800b63c <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8012a1e:	697b      	ldr	r3, [r7, #20]
 8012a20:	7a5b      	ldrb	r3, [r3, #9]
 8012a22:	2b11      	cmp	r3, #17
 8012a24:	d006      	beq.n	8012a34 <ip4_input+0x1b8>
 8012a26:	2b11      	cmp	r3, #17
 8012a28:	dc13      	bgt.n	8012a52 <ip4_input+0x1d6>
 8012a2a:	2b01      	cmp	r3, #1
 8012a2c:	d00c      	beq.n	8012a48 <ip4_input+0x1cc>
 8012a2e:	2b06      	cmp	r3, #6
 8012a30:	d005      	beq.n	8012a3e <ip4_input+0x1c2>
 8012a32:	e00e      	b.n	8012a52 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8012a34:	6839      	ldr	r1, [r7, #0]
 8012a36:	6878      	ldr	r0, [r7, #4]
 8012a38:	f7fe fc68 	bl	801130c <udp_input>
        break;
 8012a3c:	e026      	b.n	8012a8c <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8012a3e:	6839      	ldr	r1, [r7, #0]
 8012a40:	6878      	ldr	r0, [r7, #4]
 8012a42:	f7fa fcb5 	bl	800d3b0 <tcp_input>
        break;
 8012a46:	e021      	b.n	8012a8c <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8012a48:	6839      	ldr	r1, [r7, #0]
 8012a4a:	6878      	ldr	r0, [r7, #4]
 8012a4c:	f7ff fcee 	bl	801242c <icmp_input>
        break;
 8012a50:	e01c      	b.n	8012a8c <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8012a52:	4b1a      	ldr	r3, [pc, #104]	; (8012abc <ip4_input+0x240>)
 8012a54:	695b      	ldr	r3, [r3, #20]
 8012a56:	6939      	ldr	r1, [r7, #16]
 8012a58:	4618      	mov	r0, r3
 8012a5a:	f000 f90b 	bl	8012c74 <ip4_addr_isbroadcast_u32>
 8012a5e:	4603      	mov	r3, r0
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d10f      	bne.n	8012a84 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8012a64:	4b15      	ldr	r3, [pc, #84]	; (8012abc <ip4_input+0x240>)
 8012a66:	695b      	ldr	r3, [r3, #20]
 8012a68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8012a6c:	2be0      	cmp	r3, #224	; 0xe0
 8012a6e:	d009      	beq.n	8012a84 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8012a70:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012a74:	4619      	mov	r1, r3
 8012a76:	6878      	ldr	r0, [r7, #4]
 8012a78:	f7f8 fe53 	bl	800b722 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8012a7c:	2102      	movs	r1, #2
 8012a7e:	6878      	ldr	r0, [r7, #4]
 8012a80:	f7ff fdd8 	bl	8012634 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8012a84:	6878      	ldr	r0, [r7, #4]
 8012a86:	f7f8 fe5f 	bl	800b748 <pbuf_free>
        break;
 8012a8a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8012a8c:	4b0b      	ldr	r3, [pc, #44]	; (8012abc <ip4_input+0x240>)
 8012a8e:	2200      	movs	r2, #0
 8012a90:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8012a92:	4b0a      	ldr	r3, [pc, #40]	; (8012abc <ip4_input+0x240>)
 8012a94:	2200      	movs	r2, #0
 8012a96:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8012a98:	4b08      	ldr	r3, [pc, #32]	; (8012abc <ip4_input+0x240>)
 8012a9a:	2200      	movs	r2, #0
 8012a9c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8012a9e:	4b07      	ldr	r3, [pc, #28]	; (8012abc <ip4_input+0x240>)
 8012aa0:	2200      	movs	r2, #0
 8012aa2:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8012aa4:	4b05      	ldr	r3, [pc, #20]	; (8012abc <ip4_input+0x240>)
 8012aa6:	2200      	movs	r2, #0
 8012aa8:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8012aaa:	4b04      	ldr	r3, [pc, #16]	; (8012abc <ip4_input+0x240>)
 8012aac:	2200      	movs	r2, #0
 8012aae:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8012ab0:	2300      	movs	r3, #0
}
 8012ab2:	4618      	mov	r0, r3
 8012ab4:	3718      	adds	r7, #24
 8012ab6:	46bd      	mov	sp, r7
 8012ab8:	bd80      	pop	{r7, pc}
 8012aba:	bf00      	nop
 8012abc:	200081dc 	.word	0x200081dc
 8012ac0:	2000b8e0 	.word	0x2000b8e0

08012ac4 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8012ac4:	b580      	push	{r7, lr}
 8012ac6:	b08a      	sub	sp, #40	; 0x28
 8012ac8:	af04      	add	r7, sp, #16
 8012aca:	60f8      	str	r0, [r7, #12]
 8012acc:	60b9      	str	r1, [r7, #8]
 8012ace:	607a      	str	r2, [r7, #4]
 8012ad0:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8012ad2:	68bb      	ldr	r3, [r7, #8]
 8012ad4:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	2b00      	cmp	r3, #0
 8012ada:	d009      	beq.n	8012af0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8012adc:	68bb      	ldr	r3, [r7, #8]
 8012ade:	2b00      	cmp	r3, #0
 8012ae0:	d003      	beq.n	8012aea <ip4_output_if+0x26>
 8012ae2:	68bb      	ldr	r3, [r7, #8]
 8012ae4:	681b      	ldr	r3, [r3, #0]
 8012ae6:	2b00      	cmp	r3, #0
 8012ae8:	d102      	bne.n	8012af0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8012aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012aec:	3304      	adds	r3, #4
 8012aee:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8012af0:	78fa      	ldrb	r2, [r7, #3]
 8012af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012af4:	9302      	str	r3, [sp, #8]
 8012af6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8012afa:	9301      	str	r3, [sp, #4]
 8012afc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012b00:	9300      	str	r3, [sp, #0]
 8012b02:	4613      	mov	r3, r2
 8012b04:	687a      	ldr	r2, [r7, #4]
 8012b06:	6979      	ldr	r1, [r7, #20]
 8012b08:	68f8      	ldr	r0, [r7, #12]
 8012b0a:	f000 f805 	bl	8012b18 <ip4_output_if_src>
 8012b0e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8012b10:	4618      	mov	r0, r3
 8012b12:	3718      	adds	r7, #24
 8012b14:	46bd      	mov	sp, r7
 8012b16:	bd80      	pop	{r7, pc}

08012b18 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8012b18:	b580      	push	{r7, lr}
 8012b1a:	b088      	sub	sp, #32
 8012b1c:	af00      	add	r7, sp, #0
 8012b1e:	60f8      	str	r0, [r7, #12]
 8012b20:	60b9      	str	r1, [r7, #8]
 8012b22:	607a      	str	r2, [r7, #4]
 8012b24:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8012b26:	68fb      	ldr	r3, [r7, #12]
 8012b28:	7b9b      	ldrb	r3, [r3, #14]
 8012b2a:	2b01      	cmp	r3, #1
 8012b2c:	d006      	beq.n	8012b3c <ip4_output_if_src+0x24>
 8012b2e:	4b4b      	ldr	r3, [pc, #300]	; (8012c5c <ip4_output_if_src+0x144>)
 8012b30:	f44f 7255 	mov.w	r2, #852	; 0x354
 8012b34:	494a      	ldr	r1, [pc, #296]	; (8012c60 <ip4_output_if_src+0x148>)
 8012b36:	484b      	ldr	r0, [pc, #300]	; (8012c64 <ip4_output_if_src+0x14c>)
 8012b38:	f001 f9b8 	bl	8013eac <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	2b00      	cmp	r3, #0
 8012b40:	d060      	beq.n	8012c04 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8012b42:	2314      	movs	r3, #20
 8012b44:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8012b46:	2114      	movs	r1, #20
 8012b48:	68f8      	ldr	r0, [r7, #12]
 8012b4a:	f7f8 fd67 	bl	800b61c <pbuf_add_header>
 8012b4e:	4603      	mov	r3, r0
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	d002      	beq.n	8012b5a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8012b54:	f06f 0301 	mvn.w	r3, #1
 8012b58:	e07c      	b.n	8012c54 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8012b5a:	68fb      	ldr	r3, [r7, #12]
 8012b5c:	685b      	ldr	r3, [r3, #4]
 8012b5e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8012b60:	68fb      	ldr	r3, [r7, #12]
 8012b62:	895b      	ldrh	r3, [r3, #10]
 8012b64:	2b13      	cmp	r3, #19
 8012b66:	d806      	bhi.n	8012b76 <ip4_output_if_src+0x5e>
 8012b68:	4b3c      	ldr	r3, [pc, #240]	; (8012c5c <ip4_output_if_src+0x144>)
 8012b6a:	f44f 7262 	mov.w	r2, #904	; 0x388
 8012b6e:	493e      	ldr	r1, [pc, #248]	; (8012c68 <ip4_output_if_src+0x150>)
 8012b70:	483c      	ldr	r0, [pc, #240]	; (8012c64 <ip4_output_if_src+0x14c>)
 8012b72:	f001 f99b 	bl	8013eac <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8012b76:	69fb      	ldr	r3, [r7, #28]
 8012b78:	78fa      	ldrb	r2, [r7, #3]
 8012b7a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8012b7c:	69fb      	ldr	r3, [r7, #28]
 8012b7e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8012b82:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	681a      	ldr	r2, [r3, #0]
 8012b88:	69fb      	ldr	r3, [r7, #28]
 8012b8a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8012b8c:	8b7b      	ldrh	r3, [r7, #26]
 8012b8e:	089b      	lsrs	r3, r3, #2
 8012b90:	b29b      	uxth	r3, r3
 8012b92:	b2db      	uxtb	r3, r3
 8012b94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012b98:	b2da      	uxtb	r2, r3
 8012b9a:	69fb      	ldr	r3, [r7, #28]
 8012b9c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8012b9e:	69fb      	ldr	r3, [r7, #28]
 8012ba0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8012ba4:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8012ba6:	68fb      	ldr	r3, [r7, #12]
 8012ba8:	891b      	ldrh	r3, [r3, #8]
 8012baa:	4618      	mov	r0, r3
 8012bac:	f7f7 fa20 	bl	8009ff0 <lwip_htons>
 8012bb0:	4603      	mov	r3, r0
 8012bb2:	461a      	mov	r2, r3
 8012bb4:	69fb      	ldr	r3, [r7, #28]
 8012bb6:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8012bb8:	69fb      	ldr	r3, [r7, #28]
 8012bba:	2200      	movs	r2, #0
 8012bbc:	719a      	strb	r2, [r3, #6]
 8012bbe:	2200      	movs	r2, #0
 8012bc0:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8012bc2:	4b2a      	ldr	r3, [pc, #168]	; (8012c6c <ip4_output_if_src+0x154>)
 8012bc4:	881b      	ldrh	r3, [r3, #0]
 8012bc6:	4618      	mov	r0, r3
 8012bc8:	f7f7 fa12 	bl	8009ff0 <lwip_htons>
 8012bcc:	4603      	mov	r3, r0
 8012bce:	461a      	mov	r2, r3
 8012bd0:	69fb      	ldr	r3, [r7, #28]
 8012bd2:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8012bd4:	4b25      	ldr	r3, [pc, #148]	; (8012c6c <ip4_output_if_src+0x154>)
 8012bd6:	881b      	ldrh	r3, [r3, #0]
 8012bd8:	3301      	adds	r3, #1
 8012bda:	b29a      	uxth	r2, r3
 8012bdc:	4b23      	ldr	r3, [pc, #140]	; (8012c6c <ip4_output_if_src+0x154>)
 8012bde:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8012be0:	68bb      	ldr	r3, [r7, #8]
 8012be2:	2b00      	cmp	r3, #0
 8012be4:	d104      	bne.n	8012bf0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8012be6:	4b22      	ldr	r3, [pc, #136]	; (8012c70 <ip4_output_if_src+0x158>)
 8012be8:	681a      	ldr	r2, [r3, #0]
 8012bea:	69fb      	ldr	r3, [r7, #28]
 8012bec:	60da      	str	r2, [r3, #12]
 8012bee:	e003      	b.n	8012bf8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8012bf0:	68bb      	ldr	r3, [r7, #8]
 8012bf2:	681a      	ldr	r2, [r3, #0]
 8012bf4:	69fb      	ldr	r3, [r7, #28]
 8012bf6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8012bf8:	69fb      	ldr	r3, [r7, #28]
 8012bfa:	2200      	movs	r2, #0
 8012bfc:	729a      	strb	r2, [r3, #10]
 8012bfe:	2200      	movs	r2, #0
 8012c00:	72da      	strb	r2, [r3, #11]
 8012c02:	e00f      	b.n	8012c24 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8012c04:	68fb      	ldr	r3, [r7, #12]
 8012c06:	895b      	ldrh	r3, [r3, #10]
 8012c08:	2b13      	cmp	r3, #19
 8012c0a:	d802      	bhi.n	8012c12 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8012c0c:	f06f 0301 	mvn.w	r3, #1
 8012c10:	e020      	b.n	8012c54 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8012c12:	68fb      	ldr	r3, [r7, #12]
 8012c14:	685b      	ldr	r3, [r3, #4]
 8012c16:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8012c18:	69fb      	ldr	r3, [r7, #28]
 8012c1a:	691b      	ldr	r3, [r3, #16]
 8012c1c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8012c1e:	f107 0314 	add.w	r3, r7, #20
 8012c22:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8012c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c26:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012c28:	2b00      	cmp	r3, #0
 8012c2a:	d00c      	beq.n	8012c46 <ip4_output_if_src+0x12e>
 8012c2c:	68fb      	ldr	r3, [r7, #12]
 8012c2e:	891a      	ldrh	r2, [r3, #8]
 8012c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c32:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012c34:	429a      	cmp	r2, r3
 8012c36:	d906      	bls.n	8012c46 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8012c38:	687a      	ldr	r2, [r7, #4]
 8012c3a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012c3c:	68f8      	ldr	r0, [r7, #12]
 8012c3e:	f000 fddf 	bl	8013800 <ip4_frag>
 8012c42:	4603      	mov	r3, r0
 8012c44:	e006      	b.n	8012c54 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8012c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c48:	695b      	ldr	r3, [r3, #20]
 8012c4a:	687a      	ldr	r2, [r7, #4]
 8012c4c:	68f9      	ldr	r1, [r7, #12]
 8012c4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012c50:	4798      	blx	r3
 8012c52:	4603      	mov	r3, r0
}
 8012c54:	4618      	mov	r0, r3
 8012c56:	3720      	adds	r7, #32
 8012c58:	46bd      	mov	sp, r7
 8012c5a:	bd80      	pop	{r7, pc}
 8012c5c:	0801787c 	.word	0x0801787c
 8012c60:	080178b0 	.word	0x080178b0
 8012c64:	080178bc 	.word	0x080178bc
 8012c68:	080178e4 	.word	0x080178e4
 8012c6c:	20004b36 	.word	0x20004b36
 8012c70:	08017d1c 	.word	0x08017d1c

08012c74 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8012c74:	b480      	push	{r7}
 8012c76:	b085      	sub	sp, #20
 8012c78:	af00      	add	r7, sp, #0
 8012c7a:	6078      	str	r0, [r7, #4]
 8012c7c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012c88:	d002      	beq.n	8012c90 <ip4_addr_isbroadcast_u32+0x1c>
 8012c8a:	687b      	ldr	r3, [r7, #4]
 8012c8c:	2b00      	cmp	r3, #0
 8012c8e:	d101      	bne.n	8012c94 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8012c90:	2301      	movs	r3, #1
 8012c92:	e02a      	b.n	8012cea <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8012c94:	683b      	ldr	r3, [r7, #0]
 8012c96:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012c9a:	f003 0302 	and.w	r3, r3, #2
 8012c9e:	2b00      	cmp	r3, #0
 8012ca0:	d101      	bne.n	8012ca6 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8012ca2:	2300      	movs	r3, #0
 8012ca4:	e021      	b.n	8012cea <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8012ca6:	683b      	ldr	r3, [r7, #0]
 8012ca8:	3304      	adds	r3, #4
 8012caa:	681b      	ldr	r3, [r3, #0]
 8012cac:	687a      	ldr	r2, [r7, #4]
 8012cae:	429a      	cmp	r2, r3
 8012cb0:	d101      	bne.n	8012cb6 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8012cb2:	2300      	movs	r3, #0
 8012cb4:	e019      	b.n	8012cea <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8012cb6:	68fa      	ldr	r2, [r7, #12]
 8012cb8:	683b      	ldr	r3, [r7, #0]
 8012cba:	3304      	adds	r3, #4
 8012cbc:	681b      	ldr	r3, [r3, #0]
 8012cbe:	405a      	eors	r2, r3
 8012cc0:	683b      	ldr	r3, [r7, #0]
 8012cc2:	3308      	adds	r3, #8
 8012cc4:	681b      	ldr	r3, [r3, #0]
 8012cc6:	4013      	ands	r3, r2
 8012cc8:	2b00      	cmp	r3, #0
 8012cca:	d10d      	bne.n	8012ce8 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8012ccc:	683b      	ldr	r3, [r7, #0]
 8012cce:	3308      	adds	r3, #8
 8012cd0:	681b      	ldr	r3, [r3, #0]
 8012cd2:	43da      	mvns	r2, r3
 8012cd4:	687b      	ldr	r3, [r7, #4]
 8012cd6:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8012cd8:	683b      	ldr	r3, [r7, #0]
 8012cda:	3308      	adds	r3, #8
 8012cdc:	681b      	ldr	r3, [r3, #0]
 8012cde:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8012ce0:	429a      	cmp	r2, r3
 8012ce2:	d101      	bne.n	8012ce8 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8012ce4:	2301      	movs	r3, #1
 8012ce6:	e000      	b.n	8012cea <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8012ce8:	2300      	movs	r3, #0
  }
}
 8012cea:	4618      	mov	r0, r3
 8012cec:	3714      	adds	r7, #20
 8012cee:	46bd      	mov	sp, r7
 8012cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cf4:	4770      	bx	lr
	...

08012cf8 <ip4addr_ntoa>:
 * @return pointer to a global static (!) buffer that holds the ASCII
 *         representation of addr
 */
char *
ip4addr_ntoa(const ip4_addr_t *addr)
{
 8012cf8:	b580      	push	{r7, lr}
 8012cfa:	b082      	sub	sp, #8
 8012cfc:	af00      	add	r7, sp, #0
 8012cfe:	6078      	str	r0, [r7, #4]
  static char str[IP4ADDR_STRLEN_MAX];
  return ip4addr_ntoa_r(addr, str, IP4ADDR_STRLEN_MAX);
 8012d00:	2210      	movs	r2, #16
 8012d02:	4904      	ldr	r1, [pc, #16]	; (8012d14 <ip4addr_ntoa+0x1c>)
 8012d04:	6878      	ldr	r0, [r7, #4]
 8012d06:	f000 f807 	bl	8012d18 <ip4addr_ntoa_r>
 8012d0a:	4603      	mov	r3, r0
}
 8012d0c:	4618      	mov	r0, r3
 8012d0e:	3708      	adds	r7, #8
 8012d10:	46bd      	mov	sp, r7
 8012d12:	bd80      	pop	{r7, pc}
 8012d14:	20004b38 	.word	0x20004b38

08012d18 <ip4addr_ntoa_r>:
 * @return either pointer to buf which now holds the ASCII
 *         representation of addr or NULL if buf was too small
 */
char *
ip4addr_ntoa_r(const ip4_addr_t *addr, char *buf, int buflen)
{
 8012d18:	b480      	push	{r7}
 8012d1a:	b08d      	sub	sp, #52	; 0x34
 8012d1c:	af00      	add	r7, sp, #0
 8012d1e:	60f8      	str	r0, [r7, #12]
 8012d20:	60b9      	str	r1, [r7, #8]
 8012d22:	607a      	str	r2, [r7, #4]
  char *rp;
  u8_t *ap;
  u8_t rem;
  u8_t n;
  u8_t i;
  int len = 0;
 8012d24:	2300      	movs	r3, #0
 8012d26:	623b      	str	r3, [r7, #32]

  s_addr = ip4_addr_get_u32(addr);
 8012d28:	68fb      	ldr	r3, [r7, #12]
 8012d2a:	681b      	ldr	r3, [r3, #0]
 8012d2c:	61bb      	str	r3, [r7, #24]

  rp = buf;
 8012d2e:	68bb      	ldr	r3, [r7, #8]
 8012d30:	62fb      	str	r3, [r7, #44]	; 0x2c
  ap = (u8_t *)&s_addr;
 8012d32:	f107 0318 	add.w	r3, r7, #24
 8012d36:	62bb      	str	r3, [r7, #40]	; 0x28
  for (n = 0; n < 4; n++) {
 8012d38:	2300      	movs	r3, #0
 8012d3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012d3e:	e059      	b.n	8012df4 <ip4addr_ntoa_r+0xdc>
    i = 0;
 8012d40:	2300      	movs	r3, #0
 8012d42:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    do {
      rem = *ap % (u8_t)10;
 8012d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d48:	781a      	ldrb	r2, [r3, #0]
 8012d4a:	4b33      	ldr	r3, [pc, #204]	; (8012e18 <ip4addr_ntoa_r+0x100>)
 8012d4c:	fba3 1302 	umull	r1, r3, r3, r2
 8012d50:	08d9      	lsrs	r1, r3, #3
 8012d52:	460b      	mov	r3, r1
 8012d54:	009b      	lsls	r3, r3, #2
 8012d56:	440b      	add	r3, r1
 8012d58:	005b      	lsls	r3, r3, #1
 8012d5a:	1ad3      	subs	r3, r2, r3
 8012d5c:	77fb      	strb	r3, [r7, #31]
      *ap /= (u8_t)10;
 8012d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d60:	781b      	ldrb	r3, [r3, #0]
 8012d62:	4a2d      	ldr	r2, [pc, #180]	; (8012e18 <ip4addr_ntoa_r+0x100>)
 8012d64:	fba2 2303 	umull	r2, r3, r2, r3
 8012d68:	08db      	lsrs	r3, r3, #3
 8012d6a:	b2da      	uxtb	r2, r3
 8012d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d6e:	701a      	strb	r2, [r3, #0]
      inv[i++] = (char)('0' + rem);
 8012d70:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012d74:	1c5a      	adds	r2, r3, #1
 8012d76:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 8012d7a:	4619      	mov	r1, r3
 8012d7c:	7ffb      	ldrb	r3, [r7, #31]
 8012d7e:	3330      	adds	r3, #48	; 0x30
 8012d80:	b2da      	uxtb	r2, r3
 8012d82:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8012d86:	440b      	add	r3, r1
 8012d88:	f803 2c1c 	strb.w	r2, [r3, #-28]
    } while (*ap);
 8012d8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d8e:	781b      	ldrb	r3, [r3, #0]
 8012d90:	2b00      	cmp	r3, #0
 8012d92:	d1d8      	bne.n	8012d46 <ip4addr_ntoa_r+0x2e>
    while (i--) {
 8012d94:	e012      	b.n	8012dbc <ip4addr_ntoa_r+0xa4>
      if (len++ >= buflen) {
 8012d96:	6a3b      	ldr	r3, [r7, #32]
 8012d98:	1c5a      	adds	r2, r3, #1
 8012d9a:	623a      	str	r2, [r7, #32]
 8012d9c:	687a      	ldr	r2, [r7, #4]
 8012d9e:	429a      	cmp	r2, r3
 8012da0:	dc01      	bgt.n	8012da6 <ip4addr_ntoa_r+0x8e>
        return NULL;
 8012da2:	2300      	movs	r3, #0
 8012da4:	e031      	b.n	8012e0a <ip4addr_ntoa_r+0xf2>
      }
      *rp++ = inv[i];
 8012da6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8012daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012dac:	1c59      	adds	r1, r3, #1
 8012dae:	62f9      	str	r1, [r7, #44]	; 0x2c
 8012db0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8012db4:	440a      	add	r2, r1
 8012db6:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 8012dba:	701a      	strb	r2, [r3, #0]
    while (i--) {
 8012dbc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012dc0:	1e5a      	subs	r2, r3, #1
 8012dc2:	f887 2026 	strb.w	r2, [r7, #38]	; 0x26
 8012dc6:	2b00      	cmp	r3, #0
 8012dc8:	d1e5      	bne.n	8012d96 <ip4addr_ntoa_r+0x7e>
    }
    if (len++ >= buflen) {
 8012dca:	6a3b      	ldr	r3, [r7, #32]
 8012dcc:	1c5a      	adds	r2, r3, #1
 8012dce:	623a      	str	r2, [r7, #32]
 8012dd0:	687a      	ldr	r2, [r7, #4]
 8012dd2:	429a      	cmp	r2, r3
 8012dd4:	dc01      	bgt.n	8012dda <ip4addr_ntoa_r+0xc2>
      return NULL;
 8012dd6:	2300      	movs	r3, #0
 8012dd8:	e017      	b.n	8012e0a <ip4addr_ntoa_r+0xf2>
    }
    *rp++ = '.';
 8012dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ddc:	1c5a      	adds	r2, r3, #1
 8012dde:	62fa      	str	r2, [r7, #44]	; 0x2c
 8012de0:	222e      	movs	r2, #46	; 0x2e
 8012de2:	701a      	strb	r2, [r3, #0]
    ap++;
 8012de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012de6:	3301      	adds	r3, #1
 8012de8:	62bb      	str	r3, [r7, #40]	; 0x28
  for (n = 0; n < 4; n++) {
 8012dea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012dee:	3301      	adds	r3, #1
 8012df0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012df4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012df8:	2b03      	cmp	r3, #3
 8012dfa:	d9a1      	bls.n	8012d40 <ip4addr_ntoa_r+0x28>
  }
  *--rp = 0;
 8012dfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012dfe:	3b01      	subs	r3, #1
 8012e00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e04:	2200      	movs	r2, #0
 8012e06:	701a      	strb	r2, [r3, #0]
  return buf;
 8012e08:	68bb      	ldr	r3, [r7, #8]
}
 8012e0a:	4618      	mov	r0, r3
 8012e0c:	3734      	adds	r7, #52	; 0x34
 8012e0e:	46bd      	mov	sp, r7
 8012e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e14:	4770      	bx	lr
 8012e16:	bf00      	nop
 8012e18:	cccccccd 	.word	0xcccccccd

08012e1c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8012e1c:	b580      	push	{r7, lr}
 8012e1e:	b084      	sub	sp, #16
 8012e20:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8012e22:	2300      	movs	r3, #0
 8012e24:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8012e26:	4b12      	ldr	r3, [pc, #72]	; (8012e70 <ip_reass_tmr+0x54>)
 8012e28:	681b      	ldr	r3, [r3, #0]
 8012e2a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8012e2c:	e018      	b.n	8012e60 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8012e2e:	68fb      	ldr	r3, [r7, #12]
 8012e30:	7fdb      	ldrb	r3, [r3, #31]
 8012e32:	2b00      	cmp	r3, #0
 8012e34:	d00b      	beq.n	8012e4e <ip_reass_tmr+0x32>
      r->timer--;
 8012e36:	68fb      	ldr	r3, [r7, #12]
 8012e38:	7fdb      	ldrb	r3, [r3, #31]
 8012e3a:	3b01      	subs	r3, #1
 8012e3c:	b2da      	uxtb	r2, r3
 8012e3e:	68fb      	ldr	r3, [r7, #12]
 8012e40:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8012e42:	68fb      	ldr	r3, [r7, #12]
 8012e44:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8012e46:	68fb      	ldr	r3, [r7, #12]
 8012e48:	681b      	ldr	r3, [r3, #0]
 8012e4a:	60fb      	str	r3, [r7, #12]
 8012e4c:	e008      	b.n	8012e60 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8012e4e:	68fb      	ldr	r3, [r7, #12]
 8012e50:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8012e52:	68fb      	ldr	r3, [r7, #12]
 8012e54:	681b      	ldr	r3, [r3, #0]
 8012e56:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8012e58:	68b9      	ldr	r1, [r7, #8]
 8012e5a:	6878      	ldr	r0, [r7, #4]
 8012e5c:	f000 f80a 	bl	8012e74 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8012e60:	68fb      	ldr	r3, [r7, #12]
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	d1e3      	bne.n	8012e2e <ip_reass_tmr+0x12>
    }
  }
}
 8012e66:	bf00      	nop
 8012e68:	bf00      	nop
 8012e6a:	3710      	adds	r7, #16
 8012e6c:	46bd      	mov	sp, r7
 8012e6e:	bd80      	pop	{r7, pc}
 8012e70:	20004b48 	.word	0x20004b48

08012e74 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8012e74:	b580      	push	{r7, lr}
 8012e76:	b088      	sub	sp, #32
 8012e78:	af00      	add	r7, sp, #0
 8012e7a:	6078      	str	r0, [r7, #4]
 8012e7c:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8012e7e:	2300      	movs	r3, #0
 8012e80:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8012e82:	683a      	ldr	r2, [r7, #0]
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	429a      	cmp	r2, r3
 8012e88:	d105      	bne.n	8012e96 <ip_reass_free_complete_datagram+0x22>
 8012e8a:	4b45      	ldr	r3, [pc, #276]	; (8012fa0 <ip_reass_free_complete_datagram+0x12c>)
 8012e8c:	22ab      	movs	r2, #171	; 0xab
 8012e8e:	4945      	ldr	r1, [pc, #276]	; (8012fa4 <ip_reass_free_complete_datagram+0x130>)
 8012e90:	4845      	ldr	r0, [pc, #276]	; (8012fa8 <ip_reass_free_complete_datagram+0x134>)
 8012e92:	f001 f80b 	bl	8013eac <iprintf>
  if (prev != NULL) {
 8012e96:	683b      	ldr	r3, [r7, #0]
 8012e98:	2b00      	cmp	r3, #0
 8012e9a:	d00a      	beq.n	8012eb2 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8012e9c:	683b      	ldr	r3, [r7, #0]
 8012e9e:	681b      	ldr	r3, [r3, #0]
 8012ea0:	687a      	ldr	r2, [r7, #4]
 8012ea2:	429a      	cmp	r2, r3
 8012ea4:	d005      	beq.n	8012eb2 <ip_reass_free_complete_datagram+0x3e>
 8012ea6:	4b3e      	ldr	r3, [pc, #248]	; (8012fa0 <ip_reass_free_complete_datagram+0x12c>)
 8012ea8:	22ad      	movs	r2, #173	; 0xad
 8012eaa:	4940      	ldr	r1, [pc, #256]	; (8012fac <ip_reass_free_complete_datagram+0x138>)
 8012eac:	483e      	ldr	r0, [pc, #248]	; (8012fa8 <ip_reass_free_complete_datagram+0x134>)
 8012eae:	f000 fffd 	bl	8013eac <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	685b      	ldr	r3, [r3, #4]
 8012eb6:	685b      	ldr	r3, [r3, #4]
 8012eb8:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8012eba:	697b      	ldr	r3, [r7, #20]
 8012ebc:	889b      	ldrh	r3, [r3, #4]
 8012ebe:	b29b      	uxth	r3, r3
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	d12a      	bne.n	8012f1a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	685b      	ldr	r3, [r3, #4]
 8012ec8:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8012eca:	697b      	ldr	r3, [r7, #20]
 8012ecc:	681a      	ldr	r2, [r3, #0]
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8012ed2:	69bb      	ldr	r3, [r7, #24]
 8012ed4:	6858      	ldr	r0, [r3, #4]
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	3308      	adds	r3, #8
 8012eda:	2214      	movs	r2, #20
 8012edc:	4619      	mov	r1, r3
 8012ede:	f000 ffcf 	bl	8013e80 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8012ee2:	2101      	movs	r1, #1
 8012ee4:	69b8      	ldr	r0, [r7, #24]
 8012ee6:	f7ff fbb5 	bl	8012654 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8012eea:	69b8      	ldr	r0, [r7, #24]
 8012eec:	f7f8 fcba 	bl	800b864 <pbuf_clen>
 8012ef0:	4603      	mov	r3, r0
 8012ef2:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8012ef4:	8bfa      	ldrh	r2, [r7, #30]
 8012ef6:	8a7b      	ldrh	r3, [r7, #18]
 8012ef8:	4413      	add	r3, r2
 8012efa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012efe:	db05      	blt.n	8012f0c <ip_reass_free_complete_datagram+0x98>
 8012f00:	4b27      	ldr	r3, [pc, #156]	; (8012fa0 <ip_reass_free_complete_datagram+0x12c>)
 8012f02:	22bc      	movs	r2, #188	; 0xbc
 8012f04:	492a      	ldr	r1, [pc, #168]	; (8012fb0 <ip_reass_free_complete_datagram+0x13c>)
 8012f06:	4828      	ldr	r0, [pc, #160]	; (8012fa8 <ip_reass_free_complete_datagram+0x134>)
 8012f08:	f000 ffd0 	bl	8013eac <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8012f0c:	8bfa      	ldrh	r2, [r7, #30]
 8012f0e:	8a7b      	ldrh	r3, [r7, #18]
 8012f10:	4413      	add	r3, r2
 8012f12:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8012f14:	69b8      	ldr	r0, [r7, #24]
 8012f16:	f7f8 fc17 	bl	800b748 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8012f1a:	687b      	ldr	r3, [r7, #4]
 8012f1c:	685b      	ldr	r3, [r3, #4]
 8012f1e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8012f20:	e01f      	b.n	8012f62 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8012f22:	69bb      	ldr	r3, [r7, #24]
 8012f24:	685b      	ldr	r3, [r3, #4]
 8012f26:	617b      	str	r3, [r7, #20]
    pcur = p;
 8012f28:	69bb      	ldr	r3, [r7, #24]
 8012f2a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8012f2c:	697b      	ldr	r3, [r7, #20]
 8012f2e:	681b      	ldr	r3, [r3, #0]
 8012f30:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8012f32:	68f8      	ldr	r0, [r7, #12]
 8012f34:	f7f8 fc96 	bl	800b864 <pbuf_clen>
 8012f38:	4603      	mov	r3, r0
 8012f3a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8012f3c:	8bfa      	ldrh	r2, [r7, #30]
 8012f3e:	8a7b      	ldrh	r3, [r7, #18]
 8012f40:	4413      	add	r3, r2
 8012f42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012f46:	db05      	blt.n	8012f54 <ip_reass_free_complete_datagram+0xe0>
 8012f48:	4b15      	ldr	r3, [pc, #84]	; (8012fa0 <ip_reass_free_complete_datagram+0x12c>)
 8012f4a:	22cc      	movs	r2, #204	; 0xcc
 8012f4c:	4918      	ldr	r1, [pc, #96]	; (8012fb0 <ip_reass_free_complete_datagram+0x13c>)
 8012f4e:	4816      	ldr	r0, [pc, #88]	; (8012fa8 <ip_reass_free_complete_datagram+0x134>)
 8012f50:	f000 ffac 	bl	8013eac <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8012f54:	8bfa      	ldrh	r2, [r7, #30]
 8012f56:	8a7b      	ldrh	r3, [r7, #18]
 8012f58:	4413      	add	r3, r2
 8012f5a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8012f5c:	68f8      	ldr	r0, [r7, #12]
 8012f5e:	f7f8 fbf3 	bl	800b748 <pbuf_free>
  while (p != NULL) {
 8012f62:	69bb      	ldr	r3, [r7, #24]
 8012f64:	2b00      	cmp	r3, #0
 8012f66:	d1dc      	bne.n	8012f22 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8012f68:	6839      	ldr	r1, [r7, #0]
 8012f6a:	6878      	ldr	r0, [r7, #4]
 8012f6c:	f000 f8c2 	bl	80130f4 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8012f70:	4b10      	ldr	r3, [pc, #64]	; (8012fb4 <ip_reass_free_complete_datagram+0x140>)
 8012f72:	881b      	ldrh	r3, [r3, #0]
 8012f74:	8bfa      	ldrh	r2, [r7, #30]
 8012f76:	429a      	cmp	r2, r3
 8012f78:	d905      	bls.n	8012f86 <ip_reass_free_complete_datagram+0x112>
 8012f7a:	4b09      	ldr	r3, [pc, #36]	; (8012fa0 <ip_reass_free_complete_datagram+0x12c>)
 8012f7c:	22d2      	movs	r2, #210	; 0xd2
 8012f7e:	490e      	ldr	r1, [pc, #56]	; (8012fb8 <ip_reass_free_complete_datagram+0x144>)
 8012f80:	4809      	ldr	r0, [pc, #36]	; (8012fa8 <ip_reass_free_complete_datagram+0x134>)
 8012f82:	f000 ff93 	bl	8013eac <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8012f86:	4b0b      	ldr	r3, [pc, #44]	; (8012fb4 <ip_reass_free_complete_datagram+0x140>)
 8012f88:	881a      	ldrh	r2, [r3, #0]
 8012f8a:	8bfb      	ldrh	r3, [r7, #30]
 8012f8c:	1ad3      	subs	r3, r2, r3
 8012f8e:	b29a      	uxth	r2, r3
 8012f90:	4b08      	ldr	r3, [pc, #32]	; (8012fb4 <ip_reass_free_complete_datagram+0x140>)
 8012f92:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8012f94:	8bfb      	ldrh	r3, [r7, #30]
}
 8012f96:	4618      	mov	r0, r3
 8012f98:	3720      	adds	r7, #32
 8012f9a:	46bd      	mov	sp, r7
 8012f9c:	bd80      	pop	{r7, pc}
 8012f9e:	bf00      	nop
 8012fa0:	08017914 	.word	0x08017914
 8012fa4:	08017950 	.word	0x08017950
 8012fa8:	0801795c 	.word	0x0801795c
 8012fac:	08017984 	.word	0x08017984
 8012fb0:	08017998 	.word	0x08017998
 8012fb4:	20004b4c 	.word	0x20004b4c
 8012fb8:	080179b8 	.word	0x080179b8

08012fbc <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8012fbc:	b580      	push	{r7, lr}
 8012fbe:	b08a      	sub	sp, #40	; 0x28
 8012fc0:	af00      	add	r7, sp, #0
 8012fc2:	6078      	str	r0, [r7, #4]
 8012fc4:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8012fc6:	2300      	movs	r3, #0
 8012fc8:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8012fca:	2300      	movs	r3, #0
 8012fcc:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8012fce:	2300      	movs	r3, #0
 8012fd0:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8012fd2:	2300      	movs	r3, #0
 8012fd4:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8012fd6:	2300      	movs	r3, #0
 8012fd8:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8012fda:	4b28      	ldr	r3, [pc, #160]	; (801307c <ip_reass_remove_oldest_datagram+0xc0>)
 8012fdc:	681b      	ldr	r3, [r3, #0]
 8012fde:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8012fe0:	e030      	b.n	8013044 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8012fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012fe4:	695a      	ldr	r2, [r3, #20]
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	68db      	ldr	r3, [r3, #12]
 8012fea:	429a      	cmp	r2, r3
 8012fec:	d10c      	bne.n	8013008 <ip_reass_remove_oldest_datagram+0x4c>
 8012fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ff0:	699a      	ldr	r2, [r3, #24]
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	691b      	ldr	r3, [r3, #16]
 8012ff6:	429a      	cmp	r2, r3
 8012ff8:	d106      	bne.n	8013008 <ip_reass_remove_oldest_datagram+0x4c>
 8012ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ffc:	899a      	ldrh	r2, [r3, #12]
 8012ffe:	687b      	ldr	r3, [r7, #4]
 8013000:	889b      	ldrh	r3, [r3, #4]
 8013002:	b29b      	uxth	r3, r3
 8013004:	429a      	cmp	r2, r3
 8013006:	d014      	beq.n	8013032 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8013008:	693b      	ldr	r3, [r7, #16]
 801300a:	3301      	adds	r3, #1
 801300c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801300e:	6a3b      	ldr	r3, [r7, #32]
 8013010:	2b00      	cmp	r3, #0
 8013012:	d104      	bne.n	801301e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8013014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013016:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8013018:	69fb      	ldr	r3, [r7, #28]
 801301a:	61bb      	str	r3, [r7, #24]
 801301c:	e009      	b.n	8013032 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801301e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013020:	7fda      	ldrb	r2, [r3, #31]
 8013022:	6a3b      	ldr	r3, [r7, #32]
 8013024:	7fdb      	ldrb	r3, [r3, #31]
 8013026:	429a      	cmp	r2, r3
 8013028:	d803      	bhi.n	8013032 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801302a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801302c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801302e:	69fb      	ldr	r3, [r7, #28]
 8013030:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8013032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013034:	681b      	ldr	r3, [r3, #0]
 8013036:	2b00      	cmp	r3, #0
 8013038:	d001      	beq.n	801303e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801303a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801303c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801303e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013040:	681b      	ldr	r3, [r3, #0]
 8013042:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8013044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013046:	2b00      	cmp	r3, #0
 8013048:	d1cb      	bne.n	8012fe2 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801304a:	6a3b      	ldr	r3, [r7, #32]
 801304c:	2b00      	cmp	r3, #0
 801304e:	d008      	beq.n	8013062 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8013050:	69b9      	ldr	r1, [r7, #24]
 8013052:	6a38      	ldr	r0, [r7, #32]
 8013054:	f7ff ff0e 	bl	8012e74 <ip_reass_free_complete_datagram>
 8013058:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801305a:	697a      	ldr	r2, [r7, #20]
 801305c:	68fb      	ldr	r3, [r7, #12]
 801305e:	4413      	add	r3, r2
 8013060:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8013062:	697a      	ldr	r2, [r7, #20]
 8013064:	683b      	ldr	r3, [r7, #0]
 8013066:	429a      	cmp	r2, r3
 8013068:	da02      	bge.n	8013070 <ip_reass_remove_oldest_datagram+0xb4>
 801306a:	693b      	ldr	r3, [r7, #16]
 801306c:	2b01      	cmp	r3, #1
 801306e:	dcac      	bgt.n	8012fca <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8013070:	697b      	ldr	r3, [r7, #20]
}
 8013072:	4618      	mov	r0, r3
 8013074:	3728      	adds	r7, #40	; 0x28
 8013076:	46bd      	mov	sp, r7
 8013078:	bd80      	pop	{r7, pc}
 801307a:	bf00      	nop
 801307c:	20004b48 	.word	0x20004b48

08013080 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8013080:	b580      	push	{r7, lr}
 8013082:	b084      	sub	sp, #16
 8013084:	af00      	add	r7, sp, #0
 8013086:	6078      	str	r0, [r7, #4]
 8013088:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801308a:	2004      	movs	r0, #4
 801308c:	f7f7 fc66 	bl	800a95c <memp_malloc>
 8013090:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8013092:	68fb      	ldr	r3, [r7, #12]
 8013094:	2b00      	cmp	r3, #0
 8013096:	d110      	bne.n	80130ba <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8013098:	6839      	ldr	r1, [r7, #0]
 801309a:	6878      	ldr	r0, [r7, #4]
 801309c:	f7ff ff8e 	bl	8012fbc <ip_reass_remove_oldest_datagram>
 80130a0:	4602      	mov	r2, r0
 80130a2:	683b      	ldr	r3, [r7, #0]
 80130a4:	4293      	cmp	r3, r2
 80130a6:	dc03      	bgt.n	80130b0 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80130a8:	2004      	movs	r0, #4
 80130aa:	f7f7 fc57 	bl	800a95c <memp_malloc>
 80130ae:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80130b0:	68fb      	ldr	r3, [r7, #12]
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	d101      	bne.n	80130ba <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 80130b6:	2300      	movs	r3, #0
 80130b8:	e016      	b.n	80130e8 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 80130ba:	2220      	movs	r2, #32
 80130bc:	2100      	movs	r1, #0
 80130be:	68f8      	ldr	r0, [r7, #12]
 80130c0:	f000 feec 	bl	8013e9c <memset>
  ipr->timer = IP_REASS_MAXAGE;
 80130c4:	68fb      	ldr	r3, [r7, #12]
 80130c6:	220f      	movs	r2, #15
 80130c8:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 80130ca:	4b09      	ldr	r3, [pc, #36]	; (80130f0 <ip_reass_enqueue_new_datagram+0x70>)
 80130cc:	681a      	ldr	r2, [r3, #0]
 80130ce:	68fb      	ldr	r3, [r7, #12]
 80130d0:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80130d2:	4a07      	ldr	r2, [pc, #28]	; (80130f0 <ip_reass_enqueue_new_datagram+0x70>)
 80130d4:	68fb      	ldr	r3, [r7, #12]
 80130d6:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80130d8:	68fb      	ldr	r3, [r7, #12]
 80130da:	3308      	adds	r3, #8
 80130dc:	2214      	movs	r2, #20
 80130de:	6879      	ldr	r1, [r7, #4]
 80130e0:	4618      	mov	r0, r3
 80130e2:	f000 fecd 	bl	8013e80 <memcpy>
  return ipr;
 80130e6:	68fb      	ldr	r3, [r7, #12]
}
 80130e8:	4618      	mov	r0, r3
 80130ea:	3710      	adds	r7, #16
 80130ec:	46bd      	mov	sp, r7
 80130ee:	bd80      	pop	{r7, pc}
 80130f0:	20004b48 	.word	0x20004b48

080130f4 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80130f4:	b580      	push	{r7, lr}
 80130f6:	b082      	sub	sp, #8
 80130f8:	af00      	add	r7, sp, #0
 80130fa:	6078      	str	r0, [r7, #4]
 80130fc:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80130fe:	4b10      	ldr	r3, [pc, #64]	; (8013140 <ip_reass_dequeue_datagram+0x4c>)
 8013100:	681b      	ldr	r3, [r3, #0]
 8013102:	687a      	ldr	r2, [r7, #4]
 8013104:	429a      	cmp	r2, r3
 8013106:	d104      	bne.n	8013112 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	681b      	ldr	r3, [r3, #0]
 801310c:	4a0c      	ldr	r2, [pc, #48]	; (8013140 <ip_reass_dequeue_datagram+0x4c>)
 801310e:	6013      	str	r3, [r2, #0]
 8013110:	e00d      	b.n	801312e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8013112:	683b      	ldr	r3, [r7, #0]
 8013114:	2b00      	cmp	r3, #0
 8013116:	d106      	bne.n	8013126 <ip_reass_dequeue_datagram+0x32>
 8013118:	4b0a      	ldr	r3, [pc, #40]	; (8013144 <ip_reass_dequeue_datagram+0x50>)
 801311a:	f240 1245 	movw	r2, #325	; 0x145
 801311e:	490a      	ldr	r1, [pc, #40]	; (8013148 <ip_reass_dequeue_datagram+0x54>)
 8013120:	480a      	ldr	r0, [pc, #40]	; (801314c <ip_reass_dequeue_datagram+0x58>)
 8013122:	f000 fec3 	bl	8013eac <iprintf>
    prev->next = ipr->next;
 8013126:	687b      	ldr	r3, [r7, #4]
 8013128:	681a      	ldr	r2, [r3, #0]
 801312a:	683b      	ldr	r3, [r7, #0]
 801312c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801312e:	6879      	ldr	r1, [r7, #4]
 8013130:	2004      	movs	r0, #4
 8013132:	f7f7 fc65 	bl	800aa00 <memp_free>
}
 8013136:	bf00      	nop
 8013138:	3708      	adds	r7, #8
 801313a:	46bd      	mov	sp, r7
 801313c:	bd80      	pop	{r7, pc}
 801313e:	bf00      	nop
 8013140:	20004b48 	.word	0x20004b48
 8013144:	08017914 	.word	0x08017914
 8013148:	080179dc 	.word	0x080179dc
 801314c:	0801795c 	.word	0x0801795c

08013150 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8013150:	b580      	push	{r7, lr}
 8013152:	b08c      	sub	sp, #48	; 0x30
 8013154:	af00      	add	r7, sp, #0
 8013156:	60f8      	str	r0, [r7, #12]
 8013158:	60b9      	str	r1, [r7, #8]
 801315a:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801315c:	2300      	movs	r3, #0
 801315e:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8013160:	2301      	movs	r3, #1
 8013162:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8013164:	68bb      	ldr	r3, [r7, #8]
 8013166:	685b      	ldr	r3, [r3, #4]
 8013168:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801316a:	69fb      	ldr	r3, [r7, #28]
 801316c:	885b      	ldrh	r3, [r3, #2]
 801316e:	b29b      	uxth	r3, r3
 8013170:	4618      	mov	r0, r3
 8013172:	f7f6 ff3d 	bl	8009ff0 <lwip_htons>
 8013176:	4603      	mov	r3, r0
 8013178:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801317a:	69fb      	ldr	r3, [r7, #28]
 801317c:	781b      	ldrb	r3, [r3, #0]
 801317e:	f003 030f 	and.w	r3, r3, #15
 8013182:	b2db      	uxtb	r3, r3
 8013184:	009b      	lsls	r3, r3, #2
 8013186:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8013188:	7e7b      	ldrb	r3, [r7, #25]
 801318a:	b29b      	uxth	r3, r3
 801318c:	8b7a      	ldrh	r2, [r7, #26]
 801318e:	429a      	cmp	r2, r3
 8013190:	d202      	bcs.n	8013198 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8013192:	f04f 33ff 	mov.w	r3, #4294967295
 8013196:	e135      	b.n	8013404 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8013198:	7e7b      	ldrb	r3, [r7, #25]
 801319a:	b29b      	uxth	r3, r3
 801319c:	8b7a      	ldrh	r2, [r7, #26]
 801319e:	1ad3      	subs	r3, r2, r3
 80131a0:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80131a2:	69fb      	ldr	r3, [r7, #28]
 80131a4:	88db      	ldrh	r3, [r3, #6]
 80131a6:	b29b      	uxth	r3, r3
 80131a8:	4618      	mov	r0, r3
 80131aa:	f7f6 ff21 	bl	8009ff0 <lwip_htons>
 80131ae:	4603      	mov	r3, r0
 80131b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80131b4:	b29b      	uxth	r3, r3
 80131b6:	00db      	lsls	r3, r3, #3
 80131b8:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 80131ba:	68bb      	ldr	r3, [r7, #8]
 80131bc:	685b      	ldr	r3, [r3, #4]
 80131be:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 80131c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131c2:	2200      	movs	r2, #0
 80131c4:	701a      	strb	r2, [r3, #0]
 80131c6:	2200      	movs	r2, #0
 80131c8:	705a      	strb	r2, [r3, #1]
 80131ca:	2200      	movs	r2, #0
 80131cc:	709a      	strb	r2, [r3, #2]
 80131ce:	2200      	movs	r2, #0
 80131d0:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 80131d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131d4:	8afa      	ldrh	r2, [r7, #22]
 80131d6:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 80131d8:	8afa      	ldrh	r2, [r7, #22]
 80131da:	8b7b      	ldrh	r3, [r7, #26]
 80131dc:	4413      	add	r3, r2
 80131de:	b29a      	uxth	r2, r3
 80131e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131e2:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 80131e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131e6:	88db      	ldrh	r3, [r3, #6]
 80131e8:	b29b      	uxth	r3, r3
 80131ea:	8afa      	ldrh	r2, [r7, #22]
 80131ec:	429a      	cmp	r2, r3
 80131ee:	d902      	bls.n	80131f6 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80131f0:	f04f 33ff 	mov.w	r3, #4294967295
 80131f4:	e106      	b.n	8013404 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 80131f6:	68fb      	ldr	r3, [r7, #12]
 80131f8:	685b      	ldr	r3, [r3, #4]
 80131fa:	627b      	str	r3, [r7, #36]	; 0x24
 80131fc:	e068      	b.n	80132d0 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 80131fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013200:	685b      	ldr	r3, [r3, #4]
 8013202:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8013204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013206:	889b      	ldrh	r3, [r3, #4]
 8013208:	b29a      	uxth	r2, r3
 801320a:	693b      	ldr	r3, [r7, #16]
 801320c:	889b      	ldrh	r3, [r3, #4]
 801320e:	b29b      	uxth	r3, r3
 8013210:	429a      	cmp	r2, r3
 8013212:	d235      	bcs.n	8013280 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8013214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013216:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013218:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801321a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801321c:	2b00      	cmp	r3, #0
 801321e:	d020      	beq.n	8013262 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8013220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013222:	889b      	ldrh	r3, [r3, #4]
 8013224:	b29a      	uxth	r2, r3
 8013226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013228:	88db      	ldrh	r3, [r3, #6]
 801322a:	b29b      	uxth	r3, r3
 801322c:	429a      	cmp	r2, r3
 801322e:	d307      	bcc.n	8013240 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8013230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013232:	88db      	ldrh	r3, [r3, #6]
 8013234:	b29a      	uxth	r2, r3
 8013236:	693b      	ldr	r3, [r7, #16]
 8013238:	889b      	ldrh	r3, [r3, #4]
 801323a:	b29b      	uxth	r3, r3
 801323c:	429a      	cmp	r2, r3
 801323e:	d902      	bls.n	8013246 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8013240:	f04f 33ff 	mov.w	r3, #4294967295
 8013244:	e0de      	b.n	8013404 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8013246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013248:	68ba      	ldr	r2, [r7, #8]
 801324a:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801324c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801324e:	88db      	ldrh	r3, [r3, #6]
 8013250:	b29a      	uxth	r2, r3
 8013252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013254:	889b      	ldrh	r3, [r3, #4]
 8013256:	b29b      	uxth	r3, r3
 8013258:	429a      	cmp	r2, r3
 801325a:	d03d      	beq.n	80132d8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801325c:	2300      	movs	r3, #0
 801325e:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8013260:	e03a      	b.n	80132d8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8013262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013264:	88db      	ldrh	r3, [r3, #6]
 8013266:	b29a      	uxth	r2, r3
 8013268:	693b      	ldr	r3, [r7, #16]
 801326a:	889b      	ldrh	r3, [r3, #4]
 801326c:	b29b      	uxth	r3, r3
 801326e:	429a      	cmp	r2, r3
 8013270:	d902      	bls.n	8013278 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8013272:	f04f 33ff 	mov.w	r3, #4294967295
 8013276:	e0c5      	b.n	8013404 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8013278:	68fb      	ldr	r3, [r7, #12]
 801327a:	68ba      	ldr	r2, [r7, #8]
 801327c:	605a      	str	r2, [r3, #4]
      break;
 801327e:	e02b      	b.n	80132d8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8013280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013282:	889b      	ldrh	r3, [r3, #4]
 8013284:	b29a      	uxth	r2, r3
 8013286:	693b      	ldr	r3, [r7, #16]
 8013288:	889b      	ldrh	r3, [r3, #4]
 801328a:	b29b      	uxth	r3, r3
 801328c:	429a      	cmp	r2, r3
 801328e:	d102      	bne.n	8013296 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8013290:	f04f 33ff 	mov.w	r3, #4294967295
 8013294:	e0b6      	b.n	8013404 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8013296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013298:	889b      	ldrh	r3, [r3, #4]
 801329a:	b29a      	uxth	r2, r3
 801329c:	693b      	ldr	r3, [r7, #16]
 801329e:	88db      	ldrh	r3, [r3, #6]
 80132a0:	b29b      	uxth	r3, r3
 80132a2:	429a      	cmp	r2, r3
 80132a4:	d202      	bcs.n	80132ac <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80132a6:	f04f 33ff 	mov.w	r3, #4294967295
 80132aa:	e0ab      	b.n	8013404 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80132ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d009      	beq.n	80132c6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 80132b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132b4:	88db      	ldrh	r3, [r3, #6]
 80132b6:	b29a      	uxth	r2, r3
 80132b8:	693b      	ldr	r3, [r7, #16]
 80132ba:	889b      	ldrh	r3, [r3, #4]
 80132bc:	b29b      	uxth	r3, r3
 80132be:	429a      	cmp	r2, r3
 80132c0:	d001      	beq.n	80132c6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80132c2:	2300      	movs	r3, #0
 80132c4:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 80132c6:	693b      	ldr	r3, [r7, #16]
 80132c8:	681b      	ldr	r3, [r3, #0]
 80132ca:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 80132cc:	693b      	ldr	r3, [r7, #16]
 80132ce:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 80132d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d193      	bne.n	80131fe <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 80132d6:	e000      	b.n	80132da <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 80132d8:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 80132da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d12d      	bne.n	801333c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 80132e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d01c      	beq.n	8013320 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 80132e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132e8:	88db      	ldrh	r3, [r3, #6]
 80132ea:	b29a      	uxth	r2, r3
 80132ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80132ee:	889b      	ldrh	r3, [r3, #4]
 80132f0:	b29b      	uxth	r3, r3
 80132f2:	429a      	cmp	r2, r3
 80132f4:	d906      	bls.n	8013304 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 80132f6:	4b45      	ldr	r3, [pc, #276]	; (801340c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80132f8:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 80132fc:	4944      	ldr	r1, [pc, #272]	; (8013410 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80132fe:	4845      	ldr	r0, [pc, #276]	; (8013414 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8013300:	f000 fdd4 	bl	8013eac <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8013304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013306:	68ba      	ldr	r2, [r7, #8]
 8013308:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801330a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801330c:	88db      	ldrh	r3, [r3, #6]
 801330e:	b29a      	uxth	r2, r3
 8013310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013312:	889b      	ldrh	r3, [r3, #4]
 8013314:	b29b      	uxth	r3, r3
 8013316:	429a      	cmp	r2, r3
 8013318:	d010      	beq.n	801333c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801331a:	2300      	movs	r3, #0
 801331c:	623b      	str	r3, [r7, #32]
 801331e:	e00d      	b.n	801333c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8013320:	68fb      	ldr	r3, [r7, #12]
 8013322:	685b      	ldr	r3, [r3, #4]
 8013324:	2b00      	cmp	r3, #0
 8013326:	d006      	beq.n	8013336 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8013328:	4b38      	ldr	r3, [pc, #224]	; (801340c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801332a:	f44f 72df 	mov.w	r2, #446	; 0x1be
 801332e:	493a      	ldr	r1, [pc, #232]	; (8013418 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8013330:	4838      	ldr	r0, [pc, #224]	; (8013414 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8013332:	f000 fdbb 	bl	8013eac <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8013336:	68fb      	ldr	r3, [r7, #12]
 8013338:	68ba      	ldr	r2, [r7, #8]
 801333a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	2b00      	cmp	r3, #0
 8013340:	d105      	bne.n	801334e <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8013342:	68fb      	ldr	r3, [r7, #12]
 8013344:	7f9b      	ldrb	r3, [r3, #30]
 8013346:	f003 0301 	and.w	r3, r3, #1
 801334a:	2b00      	cmp	r3, #0
 801334c:	d059      	beq.n	8013402 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801334e:	6a3b      	ldr	r3, [r7, #32]
 8013350:	2b00      	cmp	r3, #0
 8013352:	d04f      	beq.n	80133f4 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8013354:	68fb      	ldr	r3, [r7, #12]
 8013356:	685b      	ldr	r3, [r3, #4]
 8013358:	2b00      	cmp	r3, #0
 801335a:	d006      	beq.n	801336a <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801335c:	68fb      	ldr	r3, [r7, #12]
 801335e:	685b      	ldr	r3, [r3, #4]
 8013360:	685b      	ldr	r3, [r3, #4]
 8013362:	889b      	ldrh	r3, [r3, #4]
 8013364:	b29b      	uxth	r3, r3
 8013366:	2b00      	cmp	r3, #0
 8013368:	d002      	beq.n	8013370 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801336a:	2300      	movs	r3, #0
 801336c:	623b      	str	r3, [r7, #32]
 801336e:	e041      	b.n	80133f4 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8013370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013372:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8013374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013376:	681b      	ldr	r3, [r3, #0]
 8013378:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801337a:	e012      	b.n	80133a2 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801337c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801337e:	685b      	ldr	r3, [r3, #4]
 8013380:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8013382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013384:	88db      	ldrh	r3, [r3, #6]
 8013386:	b29a      	uxth	r2, r3
 8013388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801338a:	889b      	ldrh	r3, [r3, #4]
 801338c:	b29b      	uxth	r3, r3
 801338e:	429a      	cmp	r2, r3
 8013390:	d002      	beq.n	8013398 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8013392:	2300      	movs	r3, #0
 8013394:	623b      	str	r3, [r7, #32]
            break;
 8013396:	e007      	b.n	80133a8 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8013398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801339a:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801339c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801339e:	681b      	ldr	r3, [r3, #0]
 80133a0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80133a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80133a4:	2b00      	cmp	r3, #0
 80133a6:	d1e9      	bne.n	801337c <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80133a8:	6a3b      	ldr	r3, [r7, #32]
 80133aa:	2b00      	cmp	r3, #0
 80133ac:	d022      	beq.n	80133f4 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80133ae:	68fb      	ldr	r3, [r7, #12]
 80133b0:	685b      	ldr	r3, [r3, #4]
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d106      	bne.n	80133c4 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 80133b6:	4b15      	ldr	r3, [pc, #84]	; (801340c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80133b8:	f240 12df 	movw	r2, #479	; 0x1df
 80133bc:	4917      	ldr	r1, [pc, #92]	; (801341c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80133be:	4815      	ldr	r0, [pc, #84]	; (8013414 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80133c0:	f000 fd74 	bl	8013eac <iprintf>
          LWIP_ASSERT("sanity check",
 80133c4:	68fb      	ldr	r3, [r7, #12]
 80133c6:	685b      	ldr	r3, [r3, #4]
 80133c8:	685b      	ldr	r3, [r3, #4]
 80133ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80133cc:	429a      	cmp	r2, r3
 80133ce:	d106      	bne.n	80133de <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80133d0:	4b0e      	ldr	r3, [pc, #56]	; (801340c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80133d2:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80133d6:	4911      	ldr	r1, [pc, #68]	; (801341c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80133d8:	480e      	ldr	r0, [pc, #56]	; (8013414 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80133da:	f000 fd67 	bl	8013eac <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80133de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80133e0:	681b      	ldr	r3, [r3, #0]
 80133e2:	2b00      	cmp	r3, #0
 80133e4:	d006      	beq.n	80133f4 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 80133e6:	4b09      	ldr	r3, [pc, #36]	; (801340c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80133e8:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 80133ec:	490c      	ldr	r1, [pc, #48]	; (8013420 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80133ee:	4809      	ldr	r0, [pc, #36]	; (8013414 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80133f0:	f000 fd5c 	bl	8013eac <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 80133f4:	6a3b      	ldr	r3, [r7, #32]
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	bf14      	ite	ne
 80133fa:	2301      	movne	r3, #1
 80133fc:	2300      	moveq	r3, #0
 80133fe:	b2db      	uxtb	r3, r3
 8013400:	e000      	b.n	8013404 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8013402:	2300      	movs	r3, #0
}
 8013404:	4618      	mov	r0, r3
 8013406:	3730      	adds	r7, #48	; 0x30
 8013408:	46bd      	mov	sp, r7
 801340a:	bd80      	pop	{r7, pc}
 801340c:	08017914 	.word	0x08017914
 8013410:	080179f8 	.word	0x080179f8
 8013414:	0801795c 	.word	0x0801795c
 8013418:	08017a18 	.word	0x08017a18
 801341c:	08017a50 	.word	0x08017a50
 8013420:	08017a60 	.word	0x08017a60

08013424 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8013424:	b580      	push	{r7, lr}
 8013426:	b08e      	sub	sp, #56	; 0x38
 8013428:	af00      	add	r7, sp, #0
 801342a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	685b      	ldr	r3, [r3, #4]
 8013430:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8013432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013434:	781b      	ldrb	r3, [r3, #0]
 8013436:	f003 030f 	and.w	r3, r3, #15
 801343a:	b2db      	uxtb	r3, r3
 801343c:	009b      	lsls	r3, r3, #2
 801343e:	b2db      	uxtb	r3, r3
 8013440:	2b14      	cmp	r3, #20
 8013442:	f040 8167 	bne.w	8013714 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8013446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013448:	88db      	ldrh	r3, [r3, #6]
 801344a:	b29b      	uxth	r3, r3
 801344c:	4618      	mov	r0, r3
 801344e:	f7f6 fdcf 	bl	8009ff0 <lwip_htons>
 8013452:	4603      	mov	r3, r0
 8013454:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013458:	b29b      	uxth	r3, r3
 801345a:	00db      	lsls	r3, r3, #3
 801345c:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801345e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013460:	885b      	ldrh	r3, [r3, #2]
 8013462:	b29b      	uxth	r3, r3
 8013464:	4618      	mov	r0, r3
 8013466:	f7f6 fdc3 	bl	8009ff0 <lwip_htons>
 801346a:	4603      	mov	r3, r0
 801346c:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801346e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013470:	781b      	ldrb	r3, [r3, #0]
 8013472:	f003 030f 	and.w	r3, r3, #15
 8013476:	b2db      	uxtb	r3, r3
 8013478:	009b      	lsls	r3, r3, #2
 801347a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801347e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8013482:	b29b      	uxth	r3, r3
 8013484:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8013486:	429a      	cmp	r2, r3
 8013488:	f0c0 8146 	bcc.w	8013718 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801348c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8013490:	b29b      	uxth	r3, r3
 8013492:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8013494:	1ad3      	subs	r3, r2, r3
 8013496:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8013498:	6878      	ldr	r0, [r7, #4]
 801349a:	f7f8 f9e3 	bl	800b864 <pbuf_clen>
 801349e:	4603      	mov	r3, r0
 80134a0:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80134a2:	4b9f      	ldr	r3, [pc, #636]	; (8013720 <ip4_reass+0x2fc>)
 80134a4:	881b      	ldrh	r3, [r3, #0]
 80134a6:	461a      	mov	r2, r3
 80134a8:	8c3b      	ldrh	r3, [r7, #32]
 80134aa:	4413      	add	r3, r2
 80134ac:	2b0a      	cmp	r3, #10
 80134ae:	dd10      	ble.n	80134d2 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80134b0:	8c3b      	ldrh	r3, [r7, #32]
 80134b2:	4619      	mov	r1, r3
 80134b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80134b6:	f7ff fd81 	bl	8012fbc <ip_reass_remove_oldest_datagram>
 80134ba:	4603      	mov	r3, r0
 80134bc:	2b00      	cmp	r3, #0
 80134be:	f000 812d 	beq.w	801371c <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80134c2:	4b97      	ldr	r3, [pc, #604]	; (8013720 <ip4_reass+0x2fc>)
 80134c4:	881b      	ldrh	r3, [r3, #0]
 80134c6:	461a      	mov	r2, r3
 80134c8:	8c3b      	ldrh	r3, [r7, #32]
 80134ca:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80134cc:	2b0a      	cmp	r3, #10
 80134ce:	f300 8125 	bgt.w	801371c <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80134d2:	4b94      	ldr	r3, [pc, #592]	; (8013724 <ip4_reass+0x300>)
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	633b      	str	r3, [r7, #48]	; 0x30
 80134d8:	e015      	b.n	8013506 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80134da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134dc:	695a      	ldr	r2, [r3, #20]
 80134de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134e0:	68db      	ldr	r3, [r3, #12]
 80134e2:	429a      	cmp	r2, r3
 80134e4:	d10c      	bne.n	8013500 <ip4_reass+0xdc>
 80134e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134e8:	699a      	ldr	r2, [r3, #24]
 80134ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134ec:	691b      	ldr	r3, [r3, #16]
 80134ee:	429a      	cmp	r2, r3
 80134f0:	d106      	bne.n	8013500 <ip4_reass+0xdc>
 80134f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134f4:	899a      	ldrh	r2, [r3, #12]
 80134f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134f8:	889b      	ldrh	r3, [r3, #4]
 80134fa:	b29b      	uxth	r3, r3
 80134fc:	429a      	cmp	r2, r3
 80134fe:	d006      	beq.n	801350e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8013500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013502:	681b      	ldr	r3, [r3, #0]
 8013504:	633b      	str	r3, [r7, #48]	; 0x30
 8013506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013508:	2b00      	cmp	r3, #0
 801350a:	d1e6      	bne.n	80134da <ip4_reass+0xb6>
 801350c:	e000      	b.n	8013510 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801350e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8013510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013512:	2b00      	cmp	r3, #0
 8013514:	d109      	bne.n	801352a <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8013516:	8c3b      	ldrh	r3, [r7, #32]
 8013518:	4619      	mov	r1, r3
 801351a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801351c:	f7ff fdb0 	bl	8013080 <ip_reass_enqueue_new_datagram>
 8013520:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8013522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013524:	2b00      	cmp	r3, #0
 8013526:	d11c      	bne.n	8013562 <ip4_reass+0x13e>
      goto nullreturn;
 8013528:	e109      	b.n	801373e <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801352a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801352c:	88db      	ldrh	r3, [r3, #6]
 801352e:	b29b      	uxth	r3, r3
 8013530:	4618      	mov	r0, r3
 8013532:	f7f6 fd5d 	bl	8009ff0 <lwip_htons>
 8013536:	4603      	mov	r3, r0
 8013538:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801353c:	2b00      	cmp	r3, #0
 801353e:	d110      	bne.n	8013562 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8013540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013542:	89db      	ldrh	r3, [r3, #14]
 8013544:	4618      	mov	r0, r3
 8013546:	f7f6 fd53 	bl	8009ff0 <lwip_htons>
 801354a:	4603      	mov	r3, r0
 801354c:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8013550:	2b00      	cmp	r3, #0
 8013552:	d006      	beq.n	8013562 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8013554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013556:	3308      	adds	r3, #8
 8013558:	2214      	movs	r2, #20
 801355a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801355c:	4618      	mov	r0, r3
 801355e:	f000 fc8f 	bl	8013e80 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8013562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013564:	88db      	ldrh	r3, [r3, #6]
 8013566:	b29b      	uxth	r3, r3
 8013568:	f003 0320 	and.w	r3, r3, #32
 801356c:	2b00      	cmp	r3, #0
 801356e:	bf0c      	ite	eq
 8013570:	2301      	moveq	r3, #1
 8013572:	2300      	movne	r3, #0
 8013574:	b2db      	uxtb	r3, r3
 8013576:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8013578:	69fb      	ldr	r3, [r7, #28]
 801357a:	2b00      	cmp	r3, #0
 801357c:	d00e      	beq.n	801359c <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801357e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8013580:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8013582:	4413      	add	r3, r2
 8013584:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8013586:	8b7a      	ldrh	r2, [r7, #26]
 8013588:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801358a:	429a      	cmp	r2, r3
 801358c:	f0c0 80a0 	bcc.w	80136d0 <ip4_reass+0x2ac>
 8013590:	8b7b      	ldrh	r3, [r7, #26]
 8013592:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8013596:	4293      	cmp	r3, r2
 8013598:	f200 809a 	bhi.w	80136d0 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801359c:	69fa      	ldr	r2, [r7, #28]
 801359e:	6879      	ldr	r1, [r7, #4]
 80135a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80135a2:	f7ff fdd5 	bl	8013150 <ip_reass_chain_frag_into_datagram_and_validate>
 80135a6:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80135a8:	697b      	ldr	r3, [r7, #20]
 80135aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80135ae:	f000 8091 	beq.w	80136d4 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80135b2:	4b5b      	ldr	r3, [pc, #364]	; (8013720 <ip4_reass+0x2fc>)
 80135b4:	881a      	ldrh	r2, [r3, #0]
 80135b6:	8c3b      	ldrh	r3, [r7, #32]
 80135b8:	4413      	add	r3, r2
 80135ba:	b29a      	uxth	r2, r3
 80135bc:	4b58      	ldr	r3, [pc, #352]	; (8013720 <ip4_reass+0x2fc>)
 80135be:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80135c0:	69fb      	ldr	r3, [r7, #28]
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	d00d      	beq.n	80135e2 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 80135c6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80135c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80135ca:	4413      	add	r3, r2
 80135cc:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80135ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135d0:	8a7a      	ldrh	r2, [r7, #18]
 80135d2:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80135d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135d6:	7f9b      	ldrb	r3, [r3, #30]
 80135d8:	f043 0301 	orr.w	r3, r3, #1
 80135dc:	b2da      	uxtb	r2, r3
 80135de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135e0:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80135e2:	697b      	ldr	r3, [r7, #20]
 80135e4:	2b01      	cmp	r3, #1
 80135e6:	d171      	bne.n	80136cc <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 80135e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135ea:	8b9b      	ldrh	r3, [r3, #28]
 80135ec:	3314      	adds	r3, #20
 80135ee:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 80135f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135f2:	685b      	ldr	r3, [r3, #4]
 80135f4:	685b      	ldr	r3, [r3, #4]
 80135f6:	681b      	ldr	r3, [r3, #0]
 80135f8:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 80135fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135fc:	685b      	ldr	r3, [r3, #4]
 80135fe:	685b      	ldr	r3, [r3, #4]
 8013600:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8013602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013604:	3308      	adds	r3, #8
 8013606:	2214      	movs	r2, #20
 8013608:	4619      	mov	r1, r3
 801360a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801360c:	f000 fc38 	bl	8013e80 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8013610:	8a3b      	ldrh	r3, [r7, #16]
 8013612:	4618      	mov	r0, r3
 8013614:	f7f6 fcec 	bl	8009ff0 <lwip_htons>
 8013618:	4603      	mov	r3, r0
 801361a:	461a      	mov	r2, r3
 801361c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801361e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8013620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013622:	2200      	movs	r2, #0
 8013624:	719a      	strb	r2, [r3, #6]
 8013626:	2200      	movs	r2, #0
 8013628:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801362a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801362c:	2200      	movs	r2, #0
 801362e:	729a      	strb	r2, [r3, #10]
 8013630:	2200      	movs	r2, #0
 8013632:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8013634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013636:	685b      	ldr	r3, [r3, #4]
 8013638:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801363a:	e00d      	b.n	8013658 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801363c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801363e:	685b      	ldr	r3, [r3, #4]
 8013640:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8013642:	2114      	movs	r1, #20
 8013644:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8013646:	f7f7 fff9 	bl	800b63c <pbuf_remove_header>
      pbuf_cat(p, r);
 801364a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801364c:	6878      	ldr	r0, [r7, #4]
 801364e:	f7f8 f949 	bl	800b8e4 <pbuf_cat>
      r = iprh->next_pbuf;
 8013652:	68fb      	ldr	r3, [r7, #12]
 8013654:	681b      	ldr	r3, [r3, #0]
 8013656:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8013658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801365a:	2b00      	cmp	r3, #0
 801365c:	d1ee      	bne.n	801363c <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801365e:	4b31      	ldr	r3, [pc, #196]	; (8013724 <ip4_reass+0x300>)
 8013660:	681b      	ldr	r3, [r3, #0]
 8013662:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013664:	429a      	cmp	r2, r3
 8013666:	d102      	bne.n	801366e <ip4_reass+0x24a>
      ipr_prev = NULL;
 8013668:	2300      	movs	r3, #0
 801366a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801366c:	e010      	b.n	8013690 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801366e:	4b2d      	ldr	r3, [pc, #180]	; (8013724 <ip4_reass+0x300>)
 8013670:	681b      	ldr	r3, [r3, #0]
 8013672:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013674:	e007      	b.n	8013686 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8013676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013678:	681b      	ldr	r3, [r3, #0]
 801367a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801367c:	429a      	cmp	r2, r3
 801367e:	d006      	beq.n	801368e <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8013680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013682:	681b      	ldr	r3, [r3, #0]
 8013684:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013688:	2b00      	cmp	r3, #0
 801368a:	d1f4      	bne.n	8013676 <ip4_reass+0x252>
 801368c:	e000      	b.n	8013690 <ip4_reass+0x26c>
          break;
 801368e:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8013690:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8013692:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013694:	f7ff fd2e 	bl	80130f4 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8013698:	6878      	ldr	r0, [r7, #4]
 801369a:	f7f8 f8e3 	bl	800b864 <pbuf_clen>
 801369e:	4603      	mov	r3, r0
 80136a0:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80136a2:	4b1f      	ldr	r3, [pc, #124]	; (8013720 <ip4_reass+0x2fc>)
 80136a4:	881b      	ldrh	r3, [r3, #0]
 80136a6:	8c3a      	ldrh	r2, [r7, #32]
 80136a8:	429a      	cmp	r2, r3
 80136aa:	d906      	bls.n	80136ba <ip4_reass+0x296>
 80136ac:	4b1e      	ldr	r3, [pc, #120]	; (8013728 <ip4_reass+0x304>)
 80136ae:	f240 229b 	movw	r2, #667	; 0x29b
 80136b2:	491e      	ldr	r1, [pc, #120]	; (801372c <ip4_reass+0x308>)
 80136b4:	481e      	ldr	r0, [pc, #120]	; (8013730 <ip4_reass+0x30c>)
 80136b6:	f000 fbf9 	bl	8013eac <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 80136ba:	4b19      	ldr	r3, [pc, #100]	; (8013720 <ip4_reass+0x2fc>)
 80136bc:	881a      	ldrh	r2, [r3, #0]
 80136be:	8c3b      	ldrh	r3, [r7, #32]
 80136c0:	1ad3      	subs	r3, r2, r3
 80136c2:	b29a      	uxth	r2, r3
 80136c4:	4b16      	ldr	r3, [pc, #88]	; (8013720 <ip4_reass+0x2fc>)
 80136c6:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80136c8:	687b      	ldr	r3, [r7, #4]
 80136ca:	e03c      	b.n	8013746 <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80136cc:	2300      	movs	r3, #0
 80136ce:	e03a      	b.n	8013746 <ip4_reass+0x322>
      goto nullreturn_ipr;
 80136d0:	bf00      	nop
 80136d2:	e000      	b.n	80136d6 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 80136d4:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 80136d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136d8:	2b00      	cmp	r3, #0
 80136da:	d106      	bne.n	80136ea <ip4_reass+0x2c6>
 80136dc:	4b12      	ldr	r3, [pc, #72]	; (8013728 <ip4_reass+0x304>)
 80136de:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 80136e2:	4914      	ldr	r1, [pc, #80]	; (8013734 <ip4_reass+0x310>)
 80136e4:	4812      	ldr	r0, [pc, #72]	; (8013730 <ip4_reass+0x30c>)
 80136e6:	f000 fbe1 	bl	8013eac <iprintf>
  if (ipr->p == NULL) {
 80136ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136ec:	685b      	ldr	r3, [r3, #4]
 80136ee:	2b00      	cmp	r3, #0
 80136f0:	d124      	bne.n	801373c <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 80136f2:	4b0c      	ldr	r3, [pc, #48]	; (8013724 <ip4_reass+0x300>)
 80136f4:	681b      	ldr	r3, [r3, #0]
 80136f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80136f8:	429a      	cmp	r2, r3
 80136fa:	d006      	beq.n	801370a <ip4_reass+0x2e6>
 80136fc:	4b0a      	ldr	r3, [pc, #40]	; (8013728 <ip4_reass+0x304>)
 80136fe:	f240 22ab 	movw	r2, #683	; 0x2ab
 8013702:	490d      	ldr	r1, [pc, #52]	; (8013738 <ip4_reass+0x314>)
 8013704:	480a      	ldr	r0, [pc, #40]	; (8013730 <ip4_reass+0x30c>)
 8013706:	f000 fbd1 	bl	8013eac <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801370a:	2100      	movs	r1, #0
 801370c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801370e:	f7ff fcf1 	bl	80130f4 <ip_reass_dequeue_datagram>
 8013712:	e014      	b.n	801373e <ip4_reass+0x31a>
    goto nullreturn;
 8013714:	bf00      	nop
 8013716:	e012      	b.n	801373e <ip4_reass+0x31a>
    goto nullreturn;
 8013718:	bf00      	nop
 801371a:	e010      	b.n	801373e <ip4_reass+0x31a>
      goto nullreturn;
 801371c:	bf00      	nop
 801371e:	e00e      	b.n	801373e <ip4_reass+0x31a>
 8013720:	20004b4c 	.word	0x20004b4c
 8013724:	20004b48 	.word	0x20004b48
 8013728:	08017914 	.word	0x08017914
 801372c:	08017a84 	.word	0x08017a84
 8013730:	0801795c 	.word	0x0801795c
 8013734:	08017aa0 	.word	0x08017aa0
 8013738:	08017aac 	.word	0x08017aac
  }

nullreturn:
 801373c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801373e:	6878      	ldr	r0, [r7, #4]
 8013740:	f7f8 f802 	bl	800b748 <pbuf_free>
  return NULL;
 8013744:	2300      	movs	r3, #0
}
 8013746:	4618      	mov	r0, r3
 8013748:	3738      	adds	r7, #56	; 0x38
 801374a:	46bd      	mov	sp, r7
 801374c:	bd80      	pop	{r7, pc}
 801374e:	bf00      	nop

08013750 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8013750:	b580      	push	{r7, lr}
 8013752:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8013754:	2005      	movs	r0, #5
 8013756:	f7f7 f901 	bl	800a95c <memp_malloc>
 801375a:	4603      	mov	r3, r0
}
 801375c:	4618      	mov	r0, r3
 801375e:	bd80      	pop	{r7, pc}

08013760 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8013760:	b580      	push	{r7, lr}
 8013762:	b082      	sub	sp, #8
 8013764:	af00      	add	r7, sp, #0
 8013766:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	2b00      	cmp	r3, #0
 801376c:	d106      	bne.n	801377c <ip_frag_free_pbuf_custom_ref+0x1c>
 801376e:	4b07      	ldr	r3, [pc, #28]	; (801378c <ip_frag_free_pbuf_custom_ref+0x2c>)
 8013770:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8013774:	4906      	ldr	r1, [pc, #24]	; (8013790 <ip_frag_free_pbuf_custom_ref+0x30>)
 8013776:	4807      	ldr	r0, [pc, #28]	; (8013794 <ip_frag_free_pbuf_custom_ref+0x34>)
 8013778:	f000 fb98 	bl	8013eac <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801377c:	6879      	ldr	r1, [r7, #4]
 801377e:	2005      	movs	r0, #5
 8013780:	f7f7 f93e 	bl	800aa00 <memp_free>
}
 8013784:	bf00      	nop
 8013786:	3708      	adds	r7, #8
 8013788:	46bd      	mov	sp, r7
 801378a:	bd80      	pop	{r7, pc}
 801378c:	08017914 	.word	0x08017914
 8013790:	08017acc 	.word	0x08017acc
 8013794:	0801795c 	.word	0x0801795c

08013798 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8013798:	b580      	push	{r7, lr}
 801379a:	b084      	sub	sp, #16
 801379c:	af00      	add	r7, sp, #0
 801379e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80137a4:	68fb      	ldr	r3, [r7, #12]
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d106      	bne.n	80137b8 <ipfrag_free_pbuf_custom+0x20>
 80137aa:	4b11      	ldr	r3, [pc, #68]	; (80137f0 <ipfrag_free_pbuf_custom+0x58>)
 80137ac:	f240 22ce 	movw	r2, #718	; 0x2ce
 80137b0:	4910      	ldr	r1, [pc, #64]	; (80137f4 <ipfrag_free_pbuf_custom+0x5c>)
 80137b2:	4811      	ldr	r0, [pc, #68]	; (80137f8 <ipfrag_free_pbuf_custom+0x60>)
 80137b4:	f000 fb7a 	bl	8013eac <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 80137b8:	68fa      	ldr	r2, [r7, #12]
 80137ba:	687b      	ldr	r3, [r7, #4]
 80137bc:	429a      	cmp	r2, r3
 80137be:	d006      	beq.n	80137ce <ipfrag_free_pbuf_custom+0x36>
 80137c0:	4b0b      	ldr	r3, [pc, #44]	; (80137f0 <ipfrag_free_pbuf_custom+0x58>)
 80137c2:	f240 22cf 	movw	r2, #719	; 0x2cf
 80137c6:	490d      	ldr	r1, [pc, #52]	; (80137fc <ipfrag_free_pbuf_custom+0x64>)
 80137c8:	480b      	ldr	r0, [pc, #44]	; (80137f8 <ipfrag_free_pbuf_custom+0x60>)
 80137ca:	f000 fb6f 	bl	8013eac <iprintf>
  if (pcr->original != NULL) {
 80137ce:	68fb      	ldr	r3, [r7, #12]
 80137d0:	695b      	ldr	r3, [r3, #20]
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d004      	beq.n	80137e0 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80137d6:	68fb      	ldr	r3, [r7, #12]
 80137d8:	695b      	ldr	r3, [r3, #20]
 80137da:	4618      	mov	r0, r3
 80137dc:	f7f7 ffb4 	bl	800b748 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 80137e0:	68f8      	ldr	r0, [r7, #12]
 80137e2:	f7ff ffbd 	bl	8013760 <ip_frag_free_pbuf_custom_ref>
}
 80137e6:	bf00      	nop
 80137e8:	3710      	adds	r7, #16
 80137ea:	46bd      	mov	sp, r7
 80137ec:	bd80      	pop	{r7, pc}
 80137ee:	bf00      	nop
 80137f0:	08017914 	.word	0x08017914
 80137f4:	08017ad8 	.word	0x08017ad8
 80137f8:	0801795c 	.word	0x0801795c
 80137fc:	08017ae4 	.word	0x08017ae4

08013800 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8013800:	b580      	push	{r7, lr}
 8013802:	b094      	sub	sp, #80	; 0x50
 8013804:	af02      	add	r7, sp, #8
 8013806:	60f8      	str	r0, [r7, #12]
 8013808:	60b9      	str	r1, [r7, #8]
 801380a:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801380c:	2300      	movs	r3, #0
 801380e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8013812:	68bb      	ldr	r3, [r7, #8]
 8013814:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8013816:	3b14      	subs	r3, #20
 8013818:	2b00      	cmp	r3, #0
 801381a:	da00      	bge.n	801381e <ip4_frag+0x1e>
 801381c:	3307      	adds	r3, #7
 801381e:	10db      	asrs	r3, r3, #3
 8013820:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8013822:	2314      	movs	r3, #20
 8013824:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8013826:	68fb      	ldr	r3, [r7, #12]
 8013828:	685b      	ldr	r3, [r3, #4]
 801382a:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801382c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801382e:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8013830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013832:	781b      	ldrb	r3, [r3, #0]
 8013834:	f003 030f 	and.w	r3, r3, #15
 8013838:	b2db      	uxtb	r3, r3
 801383a:	009b      	lsls	r3, r3, #2
 801383c:	b2db      	uxtb	r3, r3
 801383e:	2b14      	cmp	r3, #20
 8013840:	d002      	beq.n	8013848 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8013842:	f06f 0305 	mvn.w	r3, #5
 8013846:	e110      	b.n	8013a6a <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8013848:	68fb      	ldr	r3, [r7, #12]
 801384a:	895b      	ldrh	r3, [r3, #10]
 801384c:	2b13      	cmp	r3, #19
 801384e:	d809      	bhi.n	8013864 <ip4_frag+0x64>
 8013850:	4b88      	ldr	r3, [pc, #544]	; (8013a74 <ip4_frag+0x274>)
 8013852:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8013856:	4988      	ldr	r1, [pc, #544]	; (8013a78 <ip4_frag+0x278>)
 8013858:	4888      	ldr	r0, [pc, #544]	; (8013a7c <ip4_frag+0x27c>)
 801385a:	f000 fb27 	bl	8013eac <iprintf>
 801385e:	f06f 0305 	mvn.w	r3, #5
 8013862:	e102      	b.n	8013a6a <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8013864:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013866:	88db      	ldrh	r3, [r3, #6]
 8013868:	b29b      	uxth	r3, r3
 801386a:	4618      	mov	r0, r3
 801386c:	f7f6 fbc0 	bl	8009ff0 <lwip_htons>
 8013870:	4603      	mov	r3, r0
 8013872:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8013874:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8013876:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801387a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801387e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8013880:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8013884:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8013886:	68fb      	ldr	r3, [r7, #12]
 8013888:	891b      	ldrh	r3, [r3, #8]
 801388a:	3b14      	subs	r3, #20
 801388c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8013890:	e0e1      	b.n	8013a56 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8013892:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8013894:	00db      	lsls	r3, r3, #3
 8013896:	b29b      	uxth	r3, r3
 8013898:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801389c:	4293      	cmp	r3, r2
 801389e:	bf28      	it	cs
 80138a0:	4613      	movcs	r3, r2
 80138a2:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80138a4:	f44f 7220 	mov.w	r2, #640	; 0x280
 80138a8:	2114      	movs	r1, #20
 80138aa:	200e      	movs	r0, #14
 80138ac:	f7f7 fc68 	bl	800b180 <pbuf_alloc>
 80138b0:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 80138b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	f000 80d5 	beq.w	8013a64 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80138ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138bc:	895b      	ldrh	r3, [r3, #10]
 80138be:	2b13      	cmp	r3, #19
 80138c0:	d806      	bhi.n	80138d0 <ip4_frag+0xd0>
 80138c2:	4b6c      	ldr	r3, [pc, #432]	; (8013a74 <ip4_frag+0x274>)
 80138c4:	f44f 7249 	mov.w	r2, #804	; 0x324
 80138c8:	496d      	ldr	r1, [pc, #436]	; (8013a80 <ip4_frag+0x280>)
 80138ca:	486c      	ldr	r0, [pc, #432]	; (8013a7c <ip4_frag+0x27c>)
 80138cc:	f000 faee 	bl	8013eac <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80138d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138d2:	685b      	ldr	r3, [r3, #4]
 80138d4:	2214      	movs	r2, #20
 80138d6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80138d8:	4618      	mov	r0, r3
 80138da:	f000 fad1 	bl	8013e80 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80138de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138e0:	685b      	ldr	r3, [r3, #4]
 80138e2:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 80138e4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80138e6:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 80138ea:	e064      	b.n	80139b6 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 80138ec:	68fb      	ldr	r3, [r7, #12]
 80138ee:	895a      	ldrh	r2, [r3, #10]
 80138f0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80138f2:	1ad3      	subs	r3, r2, r3
 80138f4:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 80138f6:	68fb      	ldr	r3, [r7, #12]
 80138f8:	895b      	ldrh	r3, [r3, #10]
 80138fa:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80138fc:	429a      	cmp	r2, r3
 80138fe:	d906      	bls.n	801390e <ip4_frag+0x10e>
 8013900:	4b5c      	ldr	r3, [pc, #368]	; (8013a74 <ip4_frag+0x274>)
 8013902:	f240 322d 	movw	r2, #813	; 0x32d
 8013906:	495f      	ldr	r1, [pc, #380]	; (8013a84 <ip4_frag+0x284>)
 8013908:	485c      	ldr	r0, [pc, #368]	; (8013a7c <ip4_frag+0x27c>)
 801390a:	f000 facf 	bl	8013eac <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801390e:	8bfa      	ldrh	r2, [r7, #30]
 8013910:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8013914:	4293      	cmp	r3, r2
 8013916:	bf28      	it	cs
 8013918:	4613      	movcs	r3, r2
 801391a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801391e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8013922:	2b00      	cmp	r3, #0
 8013924:	d105      	bne.n	8013932 <ip4_frag+0x132>
        poff = 0;
 8013926:	2300      	movs	r3, #0
 8013928:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801392a:	68fb      	ldr	r3, [r7, #12]
 801392c:	681b      	ldr	r3, [r3, #0]
 801392e:	60fb      	str	r3, [r7, #12]
        continue;
 8013930:	e041      	b.n	80139b6 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8013932:	f7ff ff0d 	bl	8013750 <ip_frag_alloc_pbuf_custom_ref>
 8013936:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8013938:	69bb      	ldr	r3, [r7, #24]
 801393a:	2b00      	cmp	r3, #0
 801393c:	d103      	bne.n	8013946 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801393e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013940:	f7f7 ff02 	bl	800b748 <pbuf_free>
        goto memerr;
 8013944:	e08f      	b.n	8013a66 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8013946:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8013948:	68fb      	ldr	r3, [r7, #12]
 801394a:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801394c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801394e:	4413      	add	r3, r2
 8013950:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8013954:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8013958:	9201      	str	r2, [sp, #4]
 801395a:	9300      	str	r3, [sp, #0]
 801395c:	4603      	mov	r3, r0
 801395e:	2241      	movs	r2, #65	; 0x41
 8013960:	2000      	movs	r0, #0
 8013962:	f7f7 fd37 	bl	800b3d4 <pbuf_alloced_custom>
 8013966:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8013968:	697b      	ldr	r3, [r7, #20]
 801396a:	2b00      	cmp	r3, #0
 801396c:	d106      	bne.n	801397c <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801396e:	69b8      	ldr	r0, [r7, #24]
 8013970:	f7ff fef6 	bl	8013760 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8013974:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013976:	f7f7 fee7 	bl	800b748 <pbuf_free>
        goto memerr;
 801397a:	e074      	b.n	8013a66 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801397c:	68f8      	ldr	r0, [r7, #12]
 801397e:	f7f7 ff89 	bl	800b894 <pbuf_ref>
      pcr->original = p;
 8013982:	69bb      	ldr	r3, [r7, #24]
 8013984:	68fa      	ldr	r2, [r7, #12]
 8013986:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8013988:	69bb      	ldr	r3, [r7, #24]
 801398a:	4a3f      	ldr	r2, [pc, #252]	; (8013a88 <ip4_frag+0x288>)
 801398c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801398e:	6979      	ldr	r1, [r7, #20]
 8013990:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013992:	f7f7 ffa7 	bl	800b8e4 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8013996:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801399a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801399e:	1ad3      	subs	r3, r2, r3
 80139a0:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 80139a4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80139a8:	2b00      	cmp	r3, #0
 80139aa:	d004      	beq.n	80139b6 <ip4_frag+0x1b6>
        poff = 0;
 80139ac:	2300      	movs	r3, #0
 80139ae:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80139b6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	d196      	bne.n	80138ec <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 80139be:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80139c0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80139c4:	4413      	add	r3, r2
 80139c6:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80139c8:	68bb      	ldr	r3, [r7, #8]
 80139ca:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80139cc:	f1a3 0213 	sub.w	r2, r3, #19
 80139d0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80139d4:	429a      	cmp	r2, r3
 80139d6:	bfcc      	ite	gt
 80139d8:	2301      	movgt	r3, #1
 80139da:	2300      	movle	r3, #0
 80139dc:	b2db      	uxtb	r3, r3
 80139de:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80139e0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80139e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80139e8:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 80139ea:	6a3b      	ldr	r3, [r7, #32]
 80139ec:	2b00      	cmp	r3, #0
 80139ee:	d002      	beq.n	80139f6 <ip4_frag+0x1f6>
 80139f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80139f2:	2b00      	cmp	r3, #0
 80139f4:	d003      	beq.n	80139fe <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 80139f6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80139f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80139fc:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80139fe:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8013a00:	4618      	mov	r0, r3
 8013a02:	f7f6 faf5 	bl	8009ff0 <lwip_htons>
 8013a06:	4603      	mov	r3, r0
 8013a08:	461a      	mov	r2, r3
 8013a0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a0c:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8013a0e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013a10:	3314      	adds	r3, #20
 8013a12:	b29b      	uxth	r3, r3
 8013a14:	4618      	mov	r0, r3
 8013a16:	f7f6 faeb 	bl	8009ff0 <lwip_htons>
 8013a1a:	4603      	mov	r3, r0
 8013a1c:	461a      	mov	r2, r3
 8013a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a20:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8013a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013a24:	2200      	movs	r2, #0
 8013a26:	729a      	strb	r2, [r3, #10]
 8013a28:	2200      	movs	r2, #0
 8013a2a:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8013a2c:	68bb      	ldr	r3, [r7, #8]
 8013a2e:	695b      	ldr	r3, [r3, #20]
 8013a30:	687a      	ldr	r2, [r7, #4]
 8013a32:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8013a34:	68b8      	ldr	r0, [r7, #8]
 8013a36:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8013a38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013a3a:	f7f7 fe85 	bl	800b748 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8013a3e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8013a42:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8013a44:	1ad3      	subs	r3, r2, r3
 8013a46:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8013a4a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8013a4e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8013a50:	4413      	add	r3, r2
 8013a52:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8013a56:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	f47f af19 	bne.w	8013892 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8013a60:	2300      	movs	r3, #0
 8013a62:	e002      	b.n	8013a6a <ip4_frag+0x26a>
      goto memerr;
 8013a64:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8013a66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013a6a:	4618      	mov	r0, r3
 8013a6c:	3748      	adds	r7, #72	; 0x48
 8013a6e:	46bd      	mov	sp, r7
 8013a70:	bd80      	pop	{r7, pc}
 8013a72:	bf00      	nop
 8013a74:	08017914 	.word	0x08017914
 8013a78:	08017af0 	.word	0x08017af0
 8013a7c:	0801795c 	.word	0x0801795c
 8013a80:	08017b0c 	.word	0x08017b0c
 8013a84:	08017b2c 	.word	0x08017b2c
 8013a88:	08013799 	.word	0x08013799

08013a8c <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8013a8c:	b580      	push	{r7, lr}
 8013a8e:	b086      	sub	sp, #24
 8013a90:	af00      	add	r7, sp, #0
 8013a92:	6078      	str	r0, [r7, #4]
 8013a94:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8013a96:	230e      	movs	r3, #14
 8013a98:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8013a9a:	687b      	ldr	r3, [r7, #4]
 8013a9c:	895b      	ldrh	r3, [r3, #10]
 8013a9e:	2b0e      	cmp	r3, #14
 8013aa0:	d96e      	bls.n	8013b80 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	7bdb      	ldrb	r3, [r3, #15]
 8013aa6:	2b00      	cmp	r3, #0
 8013aa8:	d106      	bne.n	8013ab8 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8013aaa:	683b      	ldr	r3, [r7, #0]
 8013aac:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013ab0:	3301      	adds	r3, #1
 8013ab2:	b2da      	uxtb	r2, r3
 8013ab4:	687b      	ldr	r3, [r7, #4]
 8013ab6:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	685b      	ldr	r3, [r3, #4]
 8013abc:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8013abe:	693b      	ldr	r3, [r7, #16]
 8013ac0:	7b1a      	ldrb	r2, [r3, #12]
 8013ac2:	7b5b      	ldrb	r3, [r3, #13]
 8013ac4:	021b      	lsls	r3, r3, #8
 8013ac6:	4313      	orrs	r3, r2
 8013ac8:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8013aca:	693b      	ldr	r3, [r7, #16]
 8013acc:	781b      	ldrb	r3, [r3, #0]
 8013ace:	f003 0301 	and.w	r3, r3, #1
 8013ad2:	2b00      	cmp	r3, #0
 8013ad4:	d023      	beq.n	8013b1e <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8013ad6:	693b      	ldr	r3, [r7, #16]
 8013ad8:	781b      	ldrb	r3, [r3, #0]
 8013ada:	2b01      	cmp	r3, #1
 8013adc:	d10f      	bne.n	8013afe <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8013ade:	693b      	ldr	r3, [r7, #16]
 8013ae0:	785b      	ldrb	r3, [r3, #1]
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	d11b      	bne.n	8013b1e <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8013ae6:	693b      	ldr	r3, [r7, #16]
 8013ae8:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8013aea:	2b5e      	cmp	r3, #94	; 0x5e
 8013aec:	d117      	bne.n	8013b1e <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8013aee:	687b      	ldr	r3, [r7, #4]
 8013af0:	7b5b      	ldrb	r3, [r3, #13]
 8013af2:	f043 0310 	orr.w	r3, r3, #16
 8013af6:	b2da      	uxtb	r2, r3
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	735a      	strb	r2, [r3, #13]
 8013afc:	e00f      	b.n	8013b1e <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8013afe:	693b      	ldr	r3, [r7, #16]
 8013b00:	2206      	movs	r2, #6
 8013b02:	4928      	ldr	r1, [pc, #160]	; (8013ba4 <ethernet_input+0x118>)
 8013b04:	4618      	mov	r0, r3
 8013b06:	f000 f9ad 	bl	8013e64 <memcmp>
 8013b0a:	4603      	mov	r3, r0
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	d106      	bne.n	8013b1e <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	7b5b      	ldrb	r3, [r3, #13]
 8013b14:	f043 0308 	orr.w	r3, r3, #8
 8013b18:	b2da      	uxtb	r2, r3
 8013b1a:	687b      	ldr	r3, [r7, #4]
 8013b1c:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8013b1e:	89fb      	ldrh	r3, [r7, #14]
 8013b20:	2b08      	cmp	r3, #8
 8013b22:	d003      	beq.n	8013b2c <ethernet_input+0xa0>
 8013b24:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8013b28:	d014      	beq.n	8013b54 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8013b2a:	e032      	b.n	8013b92 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8013b2c:	683b      	ldr	r3, [r7, #0]
 8013b2e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013b32:	f003 0308 	and.w	r3, r3, #8
 8013b36:	2b00      	cmp	r3, #0
 8013b38:	d024      	beq.n	8013b84 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8013b3a:	8afb      	ldrh	r3, [r7, #22]
 8013b3c:	4619      	mov	r1, r3
 8013b3e:	6878      	ldr	r0, [r7, #4]
 8013b40:	f7f7 fd7c 	bl	800b63c <pbuf_remove_header>
 8013b44:	4603      	mov	r3, r0
 8013b46:	2b00      	cmp	r3, #0
 8013b48:	d11e      	bne.n	8013b88 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8013b4a:	6839      	ldr	r1, [r7, #0]
 8013b4c:	6878      	ldr	r0, [r7, #4]
 8013b4e:	f7fe fe95 	bl	801287c <ip4_input>
      break;
 8013b52:	e013      	b.n	8013b7c <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8013b54:	683b      	ldr	r3, [r7, #0]
 8013b56:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013b5a:	f003 0308 	and.w	r3, r3, #8
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d014      	beq.n	8013b8c <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8013b62:	8afb      	ldrh	r3, [r7, #22]
 8013b64:	4619      	mov	r1, r3
 8013b66:	6878      	ldr	r0, [r7, #4]
 8013b68:	f7f7 fd68 	bl	800b63c <pbuf_remove_header>
 8013b6c:	4603      	mov	r3, r0
 8013b6e:	2b00      	cmp	r3, #0
 8013b70:	d10e      	bne.n	8013b90 <ethernet_input+0x104>
        etharp_input(p, netif);
 8013b72:	6839      	ldr	r1, [r7, #0]
 8013b74:	6878      	ldr	r0, [r7, #4]
 8013b76:	f7fe f835 	bl	8011be4 <etharp_input>
      break;
 8013b7a:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8013b7c:	2300      	movs	r3, #0
 8013b7e:	e00c      	b.n	8013b9a <ethernet_input+0x10e>
    goto free_and_return;
 8013b80:	bf00      	nop
 8013b82:	e006      	b.n	8013b92 <ethernet_input+0x106>
        goto free_and_return;
 8013b84:	bf00      	nop
 8013b86:	e004      	b.n	8013b92 <ethernet_input+0x106>
        goto free_and_return;
 8013b88:	bf00      	nop
 8013b8a:	e002      	b.n	8013b92 <ethernet_input+0x106>
        goto free_and_return;
 8013b8c:	bf00      	nop
 8013b8e:	e000      	b.n	8013b92 <ethernet_input+0x106>
        goto free_and_return;
 8013b90:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8013b92:	6878      	ldr	r0, [r7, #4]
 8013b94:	f7f7 fdd8 	bl	800b748 <pbuf_free>
  return ERR_OK;
 8013b98:	2300      	movs	r3, #0
}
 8013b9a:	4618      	mov	r0, r3
 8013b9c:	3718      	adds	r7, #24
 8013b9e:	46bd      	mov	sp, r7
 8013ba0:	bd80      	pop	{r7, pc}
 8013ba2:	bf00      	nop
 8013ba4:	08017d20 	.word	0x08017d20

08013ba8 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8013ba8:	b580      	push	{r7, lr}
 8013baa:	b086      	sub	sp, #24
 8013bac:	af00      	add	r7, sp, #0
 8013bae:	60f8      	str	r0, [r7, #12]
 8013bb0:	60b9      	str	r1, [r7, #8]
 8013bb2:	607a      	str	r2, [r7, #4]
 8013bb4:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8013bb6:	8c3b      	ldrh	r3, [r7, #32]
 8013bb8:	4618      	mov	r0, r3
 8013bba:	f7f6 fa19 	bl	8009ff0 <lwip_htons>
 8013bbe:	4603      	mov	r3, r0
 8013bc0:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8013bc2:	210e      	movs	r1, #14
 8013bc4:	68b8      	ldr	r0, [r7, #8]
 8013bc6:	f7f7 fd29 	bl	800b61c <pbuf_add_header>
 8013bca:	4603      	mov	r3, r0
 8013bcc:	2b00      	cmp	r3, #0
 8013bce:	d125      	bne.n	8013c1c <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8013bd0:	68bb      	ldr	r3, [r7, #8]
 8013bd2:	685b      	ldr	r3, [r3, #4]
 8013bd4:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8013bd6:	693b      	ldr	r3, [r7, #16]
 8013bd8:	8afa      	ldrh	r2, [r7, #22]
 8013bda:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8013bdc:	693b      	ldr	r3, [r7, #16]
 8013bde:	2206      	movs	r2, #6
 8013be0:	6839      	ldr	r1, [r7, #0]
 8013be2:	4618      	mov	r0, r3
 8013be4:	f000 f94c 	bl	8013e80 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8013be8:	693b      	ldr	r3, [r7, #16]
 8013bea:	3306      	adds	r3, #6
 8013bec:	2206      	movs	r2, #6
 8013bee:	6879      	ldr	r1, [r7, #4]
 8013bf0:	4618      	mov	r0, r3
 8013bf2:	f000 f945 	bl	8013e80 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8013bf6:	68fb      	ldr	r3, [r7, #12]
 8013bf8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8013bfc:	2b06      	cmp	r3, #6
 8013bfe:	d006      	beq.n	8013c0e <ethernet_output+0x66>
 8013c00:	4b0a      	ldr	r3, [pc, #40]	; (8013c2c <ethernet_output+0x84>)
 8013c02:	f44f 7299 	mov.w	r2, #306	; 0x132
 8013c06:	490a      	ldr	r1, [pc, #40]	; (8013c30 <ethernet_output+0x88>)
 8013c08:	480a      	ldr	r0, [pc, #40]	; (8013c34 <ethernet_output+0x8c>)
 8013c0a:	f000 f94f 	bl	8013eac <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8013c0e:	68fb      	ldr	r3, [r7, #12]
 8013c10:	699b      	ldr	r3, [r3, #24]
 8013c12:	68b9      	ldr	r1, [r7, #8]
 8013c14:	68f8      	ldr	r0, [r7, #12]
 8013c16:	4798      	blx	r3
 8013c18:	4603      	mov	r3, r0
 8013c1a:	e002      	b.n	8013c22 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8013c1c:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8013c1e:	f06f 0301 	mvn.w	r3, #1
}
 8013c22:	4618      	mov	r0, r3
 8013c24:	3718      	adds	r7, #24
 8013c26:	46bd      	mov	sp, r7
 8013c28:	bd80      	pop	{r7, pc}
 8013c2a:	bf00      	nop
 8013c2c:	08017b3c 	.word	0x08017b3c
 8013c30:	08017b74 	.word	0x08017b74
 8013c34:	08017ba8 	.word	0x08017ba8

08013c38 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8013c38:	b580      	push	{r7, lr}
 8013c3a:	b082      	sub	sp, #8
 8013c3c:	af00      	add	r7, sp, #0
 8013c3e:	6078      	str	r0, [r7, #4]
 8013c40:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8013c42:	683b      	ldr	r3, [r7, #0]
 8013c44:	2200      	movs	r2, #0
 8013c46:	2104      	movs	r1, #4
 8013c48:	4618      	mov	r0, r3
 8013c4a:	f7f2 fd0f 	bl	800666c <osMessageQueueNew>
 8013c4e:	4602      	mov	r2, r0
 8013c50:	687b      	ldr	r3, [r7, #4]
 8013c52:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	681b      	ldr	r3, [r3, #0]
 8013c58:	2b00      	cmp	r3, #0
 8013c5a:	d102      	bne.n	8013c62 <sys_mbox_new+0x2a>
    return ERR_MEM;
 8013c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8013c60:	e000      	b.n	8013c64 <sys_mbox_new+0x2c>

  return ERR_OK;
 8013c62:	2300      	movs	r3, #0
}
 8013c64:	4618      	mov	r0, r3
 8013c66:	3708      	adds	r7, #8
 8013c68:	46bd      	mov	sp, r7
 8013c6a:	bd80      	pop	{r7, pc}

08013c6c <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8013c6c:	b580      	push	{r7, lr}
 8013c6e:	b084      	sub	sp, #16
 8013c70:	af00      	add	r7, sp, #0
 8013c72:	6078      	str	r0, [r7, #4]
 8013c74:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8013c76:	687b      	ldr	r3, [r7, #4]
 8013c78:	6818      	ldr	r0, [r3, #0]
 8013c7a:	4639      	mov	r1, r7
 8013c7c:	2300      	movs	r3, #0
 8013c7e:	2200      	movs	r2, #0
 8013c80:	f7f2 fd7a 	bl	8006778 <osMessageQueuePut>
 8013c84:	4603      	mov	r3, r0
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d102      	bne.n	8013c90 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 8013c8a:	2300      	movs	r3, #0
 8013c8c:	73fb      	strb	r3, [r7, #15]
 8013c8e:	e001      	b.n	8013c94 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8013c90:	23ff      	movs	r3, #255	; 0xff
 8013c92:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8013c94:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013c98:	4618      	mov	r0, r3
 8013c9a:	3710      	adds	r7, #16
 8013c9c:	46bd      	mov	sp, r7
 8013c9e:	bd80      	pop	{r7, pc}

08013ca0 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8013ca0:	b580      	push	{r7, lr}
 8013ca2:	b086      	sub	sp, #24
 8013ca4:	af00      	add	r7, sp, #0
 8013ca6:	60f8      	str	r0, [r7, #12]
 8013ca8:	60b9      	str	r1, [r7, #8]
 8013caa:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 8013cac:	f7f2 f940 	bl	8005f30 <osKernelGetTickCount>
 8013cb0:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	2b00      	cmp	r3, #0
 8013cb6:	d013      	beq.n	8013ce0 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 8013cb8:	68fb      	ldr	r3, [r7, #12]
 8013cba:	6818      	ldr	r0, [r3, #0]
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	2200      	movs	r2, #0
 8013cc0:	68b9      	ldr	r1, [r7, #8]
 8013cc2:	f7f2 fdcd 	bl	8006860 <osMessageQueueGet>
 8013cc6:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 8013cc8:	693b      	ldr	r3, [r7, #16]
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d105      	bne.n	8013cda <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 8013cce:	f7f2 f92f 	bl	8005f30 <osKernelGetTickCount>
 8013cd2:	4602      	mov	r2, r0
 8013cd4:	697b      	ldr	r3, [r7, #20]
 8013cd6:	1ad3      	subs	r3, r2, r3
 8013cd8:	e00f      	b.n	8013cfa <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8013cda:	f04f 33ff 	mov.w	r3, #4294967295
 8013cde:	e00c      	b.n	8013cfa <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 8013ce0:	68fb      	ldr	r3, [r7, #12]
 8013ce2:	6818      	ldr	r0, [r3, #0]
 8013ce4:	f04f 33ff 	mov.w	r3, #4294967295
 8013ce8:	2200      	movs	r2, #0
 8013cea:	68b9      	ldr	r1, [r7, #8]
 8013cec:	f7f2 fdb8 	bl	8006860 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 8013cf0:	f7f2 f91e 	bl	8005f30 <osKernelGetTickCount>
 8013cf4:	4602      	mov	r2, r0
 8013cf6:	697b      	ldr	r3, [r7, #20]
 8013cf8:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 8013cfa:	4618      	mov	r0, r3
 8013cfc:	3718      	adds	r7, #24
 8013cfe:	46bd      	mov	sp, r7
 8013d00:	bd80      	pop	{r7, pc}

08013d02 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8013d02:	b480      	push	{r7}
 8013d04:	b083      	sub	sp, #12
 8013d06:	af00      	add	r7, sp, #0
 8013d08:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	681b      	ldr	r3, [r3, #0]
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	d101      	bne.n	8013d16 <sys_mbox_valid+0x14>
    return 0;
 8013d12:	2300      	movs	r3, #0
 8013d14:	e000      	b.n	8013d18 <sys_mbox_valid+0x16>
  else
    return 1;
 8013d16:	2301      	movs	r3, #1
}
 8013d18:	4618      	mov	r0, r3
 8013d1a:	370c      	adds	r7, #12
 8013d1c:	46bd      	mov	sp, r7
 8013d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d22:	4770      	bx	lr

08013d24 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8013d24:	b580      	push	{r7, lr}
 8013d26:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 8013d28:	2000      	movs	r0, #0
 8013d2a:	f7f2 f9fd 	bl	8006128 <osMutexNew>
 8013d2e:	4603      	mov	r3, r0
 8013d30:	4a01      	ldr	r2, [pc, #4]	; (8013d38 <sys_init+0x14>)
 8013d32:	6013      	str	r3, [r2, #0]
#endif
}
 8013d34:	bf00      	nop
 8013d36:	bd80      	pop	{r7, pc}
 8013d38:	2000b910 	.word	0x2000b910

08013d3c <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8013d3c:	b580      	push	{r7, lr}
 8013d3e:	b082      	sub	sp, #8
 8013d40:	af00      	add	r7, sp, #0
 8013d42:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 8013d44:	2000      	movs	r0, #0
 8013d46:	f7f2 f9ef 	bl	8006128 <osMutexNew>
 8013d4a:	4602      	mov	r2, r0
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	681b      	ldr	r3, [r3, #0]
 8013d54:	2b00      	cmp	r3, #0
 8013d56:	d102      	bne.n	8013d5e <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8013d58:	f04f 33ff 	mov.w	r3, #4294967295
 8013d5c:	e000      	b.n	8013d60 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8013d5e:	2300      	movs	r3, #0
}
 8013d60:	4618      	mov	r0, r3
 8013d62:	3708      	adds	r7, #8
 8013d64:	46bd      	mov	sp, r7
 8013d66:	bd80      	pop	{r7, pc}

08013d68 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8013d68:	b580      	push	{r7, lr}
 8013d6a:	b082      	sub	sp, #8
 8013d6c:	af00      	add	r7, sp, #0
 8013d6e:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	681b      	ldr	r3, [r3, #0]
 8013d74:	f04f 31ff 	mov.w	r1, #4294967295
 8013d78:	4618      	mov	r0, r3
 8013d7a:	f7f2 fa6f 	bl	800625c <osMutexAcquire>
#endif
}
 8013d7e:	bf00      	nop
 8013d80:	3708      	adds	r7, #8
 8013d82:	46bd      	mov	sp, r7
 8013d84:	bd80      	pop	{r7, pc}

08013d86 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8013d86:	b580      	push	{r7, lr}
 8013d88:	b082      	sub	sp, #8
 8013d8a:	af00      	add	r7, sp, #0
 8013d8c:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8013d8e:	687b      	ldr	r3, [r7, #4]
 8013d90:	681b      	ldr	r3, [r3, #0]
 8013d92:	4618      	mov	r0, r3
 8013d94:	f7f2 fac0 	bl	8006318 <osMutexRelease>
}
 8013d98:	bf00      	nop
 8013d9a:	3708      	adds	r7, #8
 8013d9c:	46bd      	mov	sp, r7
 8013d9e:	bd80      	pop	{r7, pc}

08013da0 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8013da0:	b580      	push	{r7, lr}
 8013da2:	b08e      	sub	sp, #56	; 0x38
 8013da4:	af00      	add	r7, sp, #0
 8013da6:	60f8      	str	r0, [r7, #12]
 8013da8:	60b9      	str	r1, [r7, #8]
 8013daa:	607a      	str	r2, [r7, #4]
 8013dac:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 8013dae:	f107 0314 	add.w	r3, r7, #20
 8013db2:	2224      	movs	r2, #36	; 0x24
 8013db4:	2100      	movs	r1, #0
 8013db6:	4618      	mov	r0, r3
 8013db8:	f000 f870 	bl	8013e9c <memset>
 8013dbc:	68fb      	ldr	r3, [r7, #12]
 8013dbe:	617b      	str	r3, [r7, #20]
 8013dc0:	683b      	ldr	r3, [r7, #0]
 8013dc2:	62bb      	str	r3, [r7, #40]	; 0x28
 8013dc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 8013dc8:	f107 0314 	add.w	r3, r7, #20
 8013dcc:	461a      	mov	r2, r3
 8013dce:	6879      	ldr	r1, [r7, #4]
 8013dd0:	68b8      	ldr	r0, [r7, #8]
 8013dd2:	f7f2 f8d5 	bl	8005f80 <osThreadNew>
 8013dd6:	4603      	mov	r3, r0
#endif
}
 8013dd8:	4618      	mov	r0, r3
 8013dda:	3738      	adds	r7, #56	; 0x38
 8013ddc:	46bd      	mov	sp, r7
 8013dde:	bd80      	pop	{r7, pc}

08013de0 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8013de0:	b580      	push	{r7, lr}
 8013de2:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 8013de4:	4b04      	ldr	r3, [pc, #16]	; (8013df8 <sys_arch_protect+0x18>)
 8013de6:	681b      	ldr	r3, [r3, #0]
 8013de8:	f04f 31ff 	mov.w	r1, #4294967295
 8013dec:	4618      	mov	r0, r3
 8013dee:	f7f2 fa35 	bl	800625c <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 8013df2:	2301      	movs	r3, #1
}
 8013df4:	4618      	mov	r0, r3
 8013df6:	bd80      	pop	{r7, pc}
 8013df8:	2000b910 	.word	0x2000b910

08013dfc <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8013dfc:	b580      	push	{r7, lr}
 8013dfe:	b082      	sub	sp, #8
 8013e00:	af00      	add	r7, sp, #0
 8013e02:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8013e04:	4b04      	ldr	r3, [pc, #16]	; (8013e18 <sys_arch_unprotect+0x1c>)
 8013e06:	681b      	ldr	r3, [r3, #0]
 8013e08:	4618      	mov	r0, r3
 8013e0a:	f7f2 fa85 	bl	8006318 <osMutexRelease>
}
 8013e0e:	bf00      	nop
 8013e10:	3708      	adds	r7, #8
 8013e12:	46bd      	mov	sp, r7
 8013e14:	bd80      	pop	{r7, pc}
 8013e16:	bf00      	nop
 8013e18:	2000b910 	.word	0x2000b910

08013e1c <__libc_init_array>:
 8013e1c:	b570      	push	{r4, r5, r6, lr}
 8013e1e:	4d0d      	ldr	r5, [pc, #52]	; (8013e54 <__libc_init_array+0x38>)
 8013e20:	4c0d      	ldr	r4, [pc, #52]	; (8013e58 <__libc_init_array+0x3c>)
 8013e22:	1b64      	subs	r4, r4, r5
 8013e24:	10a4      	asrs	r4, r4, #2
 8013e26:	2600      	movs	r6, #0
 8013e28:	42a6      	cmp	r6, r4
 8013e2a:	d109      	bne.n	8013e40 <__libc_init_array+0x24>
 8013e2c:	4d0b      	ldr	r5, [pc, #44]	; (8013e5c <__libc_init_array+0x40>)
 8013e2e:	4c0c      	ldr	r4, [pc, #48]	; (8013e60 <__libc_init_array+0x44>)
 8013e30:	f001 f92e 	bl	8015090 <_init>
 8013e34:	1b64      	subs	r4, r4, r5
 8013e36:	10a4      	asrs	r4, r4, #2
 8013e38:	2600      	movs	r6, #0
 8013e3a:	42a6      	cmp	r6, r4
 8013e3c:	d105      	bne.n	8013e4a <__libc_init_array+0x2e>
 8013e3e:	bd70      	pop	{r4, r5, r6, pc}
 8013e40:	f855 3b04 	ldr.w	r3, [r5], #4
 8013e44:	4798      	blx	r3
 8013e46:	3601      	adds	r6, #1
 8013e48:	e7ee      	b.n	8013e28 <__libc_init_array+0xc>
 8013e4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8013e4e:	4798      	blx	r3
 8013e50:	3601      	adds	r6, #1
 8013e52:	e7f2      	b.n	8013e3a <__libc_init_array+0x1e>
 8013e54:	08017e84 	.word	0x08017e84
 8013e58:	08017e84 	.word	0x08017e84
 8013e5c:	08017e84 	.word	0x08017e84
 8013e60:	08017e88 	.word	0x08017e88

08013e64 <memcmp>:
 8013e64:	b530      	push	{r4, r5, lr}
 8013e66:	3901      	subs	r1, #1
 8013e68:	2400      	movs	r4, #0
 8013e6a:	42a2      	cmp	r2, r4
 8013e6c:	d101      	bne.n	8013e72 <memcmp+0xe>
 8013e6e:	2000      	movs	r0, #0
 8013e70:	e005      	b.n	8013e7e <memcmp+0x1a>
 8013e72:	5d03      	ldrb	r3, [r0, r4]
 8013e74:	3401      	adds	r4, #1
 8013e76:	5d0d      	ldrb	r5, [r1, r4]
 8013e78:	42ab      	cmp	r3, r5
 8013e7a:	d0f6      	beq.n	8013e6a <memcmp+0x6>
 8013e7c:	1b58      	subs	r0, r3, r5
 8013e7e:	bd30      	pop	{r4, r5, pc}

08013e80 <memcpy>:
 8013e80:	440a      	add	r2, r1
 8013e82:	4291      	cmp	r1, r2
 8013e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8013e88:	d100      	bne.n	8013e8c <memcpy+0xc>
 8013e8a:	4770      	bx	lr
 8013e8c:	b510      	push	{r4, lr}
 8013e8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013e92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013e96:	4291      	cmp	r1, r2
 8013e98:	d1f9      	bne.n	8013e8e <memcpy+0xe>
 8013e9a:	bd10      	pop	{r4, pc}

08013e9c <memset>:
 8013e9c:	4402      	add	r2, r0
 8013e9e:	4603      	mov	r3, r0
 8013ea0:	4293      	cmp	r3, r2
 8013ea2:	d100      	bne.n	8013ea6 <memset+0xa>
 8013ea4:	4770      	bx	lr
 8013ea6:	f803 1b01 	strb.w	r1, [r3], #1
 8013eaa:	e7f9      	b.n	8013ea0 <memset+0x4>

08013eac <iprintf>:
 8013eac:	b40f      	push	{r0, r1, r2, r3}
 8013eae:	4b0a      	ldr	r3, [pc, #40]	; (8013ed8 <iprintf+0x2c>)
 8013eb0:	b513      	push	{r0, r1, r4, lr}
 8013eb2:	681c      	ldr	r4, [r3, #0]
 8013eb4:	b124      	cbz	r4, 8013ec0 <iprintf+0x14>
 8013eb6:	69a3      	ldr	r3, [r4, #24]
 8013eb8:	b913      	cbnz	r3, 8013ec0 <iprintf+0x14>
 8013eba:	4620      	mov	r0, r4
 8013ebc:	f000 fa4c 	bl	8014358 <__sinit>
 8013ec0:	ab05      	add	r3, sp, #20
 8013ec2:	9a04      	ldr	r2, [sp, #16]
 8013ec4:	68a1      	ldr	r1, [r4, #8]
 8013ec6:	9301      	str	r3, [sp, #4]
 8013ec8:	4620      	mov	r0, r4
 8013eca:	f000 fc37 	bl	801473c <_vfiprintf_r>
 8013ece:	b002      	add	sp, #8
 8013ed0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013ed4:	b004      	add	sp, #16
 8013ed6:	4770      	bx	lr
 8013ed8:	2000001c 	.word	0x2000001c

08013edc <rand>:
 8013edc:	4b17      	ldr	r3, [pc, #92]	; (8013f3c <rand+0x60>)
 8013ede:	b510      	push	{r4, lr}
 8013ee0:	681c      	ldr	r4, [r3, #0]
 8013ee2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013ee4:	b9b3      	cbnz	r3, 8013f14 <rand+0x38>
 8013ee6:	2018      	movs	r0, #24
 8013ee8:	f000 fb4c 	bl	8014584 <malloc>
 8013eec:	63a0      	str	r0, [r4, #56]	; 0x38
 8013eee:	b928      	cbnz	r0, 8013efc <rand+0x20>
 8013ef0:	4602      	mov	r2, r0
 8013ef2:	4b13      	ldr	r3, [pc, #76]	; (8013f40 <rand+0x64>)
 8013ef4:	4813      	ldr	r0, [pc, #76]	; (8013f44 <rand+0x68>)
 8013ef6:	214e      	movs	r1, #78	; 0x4e
 8013ef8:	f000 f8f6 	bl	80140e8 <__assert_func>
 8013efc:	4a12      	ldr	r2, [pc, #72]	; (8013f48 <rand+0x6c>)
 8013efe:	4b13      	ldr	r3, [pc, #76]	; (8013f4c <rand+0x70>)
 8013f00:	e9c0 2300 	strd	r2, r3, [r0]
 8013f04:	4b12      	ldr	r3, [pc, #72]	; (8013f50 <rand+0x74>)
 8013f06:	6083      	str	r3, [r0, #8]
 8013f08:	230b      	movs	r3, #11
 8013f0a:	8183      	strh	r3, [r0, #12]
 8013f0c:	2201      	movs	r2, #1
 8013f0e:	2300      	movs	r3, #0
 8013f10:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8013f14:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8013f16:	480f      	ldr	r0, [pc, #60]	; (8013f54 <rand+0x78>)
 8013f18:	690a      	ldr	r2, [r1, #16]
 8013f1a:	694b      	ldr	r3, [r1, #20]
 8013f1c:	4c0e      	ldr	r4, [pc, #56]	; (8013f58 <rand+0x7c>)
 8013f1e:	4350      	muls	r0, r2
 8013f20:	fb04 0003 	mla	r0, r4, r3, r0
 8013f24:	fba2 3404 	umull	r3, r4, r2, r4
 8013f28:	1c5a      	adds	r2, r3, #1
 8013f2a:	4404      	add	r4, r0
 8013f2c:	f144 0000 	adc.w	r0, r4, #0
 8013f30:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8013f34:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8013f38:	bd10      	pop	{r4, pc}
 8013f3a:	bf00      	nop
 8013f3c:	2000001c 	.word	0x2000001c
 8013f40:	08017d34 	.word	0x08017d34
 8013f44:	08017d4b 	.word	0x08017d4b
 8013f48:	abcd330e 	.word	0xabcd330e
 8013f4c:	e66d1234 	.word	0xe66d1234
 8013f50:	0005deec 	.word	0x0005deec
 8013f54:	5851f42d 	.word	0x5851f42d
 8013f58:	4c957f2d 	.word	0x4c957f2d

08013f5c <setvbuf>:
 8013f5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013f60:	461d      	mov	r5, r3
 8013f62:	4b5d      	ldr	r3, [pc, #372]	; (80140d8 <setvbuf+0x17c>)
 8013f64:	681f      	ldr	r7, [r3, #0]
 8013f66:	4604      	mov	r4, r0
 8013f68:	460e      	mov	r6, r1
 8013f6a:	4690      	mov	r8, r2
 8013f6c:	b127      	cbz	r7, 8013f78 <setvbuf+0x1c>
 8013f6e:	69bb      	ldr	r3, [r7, #24]
 8013f70:	b913      	cbnz	r3, 8013f78 <setvbuf+0x1c>
 8013f72:	4638      	mov	r0, r7
 8013f74:	f000 f9f0 	bl	8014358 <__sinit>
 8013f78:	4b58      	ldr	r3, [pc, #352]	; (80140dc <setvbuf+0x180>)
 8013f7a:	429c      	cmp	r4, r3
 8013f7c:	d167      	bne.n	801404e <setvbuf+0xf2>
 8013f7e:	687c      	ldr	r4, [r7, #4]
 8013f80:	f1b8 0f02 	cmp.w	r8, #2
 8013f84:	d006      	beq.n	8013f94 <setvbuf+0x38>
 8013f86:	f1b8 0f01 	cmp.w	r8, #1
 8013f8a:	f200 809f 	bhi.w	80140cc <setvbuf+0x170>
 8013f8e:	2d00      	cmp	r5, #0
 8013f90:	f2c0 809c 	blt.w	80140cc <setvbuf+0x170>
 8013f94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013f96:	07db      	lsls	r3, r3, #31
 8013f98:	d405      	bmi.n	8013fa6 <setvbuf+0x4a>
 8013f9a:	89a3      	ldrh	r3, [r4, #12]
 8013f9c:	0598      	lsls	r0, r3, #22
 8013f9e:	d402      	bmi.n	8013fa6 <setvbuf+0x4a>
 8013fa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013fa2:	f000 fa89 	bl	80144b8 <__retarget_lock_acquire_recursive>
 8013fa6:	4621      	mov	r1, r4
 8013fa8:	4638      	mov	r0, r7
 8013faa:	f000 f941 	bl	8014230 <_fflush_r>
 8013fae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013fb0:	b141      	cbz	r1, 8013fc4 <setvbuf+0x68>
 8013fb2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013fb6:	4299      	cmp	r1, r3
 8013fb8:	d002      	beq.n	8013fc0 <setvbuf+0x64>
 8013fba:	4638      	mov	r0, r7
 8013fbc:	f000 faea 	bl	8014594 <_free_r>
 8013fc0:	2300      	movs	r3, #0
 8013fc2:	6363      	str	r3, [r4, #52]	; 0x34
 8013fc4:	2300      	movs	r3, #0
 8013fc6:	61a3      	str	r3, [r4, #24]
 8013fc8:	6063      	str	r3, [r4, #4]
 8013fca:	89a3      	ldrh	r3, [r4, #12]
 8013fcc:	0619      	lsls	r1, r3, #24
 8013fce:	d503      	bpl.n	8013fd8 <setvbuf+0x7c>
 8013fd0:	6921      	ldr	r1, [r4, #16]
 8013fd2:	4638      	mov	r0, r7
 8013fd4:	f000 fade 	bl	8014594 <_free_r>
 8013fd8:	89a3      	ldrh	r3, [r4, #12]
 8013fda:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8013fde:	f023 0303 	bic.w	r3, r3, #3
 8013fe2:	f1b8 0f02 	cmp.w	r8, #2
 8013fe6:	81a3      	strh	r3, [r4, #12]
 8013fe8:	d06c      	beq.n	80140c4 <setvbuf+0x168>
 8013fea:	ab01      	add	r3, sp, #4
 8013fec:	466a      	mov	r2, sp
 8013fee:	4621      	mov	r1, r4
 8013ff0:	4638      	mov	r0, r7
 8013ff2:	f000 fa63 	bl	80144bc <__swhatbuf_r>
 8013ff6:	89a3      	ldrh	r3, [r4, #12]
 8013ff8:	4318      	orrs	r0, r3
 8013ffa:	81a0      	strh	r0, [r4, #12]
 8013ffc:	2d00      	cmp	r5, #0
 8013ffe:	d130      	bne.n	8014062 <setvbuf+0x106>
 8014000:	9d00      	ldr	r5, [sp, #0]
 8014002:	4628      	mov	r0, r5
 8014004:	f000 fabe 	bl	8014584 <malloc>
 8014008:	4606      	mov	r6, r0
 801400a:	2800      	cmp	r0, #0
 801400c:	d155      	bne.n	80140ba <setvbuf+0x15e>
 801400e:	f8dd 9000 	ldr.w	r9, [sp]
 8014012:	45a9      	cmp	r9, r5
 8014014:	d14a      	bne.n	80140ac <setvbuf+0x150>
 8014016:	f04f 35ff 	mov.w	r5, #4294967295
 801401a:	2200      	movs	r2, #0
 801401c:	60a2      	str	r2, [r4, #8]
 801401e:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8014022:	6022      	str	r2, [r4, #0]
 8014024:	6122      	str	r2, [r4, #16]
 8014026:	2201      	movs	r2, #1
 8014028:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801402c:	6162      	str	r2, [r4, #20]
 801402e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014030:	f043 0302 	orr.w	r3, r3, #2
 8014034:	07d2      	lsls	r2, r2, #31
 8014036:	81a3      	strh	r3, [r4, #12]
 8014038:	d405      	bmi.n	8014046 <setvbuf+0xea>
 801403a:	f413 7f00 	tst.w	r3, #512	; 0x200
 801403e:	d102      	bne.n	8014046 <setvbuf+0xea>
 8014040:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014042:	f000 fa3a 	bl	80144ba <__retarget_lock_release_recursive>
 8014046:	4628      	mov	r0, r5
 8014048:	b003      	add	sp, #12
 801404a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801404e:	4b24      	ldr	r3, [pc, #144]	; (80140e0 <setvbuf+0x184>)
 8014050:	429c      	cmp	r4, r3
 8014052:	d101      	bne.n	8014058 <setvbuf+0xfc>
 8014054:	68bc      	ldr	r4, [r7, #8]
 8014056:	e793      	b.n	8013f80 <setvbuf+0x24>
 8014058:	4b22      	ldr	r3, [pc, #136]	; (80140e4 <setvbuf+0x188>)
 801405a:	429c      	cmp	r4, r3
 801405c:	bf08      	it	eq
 801405e:	68fc      	ldreq	r4, [r7, #12]
 8014060:	e78e      	b.n	8013f80 <setvbuf+0x24>
 8014062:	2e00      	cmp	r6, #0
 8014064:	d0cd      	beq.n	8014002 <setvbuf+0xa6>
 8014066:	69bb      	ldr	r3, [r7, #24]
 8014068:	b913      	cbnz	r3, 8014070 <setvbuf+0x114>
 801406a:	4638      	mov	r0, r7
 801406c:	f000 f974 	bl	8014358 <__sinit>
 8014070:	f1b8 0f01 	cmp.w	r8, #1
 8014074:	bf08      	it	eq
 8014076:	89a3      	ldrheq	r3, [r4, #12]
 8014078:	6026      	str	r6, [r4, #0]
 801407a:	bf04      	itt	eq
 801407c:	f043 0301 	orreq.w	r3, r3, #1
 8014080:	81a3      	strheq	r3, [r4, #12]
 8014082:	89a2      	ldrh	r2, [r4, #12]
 8014084:	f012 0308 	ands.w	r3, r2, #8
 8014088:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801408c:	d01c      	beq.n	80140c8 <setvbuf+0x16c>
 801408e:	07d3      	lsls	r3, r2, #31
 8014090:	bf41      	itttt	mi
 8014092:	2300      	movmi	r3, #0
 8014094:	426d      	negmi	r5, r5
 8014096:	60a3      	strmi	r3, [r4, #8]
 8014098:	61a5      	strmi	r5, [r4, #24]
 801409a:	bf58      	it	pl
 801409c:	60a5      	strpl	r5, [r4, #8]
 801409e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80140a0:	f015 0501 	ands.w	r5, r5, #1
 80140a4:	d115      	bne.n	80140d2 <setvbuf+0x176>
 80140a6:	f412 7f00 	tst.w	r2, #512	; 0x200
 80140aa:	e7c8      	b.n	801403e <setvbuf+0xe2>
 80140ac:	4648      	mov	r0, r9
 80140ae:	f000 fa69 	bl	8014584 <malloc>
 80140b2:	4606      	mov	r6, r0
 80140b4:	2800      	cmp	r0, #0
 80140b6:	d0ae      	beq.n	8014016 <setvbuf+0xba>
 80140b8:	464d      	mov	r5, r9
 80140ba:	89a3      	ldrh	r3, [r4, #12]
 80140bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80140c0:	81a3      	strh	r3, [r4, #12]
 80140c2:	e7d0      	b.n	8014066 <setvbuf+0x10a>
 80140c4:	2500      	movs	r5, #0
 80140c6:	e7a8      	b.n	801401a <setvbuf+0xbe>
 80140c8:	60a3      	str	r3, [r4, #8]
 80140ca:	e7e8      	b.n	801409e <setvbuf+0x142>
 80140cc:	f04f 35ff 	mov.w	r5, #4294967295
 80140d0:	e7b9      	b.n	8014046 <setvbuf+0xea>
 80140d2:	2500      	movs	r5, #0
 80140d4:	e7b7      	b.n	8014046 <setvbuf+0xea>
 80140d6:	bf00      	nop
 80140d8:	2000001c 	.word	0x2000001c
 80140dc:	08017e08 	.word	0x08017e08
 80140e0:	08017e28 	.word	0x08017e28
 80140e4:	08017de8 	.word	0x08017de8

080140e8 <__assert_func>:
 80140e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80140ea:	4614      	mov	r4, r2
 80140ec:	461a      	mov	r2, r3
 80140ee:	4b09      	ldr	r3, [pc, #36]	; (8014114 <__assert_func+0x2c>)
 80140f0:	681b      	ldr	r3, [r3, #0]
 80140f2:	4605      	mov	r5, r0
 80140f4:	68d8      	ldr	r0, [r3, #12]
 80140f6:	b14c      	cbz	r4, 801410c <__assert_func+0x24>
 80140f8:	4b07      	ldr	r3, [pc, #28]	; (8014118 <__assert_func+0x30>)
 80140fa:	9100      	str	r1, [sp, #0]
 80140fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014100:	4906      	ldr	r1, [pc, #24]	; (801411c <__assert_func+0x34>)
 8014102:	462b      	mov	r3, r5
 8014104:	f000 f9a6 	bl	8014454 <fiprintf>
 8014108:	f000 ff02 	bl	8014f10 <abort>
 801410c:	4b04      	ldr	r3, [pc, #16]	; (8014120 <__assert_func+0x38>)
 801410e:	461c      	mov	r4, r3
 8014110:	e7f3      	b.n	80140fa <__assert_func+0x12>
 8014112:	bf00      	nop
 8014114:	2000001c 	.word	0x2000001c
 8014118:	08017daa 	.word	0x08017daa
 801411c:	08017db7 	.word	0x08017db7
 8014120:	08017de5 	.word	0x08017de5

08014124 <__sflush_r>:
 8014124:	898a      	ldrh	r2, [r1, #12]
 8014126:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801412a:	4605      	mov	r5, r0
 801412c:	0710      	lsls	r0, r2, #28
 801412e:	460c      	mov	r4, r1
 8014130:	d458      	bmi.n	80141e4 <__sflush_r+0xc0>
 8014132:	684b      	ldr	r3, [r1, #4]
 8014134:	2b00      	cmp	r3, #0
 8014136:	dc05      	bgt.n	8014144 <__sflush_r+0x20>
 8014138:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801413a:	2b00      	cmp	r3, #0
 801413c:	dc02      	bgt.n	8014144 <__sflush_r+0x20>
 801413e:	2000      	movs	r0, #0
 8014140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014144:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014146:	2e00      	cmp	r6, #0
 8014148:	d0f9      	beq.n	801413e <__sflush_r+0x1a>
 801414a:	2300      	movs	r3, #0
 801414c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014150:	682f      	ldr	r7, [r5, #0]
 8014152:	602b      	str	r3, [r5, #0]
 8014154:	d032      	beq.n	80141bc <__sflush_r+0x98>
 8014156:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8014158:	89a3      	ldrh	r3, [r4, #12]
 801415a:	075a      	lsls	r2, r3, #29
 801415c:	d505      	bpl.n	801416a <__sflush_r+0x46>
 801415e:	6863      	ldr	r3, [r4, #4]
 8014160:	1ac0      	subs	r0, r0, r3
 8014162:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014164:	b10b      	cbz	r3, 801416a <__sflush_r+0x46>
 8014166:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014168:	1ac0      	subs	r0, r0, r3
 801416a:	2300      	movs	r3, #0
 801416c:	4602      	mov	r2, r0
 801416e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014170:	6a21      	ldr	r1, [r4, #32]
 8014172:	4628      	mov	r0, r5
 8014174:	47b0      	blx	r6
 8014176:	1c43      	adds	r3, r0, #1
 8014178:	89a3      	ldrh	r3, [r4, #12]
 801417a:	d106      	bne.n	801418a <__sflush_r+0x66>
 801417c:	6829      	ldr	r1, [r5, #0]
 801417e:	291d      	cmp	r1, #29
 8014180:	d82c      	bhi.n	80141dc <__sflush_r+0xb8>
 8014182:	4a2a      	ldr	r2, [pc, #168]	; (801422c <__sflush_r+0x108>)
 8014184:	40ca      	lsrs	r2, r1
 8014186:	07d6      	lsls	r6, r2, #31
 8014188:	d528      	bpl.n	80141dc <__sflush_r+0xb8>
 801418a:	2200      	movs	r2, #0
 801418c:	6062      	str	r2, [r4, #4]
 801418e:	04d9      	lsls	r1, r3, #19
 8014190:	6922      	ldr	r2, [r4, #16]
 8014192:	6022      	str	r2, [r4, #0]
 8014194:	d504      	bpl.n	80141a0 <__sflush_r+0x7c>
 8014196:	1c42      	adds	r2, r0, #1
 8014198:	d101      	bne.n	801419e <__sflush_r+0x7a>
 801419a:	682b      	ldr	r3, [r5, #0]
 801419c:	b903      	cbnz	r3, 80141a0 <__sflush_r+0x7c>
 801419e:	6560      	str	r0, [r4, #84]	; 0x54
 80141a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80141a2:	602f      	str	r7, [r5, #0]
 80141a4:	2900      	cmp	r1, #0
 80141a6:	d0ca      	beq.n	801413e <__sflush_r+0x1a>
 80141a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80141ac:	4299      	cmp	r1, r3
 80141ae:	d002      	beq.n	80141b6 <__sflush_r+0x92>
 80141b0:	4628      	mov	r0, r5
 80141b2:	f000 f9ef 	bl	8014594 <_free_r>
 80141b6:	2000      	movs	r0, #0
 80141b8:	6360      	str	r0, [r4, #52]	; 0x34
 80141ba:	e7c1      	b.n	8014140 <__sflush_r+0x1c>
 80141bc:	6a21      	ldr	r1, [r4, #32]
 80141be:	2301      	movs	r3, #1
 80141c0:	4628      	mov	r0, r5
 80141c2:	47b0      	blx	r6
 80141c4:	1c41      	adds	r1, r0, #1
 80141c6:	d1c7      	bne.n	8014158 <__sflush_r+0x34>
 80141c8:	682b      	ldr	r3, [r5, #0]
 80141ca:	2b00      	cmp	r3, #0
 80141cc:	d0c4      	beq.n	8014158 <__sflush_r+0x34>
 80141ce:	2b1d      	cmp	r3, #29
 80141d0:	d001      	beq.n	80141d6 <__sflush_r+0xb2>
 80141d2:	2b16      	cmp	r3, #22
 80141d4:	d101      	bne.n	80141da <__sflush_r+0xb6>
 80141d6:	602f      	str	r7, [r5, #0]
 80141d8:	e7b1      	b.n	801413e <__sflush_r+0x1a>
 80141da:	89a3      	ldrh	r3, [r4, #12]
 80141dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80141e0:	81a3      	strh	r3, [r4, #12]
 80141e2:	e7ad      	b.n	8014140 <__sflush_r+0x1c>
 80141e4:	690f      	ldr	r7, [r1, #16]
 80141e6:	2f00      	cmp	r7, #0
 80141e8:	d0a9      	beq.n	801413e <__sflush_r+0x1a>
 80141ea:	0793      	lsls	r3, r2, #30
 80141ec:	680e      	ldr	r6, [r1, #0]
 80141ee:	bf08      	it	eq
 80141f0:	694b      	ldreq	r3, [r1, #20]
 80141f2:	600f      	str	r7, [r1, #0]
 80141f4:	bf18      	it	ne
 80141f6:	2300      	movne	r3, #0
 80141f8:	eba6 0807 	sub.w	r8, r6, r7
 80141fc:	608b      	str	r3, [r1, #8]
 80141fe:	f1b8 0f00 	cmp.w	r8, #0
 8014202:	dd9c      	ble.n	801413e <__sflush_r+0x1a>
 8014204:	6a21      	ldr	r1, [r4, #32]
 8014206:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8014208:	4643      	mov	r3, r8
 801420a:	463a      	mov	r2, r7
 801420c:	4628      	mov	r0, r5
 801420e:	47b0      	blx	r6
 8014210:	2800      	cmp	r0, #0
 8014212:	dc06      	bgt.n	8014222 <__sflush_r+0xfe>
 8014214:	89a3      	ldrh	r3, [r4, #12]
 8014216:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801421a:	81a3      	strh	r3, [r4, #12]
 801421c:	f04f 30ff 	mov.w	r0, #4294967295
 8014220:	e78e      	b.n	8014140 <__sflush_r+0x1c>
 8014222:	4407      	add	r7, r0
 8014224:	eba8 0800 	sub.w	r8, r8, r0
 8014228:	e7e9      	b.n	80141fe <__sflush_r+0xda>
 801422a:	bf00      	nop
 801422c:	20400001 	.word	0x20400001

08014230 <_fflush_r>:
 8014230:	b538      	push	{r3, r4, r5, lr}
 8014232:	690b      	ldr	r3, [r1, #16]
 8014234:	4605      	mov	r5, r0
 8014236:	460c      	mov	r4, r1
 8014238:	b913      	cbnz	r3, 8014240 <_fflush_r+0x10>
 801423a:	2500      	movs	r5, #0
 801423c:	4628      	mov	r0, r5
 801423e:	bd38      	pop	{r3, r4, r5, pc}
 8014240:	b118      	cbz	r0, 801424a <_fflush_r+0x1a>
 8014242:	6983      	ldr	r3, [r0, #24]
 8014244:	b90b      	cbnz	r3, 801424a <_fflush_r+0x1a>
 8014246:	f000 f887 	bl	8014358 <__sinit>
 801424a:	4b14      	ldr	r3, [pc, #80]	; (801429c <_fflush_r+0x6c>)
 801424c:	429c      	cmp	r4, r3
 801424e:	d11b      	bne.n	8014288 <_fflush_r+0x58>
 8014250:	686c      	ldr	r4, [r5, #4]
 8014252:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014256:	2b00      	cmp	r3, #0
 8014258:	d0ef      	beq.n	801423a <_fflush_r+0xa>
 801425a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801425c:	07d0      	lsls	r0, r2, #31
 801425e:	d404      	bmi.n	801426a <_fflush_r+0x3a>
 8014260:	0599      	lsls	r1, r3, #22
 8014262:	d402      	bmi.n	801426a <_fflush_r+0x3a>
 8014264:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014266:	f000 f927 	bl	80144b8 <__retarget_lock_acquire_recursive>
 801426a:	4628      	mov	r0, r5
 801426c:	4621      	mov	r1, r4
 801426e:	f7ff ff59 	bl	8014124 <__sflush_r>
 8014272:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014274:	07da      	lsls	r2, r3, #31
 8014276:	4605      	mov	r5, r0
 8014278:	d4e0      	bmi.n	801423c <_fflush_r+0xc>
 801427a:	89a3      	ldrh	r3, [r4, #12]
 801427c:	059b      	lsls	r3, r3, #22
 801427e:	d4dd      	bmi.n	801423c <_fflush_r+0xc>
 8014280:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014282:	f000 f91a 	bl	80144ba <__retarget_lock_release_recursive>
 8014286:	e7d9      	b.n	801423c <_fflush_r+0xc>
 8014288:	4b05      	ldr	r3, [pc, #20]	; (80142a0 <_fflush_r+0x70>)
 801428a:	429c      	cmp	r4, r3
 801428c:	d101      	bne.n	8014292 <_fflush_r+0x62>
 801428e:	68ac      	ldr	r4, [r5, #8]
 8014290:	e7df      	b.n	8014252 <_fflush_r+0x22>
 8014292:	4b04      	ldr	r3, [pc, #16]	; (80142a4 <_fflush_r+0x74>)
 8014294:	429c      	cmp	r4, r3
 8014296:	bf08      	it	eq
 8014298:	68ec      	ldreq	r4, [r5, #12]
 801429a:	e7da      	b.n	8014252 <_fflush_r+0x22>
 801429c:	08017e08 	.word	0x08017e08
 80142a0:	08017e28 	.word	0x08017e28
 80142a4:	08017de8 	.word	0x08017de8

080142a8 <std>:
 80142a8:	2300      	movs	r3, #0
 80142aa:	b510      	push	{r4, lr}
 80142ac:	4604      	mov	r4, r0
 80142ae:	e9c0 3300 	strd	r3, r3, [r0]
 80142b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80142b6:	6083      	str	r3, [r0, #8]
 80142b8:	8181      	strh	r1, [r0, #12]
 80142ba:	6643      	str	r3, [r0, #100]	; 0x64
 80142bc:	81c2      	strh	r2, [r0, #14]
 80142be:	6183      	str	r3, [r0, #24]
 80142c0:	4619      	mov	r1, r3
 80142c2:	2208      	movs	r2, #8
 80142c4:	305c      	adds	r0, #92	; 0x5c
 80142c6:	f7ff fde9 	bl	8013e9c <memset>
 80142ca:	4b05      	ldr	r3, [pc, #20]	; (80142e0 <std+0x38>)
 80142cc:	6263      	str	r3, [r4, #36]	; 0x24
 80142ce:	4b05      	ldr	r3, [pc, #20]	; (80142e4 <std+0x3c>)
 80142d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80142d2:	4b05      	ldr	r3, [pc, #20]	; (80142e8 <std+0x40>)
 80142d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80142d6:	4b05      	ldr	r3, [pc, #20]	; (80142ec <std+0x44>)
 80142d8:	6224      	str	r4, [r4, #32]
 80142da:	6323      	str	r3, [r4, #48]	; 0x30
 80142dc:	bd10      	pop	{r4, pc}
 80142de:	bf00      	nop
 80142e0:	08014ce5 	.word	0x08014ce5
 80142e4:	08014d07 	.word	0x08014d07
 80142e8:	08014d3f 	.word	0x08014d3f
 80142ec:	08014d63 	.word	0x08014d63

080142f0 <_cleanup_r>:
 80142f0:	4901      	ldr	r1, [pc, #4]	; (80142f8 <_cleanup_r+0x8>)
 80142f2:	f000 b8c1 	b.w	8014478 <_fwalk_reent>
 80142f6:	bf00      	nop
 80142f8:	08014231 	.word	0x08014231

080142fc <__sfmoreglue>:
 80142fc:	b570      	push	{r4, r5, r6, lr}
 80142fe:	1e4a      	subs	r2, r1, #1
 8014300:	2568      	movs	r5, #104	; 0x68
 8014302:	4355      	muls	r5, r2
 8014304:	460e      	mov	r6, r1
 8014306:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801430a:	f000 f993 	bl	8014634 <_malloc_r>
 801430e:	4604      	mov	r4, r0
 8014310:	b140      	cbz	r0, 8014324 <__sfmoreglue+0x28>
 8014312:	2100      	movs	r1, #0
 8014314:	e9c0 1600 	strd	r1, r6, [r0]
 8014318:	300c      	adds	r0, #12
 801431a:	60a0      	str	r0, [r4, #8]
 801431c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8014320:	f7ff fdbc 	bl	8013e9c <memset>
 8014324:	4620      	mov	r0, r4
 8014326:	bd70      	pop	{r4, r5, r6, pc}

08014328 <__sfp_lock_acquire>:
 8014328:	4801      	ldr	r0, [pc, #4]	; (8014330 <__sfp_lock_acquire+0x8>)
 801432a:	f000 b8c5 	b.w	80144b8 <__retarget_lock_acquire_recursive>
 801432e:	bf00      	nop
 8014330:	2000b91c 	.word	0x2000b91c

08014334 <__sfp_lock_release>:
 8014334:	4801      	ldr	r0, [pc, #4]	; (801433c <__sfp_lock_release+0x8>)
 8014336:	f000 b8c0 	b.w	80144ba <__retarget_lock_release_recursive>
 801433a:	bf00      	nop
 801433c:	2000b91c 	.word	0x2000b91c

08014340 <__sinit_lock_acquire>:
 8014340:	4801      	ldr	r0, [pc, #4]	; (8014348 <__sinit_lock_acquire+0x8>)
 8014342:	f000 b8b9 	b.w	80144b8 <__retarget_lock_acquire_recursive>
 8014346:	bf00      	nop
 8014348:	2000b917 	.word	0x2000b917

0801434c <__sinit_lock_release>:
 801434c:	4801      	ldr	r0, [pc, #4]	; (8014354 <__sinit_lock_release+0x8>)
 801434e:	f000 b8b4 	b.w	80144ba <__retarget_lock_release_recursive>
 8014352:	bf00      	nop
 8014354:	2000b917 	.word	0x2000b917

08014358 <__sinit>:
 8014358:	b510      	push	{r4, lr}
 801435a:	4604      	mov	r4, r0
 801435c:	f7ff fff0 	bl	8014340 <__sinit_lock_acquire>
 8014360:	69a3      	ldr	r3, [r4, #24]
 8014362:	b11b      	cbz	r3, 801436c <__sinit+0x14>
 8014364:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014368:	f7ff bff0 	b.w	801434c <__sinit_lock_release>
 801436c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8014370:	6523      	str	r3, [r4, #80]	; 0x50
 8014372:	4b13      	ldr	r3, [pc, #76]	; (80143c0 <__sinit+0x68>)
 8014374:	4a13      	ldr	r2, [pc, #76]	; (80143c4 <__sinit+0x6c>)
 8014376:	681b      	ldr	r3, [r3, #0]
 8014378:	62a2      	str	r2, [r4, #40]	; 0x28
 801437a:	42a3      	cmp	r3, r4
 801437c:	bf04      	itt	eq
 801437e:	2301      	moveq	r3, #1
 8014380:	61a3      	streq	r3, [r4, #24]
 8014382:	4620      	mov	r0, r4
 8014384:	f000 f820 	bl	80143c8 <__sfp>
 8014388:	6060      	str	r0, [r4, #4]
 801438a:	4620      	mov	r0, r4
 801438c:	f000 f81c 	bl	80143c8 <__sfp>
 8014390:	60a0      	str	r0, [r4, #8]
 8014392:	4620      	mov	r0, r4
 8014394:	f000 f818 	bl	80143c8 <__sfp>
 8014398:	2200      	movs	r2, #0
 801439a:	60e0      	str	r0, [r4, #12]
 801439c:	2104      	movs	r1, #4
 801439e:	6860      	ldr	r0, [r4, #4]
 80143a0:	f7ff ff82 	bl	80142a8 <std>
 80143a4:	68a0      	ldr	r0, [r4, #8]
 80143a6:	2201      	movs	r2, #1
 80143a8:	2109      	movs	r1, #9
 80143aa:	f7ff ff7d 	bl	80142a8 <std>
 80143ae:	68e0      	ldr	r0, [r4, #12]
 80143b0:	2202      	movs	r2, #2
 80143b2:	2112      	movs	r1, #18
 80143b4:	f7ff ff78 	bl	80142a8 <std>
 80143b8:	2301      	movs	r3, #1
 80143ba:	61a3      	str	r3, [r4, #24]
 80143bc:	e7d2      	b.n	8014364 <__sinit+0xc>
 80143be:	bf00      	nop
 80143c0:	08017d30 	.word	0x08017d30
 80143c4:	080142f1 	.word	0x080142f1

080143c8 <__sfp>:
 80143c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143ca:	4607      	mov	r7, r0
 80143cc:	f7ff ffac 	bl	8014328 <__sfp_lock_acquire>
 80143d0:	4b1e      	ldr	r3, [pc, #120]	; (801444c <__sfp+0x84>)
 80143d2:	681e      	ldr	r6, [r3, #0]
 80143d4:	69b3      	ldr	r3, [r6, #24]
 80143d6:	b913      	cbnz	r3, 80143de <__sfp+0x16>
 80143d8:	4630      	mov	r0, r6
 80143da:	f7ff ffbd 	bl	8014358 <__sinit>
 80143de:	3648      	adds	r6, #72	; 0x48
 80143e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80143e4:	3b01      	subs	r3, #1
 80143e6:	d503      	bpl.n	80143f0 <__sfp+0x28>
 80143e8:	6833      	ldr	r3, [r6, #0]
 80143ea:	b30b      	cbz	r3, 8014430 <__sfp+0x68>
 80143ec:	6836      	ldr	r6, [r6, #0]
 80143ee:	e7f7      	b.n	80143e0 <__sfp+0x18>
 80143f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80143f4:	b9d5      	cbnz	r5, 801442c <__sfp+0x64>
 80143f6:	4b16      	ldr	r3, [pc, #88]	; (8014450 <__sfp+0x88>)
 80143f8:	60e3      	str	r3, [r4, #12]
 80143fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80143fe:	6665      	str	r5, [r4, #100]	; 0x64
 8014400:	f000 f859 	bl	80144b6 <__retarget_lock_init_recursive>
 8014404:	f7ff ff96 	bl	8014334 <__sfp_lock_release>
 8014408:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801440c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8014410:	6025      	str	r5, [r4, #0]
 8014412:	61a5      	str	r5, [r4, #24]
 8014414:	2208      	movs	r2, #8
 8014416:	4629      	mov	r1, r5
 8014418:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801441c:	f7ff fd3e 	bl	8013e9c <memset>
 8014420:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8014424:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8014428:	4620      	mov	r0, r4
 801442a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801442c:	3468      	adds	r4, #104	; 0x68
 801442e:	e7d9      	b.n	80143e4 <__sfp+0x1c>
 8014430:	2104      	movs	r1, #4
 8014432:	4638      	mov	r0, r7
 8014434:	f7ff ff62 	bl	80142fc <__sfmoreglue>
 8014438:	4604      	mov	r4, r0
 801443a:	6030      	str	r0, [r6, #0]
 801443c:	2800      	cmp	r0, #0
 801443e:	d1d5      	bne.n	80143ec <__sfp+0x24>
 8014440:	f7ff ff78 	bl	8014334 <__sfp_lock_release>
 8014444:	230c      	movs	r3, #12
 8014446:	603b      	str	r3, [r7, #0]
 8014448:	e7ee      	b.n	8014428 <__sfp+0x60>
 801444a:	bf00      	nop
 801444c:	08017d30 	.word	0x08017d30
 8014450:	ffff0001 	.word	0xffff0001

08014454 <fiprintf>:
 8014454:	b40e      	push	{r1, r2, r3}
 8014456:	b503      	push	{r0, r1, lr}
 8014458:	4601      	mov	r1, r0
 801445a:	ab03      	add	r3, sp, #12
 801445c:	4805      	ldr	r0, [pc, #20]	; (8014474 <fiprintf+0x20>)
 801445e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014462:	6800      	ldr	r0, [r0, #0]
 8014464:	9301      	str	r3, [sp, #4]
 8014466:	f000 f969 	bl	801473c <_vfiprintf_r>
 801446a:	b002      	add	sp, #8
 801446c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014470:	b003      	add	sp, #12
 8014472:	4770      	bx	lr
 8014474:	2000001c 	.word	0x2000001c

08014478 <_fwalk_reent>:
 8014478:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801447c:	4606      	mov	r6, r0
 801447e:	4688      	mov	r8, r1
 8014480:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8014484:	2700      	movs	r7, #0
 8014486:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801448a:	f1b9 0901 	subs.w	r9, r9, #1
 801448e:	d505      	bpl.n	801449c <_fwalk_reent+0x24>
 8014490:	6824      	ldr	r4, [r4, #0]
 8014492:	2c00      	cmp	r4, #0
 8014494:	d1f7      	bne.n	8014486 <_fwalk_reent+0xe>
 8014496:	4638      	mov	r0, r7
 8014498:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801449c:	89ab      	ldrh	r3, [r5, #12]
 801449e:	2b01      	cmp	r3, #1
 80144a0:	d907      	bls.n	80144b2 <_fwalk_reent+0x3a>
 80144a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80144a6:	3301      	adds	r3, #1
 80144a8:	d003      	beq.n	80144b2 <_fwalk_reent+0x3a>
 80144aa:	4629      	mov	r1, r5
 80144ac:	4630      	mov	r0, r6
 80144ae:	47c0      	blx	r8
 80144b0:	4307      	orrs	r7, r0
 80144b2:	3568      	adds	r5, #104	; 0x68
 80144b4:	e7e9      	b.n	801448a <_fwalk_reent+0x12>

080144b6 <__retarget_lock_init_recursive>:
 80144b6:	4770      	bx	lr

080144b8 <__retarget_lock_acquire_recursive>:
 80144b8:	4770      	bx	lr

080144ba <__retarget_lock_release_recursive>:
 80144ba:	4770      	bx	lr

080144bc <__swhatbuf_r>:
 80144bc:	b570      	push	{r4, r5, r6, lr}
 80144be:	460e      	mov	r6, r1
 80144c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80144c4:	2900      	cmp	r1, #0
 80144c6:	b096      	sub	sp, #88	; 0x58
 80144c8:	4614      	mov	r4, r2
 80144ca:	461d      	mov	r5, r3
 80144cc:	da07      	bge.n	80144de <__swhatbuf_r+0x22>
 80144ce:	2300      	movs	r3, #0
 80144d0:	602b      	str	r3, [r5, #0]
 80144d2:	89b3      	ldrh	r3, [r6, #12]
 80144d4:	061a      	lsls	r2, r3, #24
 80144d6:	d410      	bmi.n	80144fa <__swhatbuf_r+0x3e>
 80144d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80144dc:	e00e      	b.n	80144fc <__swhatbuf_r+0x40>
 80144de:	466a      	mov	r2, sp
 80144e0:	f000 fd2e 	bl	8014f40 <_fstat_r>
 80144e4:	2800      	cmp	r0, #0
 80144e6:	dbf2      	blt.n	80144ce <__swhatbuf_r+0x12>
 80144e8:	9a01      	ldr	r2, [sp, #4]
 80144ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80144ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80144f2:	425a      	negs	r2, r3
 80144f4:	415a      	adcs	r2, r3
 80144f6:	602a      	str	r2, [r5, #0]
 80144f8:	e7ee      	b.n	80144d8 <__swhatbuf_r+0x1c>
 80144fa:	2340      	movs	r3, #64	; 0x40
 80144fc:	2000      	movs	r0, #0
 80144fe:	6023      	str	r3, [r4, #0]
 8014500:	b016      	add	sp, #88	; 0x58
 8014502:	bd70      	pop	{r4, r5, r6, pc}

08014504 <__smakebuf_r>:
 8014504:	898b      	ldrh	r3, [r1, #12]
 8014506:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014508:	079d      	lsls	r5, r3, #30
 801450a:	4606      	mov	r6, r0
 801450c:	460c      	mov	r4, r1
 801450e:	d507      	bpl.n	8014520 <__smakebuf_r+0x1c>
 8014510:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014514:	6023      	str	r3, [r4, #0]
 8014516:	6123      	str	r3, [r4, #16]
 8014518:	2301      	movs	r3, #1
 801451a:	6163      	str	r3, [r4, #20]
 801451c:	b002      	add	sp, #8
 801451e:	bd70      	pop	{r4, r5, r6, pc}
 8014520:	ab01      	add	r3, sp, #4
 8014522:	466a      	mov	r2, sp
 8014524:	f7ff ffca 	bl	80144bc <__swhatbuf_r>
 8014528:	9900      	ldr	r1, [sp, #0]
 801452a:	4605      	mov	r5, r0
 801452c:	4630      	mov	r0, r6
 801452e:	f000 f881 	bl	8014634 <_malloc_r>
 8014532:	b948      	cbnz	r0, 8014548 <__smakebuf_r+0x44>
 8014534:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014538:	059a      	lsls	r2, r3, #22
 801453a:	d4ef      	bmi.n	801451c <__smakebuf_r+0x18>
 801453c:	f023 0303 	bic.w	r3, r3, #3
 8014540:	f043 0302 	orr.w	r3, r3, #2
 8014544:	81a3      	strh	r3, [r4, #12]
 8014546:	e7e3      	b.n	8014510 <__smakebuf_r+0xc>
 8014548:	4b0d      	ldr	r3, [pc, #52]	; (8014580 <__smakebuf_r+0x7c>)
 801454a:	62b3      	str	r3, [r6, #40]	; 0x28
 801454c:	89a3      	ldrh	r3, [r4, #12]
 801454e:	6020      	str	r0, [r4, #0]
 8014550:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014554:	81a3      	strh	r3, [r4, #12]
 8014556:	9b00      	ldr	r3, [sp, #0]
 8014558:	6163      	str	r3, [r4, #20]
 801455a:	9b01      	ldr	r3, [sp, #4]
 801455c:	6120      	str	r0, [r4, #16]
 801455e:	b15b      	cbz	r3, 8014578 <__smakebuf_r+0x74>
 8014560:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014564:	4630      	mov	r0, r6
 8014566:	f000 fcfd 	bl	8014f64 <_isatty_r>
 801456a:	b128      	cbz	r0, 8014578 <__smakebuf_r+0x74>
 801456c:	89a3      	ldrh	r3, [r4, #12]
 801456e:	f023 0303 	bic.w	r3, r3, #3
 8014572:	f043 0301 	orr.w	r3, r3, #1
 8014576:	81a3      	strh	r3, [r4, #12]
 8014578:	89a0      	ldrh	r0, [r4, #12]
 801457a:	4305      	orrs	r5, r0
 801457c:	81a5      	strh	r5, [r4, #12]
 801457e:	e7cd      	b.n	801451c <__smakebuf_r+0x18>
 8014580:	080142f1 	.word	0x080142f1

08014584 <malloc>:
 8014584:	4b02      	ldr	r3, [pc, #8]	; (8014590 <malloc+0xc>)
 8014586:	4601      	mov	r1, r0
 8014588:	6818      	ldr	r0, [r3, #0]
 801458a:	f000 b853 	b.w	8014634 <_malloc_r>
 801458e:	bf00      	nop
 8014590:	2000001c 	.word	0x2000001c

08014594 <_free_r>:
 8014594:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014596:	2900      	cmp	r1, #0
 8014598:	d048      	beq.n	801462c <_free_r+0x98>
 801459a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801459e:	9001      	str	r0, [sp, #4]
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	f1a1 0404 	sub.w	r4, r1, #4
 80145a6:	bfb8      	it	lt
 80145a8:	18e4      	addlt	r4, r4, r3
 80145aa:	f000 fcfd 	bl	8014fa8 <__malloc_lock>
 80145ae:	4a20      	ldr	r2, [pc, #128]	; (8014630 <_free_r+0x9c>)
 80145b0:	9801      	ldr	r0, [sp, #4]
 80145b2:	6813      	ldr	r3, [r2, #0]
 80145b4:	4615      	mov	r5, r2
 80145b6:	b933      	cbnz	r3, 80145c6 <_free_r+0x32>
 80145b8:	6063      	str	r3, [r4, #4]
 80145ba:	6014      	str	r4, [r2, #0]
 80145bc:	b003      	add	sp, #12
 80145be:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80145c2:	f000 bcf7 	b.w	8014fb4 <__malloc_unlock>
 80145c6:	42a3      	cmp	r3, r4
 80145c8:	d90b      	bls.n	80145e2 <_free_r+0x4e>
 80145ca:	6821      	ldr	r1, [r4, #0]
 80145cc:	1862      	adds	r2, r4, r1
 80145ce:	4293      	cmp	r3, r2
 80145d0:	bf04      	itt	eq
 80145d2:	681a      	ldreq	r2, [r3, #0]
 80145d4:	685b      	ldreq	r3, [r3, #4]
 80145d6:	6063      	str	r3, [r4, #4]
 80145d8:	bf04      	itt	eq
 80145da:	1852      	addeq	r2, r2, r1
 80145dc:	6022      	streq	r2, [r4, #0]
 80145de:	602c      	str	r4, [r5, #0]
 80145e0:	e7ec      	b.n	80145bc <_free_r+0x28>
 80145e2:	461a      	mov	r2, r3
 80145e4:	685b      	ldr	r3, [r3, #4]
 80145e6:	b10b      	cbz	r3, 80145ec <_free_r+0x58>
 80145e8:	42a3      	cmp	r3, r4
 80145ea:	d9fa      	bls.n	80145e2 <_free_r+0x4e>
 80145ec:	6811      	ldr	r1, [r2, #0]
 80145ee:	1855      	adds	r5, r2, r1
 80145f0:	42a5      	cmp	r5, r4
 80145f2:	d10b      	bne.n	801460c <_free_r+0x78>
 80145f4:	6824      	ldr	r4, [r4, #0]
 80145f6:	4421      	add	r1, r4
 80145f8:	1854      	adds	r4, r2, r1
 80145fa:	42a3      	cmp	r3, r4
 80145fc:	6011      	str	r1, [r2, #0]
 80145fe:	d1dd      	bne.n	80145bc <_free_r+0x28>
 8014600:	681c      	ldr	r4, [r3, #0]
 8014602:	685b      	ldr	r3, [r3, #4]
 8014604:	6053      	str	r3, [r2, #4]
 8014606:	4421      	add	r1, r4
 8014608:	6011      	str	r1, [r2, #0]
 801460a:	e7d7      	b.n	80145bc <_free_r+0x28>
 801460c:	d902      	bls.n	8014614 <_free_r+0x80>
 801460e:	230c      	movs	r3, #12
 8014610:	6003      	str	r3, [r0, #0]
 8014612:	e7d3      	b.n	80145bc <_free_r+0x28>
 8014614:	6825      	ldr	r5, [r4, #0]
 8014616:	1961      	adds	r1, r4, r5
 8014618:	428b      	cmp	r3, r1
 801461a:	bf04      	itt	eq
 801461c:	6819      	ldreq	r1, [r3, #0]
 801461e:	685b      	ldreq	r3, [r3, #4]
 8014620:	6063      	str	r3, [r4, #4]
 8014622:	bf04      	itt	eq
 8014624:	1949      	addeq	r1, r1, r5
 8014626:	6021      	streq	r1, [r4, #0]
 8014628:	6054      	str	r4, [r2, #4]
 801462a:	e7c7      	b.n	80145bc <_free_r+0x28>
 801462c:	b003      	add	sp, #12
 801462e:	bd30      	pop	{r4, r5, pc}
 8014630:	20004b50 	.word	0x20004b50

08014634 <_malloc_r>:
 8014634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014636:	1ccd      	adds	r5, r1, #3
 8014638:	f025 0503 	bic.w	r5, r5, #3
 801463c:	3508      	adds	r5, #8
 801463e:	2d0c      	cmp	r5, #12
 8014640:	bf38      	it	cc
 8014642:	250c      	movcc	r5, #12
 8014644:	2d00      	cmp	r5, #0
 8014646:	4606      	mov	r6, r0
 8014648:	db01      	blt.n	801464e <_malloc_r+0x1a>
 801464a:	42a9      	cmp	r1, r5
 801464c:	d903      	bls.n	8014656 <_malloc_r+0x22>
 801464e:	230c      	movs	r3, #12
 8014650:	6033      	str	r3, [r6, #0]
 8014652:	2000      	movs	r0, #0
 8014654:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014656:	f000 fca7 	bl	8014fa8 <__malloc_lock>
 801465a:	4921      	ldr	r1, [pc, #132]	; (80146e0 <_malloc_r+0xac>)
 801465c:	680a      	ldr	r2, [r1, #0]
 801465e:	4614      	mov	r4, r2
 8014660:	b99c      	cbnz	r4, 801468a <_malloc_r+0x56>
 8014662:	4f20      	ldr	r7, [pc, #128]	; (80146e4 <_malloc_r+0xb0>)
 8014664:	683b      	ldr	r3, [r7, #0]
 8014666:	b923      	cbnz	r3, 8014672 <_malloc_r+0x3e>
 8014668:	4621      	mov	r1, r4
 801466a:	4630      	mov	r0, r6
 801466c:	f000 fb2a 	bl	8014cc4 <_sbrk_r>
 8014670:	6038      	str	r0, [r7, #0]
 8014672:	4629      	mov	r1, r5
 8014674:	4630      	mov	r0, r6
 8014676:	f000 fb25 	bl	8014cc4 <_sbrk_r>
 801467a:	1c43      	adds	r3, r0, #1
 801467c:	d123      	bne.n	80146c6 <_malloc_r+0x92>
 801467e:	230c      	movs	r3, #12
 8014680:	6033      	str	r3, [r6, #0]
 8014682:	4630      	mov	r0, r6
 8014684:	f000 fc96 	bl	8014fb4 <__malloc_unlock>
 8014688:	e7e3      	b.n	8014652 <_malloc_r+0x1e>
 801468a:	6823      	ldr	r3, [r4, #0]
 801468c:	1b5b      	subs	r3, r3, r5
 801468e:	d417      	bmi.n	80146c0 <_malloc_r+0x8c>
 8014690:	2b0b      	cmp	r3, #11
 8014692:	d903      	bls.n	801469c <_malloc_r+0x68>
 8014694:	6023      	str	r3, [r4, #0]
 8014696:	441c      	add	r4, r3
 8014698:	6025      	str	r5, [r4, #0]
 801469a:	e004      	b.n	80146a6 <_malloc_r+0x72>
 801469c:	6863      	ldr	r3, [r4, #4]
 801469e:	42a2      	cmp	r2, r4
 80146a0:	bf0c      	ite	eq
 80146a2:	600b      	streq	r3, [r1, #0]
 80146a4:	6053      	strne	r3, [r2, #4]
 80146a6:	4630      	mov	r0, r6
 80146a8:	f000 fc84 	bl	8014fb4 <__malloc_unlock>
 80146ac:	f104 000b 	add.w	r0, r4, #11
 80146b0:	1d23      	adds	r3, r4, #4
 80146b2:	f020 0007 	bic.w	r0, r0, #7
 80146b6:	1ac2      	subs	r2, r0, r3
 80146b8:	d0cc      	beq.n	8014654 <_malloc_r+0x20>
 80146ba:	1a1b      	subs	r3, r3, r0
 80146bc:	50a3      	str	r3, [r4, r2]
 80146be:	e7c9      	b.n	8014654 <_malloc_r+0x20>
 80146c0:	4622      	mov	r2, r4
 80146c2:	6864      	ldr	r4, [r4, #4]
 80146c4:	e7cc      	b.n	8014660 <_malloc_r+0x2c>
 80146c6:	1cc4      	adds	r4, r0, #3
 80146c8:	f024 0403 	bic.w	r4, r4, #3
 80146cc:	42a0      	cmp	r0, r4
 80146ce:	d0e3      	beq.n	8014698 <_malloc_r+0x64>
 80146d0:	1a21      	subs	r1, r4, r0
 80146d2:	4630      	mov	r0, r6
 80146d4:	f000 faf6 	bl	8014cc4 <_sbrk_r>
 80146d8:	3001      	adds	r0, #1
 80146da:	d1dd      	bne.n	8014698 <_malloc_r+0x64>
 80146dc:	e7cf      	b.n	801467e <_malloc_r+0x4a>
 80146de:	bf00      	nop
 80146e0:	20004b50 	.word	0x20004b50
 80146e4:	20004b54 	.word	0x20004b54

080146e8 <__sfputc_r>:
 80146e8:	6893      	ldr	r3, [r2, #8]
 80146ea:	3b01      	subs	r3, #1
 80146ec:	2b00      	cmp	r3, #0
 80146ee:	b410      	push	{r4}
 80146f0:	6093      	str	r3, [r2, #8]
 80146f2:	da08      	bge.n	8014706 <__sfputc_r+0x1e>
 80146f4:	6994      	ldr	r4, [r2, #24]
 80146f6:	42a3      	cmp	r3, r4
 80146f8:	db01      	blt.n	80146fe <__sfputc_r+0x16>
 80146fa:	290a      	cmp	r1, #10
 80146fc:	d103      	bne.n	8014706 <__sfputc_r+0x1e>
 80146fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014702:	f000 bb33 	b.w	8014d6c <__swbuf_r>
 8014706:	6813      	ldr	r3, [r2, #0]
 8014708:	1c58      	adds	r0, r3, #1
 801470a:	6010      	str	r0, [r2, #0]
 801470c:	7019      	strb	r1, [r3, #0]
 801470e:	4608      	mov	r0, r1
 8014710:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014714:	4770      	bx	lr

08014716 <__sfputs_r>:
 8014716:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014718:	4606      	mov	r6, r0
 801471a:	460f      	mov	r7, r1
 801471c:	4614      	mov	r4, r2
 801471e:	18d5      	adds	r5, r2, r3
 8014720:	42ac      	cmp	r4, r5
 8014722:	d101      	bne.n	8014728 <__sfputs_r+0x12>
 8014724:	2000      	movs	r0, #0
 8014726:	e007      	b.n	8014738 <__sfputs_r+0x22>
 8014728:	f814 1b01 	ldrb.w	r1, [r4], #1
 801472c:	463a      	mov	r2, r7
 801472e:	4630      	mov	r0, r6
 8014730:	f7ff ffda 	bl	80146e8 <__sfputc_r>
 8014734:	1c43      	adds	r3, r0, #1
 8014736:	d1f3      	bne.n	8014720 <__sfputs_r+0xa>
 8014738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801473c <_vfiprintf_r>:
 801473c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014740:	460d      	mov	r5, r1
 8014742:	b09d      	sub	sp, #116	; 0x74
 8014744:	4614      	mov	r4, r2
 8014746:	4698      	mov	r8, r3
 8014748:	4606      	mov	r6, r0
 801474a:	b118      	cbz	r0, 8014754 <_vfiprintf_r+0x18>
 801474c:	6983      	ldr	r3, [r0, #24]
 801474e:	b90b      	cbnz	r3, 8014754 <_vfiprintf_r+0x18>
 8014750:	f7ff fe02 	bl	8014358 <__sinit>
 8014754:	4b89      	ldr	r3, [pc, #548]	; (801497c <_vfiprintf_r+0x240>)
 8014756:	429d      	cmp	r5, r3
 8014758:	d11b      	bne.n	8014792 <_vfiprintf_r+0x56>
 801475a:	6875      	ldr	r5, [r6, #4]
 801475c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801475e:	07d9      	lsls	r1, r3, #31
 8014760:	d405      	bmi.n	801476e <_vfiprintf_r+0x32>
 8014762:	89ab      	ldrh	r3, [r5, #12]
 8014764:	059a      	lsls	r2, r3, #22
 8014766:	d402      	bmi.n	801476e <_vfiprintf_r+0x32>
 8014768:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801476a:	f7ff fea5 	bl	80144b8 <__retarget_lock_acquire_recursive>
 801476e:	89ab      	ldrh	r3, [r5, #12]
 8014770:	071b      	lsls	r3, r3, #28
 8014772:	d501      	bpl.n	8014778 <_vfiprintf_r+0x3c>
 8014774:	692b      	ldr	r3, [r5, #16]
 8014776:	b9eb      	cbnz	r3, 80147b4 <_vfiprintf_r+0x78>
 8014778:	4629      	mov	r1, r5
 801477a:	4630      	mov	r0, r6
 801477c:	f000 fb5a 	bl	8014e34 <__swsetup_r>
 8014780:	b1c0      	cbz	r0, 80147b4 <_vfiprintf_r+0x78>
 8014782:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014784:	07dc      	lsls	r4, r3, #31
 8014786:	d50e      	bpl.n	80147a6 <_vfiprintf_r+0x6a>
 8014788:	f04f 30ff 	mov.w	r0, #4294967295
 801478c:	b01d      	add	sp, #116	; 0x74
 801478e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014792:	4b7b      	ldr	r3, [pc, #492]	; (8014980 <_vfiprintf_r+0x244>)
 8014794:	429d      	cmp	r5, r3
 8014796:	d101      	bne.n	801479c <_vfiprintf_r+0x60>
 8014798:	68b5      	ldr	r5, [r6, #8]
 801479a:	e7df      	b.n	801475c <_vfiprintf_r+0x20>
 801479c:	4b79      	ldr	r3, [pc, #484]	; (8014984 <_vfiprintf_r+0x248>)
 801479e:	429d      	cmp	r5, r3
 80147a0:	bf08      	it	eq
 80147a2:	68f5      	ldreq	r5, [r6, #12]
 80147a4:	e7da      	b.n	801475c <_vfiprintf_r+0x20>
 80147a6:	89ab      	ldrh	r3, [r5, #12]
 80147a8:	0598      	lsls	r0, r3, #22
 80147aa:	d4ed      	bmi.n	8014788 <_vfiprintf_r+0x4c>
 80147ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80147ae:	f7ff fe84 	bl	80144ba <__retarget_lock_release_recursive>
 80147b2:	e7e9      	b.n	8014788 <_vfiprintf_r+0x4c>
 80147b4:	2300      	movs	r3, #0
 80147b6:	9309      	str	r3, [sp, #36]	; 0x24
 80147b8:	2320      	movs	r3, #32
 80147ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80147be:	f8cd 800c 	str.w	r8, [sp, #12]
 80147c2:	2330      	movs	r3, #48	; 0x30
 80147c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8014988 <_vfiprintf_r+0x24c>
 80147c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80147cc:	f04f 0901 	mov.w	r9, #1
 80147d0:	4623      	mov	r3, r4
 80147d2:	469a      	mov	sl, r3
 80147d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80147d8:	b10a      	cbz	r2, 80147de <_vfiprintf_r+0xa2>
 80147da:	2a25      	cmp	r2, #37	; 0x25
 80147dc:	d1f9      	bne.n	80147d2 <_vfiprintf_r+0x96>
 80147de:	ebba 0b04 	subs.w	fp, sl, r4
 80147e2:	d00b      	beq.n	80147fc <_vfiprintf_r+0xc0>
 80147e4:	465b      	mov	r3, fp
 80147e6:	4622      	mov	r2, r4
 80147e8:	4629      	mov	r1, r5
 80147ea:	4630      	mov	r0, r6
 80147ec:	f7ff ff93 	bl	8014716 <__sfputs_r>
 80147f0:	3001      	adds	r0, #1
 80147f2:	f000 80aa 	beq.w	801494a <_vfiprintf_r+0x20e>
 80147f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80147f8:	445a      	add	r2, fp
 80147fa:	9209      	str	r2, [sp, #36]	; 0x24
 80147fc:	f89a 3000 	ldrb.w	r3, [sl]
 8014800:	2b00      	cmp	r3, #0
 8014802:	f000 80a2 	beq.w	801494a <_vfiprintf_r+0x20e>
 8014806:	2300      	movs	r3, #0
 8014808:	f04f 32ff 	mov.w	r2, #4294967295
 801480c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014810:	f10a 0a01 	add.w	sl, sl, #1
 8014814:	9304      	str	r3, [sp, #16]
 8014816:	9307      	str	r3, [sp, #28]
 8014818:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801481c:	931a      	str	r3, [sp, #104]	; 0x68
 801481e:	4654      	mov	r4, sl
 8014820:	2205      	movs	r2, #5
 8014822:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014826:	4858      	ldr	r0, [pc, #352]	; (8014988 <_vfiprintf_r+0x24c>)
 8014828:	f7eb fd0a 	bl	8000240 <memchr>
 801482c:	9a04      	ldr	r2, [sp, #16]
 801482e:	b9d8      	cbnz	r0, 8014868 <_vfiprintf_r+0x12c>
 8014830:	06d1      	lsls	r1, r2, #27
 8014832:	bf44      	itt	mi
 8014834:	2320      	movmi	r3, #32
 8014836:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801483a:	0713      	lsls	r3, r2, #28
 801483c:	bf44      	itt	mi
 801483e:	232b      	movmi	r3, #43	; 0x2b
 8014840:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014844:	f89a 3000 	ldrb.w	r3, [sl]
 8014848:	2b2a      	cmp	r3, #42	; 0x2a
 801484a:	d015      	beq.n	8014878 <_vfiprintf_r+0x13c>
 801484c:	9a07      	ldr	r2, [sp, #28]
 801484e:	4654      	mov	r4, sl
 8014850:	2000      	movs	r0, #0
 8014852:	f04f 0c0a 	mov.w	ip, #10
 8014856:	4621      	mov	r1, r4
 8014858:	f811 3b01 	ldrb.w	r3, [r1], #1
 801485c:	3b30      	subs	r3, #48	; 0x30
 801485e:	2b09      	cmp	r3, #9
 8014860:	d94e      	bls.n	8014900 <_vfiprintf_r+0x1c4>
 8014862:	b1b0      	cbz	r0, 8014892 <_vfiprintf_r+0x156>
 8014864:	9207      	str	r2, [sp, #28]
 8014866:	e014      	b.n	8014892 <_vfiprintf_r+0x156>
 8014868:	eba0 0308 	sub.w	r3, r0, r8
 801486c:	fa09 f303 	lsl.w	r3, r9, r3
 8014870:	4313      	orrs	r3, r2
 8014872:	9304      	str	r3, [sp, #16]
 8014874:	46a2      	mov	sl, r4
 8014876:	e7d2      	b.n	801481e <_vfiprintf_r+0xe2>
 8014878:	9b03      	ldr	r3, [sp, #12]
 801487a:	1d19      	adds	r1, r3, #4
 801487c:	681b      	ldr	r3, [r3, #0]
 801487e:	9103      	str	r1, [sp, #12]
 8014880:	2b00      	cmp	r3, #0
 8014882:	bfbb      	ittet	lt
 8014884:	425b      	neglt	r3, r3
 8014886:	f042 0202 	orrlt.w	r2, r2, #2
 801488a:	9307      	strge	r3, [sp, #28]
 801488c:	9307      	strlt	r3, [sp, #28]
 801488e:	bfb8      	it	lt
 8014890:	9204      	strlt	r2, [sp, #16]
 8014892:	7823      	ldrb	r3, [r4, #0]
 8014894:	2b2e      	cmp	r3, #46	; 0x2e
 8014896:	d10c      	bne.n	80148b2 <_vfiprintf_r+0x176>
 8014898:	7863      	ldrb	r3, [r4, #1]
 801489a:	2b2a      	cmp	r3, #42	; 0x2a
 801489c:	d135      	bne.n	801490a <_vfiprintf_r+0x1ce>
 801489e:	9b03      	ldr	r3, [sp, #12]
 80148a0:	1d1a      	adds	r2, r3, #4
 80148a2:	681b      	ldr	r3, [r3, #0]
 80148a4:	9203      	str	r2, [sp, #12]
 80148a6:	2b00      	cmp	r3, #0
 80148a8:	bfb8      	it	lt
 80148aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80148ae:	3402      	adds	r4, #2
 80148b0:	9305      	str	r3, [sp, #20]
 80148b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8014998 <_vfiprintf_r+0x25c>
 80148b6:	7821      	ldrb	r1, [r4, #0]
 80148b8:	2203      	movs	r2, #3
 80148ba:	4650      	mov	r0, sl
 80148bc:	f7eb fcc0 	bl	8000240 <memchr>
 80148c0:	b140      	cbz	r0, 80148d4 <_vfiprintf_r+0x198>
 80148c2:	2340      	movs	r3, #64	; 0x40
 80148c4:	eba0 000a 	sub.w	r0, r0, sl
 80148c8:	fa03 f000 	lsl.w	r0, r3, r0
 80148cc:	9b04      	ldr	r3, [sp, #16]
 80148ce:	4303      	orrs	r3, r0
 80148d0:	3401      	adds	r4, #1
 80148d2:	9304      	str	r3, [sp, #16]
 80148d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80148d8:	482c      	ldr	r0, [pc, #176]	; (801498c <_vfiprintf_r+0x250>)
 80148da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80148de:	2206      	movs	r2, #6
 80148e0:	f7eb fcae 	bl	8000240 <memchr>
 80148e4:	2800      	cmp	r0, #0
 80148e6:	d03f      	beq.n	8014968 <_vfiprintf_r+0x22c>
 80148e8:	4b29      	ldr	r3, [pc, #164]	; (8014990 <_vfiprintf_r+0x254>)
 80148ea:	bb1b      	cbnz	r3, 8014934 <_vfiprintf_r+0x1f8>
 80148ec:	9b03      	ldr	r3, [sp, #12]
 80148ee:	3307      	adds	r3, #7
 80148f0:	f023 0307 	bic.w	r3, r3, #7
 80148f4:	3308      	adds	r3, #8
 80148f6:	9303      	str	r3, [sp, #12]
 80148f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80148fa:	443b      	add	r3, r7
 80148fc:	9309      	str	r3, [sp, #36]	; 0x24
 80148fe:	e767      	b.n	80147d0 <_vfiprintf_r+0x94>
 8014900:	fb0c 3202 	mla	r2, ip, r2, r3
 8014904:	460c      	mov	r4, r1
 8014906:	2001      	movs	r0, #1
 8014908:	e7a5      	b.n	8014856 <_vfiprintf_r+0x11a>
 801490a:	2300      	movs	r3, #0
 801490c:	3401      	adds	r4, #1
 801490e:	9305      	str	r3, [sp, #20]
 8014910:	4619      	mov	r1, r3
 8014912:	f04f 0c0a 	mov.w	ip, #10
 8014916:	4620      	mov	r0, r4
 8014918:	f810 2b01 	ldrb.w	r2, [r0], #1
 801491c:	3a30      	subs	r2, #48	; 0x30
 801491e:	2a09      	cmp	r2, #9
 8014920:	d903      	bls.n	801492a <_vfiprintf_r+0x1ee>
 8014922:	2b00      	cmp	r3, #0
 8014924:	d0c5      	beq.n	80148b2 <_vfiprintf_r+0x176>
 8014926:	9105      	str	r1, [sp, #20]
 8014928:	e7c3      	b.n	80148b2 <_vfiprintf_r+0x176>
 801492a:	fb0c 2101 	mla	r1, ip, r1, r2
 801492e:	4604      	mov	r4, r0
 8014930:	2301      	movs	r3, #1
 8014932:	e7f0      	b.n	8014916 <_vfiprintf_r+0x1da>
 8014934:	ab03      	add	r3, sp, #12
 8014936:	9300      	str	r3, [sp, #0]
 8014938:	462a      	mov	r2, r5
 801493a:	4b16      	ldr	r3, [pc, #88]	; (8014994 <_vfiprintf_r+0x258>)
 801493c:	a904      	add	r1, sp, #16
 801493e:	4630      	mov	r0, r6
 8014940:	f3af 8000 	nop.w
 8014944:	4607      	mov	r7, r0
 8014946:	1c78      	adds	r0, r7, #1
 8014948:	d1d6      	bne.n	80148f8 <_vfiprintf_r+0x1bc>
 801494a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801494c:	07d9      	lsls	r1, r3, #31
 801494e:	d405      	bmi.n	801495c <_vfiprintf_r+0x220>
 8014950:	89ab      	ldrh	r3, [r5, #12]
 8014952:	059a      	lsls	r2, r3, #22
 8014954:	d402      	bmi.n	801495c <_vfiprintf_r+0x220>
 8014956:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014958:	f7ff fdaf 	bl	80144ba <__retarget_lock_release_recursive>
 801495c:	89ab      	ldrh	r3, [r5, #12]
 801495e:	065b      	lsls	r3, r3, #25
 8014960:	f53f af12 	bmi.w	8014788 <_vfiprintf_r+0x4c>
 8014964:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014966:	e711      	b.n	801478c <_vfiprintf_r+0x50>
 8014968:	ab03      	add	r3, sp, #12
 801496a:	9300      	str	r3, [sp, #0]
 801496c:	462a      	mov	r2, r5
 801496e:	4b09      	ldr	r3, [pc, #36]	; (8014994 <_vfiprintf_r+0x258>)
 8014970:	a904      	add	r1, sp, #16
 8014972:	4630      	mov	r0, r6
 8014974:	f000 f880 	bl	8014a78 <_printf_i>
 8014978:	e7e4      	b.n	8014944 <_vfiprintf_r+0x208>
 801497a:	bf00      	nop
 801497c:	08017e08 	.word	0x08017e08
 8014980:	08017e28 	.word	0x08017e28
 8014984:	08017de8 	.word	0x08017de8
 8014988:	08017e48 	.word	0x08017e48
 801498c:	08017e52 	.word	0x08017e52
 8014990:	00000000 	.word	0x00000000
 8014994:	08014717 	.word	0x08014717
 8014998:	08017e4e 	.word	0x08017e4e

0801499c <_printf_common>:
 801499c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80149a0:	4616      	mov	r6, r2
 80149a2:	4699      	mov	r9, r3
 80149a4:	688a      	ldr	r2, [r1, #8]
 80149a6:	690b      	ldr	r3, [r1, #16]
 80149a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80149ac:	4293      	cmp	r3, r2
 80149ae:	bfb8      	it	lt
 80149b0:	4613      	movlt	r3, r2
 80149b2:	6033      	str	r3, [r6, #0]
 80149b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80149b8:	4607      	mov	r7, r0
 80149ba:	460c      	mov	r4, r1
 80149bc:	b10a      	cbz	r2, 80149c2 <_printf_common+0x26>
 80149be:	3301      	adds	r3, #1
 80149c0:	6033      	str	r3, [r6, #0]
 80149c2:	6823      	ldr	r3, [r4, #0]
 80149c4:	0699      	lsls	r1, r3, #26
 80149c6:	bf42      	ittt	mi
 80149c8:	6833      	ldrmi	r3, [r6, #0]
 80149ca:	3302      	addmi	r3, #2
 80149cc:	6033      	strmi	r3, [r6, #0]
 80149ce:	6825      	ldr	r5, [r4, #0]
 80149d0:	f015 0506 	ands.w	r5, r5, #6
 80149d4:	d106      	bne.n	80149e4 <_printf_common+0x48>
 80149d6:	f104 0a19 	add.w	sl, r4, #25
 80149da:	68e3      	ldr	r3, [r4, #12]
 80149dc:	6832      	ldr	r2, [r6, #0]
 80149de:	1a9b      	subs	r3, r3, r2
 80149e0:	42ab      	cmp	r3, r5
 80149e2:	dc26      	bgt.n	8014a32 <_printf_common+0x96>
 80149e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80149e8:	1e13      	subs	r3, r2, #0
 80149ea:	6822      	ldr	r2, [r4, #0]
 80149ec:	bf18      	it	ne
 80149ee:	2301      	movne	r3, #1
 80149f0:	0692      	lsls	r2, r2, #26
 80149f2:	d42b      	bmi.n	8014a4c <_printf_common+0xb0>
 80149f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80149f8:	4649      	mov	r1, r9
 80149fa:	4638      	mov	r0, r7
 80149fc:	47c0      	blx	r8
 80149fe:	3001      	adds	r0, #1
 8014a00:	d01e      	beq.n	8014a40 <_printf_common+0xa4>
 8014a02:	6823      	ldr	r3, [r4, #0]
 8014a04:	68e5      	ldr	r5, [r4, #12]
 8014a06:	6832      	ldr	r2, [r6, #0]
 8014a08:	f003 0306 	and.w	r3, r3, #6
 8014a0c:	2b04      	cmp	r3, #4
 8014a0e:	bf08      	it	eq
 8014a10:	1aad      	subeq	r5, r5, r2
 8014a12:	68a3      	ldr	r3, [r4, #8]
 8014a14:	6922      	ldr	r2, [r4, #16]
 8014a16:	bf0c      	ite	eq
 8014a18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014a1c:	2500      	movne	r5, #0
 8014a1e:	4293      	cmp	r3, r2
 8014a20:	bfc4      	itt	gt
 8014a22:	1a9b      	subgt	r3, r3, r2
 8014a24:	18ed      	addgt	r5, r5, r3
 8014a26:	2600      	movs	r6, #0
 8014a28:	341a      	adds	r4, #26
 8014a2a:	42b5      	cmp	r5, r6
 8014a2c:	d11a      	bne.n	8014a64 <_printf_common+0xc8>
 8014a2e:	2000      	movs	r0, #0
 8014a30:	e008      	b.n	8014a44 <_printf_common+0xa8>
 8014a32:	2301      	movs	r3, #1
 8014a34:	4652      	mov	r2, sl
 8014a36:	4649      	mov	r1, r9
 8014a38:	4638      	mov	r0, r7
 8014a3a:	47c0      	blx	r8
 8014a3c:	3001      	adds	r0, #1
 8014a3e:	d103      	bne.n	8014a48 <_printf_common+0xac>
 8014a40:	f04f 30ff 	mov.w	r0, #4294967295
 8014a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014a48:	3501      	adds	r5, #1
 8014a4a:	e7c6      	b.n	80149da <_printf_common+0x3e>
 8014a4c:	18e1      	adds	r1, r4, r3
 8014a4e:	1c5a      	adds	r2, r3, #1
 8014a50:	2030      	movs	r0, #48	; 0x30
 8014a52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014a56:	4422      	add	r2, r4
 8014a58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014a5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014a60:	3302      	adds	r3, #2
 8014a62:	e7c7      	b.n	80149f4 <_printf_common+0x58>
 8014a64:	2301      	movs	r3, #1
 8014a66:	4622      	mov	r2, r4
 8014a68:	4649      	mov	r1, r9
 8014a6a:	4638      	mov	r0, r7
 8014a6c:	47c0      	blx	r8
 8014a6e:	3001      	adds	r0, #1
 8014a70:	d0e6      	beq.n	8014a40 <_printf_common+0xa4>
 8014a72:	3601      	adds	r6, #1
 8014a74:	e7d9      	b.n	8014a2a <_printf_common+0x8e>
	...

08014a78 <_printf_i>:
 8014a78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014a7c:	460c      	mov	r4, r1
 8014a7e:	4691      	mov	r9, r2
 8014a80:	7e27      	ldrb	r7, [r4, #24]
 8014a82:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014a84:	2f78      	cmp	r7, #120	; 0x78
 8014a86:	4680      	mov	r8, r0
 8014a88:	469a      	mov	sl, r3
 8014a8a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014a8e:	d807      	bhi.n	8014aa0 <_printf_i+0x28>
 8014a90:	2f62      	cmp	r7, #98	; 0x62
 8014a92:	d80a      	bhi.n	8014aaa <_printf_i+0x32>
 8014a94:	2f00      	cmp	r7, #0
 8014a96:	f000 80d8 	beq.w	8014c4a <_printf_i+0x1d2>
 8014a9a:	2f58      	cmp	r7, #88	; 0x58
 8014a9c:	f000 80a3 	beq.w	8014be6 <_printf_i+0x16e>
 8014aa0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8014aa4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8014aa8:	e03a      	b.n	8014b20 <_printf_i+0xa8>
 8014aaa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8014aae:	2b15      	cmp	r3, #21
 8014ab0:	d8f6      	bhi.n	8014aa0 <_printf_i+0x28>
 8014ab2:	a001      	add	r0, pc, #4	; (adr r0, 8014ab8 <_printf_i+0x40>)
 8014ab4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8014ab8:	08014b11 	.word	0x08014b11
 8014abc:	08014b25 	.word	0x08014b25
 8014ac0:	08014aa1 	.word	0x08014aa1
 8014ac4:	08014aa1 	.word	0x08014aa1
 8014ac8:	08014aa1 	.word	0x08014aa1
 8014acc:	08014aa1 	.word	0x08014aa1
 8014ad0:	08014b25 	.word	0x08014b25
 8014ad4:	08014aa1 	.word	0x08014aa1
 8014ad8:	08014aa1 	.word	0x08014aa1
 8014adc:	08014aa1 	.word	0x08014aa1
 8014ae0:	08014aa1 	.word	0x08014aa1
 8014ae4:	08014c31 	.word	0x08014c31
 8014ae8:	08014b55 	.word	0x08014b55
 8014aec:	08014c13 	.word	0x08014c13
 8014af0:	08014aa1 	.word	0x08014aa1
 8014af4:	08014aa1 	.word	0x08014aa1
 8014af8:	08014c53 	.word	0x08014c53
 8014afc:	08014aa1 	.word	0x08014aa1
 8014b00:	08014b55 	.word	0x08014b55
 8014b04:	08014aa1 	.word	0x08014aa1
 8014b08:	08014aa1 	.word	0x08014aa1
 8014b0c:	08014c1b 	.word	0x08014c1b
 8014b10:	680b      	ldr	r3, [r1, #0]
 8014b12:	1d1a      	adds	r2, r3, #4
 8014b14:	681b      	ldr	r3, [r3, #0]
 8014b16:	600a      	str	r2, [r1, #0]
 8014b18:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8014b1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014b20:	2301      	movs	r3, #1
 8014b22:	e0a3      	b.n	8014c6c <_printf_i+0x1f4>
 8014b24:	6825      	ldr	r5, [r4, #0]
 8014b26:	6808      	ldr	r0, [r1, #0]
 8014b28:	062e      	lsls	r6, r5, #24
 8014b2a:	f100 0304 	add.w	r3, r0, #4
 8014b2e:	d50a      	bpl.n	8014b46 <_printf_i+0xce>
 8014b30:	6805      	ldr	r5, [r0, #0]
 8014b32:	600b      	str	r3, [r1, #0]
 8014b34:	2d00      	cmp	r5, #0
 8014b36:	da03      	bge.n	8014b40 <_printf_i+0xc8>
 8014b38:	232d      	movs	r3, #45	; 0x2d
 8014b3a:	426d      	negs	r5, r5
 8014b3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014b40:	485e      	ldr	r0, [pc, #376]	; (8014cbc <_printf_i+0x244>)
 8014b42:	230a      	movs	r3, #10
 8014b44:	e019      	b.n	8014b7a <_printf_i+0x102>
 8014b46:	f015 0f40 	tst.w	r5, #64	; 0x40
 8014b4a:	6805      	ldr	r5, [r0, #0]
 8014b4c:	600b      	str	r3, [r1, #0]
 8014b4e:	bf18      	it	ne
 8014b50:	b22d      	sxthne	r5, r5
 8014b52:	e7ef      	b.n	8014b34 <_printf_i+0xbc>
 8014b54:	680b      	ldr	r3, [r1, #0]
 8014b56:	6825      	ldr	r5, [r4, #0]
 8014b58:	1d18      	adds	r0, r3, #4
 8014b5a:	6008      	str	r0, [r1, #0]
 8014b5c:	0628      	lsls	r0, r5, #24
 8014b5e:	d501      	bpl.n	8014b64 <_printf_i+0xec>
 8014b60:	681d      	ldr	r5, [r3, #0]
 8014b62:	e002      	b.n	8014b6a <_printf_i+0xf2>
 8014b64:	0669      	lsls	r1, r5, #25
 8014b66:	d5fb      	bpl.n	8014b60 <_printf_i+0xe8>
 8014b68:	881d      	ldrh	r5, [r3, #0]
 8014b6a:	4854      	ldr	r0, [pc, #336]	; (8014cbc <_printf_i+0x244>)
 8014b6c:	2f6f      	cmp	r7, #111	; 0x6f
 8014b6e:	bf0c      	ite	eq
 8014b70:	2308      	moveq	r3, #8
 8014b72:	230a      	movne	r3, #10
 8014b74:	2100      	movs	r1, #0
 8014b76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014b7a:	6866      	ldr	r6, [r4, #4]
 8014b7c:	60a6      	str	r6, [r4, #8]
 8014b7e:	2e00      	cmp	r6, #0
 8014b80:	bfa2      	ittt	ge
 8014b82:	6821      	ldrge	r1, [r4, #0]
 8014b84:	f021 0104 	bicge.w	r1, r1, #4
 8014b88:	6021      	strge	r1, [r4, #0]
 8014b8a:	b90d      	cbnz	r5, 8014b90 <_printf_i+0x118>
 8014b8c:	2e00      	cmp	r6, #0
 8014b8e:	d04d      	beq.n	8014c2c <_printf_i+0x1b4>
 8014b90:	4616      	mov	r6, r2
 8014b92:	fbb5 f1f3 	udiv	r1, r5, r3
 8014b96:	fb03 5711 	mls	r7, r3, r1, r5
 8014b9a:	5dc7      	ldrb	r7, [r0, r7]
 8014b9c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014ba0:	462f      	mov	r7, r5
 8014ba2:	42bb      	cmp	r3, r7
 8014ba4:	460d      	mov	r5, r1
 8014ba6:	d9f4      	bls.n	8014b92 <_printf_i+0x11a>
 8014ba8:	2b08      	cmp	r3, #8
 8014baa:	d10b      	bne.n	8014bc4 <_printf_i+0x14c>
 8014bac:	6823      	ldr	r3, [r4, #0]
 8014bae:	07df      	lsls	r7, r3, #31
 8014bb0:	d508      	bpl.n	8014bc4 <_printf_i+0x14c>
 8014bb2:	6923      	ldr	r3, [r4, #16]
 8014bb4:	6861      	ldr	r1, [r4, #4]
 8014bb6:	4299      	cmp	r1, r3
 8014bb8:	bfde      	ittt	le
 8014bba:	2330      	movle	r3, #48	; 0x30
 8014bbc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014bc0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8014bc4:	1b92      	subs	r2, r2, r6
 8014bc6:	6122      	str	r2, [r4, #16]
 8014bc8:	f8cd a000 	str.w	sl, [sp]
 8014bcc:	464b      	mov	r3, r9
 8014bce:	aa03      	add	r2, sp, #12
 8014bd0:	4621      	mov	r1, r4
 8014bd2:	4640      	mov	r0, r8
 8014bd4:	f7ff fee2 	bl	801499c <_printf_common>
 8014bd8:	3001      	adds	r0, #1
 8014bda:	d14c      	bne.n	8014c76 <_printf_i+0x1fe>
 8014bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8014be0:	b004      	add	sp, #16
 8014be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014be6:	4835      	ldr	r0, [pc, #212]	; (8014cbc <_printf_i+0x244>)
 8014be8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8014bec:	6823      	ldr	r3, [r4, #0]
 8014bee:	680e      	ldr	r6, [r1, #0]
 8014bf0:	061f      	lsls	r7, r3, #24
 8014bf2:	f856 5b04 	ldr.w	r5, [r6], #4
 8014bf6:	600e      	str	r6, [r1, #0]
 8014bf8:	d514      	bpl.n	8014c24 <_printf_i+0x1ac>
 8014bfa:	07d9      	lsls	r1, r3, #31
 8014bfc:	bf44      	itt	mi
 8014bfe:	f043 0320 	orrmi.w	r3, r3, #32
 8014c02:	6023      	strmi	r3, [r4, #0]
 8014c04:	b91d      	cbnz	r5, 8014c0e <_printf_i+0x196>
 8014c06:	6823      	ldr	r3, [r4, #0]
 8014c08:	f023 0320 	bic.w	r3, r3, #32
 8014c0c:	6023      	str	r3, [r4, #0]
 8014c0e:	2310      	movs	r3, #16
 8014c10:	e7b0      	b.n	8014b74 <_printf_i+0xfc>
 8014c12:	6823      	ldr	r3, [r4, #0]
 8014c14:	f043 0320 	orr.w	r3, r3, #32
 8014c18:	6023      	str	r3, [r4, #0]
 8014c1a:	2378      	movs	r3, #120	; 0x78
 8014c1c:	4828      	ldr	r0, [pc, #160]	; (8014cc0 <_printf_i+0x248>)
 8014c1e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8014c22:	e7e3      	b.n	8014bec <_printf_i+0x174>
 8014c24:	065e      	lsls	r6, r3, #25
 8014c26:	bf48      	it	mi
 8014c28:	b2ad      	uxthmi	r5, r5
 8014c2a:	e7e6      	b.n	8014bfa <_printf_i+0x182>
 8014c2c:	4616      	mov	r6, r2
 8014c2e:	e7bb      	b.n	8014ba8 <_printf_i+0x130>
 8014c30:	680b      	ldr	r3, [r1, #0]
 8014c32:	6826      	ldr	r6, [r4, #0]
 8014c34:	6960      	ldr	r0, [r4, #20]
 8014c36:	1d1d      	adds	r5, r3, #4
 8014c38:	600d      	str	r5, [r1, #0]
 8014c3a:	0635      	lsls	r5, r6, #24
 8014c3c:	681b      	ldr	r3, [r3, #0]
 8014c3e:	d501      	bpl.n	8014c44 <_printf_i+0x1cc>
 8014c40:	6018      	str	r0, [r3, #0]
 8014c42:	e002      	b.n	8014c4a <_printf_i+0x1d2>
 8014c44:	0671      	lsls	r1, r6, #25
 8014c46:	d5fb      	bpl.n	8014c40 <_printf_i+0x1c8>
 8014c48:	8018      	strh	r0, [r3, #0]
 8014c4a:	2300      	movs	r3, #0
 8014c4c:	6123      	str	r3, [r4, #16]
 8014c4e:	4616      	mov	r6, r2
 8014c50:	e7ba      	b.n	8014bc8 <_printf_i+0x150>
 8014c52:	680b      	ldr	r3, [r1, #0]
 8014c54:	1d1a      	adds	r2, r3, #4
 8014c56:	600a      	str	r2, [r1, #0]
 8014c58:	681e      	ldr	r6, [r3, #0]
 8014c5a:	6862      	ldr	r2, [r4, #4]
 8014c5c:	2100      	movs	r1, #0
 8014c5e:	4630      	mov	r0, r6
 8014c60:	f7eb faee 	bl	8000240 <memchr>
 8014c64:	b108      	cbz	r0, 8014c6a <_printf_i+0x1f2>
 8014c66:	1b80      	subs	r0, r0, r6
 8014c68:	6060      	str	r0, [r4, #4]
 8014c6a:	6863      	ldr	r3, [r4, #4]
 8014c6c:	6123      	str	r3, [r4, #16]
 8014c6e:	2300      	movs	r3, #0
 8014c70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014c74:	e7a8      	b.n	8014bc8 <_printf_i+0x150>
 8014c76:	6923      	ldr	r3, [r4, #16]
 8014c78:	4632      	mov	r2, r6
 8014c7a:	4649      	mov	r1, r9
 8014c7c:	4640      	mov	r0, r8
 8014c7e:	47d0      	blx	sl
 8014c80:	3001      	adds	r0, #1
 8014c82:	d0ab      	beq.n	8014bdc <_printf_i+0x164>
 8014c84:	6823      	ldr	r3, [r4, #0]
 8014c86:	079b      	lsls	r3, r3, #30
 8014c88:	d413      	bmi.n	8014cb2 <_printf_i+0x23a>
 8014c8a:	68e0      	ldr	r0, [r4, #12]
 8014c8c:	9b03      	ldr	r3, [sp, #12]
 8014c8e:	4298      	cmp	r0, r3
 8014c90:	bfb8      	it	lt
 8014c92:	4618      	movlt	r0, r3
 8014c94:	e7a4      	b.n	8014be0 <_printf_i+0x168>
 8014c96:	2301      	movs	r3, #1
 8014c98:	4632      	mov	r2, r6
 8014c9a:	4649      	mov	r1, r9
 8014c9c:	4640      	mov	r0, r8
 8014c9e:	47d0      	blx	sl
 8014ca0:	3001      	adds	r0, #1
 8014ca2:	d09b      	beq.n	8014bdc <_printf_i+0x164>
 8014ca4:	3501      	adds	r5, #1
 8014ca6:	68e3      	ldr	r3, [r4, #12]
 8014ca8:	9903      	ldr	r1, [sp, #12]
 8014caa:	1a5b      	subs	r3, r3, r1
 8014cac:	42ab      	cmp	r3, r5
 8014cae:	dcf2      	bgt.n	8014c96 <_printf_i+0x21e>
 8014cb0:	e7eb      	b.n	8014c8a <_printf_i+0x212>
 8014cb2:	2500      	movs	r5, #0
 8014cb4:	f104 0619 	add.w	r6, r4, #25
 8014cb8:	e7f5      	b.n	8014ca6 <_printf_i+0x22e>
 8014cba:	bf00      	nop
 8014cbc:	08017e59 	.word	0x08017e59
 8014cc0:	08017e6a 	.word	0x08017e6a

08014cc4 <_sbrk_r>:
 8014cc4:	b538      	push	{r3, r4, r5, lr}
 8014cc6:	4d06      	ldr	r5, [pc, #24]	; (8014ce0 <_sbrk_r+0x1c>)
 8014cc8:	2300      	movs	r3, #0
 8014cca:	4604      	mov	r4, r0
 8014ccc:	4608      	mov	r0, r1
 8014cce:	602b      	str	r3, [r5, #0]
 8014cd0:	f7ec f886 	bl	8000de0 <_sbrk>
 8014cd4:	1c43      	adds	r3, r0, #1
 8014cd6:	d102      	bne.n	8014cde <_sbrk_r+0x1a>
 8014cd8:	682b      	ldr	r3, [r5, #0]
 8014cda:	b103      	cbz	r3, 8014cde <_sbrk_r+0x1a>
 8014cdc:	6023      	str	r3, [r4, #0]
 8014cde:	bd38      	pop	{r3, r4, r5, pc}
 8014ce0:	2000b90c 	.word	0x2000b90c

08014ce4 <__sread>:
 8014ce4:	b510      	push	{r4, lr}
 8014ce6:	460c      	mov	r4, r1
 8014ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014cec:	f000 f968 	bl	8014fc0 <_read_r>
 8014cf0:	2800      	cmp	r0, #0
 8014cf2:	bfab      	itete	ge
 8014cf4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014cf6:	89a3      	ldrhlt	r3, [r4, #12]
 8014cf8:	181b      	addge	r3, r3, r0
 8014cfa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014cfe:	bfac      	ite	ge
 8014d00:	6563      	strge	r3, [r4, #84]	; 0x54
 8014d02:	81a3      	strhlt	r3, [r4, #12]
 8014d04:	bd10      	pop	{r4, pc}

08014d06 <__swrite>:
 8014d06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014d0a:	461f      	mov	r7, r3
 8014d0c:	898b      	ldrh	r3, [r1, #12]
 8014d0e:	05db      	lsls	r3, r3, #23
 8014d10:	4605      	mov	r5, r0
 8014d12:	460c      	mov	r4, r1
 8014d14:	4616      	mov	r6, r2
 8014d16:	d505      	bpl.n	8014d24 <__swrite+0x1e>
 8014d18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014d1c:	2302      	movs	r3, #2
 8014d1e:	2200      	movs	r2, #0
 8014d20:	f000 f930 	bl	8014f84 <_lseek_r>
 8014d24:	89a3      	ldrh	r3, [r4, #12]
 8014d26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014d2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014d2e:	81a3      	strh	r3, [r4, #12]
 8014d30:	4632      	mov	r2, r6
 8014d32:	463b      	mov	r3, r7
 8014d34:	4628      	mov	r0, r5
 8014d36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014d3a:	f000 b869 	b.w	8014e10 <_write_r>

08014d3e <__sseek>:
 8014d3e:	b510      	push	{r4, lr}
 8014d40:	460c      	mov	r4, r1
 8014d42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014d46:	f000 f91d 	bl	8014f84 <_lseek_r>
 8014d4a:	1c43      	adds	r3, r0, #1
 8014d4c:	89a3      	ldrh	r3, [r4, #12]
 8014d4e:	bf15      	itete	ne
 8014d50:	6560      	strne	r0, [r4, #84]	; 0x54
 8014d52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014d56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014d5a:	81a3      	strheq	r3, [r4, #12]
 8014d5c:	bf18      	it	ne
 8014d5e:	81a3      	strhne	r3, [r4, #12]
 8014d60:	bd10      	pop	{r4, pc}

08014d62 <__sclose>:
 8014d62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014d66:	f000 b8db 	b.w	8014f20 <_close_r>
	...

08014d6c <__swbuf_r>:
 8014d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d6e:	460e      	mov	r6, r1
 8014d70:	4614      	mov	r4, r2
 8014d72:	4605      	mov	r5, r0
 8014d74:	b118      	cbz	r0, 8014d7e <__swbuf_r+0x12>
 8014d76:	6983      	ldr	r3, [r0, #24]
 8014d78:	b90b      	cbnz	r3, 8014d7e <__swbuf_r+0x12>
 8014d7a:	f7ff faed 	bl	8014358 <__sinit>
 8014d7e:	4b21      	ldr	r3, [pc, #132]	; (8014e04 <__swbuf_r+0x98>)
 8014d80:	429c      	cmp	r4, r3
 8014d82:	d12b      	bne.n	8014ddc <__swbuf_r+0x70>
 8014d84:	686c      	ldr	r4, [r5, #4]
 8014d86:	69a3      	ldr	r3, [r4, #24]
 8014d88:	60a3      	str	r3, [r4, #8]
 8014d8a:	89a3      	ldrh	r3, [r4, #12]
 8014d8c:	071a      	lsls	r2, r3, #28
 8014d8e:	d52f      	bpl.n	8014df0 <__swbuf_r+0x84>
 8014d90:	6923      	ldr	r3, [r4, #16]
 8014d92:	b36b      	cbz	r3, 8014df0 <__swbuf_r+0x84>
 8014d94:	6923      	ldr	r3, [r4, #16]
 8014d96:	6820      	ldr	r0, [r4, #0]
 8014d98:	1ac0      	subs	r0, r0, r3
 8014d9a:	6963      	ldr	r3, [r4, #20]
 8014d9c:	b2f6      	uxtb	r6, r6
 8014d9e:	4283      	cmp	r3, r0
 8014da0:	4637      	mov	r7, r6
 8014da2:	dc04      	bgt.n	8014dae <__swbuf_r+0x42>
 8014da4:	4621      	mov	r1, r4
 8014da6:	4628      	mov	r0, r5
 8014da8:	f7ff fa42 	bl	8014230 <_fflush_r>
 8014dac:	bb30      	cbnz	r0, 8014dfc <__swbuf_r+0x90>
 8014dae:	68a3      	ldr	r3, [r4, #8]
 8014db0:	3b01      	subs	r3, #1
 8014db2:	60a3      	str	r3, [r4, #8]
 8014db4:	6823      	ldr	r3, [r4, #0]
 8014db6:	1c5a      	adds	r2, r3, #1
 8014db8:	6022      	str	r2, [r4, #0]
 8014dba:	701e      	strb	r6, [r3, #0]
 8014dbc:	6963      	ldr	r3, [r4, #20]
 8014dbe:	3001      	adds	r0, #1
 8014dc0:	4283      	cmp	r3, r0
 8014dc2:	d004      	beq.n	8014dce <__swbuf_r+0x62>
 8014dc4:	89a3      	ldrh	r3, [r4, #12]
 8014dc6:	07db      	lsls	r3, r3, #31
 8014dc8:	d506      	bpl.n	8014dd8 <__swbuf_r+0x6c>
 8014dca:	2e0a      	cmp	r6, #10
 8014dcc:	d104      	bne.n	8014dd8 <__swbuf_r+0x6c>
 8014dce:	4621      	mov	r1, r4
 8014dd0:	4628      	mov	r0, r5
 8014dd2:	f7ff fa2d 	bl	8014230 <_fflush_r>
 8014dd6:	b988      	cbnz	r0, 8014dfc <__swbuf_r+0x90>
 8014dd8:	4638      	mov	r0, r7
 8014dda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014ddc:	4b0a      	ldr	r3, [pc, #40]	; (8014e08 <__swbuf_r+0x9c>)
 8014dde:	429c      	cmp	r4, r3
 8014de0:	d101      	bne.n	8014de6 <__swbuf_r+0x7a>
 8014de2:	68ac      	ldr	r4, [r5, #8]
 8014de4:	e7cf      	b.n	8014d86 <__swbuf_r+0x1a>
 8014de6:	4b09      	ldr	r3, [pc, #36]	; (8014e0c <__swbuf_r+0xa0>)
 8014de8:	429c      	cmp	r4, r3
 8014dea:	bf08      	it	eq
 8014dec:	68ec      	ldreq	r4, [r5, #12]
 8014dee:	e7ca      	b.n	8014d86 <__swbuf_r+0x1a>
 8014df0:	4621      	mov	r1, r4
 8014df2:	4628      	mov	r0, r5
 8014df4:	f000 f81e 	bl	8014e34 <__swsetup_r>
 8014df8:	2800      	cmp	r0, #0
 8014dfa:	d0cb      	beq.n	8014d94 <__swbuf_r+0x28>
 8014dfc:	f04f 37ff 	mov.w	r7, #4294967295
 8014e00:	e7ea      	b.n	8014dd8 <__swbuf_r+0x6c>
 8014e02:	bf00      	nop
 8014e04:	08017e08 	.word	0x08017e08
 8014e08:	08017e28 	.word	0x08017e28
 8014e0c:	08017de8 	.word	0x08017de8

08014e10 <_write_r>:
 8014e10:	b538      	push	{r3, r4, r5, lr}
 8014e12:	4d07      	ldr	r5, [pc, #28]	; (8014e30 <_write_r+0x20>)
 8014e14:	4604      	mov	r4, r0
 8014e16:	4608      	mov	r0, r1
 8014e18:	4611      	mov	r1, r2
 8014e1a:	2200      	movs	r2, #0
 8014e1c:	602a      	str	r2, [r5, #0]
 8014e1e:	461a      	mov	r2, r3
 8014e20:	f7eb fdf4 	bl	8000a0c <_write>
 8014e24:	1c43      	adds	r3, r0, #1
 8014e26:	d102      	bne.n	8014e2e <_write_r+0x1e>
 8014e28:	682b      	ldr	r3, [r5, #0]
 8014e2a:	b103      	cbz	r3, 8014e2e <_write_r+0x1e>
 8014e2c:	6023      	str	r3, [r4, #0]
 8014e2e:	bd38      	pop	{r3, r4, r5, pc}
 8014e30:	2000b90c 	.word	0x2000b90c

08014e34 <__swsetup_r>:
 8014e34:	4b32      	ldr	r3, [pc, #200]	; (8014f00 <__swsetup_r+0xcc>)
 8014e36:	b570      	push	{r4, r5, r6, lr}
 8014e38:	681d      	ldr	r5, [r3, #0]
 8014e3a:	4606      	mov	r6, r0
 8014e3c:	460c      	mov	r4, r1
 8014e3e:	b125      	cbz	r5, 8014e4a <__swsetup_r+0x16>
 8014e40:	69ab      	ldr	r3, [r5, #24]
 8014e42:	b913      	cbnz	r3, 8014e4a <__swsetup_r+0x16>
 8014e44:	4628      	mov	r0, r5
 8014e46:	f7ff fa87 	bl	8014358 <__sinit>
 8014e4a:	4b2e      	ldr	r3, [pc, #184]	; (8014f04 <__swsetup_r+0xd0>)
 8014e4c:	429c      	cmp	r4, r3
 8014e4e:	d10f      	bne.n	8014e70 <__swsetup_r+0x3c>
 8014e50:	686c      	ldr	r4, [r5, #4]
 8014e52:	89a3      	ldrh	r3, [r4, #12]
 8014e54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014e58:	0719      	lsls	r1, r3, #28
 8014e5a:	d42c      	bmi.n	8014eb6 <__swsetup_r+0x82>
 8014e5c:	06dd      	lsls	r5, r3, #27
 8014e5e:	d411      	bmi.n	8014e84 <__swsetup_r+0x50>
 8014e60:	2309      	movs	r3, #9
 8014e62:	6033      	str	r3, [r6, #0]
 8014e64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8014e68:	81a3      	strh	r3, [r4, #12]
 8014e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8014e6e:	e03e      	b.n	8014eee <__swsetup_r+0xba>
 8014e70:	4b25      	ldr	r3, [pc, #148]	; (8014f08 <__swsetup_r+0xd4>)
 8014e72:	429c      	cmp	r4, r3
 8014e74:	d101      	bne.n	8014e7a <__swsetup_r+0x46>
 8014e76:	68ac      	ldr	r4, [r5, #8]
 8014e78:	e7eb      	b.n	8014e52 <__swsetup_r+0x1e>
 8014e7a:	4b24      	ldr	r3, [pc, #144]	; (8014f0c <__swsetup_r+0xd8>)
 8014e7c:	429c      	cmp	r4, r3
 8014e7e:	bf08      	it	eq
 8014e80:	68ec      	ldreq	r4, [r5, #12]
 8014e82:	e7e6      	b.n	8014e52 <__swsetup_r+0x1e>
 8014e84:	0758      	lsls	r0, r3, #29
 8014e86:	d512      	bpl.n	8014eae <__swsetup_r+0x7a>
 8014e88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014e8a:	b141      	cbz	r1, 8014e9e <__swsetup_r+0x6a>
 8014e8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014e90:	4299      	cmp	r1, r3
 8014e92:	d002      	beq.n	8014e9a <__swsetup_r+0x66>
 8014e94:	4630      	mov	r0, r6
 8014e96:	f7ff fb7d 	bl	8014594 <_free_r>
 8014e9a:	2300      	movs	r3, #0
 8014e9c:	6363      	str	r3, [r4, #52]	; 0x34
 8014e9e:	89a3      	ldrh	r3, [r4, #12]
 8014ea0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014ea4:	81a3      	strh	r3, [r4, #12]
 8014ea6:	2300      	movs	r3, #0
 8014ea8:	6063      	str	r3, [r4, #4]
 8014eaa:	6923      	ldr	r3, [r4, #16]
 8014eac:	6023      	str	r3, [r4, #0]
 8014eae:	89a3      	ldrh	r3, [r4, #12]
 8014eb0:	f043 0308 	orr.w	r3, r3, #8
 8014eb4:	81a3      	strh	r3, [r4, #12]
 8014eb6:	6923      	ldr	r3, [r4, #16]
 8014eb8:	b94b      	cbnz	r3, 8014ece <__swsetup_r+0x9a>
 8014eba:	89a3      	ldrh	r3, [r4, #12]
 8014ebc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014ec0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014ec4:	d003      	beq.n	8014ece <__swsetup_r+0x9a>
 8014ec6:	4621      	mov	r1, r4
 8014ec8:	4630      	mov	r0, r6
 8014eca:	f7ff fb1b 	bl	8014504 <__smakebuf_r>
 8014ece:	89a0      	ldrh	r0, [r4, #12]
 8014ed0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014ed4:	f010 0301 	ands.w	r3, r0, #1
 8014ed8:	d00a      	beq.n	8014ef0 <__swsetup_r+0xbc>
 8014eda:	2300      	movs	r3, #0
 8014edc:	60a3      	str	r3, [r4, #8]
 8014ede:	6963      	ldr	r3, [r4, #20]
 8014ee0:	425b      	negs	r3, r3
 8014ee2:	61a3      	str	r3, [r4, #24]
 8014ee4:	6923      	ldr	r3, [r4, #16]
 8014ee6:	b943      	cbnz	r3, 8014efa <__swsetup_r+0xc6>
 8014ee8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8014eec:	d1ba      	bne.n	8014e64 <__swsetup_r+0x30>
 8014eee:	bd70      	pop	{r4, r5, r6, pc}
 8014ef0:	0781      	lsls	r1, r0, #30
 8014ef2:	bf58      	it	pl
 8014ef4:	6963      	ldrpl	r3, [r4, #20]
 8014ef6:	60a3      	str	r3, [r4, #8]
 8014ef8:	e7f4      	b.n	8014ee4 <__swsetup_r+0xb0>
 8014efa:	2000      	movs	r0, #0
 8014efc:	e7f7      	b.n	8014eee <__swsetup_r+0xba>
 8014efe:	bf00      	nop
 8014f00:	2000001c 	.word	0x2000001c
 8014f04:	08017e08 	.word	0x08017e08
 8014f08:	08017e28 	.word	0x08017e28
 8014f0c:	08017de8 	.word	0x08017de8

08014f10 <abort>:
 8014f10:	b508      	push	{r3, lr}
 8014f12:	2006      	movs	r0, #6
 8014f14:	f000 f88e 	bl	8015034 <raise>
 8014f18:	2001      	movs	r0, #1
 8014f1a:	f000 f8b7 	bl	801508c <_exit>
	...

08014f20 <_close_r>:
 8014f20:	b538      	push	{r3, r4, r5, lr}
 8014f22:	4d06      	ldr	r5, [pc, #24]	; (8014f3c <_close_r+0x1c>)
 8014f24:	2300      	movs	r3, #0
 8014f26:	4604      	mov	r4, r0
 8014f28:	4608      	mov	r0, r1
 8014f2a:	602b      	str	r3, [r5, #0]
 8014f2c:	f7eb fd9a 	bl	8000a64 <_close>
 8014f30:	1c43      	adds	r3, r0, #1
 8014f32:	d102      	bne.n	8014f3a <_close_r+0x1a>
 8014f34:	682b      	ldr	r3, [r5, #0]
 8014f36:	b103      	cbz	r3, 8014f3a <_close_r+0x1a>
 8014f38:	6023      	str	r3, [r4, #0]
 8014f3a:	bd38      	pop	{r3, r4, r5, pc}
 8014f3c:	2000b90c 	.word	0x2000b90c

08014f40 <_fstat_r>:
 8014f40:	b538      	push	{r3, r4, r5, lr}
 8014f42:	4d07      	ldr	r5, [pc, #28]	; (8014f60 <_fstat_r+0x20>)
 8014f44:	2300      	movs	r3, #0
 8014f46:	4604      	mov	r4, r0
 8014f48:	4608      	mov	r0, r1
 8014f4a:	4611      	mov	r1, r2
 8014f4c:	602b      	str	r3, [r5, #0]
 8014f4e:	f7eb fddf 	bl	8000b10 <_fstat>
 8014f52:	1c43      	adds	r3, r0, #1
 8014f54:	d102      	bne.n	8014f5c <_fstat_r+0x1c>
 8014f56:	682b      	ldr	r3, [r5, #0]
 8014f58:	b103      	cbz	r3, 8014f5c <_fstat_r+0x1c>
 8014f5a:	6023      	str	r3, [r4, #0]
 8014f5c:	bd38      	pop	{r3, r4, r5, pc}
 8014f5e:	bf00      	nop
 8014f60:	2000b90c 	.word	0x2000b90c

08014f64 <_isatty_r>:
 8014f64:	b538      	push	{r3, r4, r5, lr}
 8014f66:	4d06      	ldr	r5, [pc, #24]	; (8014f80 <_isatty_r+0x1c>)
 8014f68:	2300      	movs	r3, #0
 8014f6a:	4604      	mov	r4, r0
 8014f6c:	4608      	mov	r0, r1
 8014f6e:	602b      	str	r3, [r5, #0]
 8014f70:	f7eb fd34 	bl	80009dc <_isatty>
 8014f74:	1c43      	adds	r3, r0, #1
 8014f76:	d102      	bne.n	8014f7e <_isatty_r+0x1a>
 8014f78:	682b      	ldr	r3, [r5, #0]
 8014f7a:	b103      	cbz	r3, 8014f7e <_isatty_r+0x1a>
 8014f7c:	6023      	str	r3, [r4, #0]
 8014f7e:	bd38      	pop	{r3, r4, r5, pc}
 8014f80:	2000b90c 	.word	0x2000b90c

08014f84 <_lseek_r>:
 8014f84:	b538      	push	{r3, r4, r5, lr}
 8014f86:	4d07      	ldr	r5, [pc, #28]	; (8014fa4 <_lseek_r+0x20>)
 8014f88:	4604      	mov	r4, r0
 8014f8a:	4608      	mov	r0, r1
 8014f8c:	4611      	mov	r1, r2
 8014f8e:	2200      	movs	r2, #0
 8014f90:	602a      	str	r2, [r5, #0]
 8014f92:	461a      	mov	r2, r3
 8014f94:	f7eb fd80 	bl	8000a98 <_lseek>
 8014f98:	1c43      	adds	r3, r0, #1
 8014f9a:	d102      	bne.n	8014fa2 <_lseek_r+0x1e>
 8014f9c:	682b      	ldr	r3, [r5, #0]
 8014f9e:	b103      	cbz	r3, 8014fa2 <_lseek_r+0x1e>
 8014fa0:	6023      	str	r3, [r4, #0]
 8014fa2:	bd38      	pop	{r3, r4, r5, pc}
 8014fa4:	2000b90c 	.word	0x2000b90c

08014fa8 <__malloc_lock>:
 8014fa8:	4801      	ldr	r0, [pc, #4]	; (8014fb0 <__malloc_lock+0x8>)
 8014faa:	f7ff ba85 	b.w	80144b8 <__retarget_lock_acquire_recursive>
 8014fae:	bf00      	nop
 8014fb0:	2000b918 	.word	0x2000b918

08014fb4 <__malloc_unlock>:
 8014fb4:	4801      	ldr	r0, [pc, #4]	; (8014fbc <__malloc_unlock+0x8>)
 8014fb6:	f7ff ba80 	b.w	80144ba <__retarget_lock_release_recursive>
 8014fba:	bf00      	nop
 8014fbc:	2000b918 	.word	0x2000b918

08014fc0 <_read_r>:
 8014fc0:	b538      	push	{r3, r4, r5, lr}
 8014fc2:	4d07      	ldr	r5, [pc, #28]	; (8014fe0 <_read_r+0x20>)
 8014fc4:	4604      	mov	r4, r0
 8014fc6:	4608      	mov	r0, r1
 8014fc8:	4611      	mov	r1, r2
 8014fca:	2200      	movs	r2, #0
 8014fcc:	602a      	str	r2, [r5, #0]
 8014fce:	461a      	mov	r2, r3
 8014fd0:	f7eb fd76 	bl	8000ac0 <_read>
 8014fd4:	1c43      	adds	r3, r0, #1
 8014fd6:	d102      	bne.n	8014fde <_read_r+0x1e>
 8014fd8:	682b      	ldr	r3, [r5, #0]
 8014fda:	b103      	cbz	r3, 8014fde <_read_r+0x1e>
 8014fdc:	6023      	str	r3, [r4, #0]
 8014fde:	bd38      	pop	{r3, r4, r5, pc}
 8014fe0:	2000b90c 	.word	0x2000b90c

08014fe4 <_raise_r>:
 8014fe4:	291f      	cmp	r1, #31
 8014fe6:	b538      	push	{r3, r4, r5, lr}
 8014fe8:	4604      	mov	r4, r0
 8014fea:	460d      	mov	r5, r1
 8014fec:	d904      	bls.n	8014ff8 <_raise_r+0x14>
 8014fee:	2316      	movs	r3, #22
 8014ff0:	6003      	str	r3, [r0, #0]
 8014ff2:	f04f 30ff 	mov.w	r0, #4294967295
 8014ff6:	bd38      	pop	{r3, r4, r5, pc}
 8014ff8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8014ffa:	b112      	cbz	r2, 8015002 <_raise_r+0x1e>
 8014ffc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015000:	b94b      	cbnz	r3, 8015016 <_raise_r+0x32>
 8015002:	4620      	mov	r0, r4
 8015004:	f000 f830 	bl	8015068 <_getpid_r>
 8015008:	462a      	mov	r2, r5
 801500a:	4601      	mov	r1, r0
 801500c:	4620      	mov	r0, r4
 801500e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015012:	f000 b817 	b.w	8015044 <_kill_r>
 8015016:	2b01      	cmp	r3, #1
 8015018:	d00a      	beq.n	8015030 <_raise_r+0x4c>
 801501a:	1c59      	adds	r1, r3, #1
 801501c:	d103      	bne.n	8015026 <_raise_r+0x42>
 801501e:	2316      	movs	r3, #22
 8015020:	6003      	str	r3, [r0, #0]
 8015022:	2001      	movs	r0, #1
 8015024:	e7e7      	b.n	8014ff6 <_raise_r+0x12>
 8015026:	2400      	movs	r4, #0
 8015028:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801502c:	4628      	mov	r0, r5
 801502e:	4798      	blx	r3
 8015030:	2000      	movs	r0, #0
 8015032:	e7e0      	b.n	8014ff6 <_raise_r+0x12>

08015034 <raise>:
 8015034:	4b02      	ldr	r3, [pc, #8]	; (8015040 <raise+0xc>)
 8015036:	4601      	mov	r1, r0
 8015038:	6818      	ldr	r0, [r3, #0]
 801503a:	f7ff bfd3 	b.w	8014fe4 <_raise_r>
 801503e:	bf00      	nop
 8015040:	2000001c 	.word	0x2000001c

08015044 <_kill_r>:
 8015044:	b538      	push	{r3, r4, r5, lr}
 8015046:	4d07      	ldr	r5, [pc, #28]	; (8015064 <_kill_r+0x20>)
 8015048:	2300      	movs	r3, #0
 801504a:	4604      	mov	r4, r0
 801504c:	4608      	mov	r0, r1
 801504e:	4611      	mov	r1, r2
 8015050:	602b      	str	r3, [r5, #0]
 8015052:	f000 f813 	bl	801507c <_kill>
 8015056:	1c43      	adds	r3, r0, #1
 8015058:	d102      	bne.n	8015060 <_kill_r+0x1c>
 801505a:	682b      	ldr	r3, [r5, #0]
 801505c:	b103      	cbz	r3, 8015060 <_kill_r+0x1c>
 801505e:	6023      	str	r3, [r4, #0]
 8015060:	bd38      	pop	{r3, r4, r5, pc}
 8015062:	bf00      	nop
 8015064:	2000b90c 	.word	0x2000b90c

08015068 <_getpid_r>:
 8015068:	f000 b800 	b.w	801506c <_getpid>

0801506c <_getpid>:
 801506c:	4b02      	ldr	r3, [pc, #8]	; (8015078 <_getpid+0xc>)
 801506e:	2258      	movs	r2, #88	; 0x58
 8015070:	601a      	str	r2, [r3, #0]
 8015072:	f04f 30ff 	mov.w	r0, #4294967295
 8015076:	4770      	bx	lr
 8015078:	2000b90c 	.word	0x2000b90c

0801507c <_kill>:
 801507c:	4b02      	ldr	r3, [pc, #8]	; (8015088 <_kill+0xc>)
 801507e:	2258      	movs	r2, #88	; 0x58
 8015080:	601a      	str	r2, [r3, #0]
 8015082:	f04f 30ff 	mov.w	r0, #4294967295
 8015086:	4770      	bx	lr
 8015088:	2000b90c 	.word	0x2000b90c

0801508c <_exit>:
 801508c:	e7fe      	b.n	801508c <_exit>
	...

08015090 <_init>:
 8015090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015092:	bf00      	nop
 8015094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015096:	bc08      	pop	{r3}
 8015098:	469e      	mov	lr, r3
 801509a:	4770      	bx	lr

0801509c <_fini>:
 801509c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801509e:	bf00      	nop
 80150a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80150a2:	bc08      	pop	{r3}
 80150a4:	469e      	mov	lr, r3
 80150a6:	4770      	bx	lr
