#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 11 19:28:05 2020
# Process ID: 5116
# Current directory: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8268 C:\Users\YaKerTaker\Google Drive\8vo\Arquitectura-Computadoras\Practica10\Pila\Pila.xpr
# Log file: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/vivado.log
# Journal file: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1143.969 ; gain = 421.094
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100110011001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100001011110001110...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture structure of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_func_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/YaKerTaker/Google -notrace
couldn't read file "C:/Users/YaKerTaker/Google": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon May 11 19:29:08 2020...
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1178.555 ; gain = 4.043
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 1245.445 ; gain = 522.570
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Pila
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1816.668 ; gain = 177.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pila' [C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd:15]
	Parameter m bound to: 16 - type: integer 
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Pila' (1#1) [C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sources_1/new/Pila.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1841.078 ; gain = 201.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1862.930 ; gain = 223.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1862.930 ; gain = 223.492
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1987.805 ; gain = 348.367
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1987.805 ; gain = 348.367
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100110011001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100001011110001110...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture structure of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1987.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100110011001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100001011110001110...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture structure of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1987.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100110011001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100001011110001110...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture structure of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1987.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100110011001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100001011110001110...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture structure of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: File C:\Users\YaKerTaker\Google Drive\8vo\Arquitectura-Computadoras\Practica10\Pila\Pila.srcs\sim_1\new\Estimulos.txt is already at the end of file, nothing to read
Time: 225 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.HREAD End of string encountered
Time: 225 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 225 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 225 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 225 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 225 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1987.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100110011001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100001011110001110...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture structure of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: File C:\Users\YaKerTaker\Google Drive\8vo\Arquitectura-Computadoras\Practica10\Pila\Pila.srcs\sim_1\new\Estimulos.txt is already at the end of file, nothing to read
Time: 325 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.HREAD End of string encountered
Time: 325 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 325 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 325 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 325 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 325 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1987.805 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon May 11 19:51:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1987.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100110011001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100001011110001110...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture structure of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: File C:\Users\YaKerTaker\Google Drive\8vo\Arquitectura-Computadoras\Practica10\Pila\Pila.srcs\sim_1\new\Estimulos.txt is already at the end of file, nothing to read
Time: 325 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.HREAD End of string encountered
Time: 325 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 325 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 325 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 325 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 325 ns  Iteration: 1  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1991.770 ; gain = 3.965
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100110011001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100001011110001110...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture structure of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: File C:\Users\YaKerTaker\Google Drive\8vo\Arquitectura-Computadoras\Practica10\Pila\Pila.srcs\sim_1\new\Estimulos.txt is already at the end of file, nothing to read
Time: 226 ns  Iteration: 0  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.HREAD End of string encountered
Time: 226 ns  Iteration: 0  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 226 ns  Iteration: 0  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 226 ns  Iteration: 0  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 226 ns  Iteration: 0  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
Error: STD_LOGIC_1164.READ(STD_ULOGIC) End of string encountered
Time: 226 ns  Iteration: 0  Process: /test_bench/line__42  File: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2001.168 ; gain = 4.063
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.runs/synth_1

launch_runs synth_1 -jobs 2
[Mon May 11 20:17:54 2020] Launched synth_1...
Run output will be captured here: C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.563 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.srcs/sim_1/new/test_bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_bench'
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2058.879 ; gain = 50.316
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj test_bench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pila'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
"xelab -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 837437d138aa4004936e74f9f8555baa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_bench_func_synth xil_defaultlib.test_bench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110100110011001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100001011110001110...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture structure of entity xil_defaultlib.Pila [pila_default]
Compiling architecture behavioral of entity xil_defaultlib.test_bench
Built simulation snapshot test_bench_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/YaKerTaker/Google Drive/8vo/Arquitectura-Computadoras/Practica10/Pila/Pila.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_func_synth -key {Post-Synthesis:sim_1:Functional:test_bench} -tclbatch {test_bench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_bench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2106.648 ; gain = 17.859
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 11 20:23:10 2020...
