{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 15:14:43 2019 " "Info: Processing started: Sat Mar 02 15:14:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32IM -c RV32IM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RV32IM -c RV32IM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_f.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I_F-STRUCTURAL " "Info: Found design unit 1: I_F-STRUCTURAL" {  } { { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 I_F " "Info: Found entity 1: I_F" {  } { { "I_F.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F.vhd" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_f_ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i_f_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_f_ram-SYN " "Info: Found design unit 1: i_f_ram-SYN" {  } { { "I_F_RAM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F_RAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 I_F_RAM " "Info: Found entity 1: I_F_RAM" {  } { { "I_F_RAM.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F_RAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_f_memtest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file i_f_memtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I_F_MEMTEST " "Info: Found entity 1: I_F_MEMTEST" {  } { { "I_F_MEMTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_F_MEMTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toolbox.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file toolbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOOLBOX " "Info: Found design unit 1: TOOLBOX" {  } { { "TOOLBOX.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/TOOLBOX.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X1-RTL " "Info: Found design unit 1: MUX2X1-RTL" {  } { { "MUX2X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1 " "Info: Found entity 1: MUX2X1" {  } { { "MUX2X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2x1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1TEST " "Info: Found entity 1: MUX2X1TEST" {  } { { "MUX2X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8X1-RTL " "Info: Found design unit 1: MUX8X1-RTL" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX8X1 " "Info: Found entity 1: MUX8X1" {  } { { "MUX8X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8x1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8X1TEST " "Info: Found entity 1: MUX8X1TEST" {  } { { "MUX8X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX8X1TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32x1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux32x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX32X1-RTL " "Info: Found design unit 1: MUX32X1-RTL" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX32X1 " "Info: Found entity 1: MUX32X1" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32x1test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32x1test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32X1TEST " "Info: Found entity 1: MUX32X1TEST" {  } { { "MUX32X1TEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_flipper.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_flipper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FLIPPER-RTL " "Info: Found design unit 1: REG_FLIPPER-RTL" {  } { { "REG_FLIPPER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_FLIPPER.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_FLIPPER " "Info: Found entity 1: REG_FLIPPER" {  } { { "REG_FLIPPER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_FLIPPER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_flippertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_flippertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FLIPPERTEST " "Info: Found entity 1: REG_FLIPPERTEST" {  } { { "REG_FLIPPERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_FLIPPERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file id_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_DECODER-STRUCTURAL " "Info: Found design unit 1: ID_DECODER-STRUCTURAL" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ID_DECODER " "Info: Found entity 1: ID_DECODER" {  } { { "ID_DECODER.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODER.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_decodertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file id_decodertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID_DECODERTEST " "Info: Found entity 1: ID_DECODERTEST" {  } { { "ID_DECODERTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_DECODERTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_imm_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file id_imm_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_IMM_GENERATOR-RTL " "Info: Found design unit 1: ID_IMM_GENERATOR-RTL" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ID_IMM_GENERATOR " "Info: Found entity 1: ID_IMM_GENERATOR" {  } { { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_imm_generatortest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file id_imm_generatortest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID_IMM_GENERATORTEST " "Info: Found entity 1: ID_IMM_GENERATORTEST" {  } { { "ID_IMM_GENERATORTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATORTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b_casual.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_32b_casual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32B_CASUAL-RTL " "Info: Found design unit 1: REG_32B_CASUAL-RTL" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_32B_CASUAL " "Info: Found entity 1: REG_32B_CASUAL" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b_casualtest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_32b_casualtest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_32B_CASUALTEST " "Info: Found entity 1: REG_32B_CASUALTEST" {  } { { "REG_32B_CASUALTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUALTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b_zero.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_32b_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32B_ZERO-RTL " "Info: Found design unit 1: REG_32B_ZERO-RTL" {  } { { "REG_32B_ZERO.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_ZERO.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_32B_ZERO " "Info: Found entity 1: REG_32B_ZERO" {  } { { "REG_32B_ZERO.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_ZERO.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32b_zerotest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_32b_zerotest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_32B_ZEROTEST " "Info: Found entity 1: REG_32B_ZEROTEST" {  } { { "REG_32B_ZEROTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_ZEROTEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER_FILE-STRUCTURAL " "Info: Found design unit 1: REGISTER_FILE-STRUCTURAL" {  } { { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE " "Info: Found entity 1: REGISTER_FILE" {  } { { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "REGISTER_FILE " "Info: Elaborating entity \"REGISTER_FILE\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_32B_ZERO REG_32B_ZERO:\\GEN:0:CASE0:ZERO_REG " "Info: Elaborating entity \"REG_32B_ZERO\" for hierarchy \"REG_32B_ZERO:\\GEN:0:CASE0:ZERO_REG\"" {  } { { "REGISTER_FILE.vhd" "\\GEN:0:CASE0:ZERO_REG" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_32B_CASUAL REG_32B_CASUAL:\\GEN:1:CASE1:CASUALS " "Info: Elaborating entity \"REG_32B_CASUAL\" for hierarchy \"REG_32B_CASUAL:\\GEN:1:CASE1:CASUALS\"" {  } { { "REGISTER_FILE.vhd" "\\GEN:1:CASE1:CASUALS" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOAD REG_32B_CASUAL.vhd(29) " "Warning (10492): VHDL Process Statement warning at REG_32B_CASUAL.vhd(29): signal \"LOAD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32X1 MUX32X1:RS1_MUX " "Info: Elaborating entity \"MUX32X1\" for hierarchy \"MUX32X1:RS1_MUX\"" {  } { { "REGISTER_FILE.vhd" "RS1_MUX" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 MUX32X1.vhd(61) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(61): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 MUX32X1.vhd(62) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(62): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 MUX32X1.vhd(63) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(63): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 MUX32X1.vhd(64) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(64): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 MUX32X1.vhd(65) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(65): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D5 MUX32X1.vhd(66) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(66): signal \"D5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D6 MUX32X1.vhd(67) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(67): signal \"D6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D7 MUX32X1.vhd(68) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(68): signal \"D7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D8 MUX32X1.vhd(69) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(69): signal \"D8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D9 MUX32X1.vhd(70) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(70): signal \"D9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D10 MUX32X1.vhd(71) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(71): signal \"D10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D11 MUX32X1.vhd(72) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(72): signal \"D11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D12 MUX32X1.vhd(73) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(73): signal \"D12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D13 MUX32X1.vhd(74) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(74): signal \"D13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D14 MUX32X1.vhd(75) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(75): signal \"D14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D15 MUX32X1.vhd(76) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(76): signal \"D15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D16 MUX32X1.vhd(77) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(77): signal \"D16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D17 MUX32X1.vhd(78) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(78): signal \"D17\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D18 MUX32X1.vhd(79) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(79): signal \"D18\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D19 MUX32X1.vhd(80) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(80): signal \"D19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D20 MUX32X1.vhd(81) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(81): signal \"D20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D21 MUX32X1.vhd(82) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(82): signal \"D21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D22 MUX32X1.vhd(83) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(83): signal \"D22\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D23 MUX32X1.vhd(84) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(84): signal \"D23\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D24 MUX32X1.vhd(85) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(85): signal \"D24\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D25 MUX32X1.vhd(86) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(86): signal \"D25\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D26 MUX32X1.vhd(87) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(87): signal \"D26\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D27 MUX32X1.vhd(88) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(88): signal \"D27\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D28 MUX32X1.vhd(89) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(89): signal \"D28\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D29 MUX32X1.vhd(90) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(90): signal \"D29\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D30 MUX32X1.vhd(91) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(91): signal \"D30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D31 MUX32X1.vhd(92) " "Warning (10492): VHDL Process Statement warning at MUX32X1.vhd(92): signal \"D31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "RV32IM " "Warning: Ignored assignments for entity \"RV32IM\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity RV32IM -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity RV32IM -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RV32IM -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity RV32IM -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOAD_REG\[0\] " "Warning (15610): No output dependent on input pin \"LOAD_REG\[0\]\"" {  } { { "REGISTER_FILE.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILE.vhd" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2497 " "Info: Implemented 2497 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "76 " "Info: Implemented 76 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2357 " "Info: Implemented 2357 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 15:14:52 2019 " "Info: Processing ended: Sat Mar 02 15:14:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
