Analysis & Elaboration report for ProyectoTDD
Tue Nov 14 19:45:06 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Failed - Tue Nov 14 19:45:06 2023           ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; ProyectoTDD                                 ;
; Top-level Entity Name         ; display7                                    ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; display7           ; ProyectoTDD        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Nov 14 19:44:54 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoTDD -c ProyectoTDD --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_alu.sv
    Info (12023): Found entity 1: adder_ALU File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/adder_ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file barrel_shifter.sv
    Info (12023): Found entity 1: barrel_shifter File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/barrel_shifter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2entradas.sv
    Info (12023): Found entity 1: mux2entradas File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/mux2entradas.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/register_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend_module.sv
    Info (12023): Found entity 1: extend_module File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/extend_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sumador.sv
    Info (12023): Found entity 1: sumador File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/sumador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hhclock.sv
    Info (12023): Found entity 1: hhclock File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/hhclock.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_21.sv
    Info (12023): Found entity 1: mux_21 File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/mux_21.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_module.sv
    Info (12023): Found entity 1: top_module File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/top_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file write_mem.sv
    Info (12023): Found entity 1: write_mem File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/write_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_tb.sv
    Info (12023): Found entity 1: ram_tb File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/ram_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram1.v
    Info (12023): Found entity 1: ram1 File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/ram1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7.sv
    Info (12023): Found entity 1: display7 File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/display7.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condlogic.sv
    Info (12023): Found entity 1: condlogic File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/condlogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condcheck.sv
    Info (12023): Found entity 1: condcheck File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/condcheck.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram2.v
    Info (12023): Found entity 1: RAM2 File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/RAM2.v Line: 40
Error (10170): Verilog HDL syntax error at dmem.sv(2) near text: "input";  expecting ")". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/dmem.sv Line: 2
Error (10112): Ignored design unit "dmem" at dmem.sv(1) due to previous errors File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/dmem.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file dmem.sv
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/imem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arm.sv
    Info (12023): Found entity 1: arm File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/arm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.sv
    Info (12023): Found entity 1: main File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/main.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/vgaController.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogenerator.sv
    Info (12023): Found entity 1: videoGenerator File: C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/videoGenerator.sv Line: 1
Info (144001): Generated suppressed messages file C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/output_files/ProyectoTDD.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 4766 megabytes
    Error: Processing ended: Tue Nov 14 19:45:06 2023
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:22


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/pepev/OneDrive/Documentos/GitHub/ylopez_mgarro_digital_design_lab_2023/output_files/ProyectoTDD.map.smsg.


