
\begin{figure}[t]
    \label{fig:dc_vs_synplify}
    \centering
    \frame{\includegraphics[width=\linewidth]{figures/dc_vs_synplify.pdf}}
    \caption{Differences in SystemVerilog Support in DC vs. Synplify-Pro from ``Synthesizing SystemVerilog: Busting the Myth that SystemVerilog is only for Verification''\cite{sutherland}}
\end{figure}
