#ifndef __SSD2828_REG_H__
#define __SSD2828_REG_H__


#define SSD2828_REG_DIR                 0xB0
#define SSD2828_REG_VICR1               0xB1
#define SSD2828_REG_VICR2               0xB2
#define SSD2828_REG_VICR3               0xB3
#define SSD2828_REG_VICR4               0xB4
#define SSD2828_REG_VICR5               0xB5
#define SSD2828_REG_VICR6               0xB6
#define SSD2828_REG_CFGR                0xB7
#define SSD2828_REG_VCR                 0xB8
#define SSD2828_REG_PCR                 0xB9
#define SSD2828_REG_PLCR                0xBA
#define SSD2828_REG_CCR                 0xBB
#define SSD2828_REG_PSCR1               0xBC
#define SSD2828_REG_PSCR2               0xBD
#define SSD2828_REG_PSCR3               0xBE
#define SSD2828_REG_PDR                 0xBF
#define SSD2828_REG_OCR                 0xC0
#define SSD2828_REG_MRSR                0xC1
#define SSD2828_REG_RDCR                0xC2
#define SSD2828_REG_ARSR                0xC3
#define SSD2828_REG_LCR                 0xC4
#define SSD2828_REG_ICR                 0xC5
#define SSD2828_REG_ISR                 0xC6
#define SSD2828_REG_ESR                 0xC7
#define SSD2828_REG_DAR1                0xC9
#define SSD2828_REG_DAR2                0xCA
#define SSD2828_REG_DAR3                0xCB
#define SSD2828_REG_DAR4                0xCC
#define SSD2828_REG_DAR5                0xCD
#define SSD2828_REG_DAR6                0xCE
#define SSD2828_REG_HTTR1               0xCF
#define SSD2828_REG_HTTR2               0xD0
#define SSD2828_REG_LRTR1               0xD1
#define SSD2828_REG_LRTR2               0xD2
#define SSD2828_REG_TSR                 0xD3
#define SSD2828_REG_LRR                 0xD4
#define SSD2828_REG_PLLR                0xD5
#define SSD2828_REG_TR                  0xD6
#define SSD2828_REG_TECR                0xD7
#define SSD2828_REG_ACR1                0xD8
#define SSD2828_REG_ACR2                0xD9
#define SSD2828_REG_ACR3                0xDA
#define SSD2828_REG_ACR4                0xDB
#define SSD2828_REG_IOCR                0xDC
#define SSD2828_REG_VICR7               0xDD
#define SSD2828_REG_LCFR                0xDE
#define SSD2828_REG_DAR7                0xDF
#define SSD2828_REG_PUCR1               0xE0
#define SSD2828_REG_PUCR2               0xE1
#define SSD2828_REG_PUCR3               0xE2
#define SSD2828_REG_CBCR1               0xE9
#define SSD2828_REG_CBCR2               0xEA
#define SSD2828_REG_CBSR                0xEB
#define SSD2828_REG_ECR                 0xEC
#define SSD2828_REG_VSDR                0xED
#define SSD2828_REG_TMR                 0xEE
#define SSD2828_REG_GPIO1               0xEF
#define SSD2828_REG_GPIO2               0xF0
#define SSD2828_REG_DLYA01              0xF1
#define SSD2828_REG_DLYA23              0xF2
#define SSD2828_REG_DLYB01              0xF3
#define SSD2828_REG_DLYB23              0xF4
#define SSD2828_REG_DLYC01              0xF5
#define SSD2828_REG_DLYC23              0xF6
#define SSD2828_REG_ACR5                0xF7
#define SSD2828_REG_RR                  0xFF







#endif // __SSD2828_REG_H__