Rectnet: instantiated net with 32 neurons and 64 edges
,,,,,,,,,,,,,,,,................................................Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:11:40 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(41): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 41
Warning (10229): Verilog HDL Expression warning at top.v(42): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 42
Warning (10229): Verilog HDL Expression warning at top.v(43): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 43
Warning (10229): Verilog HDL Expression warning at top.v(61): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 61
Warning (10229): Verilog HDL Expression warning at top.v(91): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 91
Warning (10229): Verilog HDL Expression warning at top.v(114): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 114
Warning (10229): Verilog HDL Expression warning at top.v(130): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 130
Warning (10229): Verilog HDL Expression warning at top.v(146): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 146
Warning (10229): Verilog HDL Expression warning at top.v(176): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 176
Warning (10229): Verilog HDL Expression warning at top.v(192): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 192
Warning (10229): Verilog HDL Expression warning at top.v(222): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 222
Warning (10229): Verilog HDL Expression warning at top.v(238): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 238
Warning (10229): Verilog HDL Expression warning at top.v(275): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 275
Warning (10229): Verilog HDL Expression warning at top.v(291): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 291
Warning (10229): Verilog HDL Expression warning at top.v(321): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 321
Warning (10229): Verilog HDL Expression warning at top.v(344): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 344
Warning (10229): Verilog HDL Expression warning at top.v(360): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 360
Warning (10229): Verilog HDL Expression warning at top.v(376): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 376
Warning (10229): Verilog HDL Expression warning at top.v(406): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 406
Warning (10229): Verilog HDL Expression warning at top.v(422): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 422
Warning (10229): Verilog HDL Expression warning at top.v(445): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 445
Warning (10229): Verilog HDL Expression warning at top.v(475): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 475
Warning (10229): Verilog HDL Expression warning at top.v(505): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 505
Warning (10229): Verilog HDL Expression warning at top.v(521): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 521
Warning (10229): Verilog HDL Expression warning at top.v(544): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 544
Warning (10229): Verilog HDL Expression warning at top.v(574): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 574
Warning (10229): Verilog HDL Expression warning at top.v(590): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 590
Warning (10229): Verilog HDL Expression warning at top.v(620): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 620
Warning (10229): Verilog HDL Expression warning at top.v(643): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 643
Warning (10229): Verilog HDL Expression warning at top.v(666): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 666
Warning (10229): Verilog HDL Expression warning at top.v(689): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 689
Warning (10229): Verilog HDL Expression warning at top.v(712): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 712
Warning (10229): Verilog HDL Expression warning at top.v(728): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 728
Warning (10229): Verilog HDL Expression warning at top.v(751): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 751
Warning (10229): Verilog HDL Expression warning at top.v(774): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 774
Warning (10259): Verilog HDL error at top.v(897): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 897
Warning (10259): Verilog HDL error at top.v(898): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 898
Warning (10229): Verilog HDL Expression warning at top.v(919): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 919
Warning (10259): Verilog HDL error at top.v(923): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 923
Warning (10259): Verilog HDL error at top.v(924): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 924
Warning (10259): Verilog HDL error at top.v(935): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 935
Warning (10259): Verilog HDL error at top.v(936): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 936
Warning (10259): Verilog HDL error at top.v(938): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 938
Warning (10229): Verilog HDL Expression warning at top.v(964): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 964
Warning (10259): Verilog HDL error at top.v(968): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 968
Warning (10259): Verilog HDL error at top.v(969): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 969
Warning (10259): Verilog HDL error at top.v(980): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 980
Warning (10229): Verilog HDL Expression warning at top.v(1003): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1003
Warning (10259): Verilog HDL error at top.v(1007): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1007
Warning (10259): Verilog HDL error at top.v(1008): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1008
Warning (10259): Verilog HDL error at top.v(1020): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1020
Warning (10229): Verilog HDL Expression warning at top.v(1036): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1036
Warning (10259): Verilog HDL error at top.v(1040): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1040
Warning (10259): Verilog HDL error at top.v(1041): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1041
Warning (10259): Verilog HDL error at top.v(1052): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1052
Warning (10229): Verilog HDL Expression warning at top.v(1069): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1069
Warning (10259): Verilog HDL error at top.v(1073): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1073
Warning (10259): Verilog HDL error at top.v(1074): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1074
Warning (10259): Verilog HDL error at top.v(1086): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1086
Warning (10259): Verilog HDL error at top.v(1087): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1087
Warning (10259): Verilog HDL error at top.v(1088): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1088
Warning (10229): Verilog HDL Expression warning at top.v(1114): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1114
Warning (10259): Verilog HDL error at top.v(1118): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1118
Warning (10259): Verilog HDL error at top.v(1119): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1119
Warning (10259): Verilog HDL error at top.v(1131): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1131
Warning (10229): Verilog HDL Expression warning at top.v(1147): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1147
Warning (10259): Verilog HDL error at top.v(1151): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1151
Warning (10259): Verilog HDL error at top.v(1152): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1152
Warning (10259): Verilog HDL error at top.v(1166): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1166
Warning (10229): Verilog HDL Expression warning at top.v(1192): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1192
Warning (10259): Verilog HDL error at top.v(1196): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1196
Warning (10259): Verilog HDL error at top.v(1197): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1197
Warning (10259): Verilog HDL error at top.v(1208): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1208
Warning (10229): Verilog HDL Expression warning at top.v(1225): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1225
Warning (10259): Verilog HDL error at top.v(1229): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1229
Warning (10259): Verilog HDL error at top.v(1230): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1230
Warning (10259): Verilog HDL error at top.v(1242): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1242
Warning (10259): Verilog HDL error at top.v(1244): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1244
Warning (10259): Verilog HDL error at top.v(1245): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1245
Warning (10229): Verilog HDL Expression warning at top.v(1276): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1276
Warning (10259): Verilog HDL error at top.v(1280): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1280
Warning (10259): Verilog HDL error at top.v(1281): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1281
Warning (10259): Verilog HDL error at top.v(1293): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1293
Warning (10229): Verilog HDL Expression warning at top.v(1309): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1309
Warning (10259): Verilog HDL error at top.v(1313): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1313
Warning (10259): Verilog HDL error at top.v(1314): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1314
Warning (10259): Verilog HDL error at top.v(1325): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1325
Warning (10259): Verilog HDL error at top.v(1327): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1327
Warning (10259): Verilog HDL error at top.v(1328): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1328
Warning (10229): Verilog HDL Expression warning at top.v(1354): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1354
Warning (10259): Verilog HDL error at top.v(1358): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1358
Warning (10259): Verilog HDL error at top.v(1359): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1359
Warning (10259): Verilog HDL error at top.v(1370): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1370
Warning (10259): Verilog HDL error at top.v(1371): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1371
Warning (10229): Verilog HDL Expression warning at top.v(1393): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1393
Warning (10259): Verilog HDL error at top.v(1397): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1397
Warning (10259): Verilog HDL error at top.v(1398): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1398
Warning (10259): Verilog HDL error at top.v(1409): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1409
Warning (10259): Verilog HDL error at top.v(1410): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1410
Warning (10229): Verilog HDL Expression warning at top.v(1426): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1426
Warning (10259): Verilog HDL error at top.v(1430): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1430
Warning (10259): Verilog HDL error at top.v(1431): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1431
Warning (10259): Verilog HDL error at top.v(1443): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1443
Warning (10229): Verilog HDL Expression warning at top.v(1459): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1459
Warning (10259): Verilog HDL error at top.v(1463): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1463
Warning (10259): Verilog HDL error at top.v(1464): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1464
Warning (10259): Verilog HDL error at top.v(1477): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1477
Warning (10229): Verilog HDL Expression warning at top.v(1504): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1504
Warning (10259): Verilog HDL error at top.v(1508): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1508
Warning (10259): Verilog HDL error at top.v(1509): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1509
Warning (10259): Verilog HDL error at top.v(1521): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1521
Warning (10229): Verilog HDL Expression warning at top.v(1537): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1537
Warning (10259): Verilog HDL error at top.v(1541): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1541
Warning (10259): Verilog HDL error at top.v(1542): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1542
Warning (10259): Verilog HDL error at top.v(1554): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1554
Warning (10229): Verilog HDL Expression warning at top.v(1576): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1576
Warning (10259): Verilog HDL error at top.v(1580): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1580
Warning (10259): Verilog HDL error at top.v(1581): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1581
Warning (10259): Verilog HDL error at top.v(1593): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1593
Warning (10259): Verilog HDL error at top.v(1595): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1595
Warning (10229): Verilog HDL Expression warning at top.v(1621): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1621
Warning (10259): Verilog HDL error at top.v(1625): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1625
Warning (10259): Verilog HDL error at top.v(1626): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1626
Warning (10259): Verilog HDL error at top.v(1637): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1637
Warning (10259): Verilog HDL error at top.v(1640): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1640
Warning (10229): Verilog HDL Expression warning at top.v(1666): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1666
Warning (10259): Verilog HDL error at top.v(1670): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1670
Warning (10259): Verilog HDL error at top.v(1671): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1671
Warning (10259): Verilog HDL error at top.v(1682): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1682
Warning (10229): Verilog HDL Expression warning at top.v(1699): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1699
Warning (10259): Verilog HDL error at top.v(1703): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1703
Warning (10259): Verilog HDL error at top.v(1704): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1704
Warning (10259): Verilog HDL error at top.v(1716): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1716
Warning (10229): Verilog HDL Expression warning at top.v(1738): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1738
Warning (10259): Verilog HDL error at top.v(1742): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1742
Warning (10259): Verilog HDL error at top.v(1743): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1743
Warning (10259): Verilog HDL error at top.v(1754): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1754
Warning (10229): Verilog HDL Expression warning at top.v(1783): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1783
Warning (10259): Verilog HDL error at top.v(1787): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1787
Warning (10259): Verilog HDL error at top.v(1788): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1788
Warning (10259): Verilog HDL error at top.v(1799): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1799
Warning (10229): Verilog HDL Expression warning at top.v(1816): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1816
Warning (10259): Verilog HDL error at top.v(1820): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1820
Warning (10259): Verilog HDL error at top.v(1821): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1821
Warning (10259): Verilog HDL error at top.v(1832): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1832
Warning (10259): Verilog HDL error at top.v(1833): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1833
Warning (10229): Verilog HDL Expression warning at top.v(1861): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1861
Warning (10259): Verilog HDL error at top.v(1865): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1865
Warning (10259): Verilog HDL error at top.v(1866): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1866
Warning (10259): Verilog HDL error at top.v(1877): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1877
Warning (10259): Verilog HDL error at top.v(1879): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1879
Warning (10229): Verilog HDL Expression warning at top.v(1900): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1900
Warning (10259): Verilog HDL error at top.v(1904): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1904
Warning (10259): Verilog HDL error at top.v(1905): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1905
Warning (10259): Verilog HDL error at top.v(1917): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1917
Warning (10229): Verilog HDL Expression warning at top.v(1939): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1939
Warning (10259): Verilog HDL error at top.v(1943): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1943
Warning (10259): Verilog HDL error at top.v(1944): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1944
Warning (10259): Verilog HDL error at top.v(1956): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1956
Warning (10259): Verilog HDL error at top.v(1957): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1957
Warning (10229): Verilog HDL Expression warning at top.v(1978): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1978
Warning (10259): Verilog HDL error at top.v(1982): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1982
Warning (10259): Verilog HDL error at top.v(1983): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1983
Warning (10259): Verilog HDL error at top.v(1996): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1996
Warning (10229): Verilog HDL Expression warning at top.v(2017): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2017
Warning (10259): Verilog HDL error at top.v(2021): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2021
Warning (10259): Verilog HDL error at top.v(2022): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2022
Warning (10229): Verilog HDL Expression warning at top.v(2050): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2050
Warning (10259): Verilog HDL error at top.v(2054): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2054
Warning (10259): Verilog HDL error at top.v(2055): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2055
Warning (10229): Verilog HDL Expression warning at top.v(2089): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2089
Warning (10259): Verilog HDL error at top.v(2093): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2093
Warning (10259): Verilog HDL error at top.v(2094): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2094
Warning (10229): Verilog HDL Expression warning at top.v(2128): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2128
Warning (10259): Verilog HDL error at top.v(2132): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2132
Warning (10259): Verilog HDL error at top.v(2133): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2133
Warning (10229): Verilog HDL Expression warning at top.v(2185): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2185
Warning (10229): Verilog HDL Expression warning at top.v(2186): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2186
Warning (10229): Verilog HDL Expression warning at top.v(2187): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2187
Warning (10229): Verilog HDL Expression warning at top.v(2188): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2188
Warning (10229): Verilog HDL Expression warning at top.v(2189): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2189
Warning (10229): Verilog HDL Expression warning at top.v(2190): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2190
Warning (10229): Verilog HDL Expression warning at top.v(2191): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2191
Warning (10229): Verilog HDL Expression warning at top.v(2192): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2192
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(823): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 823
Warning (10230): Verilog HDL assignment warning at top.v(899): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 899
Warning (10230): Verilog HDL assignment warning at top.v(913): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 913
Warning (10230): Verilog HDL assignment warning at top.v(939): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 939
Warning (10230): Verilog HDL assignment warning at top.v(958): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 958
Warning (10230): Verilog HDL assignment warning at top.v(983): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 983
Warning (10230): Verilog HDL assignment warning at top.v(997): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 997
Warning (10230): Verilog HDL assignment warning at top.v(1021): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1021
Warning (10230): Verilog HDL assignment warning at top.v(1030): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1030
Warning (10230): Verilog HDL assignment warning at top.v(1054): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1054
Warning (10230): Verilog HDL assignment warning at top.v(1063): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1063
Warning (10230): Verilog HDL assignment warning at top.v(1089): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1089
Warning (10230): Verilog HDL assignment warning at top.v(1108): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1108
Warning (10230): Verilog HDL assignment warning at top.v(1132): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1132
Warning (10230): Verilog HDL assignment warning at top.v(1141): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1141
Warning (10230): Verilog HDL assignment warning at top.v(1167): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1167
Warning (10230): Verilog HDL assignment warning at top.v(1186): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1186
Warning (10230): Verilog HDL assignment warning at top.v(1210): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1210
Warning (10230): Verilog HDL assignment warning at top.v(1219): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1219
Warning (10230): Verilog HDL assignment warning at top.v(1246): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1246
Warning (10230): Verilog HDL assignment warning at top.v(1270): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1270
Warning (10230): Verilog HDL assignment warning at top.v(1293): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1293
Warning (10230): Verilog HDL assignment warning at top.v(1294): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1294
Warning (10230): Verilog HDL assignment warning at top.v(1303): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1303
Warning (10230): Verilog HDL assignment warning at top.v(1329): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1329
Warning (10230): Verilog HDL assignment warning at top.v(1348): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1348
Warning (10230): Verilog HDL assignment warning at top.v(1373): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1373
Warning (10230): Verilog HDL assignment warning at top.v(1387): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1387
Warning (10230): Verilog HDL assignment warning at top.v(1411): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1411
Warning (10230): Verilog HDL assignment warning at top.v(1420): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1420
Warning (10230): Verilog HDL assignment warning at top.v(1444): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1444
Warning (10230): Verilog HDL assignment warning at top.v(1453): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1453
Warning (10230): Verilog HDL assignment warning at top.v(1479): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1479
Warning (10230): Verilog HDL assignment warning at top.v(1498): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1498
Warning (10230): Verilog HDL assignment warning at top.v(1522): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1522
Warning (10230): Verilog HDL assignment warning at top.v(1531): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1531
Warning (10230): Verilog HDL assignment warning at top.v(1556): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1556
Warning (10230): Verilog HDL assignment warning at top.v(1570): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1570
Warning (10230): Verilog HDL assignment warning at top.v(1596): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1596
Warning (10230): Verilog HDL assignment warning at top.v(1615): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1615
Warning (10230): Verilog HDL assignment warning at top.v(1641): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1641
Warning (10230): Verilog HDL assignment warning at top.v(1660): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1660
Warning (10230): Verilog HDL assignment warning at top.v(1684): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1684
Warning (10230): Verilog HDL assignment warning at top.v(1693): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1693
Warning (10230): Verilog HDL assignment warning at top.v(1718): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1718
Warning (10230): Verilog HDL assignment warning at top.v(1732): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1732
Warning (10230): Verilog HDL assignment warning at top.v(1758): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1758
Warning (10230): Verilog HDL assignment warning at top.v(1777): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1777
Warning (10230): Verilog HDL assignment warning at top.v(1801): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1801
Warning (10230): Verilog HDL assignment warning at top.v(1810): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1810
Warning (10230): Verilog HDL assignment warning at top.v(1836): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1836
Warning (10230): Verilog HDL assignment warning at top.v(1855): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1855
Warning (10230): Verilog HDL assignment warning at top.v(1880): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1880
Warning (10230): Verilog HDL assignment warning at top.v(1894): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1894
Warning (10230): Verilog HDL assignment warning at top.v(1919): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1919
Warning (10230): Verilog HDL assignment warning at top.v(1933): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1933
Warning (10230): Verilog HDL assignment warning at top.v(1957): truncated value with size 17 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1957
Warning (10230): Verilog HDL assignment warning at top.v(1958): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1958
Warning (10230): Verilog HDL assignment warning at top.v(1972): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1972
Warning (10230): Verilog HDL assignment warning at top.v(1997): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1997
Warning (10230): Verilog HDL assignment warning at top.v(2011): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2011
Warning (10230): Verilog HDL assignment warning at top.v(2035): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2035
Warning (10230): Verilog HDL assignment warning at top.v(2044): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2044
Warning (10230): Verilog HDL assignment warning at top.v(2069): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2069
Warning (10230): Verilog HDL assignment warning at top.v(2083): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2083
Warning (10230): Verilog HDL assignment warning at top.v(2108): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2108
Warning (10230): Verilog HDL assignment warning at top.v(2122): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2122
Warning (10230): Verilog HDL assignment warning at top.v(2209): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 2209
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 1279 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 1116 logic cells
    Info (21062): Implemented 96 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 315 warnings
    Info: Peak virtual memory: 1251 megabytes
    Info: Processing ended: Tue Apr 25 21:12:42 2017
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:02:11
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:12:59 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 280 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 256 registers into blocks of type DSP block
    Extra Info (176220): Created 128 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:27
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:19
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:32
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y34 to location X21_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:20
Info (11888): Total time spent on timing analysis during the Fitter is 4.76 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:12
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1972 megabytes
    Info: Processing ended: Tue Apr 25 21:16:48 2017
    Info: Elapsed time: 00:03:49
    Info: Total CPU time (on all processors): 00:05:28
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:17:06 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1149 megabytes
    Info: Processing ended: Tue Apr 25 21:17:28 2017
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:22
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:17:45 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Warning (332125): Found combinational loop of 97 nodes File: /home/cactus/proj/migen-playground/build/top.v Line: 539
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[0]~4|combout"
    Warning (332126): Node "Mult58~8|ay[0]"
    Warning (332126): Node "Mult58~8|resultb[12]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[0]~4|datae"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~0|datae"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~0|combout"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~2|dataf"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~2|combout"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~3|dataa"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~3|combout"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[0]~4|dataf"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[1]~5|datab"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[1]~5|combout"
    Warning (332126): Node "Mult58~8|ay[1]"
    Warning (332126): Node "Mult58~8|resultb[13]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[1]~5|dataf"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~0|datab"
    Warning (332126): Node "Mult58~8|resultb[14]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[2]~6|datae"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[2]~6|combout"
    Warning (332126): Node "Mult58~8|ay[2]"
    Warning (332126): Node "Mult58~8|resultb[15]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[3]~7|datae"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[3]~7|combout"
    Warning (332126): Node "Mult58~8|ay[3]"
    Warning (332126): Node "Mult58~8|resultb[16]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[4]~8|datab"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[4]~8|combout"
    Warning (332126): Node "Mult58~8|ay[4]"
    Warning (332126): Node "Mult58~8|resultb[17]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[5]~9|dataf"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[5]~9|combout"
    Warning (332126): Node "Mult58~8|ay[5]"
    Warning (332126): Node "Mult58~8|resultb[18]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[6]~10|dataf"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[6]~10|combout"
    Warning (332126): Node "Mult58~8|ay[6]"
    Warning (332126): Node "Mult58~8|resultb[19]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[7]~11|datad"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[7]~11|combout"
    Warning (332126): Node "Mult58~8|ay[7]"
    Warning (332126): Node "Mult58~8|resultb[20]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[8]~12|datad"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[8]~12|combout"
    Warning (332126): Node "Mult58~8|ay[8]"
    Warning (332126): Node "Mult58~8|resultb[21]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[9]~13|dataf"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[9]~13|combout"
    Warning (332126): Node "Mult58~8|ay[9]"
    Warning (332126): Node "Mult58~8|resultb[22]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[10]~14|datae"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[10]~14|combout"
    Warning (332126): Node "Mult58~8|ay[10]"
    Warning (332126): Node "Mult58~8|resultb[23]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[11]~15|dataf"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[11]~15|combout"
    Warning (332126): Node "Mult58~8|ay[11]"
    Warning (332126): Node "Mult58~8|resultb[24]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~3|dataf"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~16|dataf"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~16|combout"
    Warning (332126): Node "Mult58~8|ay[12]"
    Warning (332126): Node "Mult58~8|resultb[25]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~3|datab"
    Warning (332126): Node "Mult58~8|resultb[26]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~3|datae"
    Warning (332126): Node "Mult58~8|resultb[27]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~3|datac"
    Warning (332126): Node "Mult58~8|ay[13]"
    Warning (332126): Node "Mult58~8|ay[14]"
    Warning (332126): Node "Mult58~8|ay[15]"
    Warning (332126): Node "Mult58~8|ay[16]"
    Warning (332126): Node "Mult58~8|ay[17]"
    Warning (332126): Node "Mult58~8|ay[18]"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~2|datab"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~2|datae"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~1|dataf"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~1|combout"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~2|dataa"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~1|datae"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~1|datac"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~1|dataa"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~2|datac"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~0|dataf"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~0|dataa"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~0|datac"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[2]~6|dataf"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[3]~7|dataf"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[4]~8|dataf"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[5]~9|datae"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[6]~10|datae"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[7]~11|dataa"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[8]~12|dataa"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[9]~13|datae"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[10]~14|dataa"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[11]~15|dataa"
    Warning (332126): Node "staticnn_weighted_sum21_weighted_sum21_fp_multiplier43_a[12]~16|datae"
Critical Warning (332081): Design contains combinational loop of 97 nodes. Estimating the delays through the loop.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.124
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.124            -679.608 clk50 
Info (332146): Worst-case hold slack is 0.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.335               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -822.303 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.883
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.883            -604.807 clk50 
Info (332146): Worst-case hold slack is 0.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.279               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -806.237 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.785
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.785            -143.519 clk50 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -614.356 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.528             -73.981 clk50 
Info (332146): Worst-case hold slack is 0.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.142               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -643.625 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 105 warnings
    Info: Peak virtual memory: 1351 megabytes
    Info: Processing ended: Tue Apr 25 21:19:03 2017
    Info: Elapsed time: 00:01:18
    Info: Total CPU time (on all processors): 00:01:18
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 21:19:19 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 397 megabytes
    Info: Processing ended: Tue Apr 25 21:19:22 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
!!OK!!
