// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/03/2022 22:32:08"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	clock,
	reset,
	address_imem,
	q_imem,
	address_dmem,
	data,
	wren,
	q_dmem,
	ctrl_writeEnable,
	ctrl_writeReg,
	ctrl_readRegA,
	ctrl_readRegB,
	data_writeReg,
	data_readRegA,
	data_readRegB);
input 	clock;
input 	reset;
output 	[11:0] address_imem;
input 	[31:0] q_imem;
output 	[11:0] address_dmem;
output 	[31:0] data;
output 	wren;
input 	[31:0] q_dmem;
output 	ctrl_writeEnable;
output 	[4:0] ctrl_writeReg;
output 	[4:0] ctrl_readRegA;
output 	[4:0] ctrl_readRegB;
output 	[31:0] data_writeReg;
input 	[31:0] data_readRegA;
input 	[31:0] data_readRegB;

// Design Ports Information
// address_imem[0]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[1]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[2]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[3]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[4]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[5]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[6]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[7]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[8]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[9]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[10]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_imem[11]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[0]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[3]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[4]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[5]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[6]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[7]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[8]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[9]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[10]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_dmem[11]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[8]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[9]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[10]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[11]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[12]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[13]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[14]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[15]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[16]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[17]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[18]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[19]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[20]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[21]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[22]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[23]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[24]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[25]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[26]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[27]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[28]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[29]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[30]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[31]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[0]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[1]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[2]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[3]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[4]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[5]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[6]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[7]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[8]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[9]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[10]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[11]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[12]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[13]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[14]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[15]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[16]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[17]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[18]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[19]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[20]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[21]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[22]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[23]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[24]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[25]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[26]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[27]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[28]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[29]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[30]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_dmem[31]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeEnable	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[0]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[2]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[3]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_writeReg[4]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[0]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[1]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[2]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[3]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegA[4]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[1]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[2]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[3]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_readRegB[4]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[0]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[1]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[3]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[4]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[5]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[7]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[8]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[9]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[10]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[11]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[12]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[13]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[14]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[15]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[16]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[17]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[18]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[19]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[20]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[21]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[22]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[23]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[24]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[25]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[26]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[27]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[28]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[29]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[30]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_writeReg[31]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[27]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[29]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[28]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[30]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[31]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[0]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[1]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[1]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[2]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[2]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[3]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[3]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[3]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[4]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[4]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[4]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[5]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[5]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[5]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[6]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[6]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[7]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[7]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[7]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[8]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[8]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[8]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[9]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[9]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[9]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[10]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[10]	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[10]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[11]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[11]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[11]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[12]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[13]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[14]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[15]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[16]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[17]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[18]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[19]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[20]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[21]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[22]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[23]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[24]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[25]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[26]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[27]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[28]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[29]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[30]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegB[31]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[22]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[23]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[24]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[25]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[26]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[17]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[18]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[19]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[20]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[21]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[12]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[12]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[13]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[13]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[14]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[14]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[15]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[15]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_imem[16]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[16]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[17]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[18]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[19]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[20]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[21]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[22]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[23]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[24]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[25]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[26]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[27]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[28]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[29]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[30]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_readRegA[31]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("test_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \q_dmem[0]~input_o ;
wire \q_dmem[1]~input_o ;
wire \q_dmem[2]~input_o ;
wire \q_dmem[3]~input_o ;
wire \q_dmem[4]~input_o ;
wire \q_dmem[5]~input_o ;
wire \q_dmem[6]~input_o ;
wire \q_dmem[7]~input_o ;
wire \q_dmem[8]~input_o ;
wire \q_dmem[9]~input_o ;
wire \q_dmem[10]~input_o ;
wire \q_dmem[11]~input_o ;
wire \q_dmem[12]~input_o ;
wire \q_dmem[13]~input_o ;
wire \q_dmem[14]~input_o ;
wire \q_dmem[15]~input_o ;
wire \q_dmem[16]~input_o ;
wire \q_dmem[17]~input_o ;
wire \q_dmem[18]~input_o ;
wire \q_dmem[19]~input_o ;
wire \q_dmem[20]~input_o ;
wire \q_dmem[21]~input_o ;
wire \q_dmem[22]~input_o ;
wire \q_dmem[23]~input_o ;
wire \q_dmem[24]~input_o ;
wire \q_dmem[25]~input_o ;
wire \q_dmem[26]~input_o ;
wire \q_dmem[27]~input_o ;
wire \q_dmem[28]~input_o ;
wire \q_dmem[29]~input_o ;
wire \q_dmem[30]~input_o ;
wire \q_dmem[31]~input_o ;
wire \address_imem[0]~output_o ;
wire \address_imem[1]~output_o ;
wire \address_imem[2]~output_o ;
wire \address_imem[3]~output_o ;
wire \address_imem[4]~output_o ;
wire \address_imem[5]~output_o ;
wire \address_imem[6]~output_o ;
wire \address_imem[7]~output_o ;
wire \address_imem[8]~output_o ;
wire \address_imem[9]~output_o ;
wire \address_imem[10]~output_o ;
wire \address_imem[11]~output_o ;
wire \address_dmem[0]~output_o ;
wire \address_dmem[1]~output_o ;
wire \address_dmem[2]~output_o ;
wire \address_dmem[3]~output_o ;
wire \address_dmem[4]~output_o ;
wire \address_dmem[5]~output_o ;
wire \address_dmem[6]~output_o ;
wire \address_dmem[7]~output_o ;
wire \address_dmem[8]~output_o ;
wire \address_dmem[9]~output_o ;
wire \address_dmem[10]~output_o ;
wire \address_dmem[11]~output_o ;
wire \data[0]~output_o ;
wire \data[1]~output_o ;
wire \data[2]~output_o ;
wire \data[3]~output_o ;
wire \data[4]~output_o ;
wire \data[5]~output_o ;
wire \data[6]~output_o ;
wire \data[7]~output_o ;
wire \data[8]~output_o ;
wire \data[9]~output_o ;
wire \data[10]~output_o ;
wire \data[11]~output_o ;
wire \data[12]~output_o ;
wire \data[13]~output_o ;
wire \data[14]~output_o ;
wire \data[15]~output_o ;
wire \data[16]~output_o ;
wire \data[17]~output_o ;
wire \data[18]~output_o ;
wire \data[19]~output_o ;
wire \data[20]~output_o ;
wire \data[21]~output_o ;
wire \data[22]~output_o ;
wire \data[23]~output_o ;
wire \data[24]~output_o ;
wire \data[25]~output_o ;
wire \data[26]~output_o ;
wire \data[27]~output_o ;
wire \data[28]~output_o ;
wire \data[29]~output_o ;
wire \data[30]~output_o ;
wire \data[31]~output_o ;
wire \wren~output_o ;
wire \ctrl_writeEnable~output_o ;
wire \ctrl_writeReg[0]~output_o ;
wire \ctrl_writeReg[1]~output_o ;
wire \ctrl_writeReg[2]~output_o ;
wire \ctrl_writeReg[3]~output_o ;
wire \ctrl_writeReg[4]~output_o ;
wire \ctrl_readRegA[0]~output_o ;
wire \ctrl_readRegA[1]~output_o ;
wire \ctrl_readRegA[2]~output_o ;
wire \ctrl_readRegA[3]~output_o ;
wire \ctrl_readRegA[4]~output_o ;
wire \ctrl_readRegB[0]~output_o ;
wire \ctrl_readRegB[1]~output_o ;
wire \ctrl_readRegB[2]~output_o ;
wire \ctrl_readRegB[3]~output_o ;
wire \ctrl_readRegB[4]~output_o ;
wire \data_writeReg[0]~output_o ;
wire \data_writeReg[1]~output_o ;
wire \data_writeReg[2]~output_o ;
wire \data_writeReg[3]~output_o ;
wire \data_writeReg[4]~output_o ;
wire \data_writeReg[5]~output_o ;
wire \data_writeReg[6]~output_o ;
wire \data_writeReg[7]~output_o ;
wire \data_writeReg[8]~output_o ;
wire \data_writeReg[9]~output_o ;
wire \data_writeReg[10]~output_o ;
wire \data_writeReg[11]~output_o ;
wire \data_writeReg[12]~output_o ;
wire \data_writeReg[13]~output_o ;
wire \data_writeReg[14]~output_o ;
wire \data_writeReg[15]~output_o ;
wire \data_writeReg[16]~output_o ;
wire \data_writeReg[17]~output_o ;
wire \data_writeReg[18]~output_o ;
wire \data_writeReg[19]~output_o ;
wire \data_writeReg[20]~output_o ;
wire \data_writeReg[21]~output_o ;
wire \data_writeReg[22]~output_o ;
wire \data_writeReg[23]~output_o ;
wire \data_writeReg[24]~output_o ;
wire \data_writeReg[25]~output_o ;
wire \data_writeReg[26]~output_o ;
wire \data_writeReg[27]~output_o ;
wire \data_writeReg[28]~output_o ;
wire \data_writeReg[29]~output_o ;
wire \data_writeReg[30]~output_o ;
wire \data_writeReg[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \pc1|pc[0].pc_dffe|q~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \pc1|pc[0].pc_dffe|q~q ;
wire \pc1|pc[1].pc_dffe|q~1_combout ;
wire \pc1|pc[1].pc_dffe|q~q ;
wire \pc1|pc[1].pc_dffe|q~2 ;
wire \pc1|pc[2].pc_dffe|q~1_combout ;
wire \pc1|pc[2].pc_dffe|q~q ;
wire \pc1|pc[2].pc_dffe|q~2 ;
wire \pc1|pc[3].pc_dffe|q~1_combout ;
wire \pc1|pc[3].pc_dffe|q~q ;
wire \pc1|pc[3].pc_dffe|q~2 ;
wire \pc1|pc[4].pc_dffe|q~1_combout ;
wire \pc1|pc[4].pc_dffe|q~q ;
wire \pc1|pc[4].pc_dffe|q~2 ;
wire \pc1|pc[5].pc_dffe|q~1_combout ;
wire \pc1|pc[5].pc_dffe|q~q ;
wire \pc1|pc[5].pc_dffe|q~2 ;
wire \pc1|pc[6].pc_dffe|q~1_combout ;
wire \pc1|pc[6].pc_dffe|q~q ;
wire \pc1|pc[6].pc_dffe|q~2 ;
wire \pc1|pc[7].pc_dffe|q~1_combout ;
wire \pc1|pc[7].pc_dffe|q~q ;
wire \pc1|pc[7].pc_dffe|q~2 ;
wire \pc1|pc[8].pc_dffe|q~1_combout ;
wire \pc1|pc[8].pc_dffe|q~q ;
wire \pc1|pc[8].pc_dffe|q~2 ;
wire \pc1|pc[9].pc_dffe|q~1_combout ;
wire \pc1|pc[9].pc_dffe|q~q ;
wire \pc1|pc[9].pc_dffe|q~2 ;
wire \pc1|pc[10].pc_dffe|q~1_combout ;
wire \pc1|pc[10].pc_dffe|q~q ;
wire \pc1|pc[10].pc_dffe|q~2 ;
wire \pc1|pc[11].pc_dffe|q~1_combout ;
wire \pc1|pc[11].pc_dffe|q~q ;
wire \data_readRegA[0]~input_o ;
wire \q_imem[0]~input_o ;
wire \q_imem[27]~input_o ;
wire \q_imem[30]~input_o ;
wire \q_imem[28]~input_o ;
wire \q_imem[29]~input_o ;
wire \comb_48|ALUinB~0_combout ;
wire \q_imem[31]~input_o ;
wire \data_readRegB[0]~input_o ;
wire \reg_outB[0]~0_combout ;
wire \alu_dtapath|Add0~0_combout ;
wire \data_readRegB[1]~input_o ;
wire \q_imem[1]~input_o ;
wire \reg_outB[1]~1_combout ;
wire \data_readRegA[1]~input_o ;
wire \alu_dtapath|Add0~1 ;
wire \alu_dtapath|Add0~2_combout ;
wire \q_imem[2]~input_o ;
wire \data_readRegB[2]~input_o ;
wire \reg_outB[2]~2_combout ;
wire \data_readRegA[2]~input_o ;
wire \alu_dtapath|Add0~3 ;
wire \alu_dtapath|Add0~4_combout ;
wire \data_readRegA[3]~input_o ;
wire \data_readRegB[3]~input_o ;
wire \q_imem[3]~input_o ;
wire \reg_outB[3]~3_combout ;
wire \alu_dtapath|Add0~5 ;
wire \alu_dtapath|Add0~6_combout ;
wire \q_imem[4]~input_o ;
wire \data_readRegB[4]~input_o ;
wire \reg_outB[4]~4_combout ;
wire \data_readRegA[4]~input_o ;
wire \alu_dtapath|Add0~7 ;
wire \alu_dtapath|Add0~8_combout ;
wire \data_readRegA[5]~input_o ;
wire \q_imem[5]~input_o ;
wire \data_readRegB[5]~input_o ;
wire \reg_outB[5]~5_combout ;
wire \alu_dtapath|Add0~9 ;
wire \alu_dtapath|Add0~10_combout ;
wire \data_readRegA[6]~input_o ;
wire \q_imem[6]~input_o ;
wire \data_readRegB[6]~input_o ;
wire \reg_outB[6]~6_combout ;
wire \alu_dtapath|Add0~11 ;
wire \alu_dtapath|Add0~12_combout ;
wire \data_readRegA[7]~input_o ;
wire \q_imem[7]~input_o ;
wire \data_readRegB[7]~input_o ;
wire \reg_outB[7]~7_combout ;
wire \alu_dtapath|Add0~13 ;
wire \alu_dtapath|Add0~14_combout ;
wire \data_readRegA[8]~input_o ;
wire \q_imem[8]~input_o ;
wire \data_readRegB[8]~input_o ;
wire \reg_outB[8]~8_combout ;
wire \alu_dtapath|Add0~15 ;
wire \alu_dtapath|Add0~16_combout ;
wire \data_readRegA[9]~input_o ;
wire \q_imem[9]~input_o ;
wire \data_readRegB[9]~input_o ;
wire \reg_outB[9]~9_combout ;
wire \alu_dtapath|Add0~17 ;
wire \alu_dtapath|Add0~18_combout ;
wire \data_readRegA[10]~input_o ;
wire \q_imem[10]~input_o ;
wire \data_readRegB[10]~input_o ;
wire \reg_outB[10]~10_combout ;
wire \alu_dtapath|Add0~19 ;
wire \alu_dtapath|Add0~20_combout ;
wire \data_readRegA[11]~input_o ;
wire \q_imem[11]~input_o ;
wire \data_readRegB[11]~input_o ;
wire \reg_outB[11]~11_combout ;
wire \alu_dtapath|Add0~21 ;
wire \alu_dtapath|Add0~22_combout ;
wire \data_readRegB[12]~input_o ;
wire \data_readRegB[13]~input_o ;
wire \data_readRegB[14]~input_o ;
wire \data_readRegB[15]~input_o ;
wire \data_readRegB[16]~input_o ;
wire \data_readRegB[17]~input_o ;
wire \data_readRegB[18]~input_o ;
wire \data_readRegB[19]~input_o ;
wire \data_readRegB[20]~input_o ;
wire \data_readRegB[21]~input_o ;
wire \data_readRegB[22]~input_o ;
wire \data_readRegB[23]~input_o ;
wire \data_readRegB[24]~input_o ;
wire \data_readRegB[25]~input_o ;
wire \data_readRegB[26]~input_o ;
wire \data_readRegB[27]~input_o ;
wire \data_readRegB[28]~input_o ;
wire \data_readRegB[29]~input_o ;
wire \data_readRegB[30]~input_o ;
wire \data_readRegB[31]~input_o ;
wire \comb_48|comb_3|sw~0_combout ;
wire \comb_48|comb_3|sw~1_combout ;
wire \comb_48|Rwe~0_combout ;
wire \comb_48|Rwe~1_combout ;
wire \q_imem[22]~input_o ;
wire \q_imem[23]~input_o ;
wire \q_imem[24]~input_o ;
wire \q_imem[25]~input_o ;
wire \q_imem[26]~input_o ;
wire \q_imem[17]~input_o ;
wire \q_imem[18]~input_o ;
wire \q_imem[19]~input_o ;
wire \q_imem[20]~input_o ;
wire \q_imem[21]~input_o ;
wire \data_readRegA[12]~input_o ;
wire \q_imem[12]~input_o ;
wire \reg_outB[12]~12_combout ;
wire \alu_dtapath|Add0~23 ;
wire \alu_dtapath|Add0~24_combout ;
wire \q_imem[13]~input_o ;
wire \reg_outB[13]~13_combout ;
wire \data_readRegA[13]~input_o ;
wire \alu_dtapath|Add0~25 ;
wire \alu_dtapath|Add0~26_combout ;
wire \data_readRegA[14]~input_o ;
wire \q_imem[14]~input_o ;
wire \reg_outB[14]~14_combout ;
wire \alu_dtapath|Add0~27 ;
wire \alu_dtapath|Add0~28_combout ;
wire \data_readRegA[15]~input_o ;
wire \q_imem[15]~input_o ;
wire \reg_outB[15]~15_combout ;
wire \alu_dtapath|Add0~29 ;
wire \alu_dtapath|Add0~30_combout ;
wire \q_imem[16]~input_o ;
wire \reg_outB[16]~16_combout ;
wire \data_readRegA[16]~input_o ;
wire \alu_dtapath|Add0~31 ;
wire \alu_dtapath|Add0~32_combout ;
wire \data_readRegA[17]~input_o ;
wire \reg_outB[17]~17_combout ;
wire \alu_dtapath|Add0~33 ;
wire \alu_dtapath|Add0~34_combout ;
wire \reg_outB[18]~18_combout ;
wire \data_readRegA[18]~input_o ;
wire \alu_dtapath|Add0~35 ;
wire \alu_dtapath|Add0~36_combout ;
wire \reg_outB[19]~19_combout ;
wire \data_readRegA[19]~input_o ;
wire \alu_dtapath|Add0~37 ;
wire \alu_dtapath|Add0~38_combout ;
wire \data_readRegA[20]~input_o ;
wire \reg_outB[20]~20_combout ;
wire \alu_dtapath|Add0~39 ;
wire \alu_dtapath|Add0~40_combout ;
wire \reg_outB[21]~21_combout ;
wire \data_readRegA[21]~input_o ;
wire \alu_dtapath|Add0~41 ;
wire \alu_dtapath|Add0~42_combout ;
wire \data_readRegA[22]~input_o ;
wire \reg_outB[22]~22_combout ;
wire \alu_dtapath|Add0~43 ;
wire \alu_dtapath|Add0~44_combout ;
wire \data_readRegA[23]~input_o ;
wire \reg_outB[23]~23_combout ;
wire \alu_dtapath|Add0~45 ;
wire \alu_dtapath|Add0~46_combout ;
wire \reg_outB[24]~24_combout ;
wire \data_readRegA[24]~input_o ;
wire \alu_dtapath|Add0~47 ;
wire \alu_dtapath|Add0~48_combout ;
wire \data_readRegA[25]~input_o ;
wire \reg_outB[25]~25_combout ;
wire \alu_dtapath|Add0~49 ;
wire \alu_dtapath|Add0~50_combout ;
wire \data_readRegA[26]~input_o ;
wire \reg_outB[26]~26_combout ;
wire \alu_dtapath|Add0~51 ;
wire \alu_dtapath|Add0~52_combout ;
wire \reg_outB[27]~27_combout ;
wire \data_readRegA[27]~input_o ;
wire \alu_dtapath|Add0~53 ;
wire \alu_dtapath|Add0~54_combout ;
wire \data_readRegA[28]~input_o ;
wire \reg_outB[28]~28_combout ;
wire \alu_dtapath|Add0~55 ;
wire \alu_dtapath|Add0~56_combout ;
wire \data_readRegA[29]~input_o ;
wire \reg_outB[29]~29_combout ;
wire \alu_dtapath|Add0~57 ;
wire \alu_dtapath|Add0~58_combout ;
wire \data_readRegA[30]~input_o ;
wire \reg_outB[30]~30_combout ;
wire \alu_dtapath|Add0~59 ;
wire \alu_dtapath|Add0~60_combout ;
wire \data_readRegA[31]~input_o ;
wire \reg_outB[31]~31_combout ;
wire \alu_dtapath|Add0~61 ;
wire \alu_dtapath|Add0~62_combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \address_imem[0]~output (
	.i(\pc1|pc[0].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[0]~output .bus_hold = "false";
defparam \address_imem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \address_imem[1]~output (
	.i(\pc1|pc[1].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[1]~output .bus_hold = "false";
defparam \address_imem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \address_imem[2]~output (
	.i(\pc1|pc[2].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[2]~output .bus_hold = "false";
defparam \address_imem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \address_imem[3]~output (
	.i(\pc1|pc[3].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[3]~output .bus_hold = "false";
defparam \address_imem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \address_imem[4]~output (
	.i(\pc1|pc[4].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[4]~output .bus_hold = "false";
defparam \address_imem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \address_imem[5]~output (
	.i(\pc1|pc[5].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[5]~output .bus_hold = "false";
defparam \address_imem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \address_imem[6]~output (
	.i(\pc1|pc[6].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[6]~output .bus_hold = "false";
defparam \address_imem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \address_imem[7]~output (
	.i(\pc1|pc[7].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[7]~output .bus_hold = "false";
defparam \address_imem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \address_imem[8]~output (
	.i(\pc1|pc[8].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[8]~output .bus_hold = "false";
defparam \address_imem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \address_imem[9]~output (
	.i(\pc1|pc[9].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[9]~output .bus_hold = "false";
defparam \address_imem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \address_imem[10]~output (
	.i(\pc1|pc[10].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[10]~output .bus_hold = "false";
defparam \address_imem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \address_imem[11]~output (
	.i(\pc1|pc[11].pc_dffe|q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_imem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_imem[11]~output .bus_hold = "false";
defparam \address_imem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \address_dmem[0]~output (
	.i(\alu_dtapath|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[0]~output .bus_hold = "false";
defparam \address_dmem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \address_dmem[1]~output (
	.i(\alu_dtapath|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[1]~output .bus_hold = "false";
defparam \address_dmem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \address_dmem[2]~output (
	.i(\alu_dtapath|Add0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[2]~output .bus_hold = "false";
defparam \address_dmem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \address_dmem[3]~output (
	.i(\alu_dtapath|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[3]~output .bus_hold = "false";
defparam \address_dmem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \address_dmem[4]~output (
	.i(\alu_dtapath|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[4]~output .bus_hold = "false";
defparam \address_dmem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \address_dmem[5]~output (
	.i(\alu_dtapath|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[5]~output .bus_hold = "false";
defparam \address_dmem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \address_dmem[6]~output (
	.i(\alu_dtapath|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[6]~output .bus_hold = "false";
defparam \address_dmem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \address_dmem[7]~output (
	.i(\alu_dtapath|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[7]~output .bus_hold = "false";
defparam \address_dmem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \address_dmem[8]~output (
	.i(\alu_dtapath|Add0~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[8]~output .bus_hold = "false";
defparam \address_dmem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \address_dmem[9]~output (
	.i(\alu_dtapath|Add0~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[9]~output .bus_hold = "false";
defparam \address_dmem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \address_dmem[10]~output (
	.i(\alu_dtapath|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[10]~output .bus_hold = "false";
defparam \address_dmem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \address_dmem[11]~output (
	.i(\alu_dtapath|Add0~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\address_dmem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \address_dmem[11]~output .bus_hold = "false";
defparam \address_dmem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \data[0]~output (
	.i(\data_readRegB[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[0]~output .bus_hold = "false";
defparam \data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \data[1]~output (
	.i(\data_readRegB[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[1]~output .bus_hold = "false";
defparam \data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \data[2]~output (
	.i(\data_readRegB[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[2]~output .bus_hold = "false";
defparam \data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \data[3]~output (
	.i(\data_readRegB[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[3]~output .bus_hold = "false";
defparam \data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \data[4]~output (
	.i(\data_readRegB[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[4]~output .bus_hold = "false";
defparam \data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \data[5]~output (
	.i(\data_readRegB[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[5]~output .bus_hold = "false";
defparam \data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \data[6]~output (
	.i(\data_readRegB[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[6]~output .bus_hold = "false";
defparam \data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \data[7]~output (
	.i(\data_readRegB[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[7]~output .bus_hold = "false";
defparam \data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \data[8]~output (
	.i(\data_readRegB[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[8]~output .bus_hold = "false";
defparam \data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \data[9]~output (
	.i(\data_readRegB[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[9]~output .bus_hold = "false";
defparam \data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \data[10]~output (
	.i(\data_readRegB[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[10]~output .bus_hold = "false";
defparam \data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \data[11]~output (
	.i(\data_readRegB[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[11]~output .bus_hold = "false";
defparam \data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \data[12]~output (
	.i(\data_readRegB[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[12]~output .bus_hold = "false";
defparam \data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \data[13]~output (
	.i(\data_readRegB[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[13]~output .bus_hold = "false";
defparam \data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \data[14]~output (
	.i(\data_readRegB[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[14]~output .bus_hold = "false";
defparam \data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \data[15]~output (
	.i(\data_readRegB[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[15]~output .bus_hold = "false";
defparam \data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \data[16]~output (
	.i(\data_readRegB[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[16]~output .bus_hold = "false";
defparam \data[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \data[17]~output (
	.i(\data_readRegB[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[17]~output .bus_hold = "false";
defparam \data[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \data[18]~output (
	.i(\data_readRegB[18]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[18]~output .bus_hold = "false";
defparam \data[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \data[19]~output (
	.i(\data_readRegB[19]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[19]~output .bus_hold = "false";
defparam \data[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \data[20]~output (
	.i(\data_readRegB[20]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[20]~output .bus_hold = "false";
defparam \data[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \data[21]~output (
	.i(\data_readRegB[21]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[21]~output .bus_hold = "false";
defparam \data[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \data[22]~output (
	.i(\data_readRegB[22]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[22]~output .bus_hold = "false";
defparam \data[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \data[23]~output (
	.i(\data_readRegB[23]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[23]~output .bus_hold = "false";
defparam \data[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \data[24]~output (
	.i(\data_readRegB[24]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[24]~output .bus_hold = "false";
defparam \data[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \data[25]~output (
	.i(\data_readRegB[25]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[25]~output .bus_hold = "false";
defparam \data[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \data[26]~output (
	.i(\data_readRegB[26]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[26]~output .bus_hold = "false";
defparam \data[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \data[27]~output (
	.i(\data_readRegB[27]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[27]~output .bus_hold = "false";
defparam \data[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \data[28]~output (
	.i(\data_readRegB[28]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[28]~output .bus_hold = "false";
defparam \data[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \data[29]~output (
	.i(\data_readRegB[29]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[29]~output .bus_hold = "false";
defparam \data[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \data[30]~output (
	.i(\data_readRegB[30]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[30]~output .bus_hold = "false";
defparam \data[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \data[31]~output (
	.i(\data_readRegB[31]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data[31]~output .bus_hold = "false";
defparam \data[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \wren~output (
	.i(\comb_48|comb_3|sw~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wren~output_o ),
	.obar());
// synopsys translate_off
defparam \wren~output .bus_hold = "false";
defparam \wren~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \ctrl_writeEnable~output (
	.i(\comb_48|Rwe~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeEnable~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeEnable~output .bus_hold = "false";
defparam \ctrl_writeEnable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \ctrl_writeReg[0]~output (
	.i(\q_imem[22]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[0]~output .bus_hold = "false";
defparam \ctrl_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \ctrl_writeReg[1]~output (
	.i(\q_imem[23]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[1]~output .bus_hold = "false";
defparam \ctrl_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \ctrl_writeReg[2]~output (
	.i(\q_imem[24]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[2]~output .bus_hold = "false";
defparam \ctrl_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \ctrl_writeReg[3]~output (
	.i(\q_imem[25]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[3]~output .bus_hold = "false";
defparam \ctrl_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \ctrl_writeReg[4]~output (
	.i(\q_imem[26]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_writeReg[4]~output .bus_hold = "false";
defparam \ctrl_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \ctrl_readRegA[0]~output (
	.i(\q_imem[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[0]~output .bus_hold = "false";
defparam \ctrl_readRegA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \ctrl_readRegA[1]~output (
	.i(\q_imem[18]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[1]~output .bus_hold = "false";
defparam \ctrl_readRegA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \ctrl_readRegA[2]~output (
	.i(\q_imem[19]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[2]~output .bus_hold = "false";
defparam \ctrl_readRegA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \ctrl_readRegA[3]~output (
	.i(\q_imem[20]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[3]~output .bus_hold = "false";
defparam \ctrl_readRegA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \ctrl_readRegA[4]~output (
	.i(\q_imem[21]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegA[4]~output .bus_hold = "false";
defparam \ctrl_readRegA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \ctrl_readRegB[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[0]~output .bus_hold = "false";
defparam \ctrl_readRegB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \ctrl_readRegB[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[1]~output .bus_hold = "false";
defparam \ctrl_readRegB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \ctrl_readRegB[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[2]~output .bus_hold = "false";
defparam \ctrl_readRegB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \ctrl_readRegB[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[3]~output .bus_hold = "false";
defparam \ctrl_readRegB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \ctrl_readRegB[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_readRegB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_readRegB[4]~output .bus_hold = "false";
defparam \ctrl_readRegB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \data_writeReg[0]~output (
	.i(\alu_dtapath|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[0]~output .bus_hold = "false";
defparam \data_writeReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \data_writeReg[1]~output (
	.i(\alu_dtapath|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[1]~output .bus_hold = "false";
defparam \data_writeReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \data_writeReg[2]~output (
	.i(\alu_dtapath|Add0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[2]~output .bus_hold = "false";
defparam \data_writeReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \data_writeReg[3]~output (
	.i(\alu_dtapath|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[3]~output .bus_hold = "false";
defparam \data_writeReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \data_writeReg[4]~output (
	.i(\alu_dtapath|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[4]~output .bus_hold = "false";
defparam \data_writeReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \data_writeReg[5]~output (
	.i(\alu_dtapath|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[5]~output .bus_hold = "false";
defparam \data_writeReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \data_writeReg[6]~output (
	.i(\alu_dtapath|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[6]~output .bus_hold = "false";
defparam \data_writeReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \data_writeReg[7]~output (
	.i(\alu_dtapath|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[7]~output .bus_hold = "false";
defparam \data_writeReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \data_writeReg[8]~output (
	.i(\alu_dtapath|Add0~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[8]~output .bus_hold = "false";
defparam \data_writeReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \data_writeReg[9]~output (
	.i(\alu_dtapath|Add0~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[9]~output .bus_hold = "false";
defparam \data_writeReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \data_writeReg[10]~output (
	.i(\alu_dtapath|Add0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[10]~output .bus_hold = "false";
defparam \data_writeReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \data_writeReg[11]~output (
	.i(\alu_dtapath|Add0~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[11]~output .bus_hold = "false";
defparam \data_writeReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \data_writeReg[12]~output (
	.i(\alu_dtapath|Add0~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[12]~output .bus_hold = "false";
defparam \data_writeReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \data_writeReg[13]~output (
	.i(\alu_dtapath|Add0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[13]~output .bus_hold = "false";
defparam \data_writeReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \data_writeReg[14]~output (
	.i(\alu_dtapath|Add0~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[14]~output .bus_hold = "false";
defparam \data_writeReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \data_writeReg[15]~output (
	.i(\alu_dtapath|Add0~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[15]~output .bus_hold = "false";
defparam \data_writeReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \data_writeReg[16]~output (
	.i(\alu_dtapath|Add0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[16]~output .bus_hold = "false";
defparam \data_writeReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \data_writeReg[17]~output (
	.i(\alu_dtapath|Add0~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[17]~output .bus_hold = "false";
defparam \data_writeReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \data_writeReg[18]~output (
	.i(\alu_dtapath|Add0~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[18]~output .bus_hold = "false";
defparam \data_writeReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \data_writeReg[19]~output (
	.i(\alu_dtapath|Add0~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[19]~output .bus_hold = "false";
defparam \data_writeReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \data_writeReg[20]~output (
	.i(\alu_dtapath|Add0~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[20]~output .bus_hold = "false";
defparam \data_writeReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \data_writeReg[21]~output (
	.i(\alu_dtapath|Add0~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[21]~output .bus_hold = "false";
defparam \data_writeReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \data_writeReg[22]~output (
	.i(\alu_dtapath|Add0~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[22]~output .bus_hold = "false";
defparam \data_writeReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \data_writeReg[23]~output (
	.i(\alu_dtapath|Add0~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[23]~output .bus_hold = "false";
defparam \data_writeReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \data_writeReg[24]~output (
	.i(\alu_dtapath|Add0~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[24]~output .bus_hold = "false";
defparam \data_writeReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \data_writeReg[25]~output (
	.i(\alu_dtapath|Add0~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[25]~output .bus_hold = "false";
defparam \data_writeReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \data_writeReg[26]~output (
	.i(\alu_dtapath|Add0~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[26]~output .bus_hold = "false";
defparam \data_writeReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \data_writeReg[27]~output (
	.i(\alu_dtapath|Add0~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[27]~output .bus_hold = "false";
defparam \data_writeReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \data_writeReg[28]~output (
	.i(\alu_dtapath|Add0~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[28]~output .bus_hold = "false";
defparam \data_writeReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \data_writeReg[29]~output (
	.i(\alu_dtapath|Add0~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[29]~output .bus_hold = "false";
defparam \data_writeReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \data_writeReg[30]~output (
	.i(\alu_dtapath|Add0~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[30]~output .bus_hold = "false";
defparam \data_writeReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \data_writeReg[31]~output (
	.i(\alu_dtapath|Add0~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_writeReg[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_writeReg[31]~output .bus_hold = "false";
defparam \data_writeReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N4
cycloneive_lcell_comb \pc1|pc[0].pc_dffe|q~0 (
// Equation(s):
// \pc1|pc[0].pc_dffe|q~0_combout  = !\pc1|pc[0].pc_dffe|q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc1|pc[0].pc_dffe|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc1|pc[0].pc_dffe|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc1|pc[0].pc_dffe|q~0 .lut_mask = 16'h0F0F;
defparam \pc1|pc[0].pc_dffe|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X2_Y1_N5
dffeas \pc1|pc[0].pc_dffe|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc1|pc[0].pc_dffe|q~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc1|pc[0].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc1|pc[0].pc_dffe|q .is_wysiwyg = "true";
defparam \pc1|pc[0].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N8
cycloneive_lcell_comb \pc1|pc[1].pc_dffe|q~1 (
// Equation(s):
// \pc1|pc[1].pc_dffe|q~1_combout  = (\pc1|pc[0].pc_dffe|q~q  & (\pc1|pc[1].pc_dffe|q~q  $ (VCC))) # (!\pc1|pc[0].pc_dffe|q~q  & (\pc1|pc[1].pc_dffe|q~q  & VCC))
// \pc1|pc[1].pc_dffe|q~2  = CARRY((\pc1|pc[0].pc_dffe|q~q  & \pc1|pc[1].pc_dffe|q~q ))

	.dataa(\pc1|pc[0].pc_dffe|q~q ),
	.datab(\pc1|pc[1].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc1|pc[1].pc_dffe|q~1_combout ),
	.cout(\pc1|pc[1].pc_dffe|q~2 ));
// synopsys translate_off
defparam \pc1|pc[1].pc_dffe|q~1 .lut_mask = 16'h6688;
defparam \pc1|pc[1].pc_dffe|q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y1_N9
dffeas \pc1|pc[1].pc_dffe|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc1|pc[1].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc1|pc[1].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc1|pc[1].pc_dffe|q .is_wysiwyg = "true";
defparam \pc1|pc[1].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N10
cycloneive_lcell_comb \pc1|pc[2].pc_dffe|q~1 (
// Equation(s):
// \pc1|pc[2].pc_dffe|q~1_combout  = (\pc1|pc[2].pc_dffe|q~q  & (!\pc1|pc[1].pc_dffe|q~2 )) # (!\pc1|pc[2].pc_dffe|q~q  & ((\pc1|pc[1].pc_dffe|q~2 ) # (GND)))
// \pc1|pc[2].pc_dffe|q~2  = CARRY((!\pc1|pc[1].pc_dffe|q~2 ) # (!\pc1|pc[2].pc_dffe|q~q ))

	.dataa(\pc1|pc[2].pc_dffe|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc1|pc[1].pc_dffe|q~2 ),
	.combout(\pc1|pc[2].pc_dffe|q~1_combout ),
	.cout(\pc1|pc[2].pc_dffe|q~2 ));
// synopsys translate_off
defparam \pc1|pc[2].pc_dffe|q~1 .lut_mask = 16'h5A5F;
defparam \pc1|pc[2].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y1_N11
dffeas \pc1|pc[2].pc_dffe|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc1|pc[2].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc1|pc[2].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc1|pc[2].pc_dffe|q .is_wysiwyg = "true";
defparam \pc1|pc[2].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N12
cycloneive_lcell_comb \pc1|pc[3].pc_dffe|q~1 (
// Equation(s):
// \pc1|pc[3].pc_dffe|q~1_combout  = (\pc1|pc[3].pc_dffe|q~q  & (\pc1|pc[2].pc_dffe|q~2  $ (GND))) # (!\pc1|pc[3].pc_dffe|q~q  & (!\pc1|pc[2].pc_dffe|q~2  & VCC))
// \pc1|pc[3].pc_dffe|q~2  = CARRY((\pc1|pc[3].pc_dffe|q~q  & !\pc1|pc[2].pc_dffe|q~2 ))

	.dataa(\pc1|pc[3].pc_dffe|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc1|pc[2].pc_dffe|q~2 ),
	.combout(\pc1|pc[3].pc_dffe|q~1_combout ),
	.cout(\pc1|pc[3].pc_dffe|q~2 ));
// synopsys translate_off
defparam \pc1|pc[3].pc_dffe|q~1 .lut_mask = 16'hA50A;
defparam \pc1|pc[3].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y1_N13
dffeas \pc1|pc[3].pc_dffe|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc1|pc[3].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc1|pc[3].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc1|pc[3].pc_dffe|q .is_wysiwyg = "true";
defparam \pc1|pc[3].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N14
cycloneive_lcell_comb \pc1|pc[4].pc_dffe|q~1 (
// Equation(s):
// \pc1|pc[4].pc_dffe|q~1_combout  = (\pc1|pc[4].pc_dffe|q~q  & (!\pc1|pc[3].pc_dffe|q~2 )) # (!\pc1|pc[4].pc_dffe|q~q  & ((\pc1|pc[3].pc_dffe|q~2 ) # (GND)))
// \pc1|pc[4].pc_dffe|q~2  = CARRY((!\pc1|pc[3].pc_dffe|q~2 ) # (!\pc1|pc[4].pc_dffe|q~q ))

	.dataa(gnd),
	.datab(\pc1|pc[4].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc1|pc[3].pc_dffe|q~2 ),
	.combout(\pc1|pc[4].pc_dffe|q~1_combout ),
	.cout(\pc1|pc[4].pc_dffe|q~2 ));
// synopsys translate_off
defparam \pc1|pc[4].pc_dffe|q~1 .lut_mask = 16'h3C3F;
defparam \pc1|pc[4].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y1_N15
dffeas \pc1|pc[4].pc_dffe|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc1|pc[4].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc1|pc[4].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc1|pc[4].pc_dffe|q .is_wysiwyg = "true";
defparam \pc1|pc[4].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N16
cycloneive_lcell_comb \pc1|pc[5].pc_dffe|q~1 (
// Equation(s):
// \pc1|pc[5].pc_dffe|q~1_combout  = (\pc1|pc[5].pc_dffe|q~q  & (\pc1|pc[4].pc_dffe|q~2  $ (GND))) # (!\pc1|pc[5].pc_dffe|q~q  & (!\pc1|pc[4].pc_dffe|q~2  & VCC))
// \pc1|pc[5].pc_dffe|q~2  = CARRY((\pc1|pc[5].pc_dffe|q~q  & !\pc1|pc[4].pc_dffe|q~2 ))

	.dataa(gnd),
	.datab(\pc1|pc[5].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc1|pc[4].pc_dffe|q~2 ),
	.combout(\pc1|pc[5].pc_dffe|q~1_combout ),
	.cout(\pc1|pc[5].pc_dffe|q~2 ));
// synopsys translate_off
defparam \pc1|pc[5].pc_dffe|q~1 .lut_mask = 16'hC30C;
defparam \pc1|pc[5].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y1_N17
dffeas \pc1|pc[5].pc_dffe|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc1|pc[5].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc1|pc[5].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc1|pc[5].pc_dffe|q .is_wysiwyg = "true";
defparam \pc1|pc[5].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N18
cycloneive_lcell_comb \pc1|pc[6].pc_dffe|q~1 (
// Equation(s):
// \pc1|pc[6].pc_dffe|q~1_combout  = (\pc1|pc[6].pc_dffe|q~q  & (!\pc1|pc[5].pc_dffe|q~2 )) # (!\pc1|pc[6].pc_dffe|q~q  & ((\pc1|pc[5].pc_dffe|q~2 ) # (GND)))
// \pc1|pc[6].pc_dffe|q~2  = CARRY((!\pc1|pc[5].pc_dffe|q~2 ) # (!\pc1|pc[6].pc_dffe|q~q ))

	.dataa(gnd),
	.datab(\pc1|pc[6].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc1|pc[5].pc_dffe|q~2 ),
	.combout(\pc1|pc[6].pc_dffe|q~1_combout ),
	.cout(\pc1|pc[6].pc_dffe|q~2 ));
// synopsys translate_off
defparam \pc1|pc[6].pc_dffe|q~1 .lut_mask = 16'h3C3F;
defparam \pc1|pc[6].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y1_N19
dffeas \pc1|pc[6].pc_dffe|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc1|pc[6].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc1|pc[6].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc1|pc[6].pc_dffe|q .is_wysiwyg = "true";
defparam \pc1|pc[6].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N20
cycloneive_lcell_comb \pc1|pc[7].pc_dffe|q~1 (
// Equation(s):
// \pc1|pc[7].pc_dffe|q~1_combout  = (\pc1|pc[7].pc_dffe|q~q  & (\pc1|pc[6].pc_dffe|q~2  $ (GND))) # (!\pc1|pc[7].pc_dffe|q~q  & (!\pc1|pc[6].pc_dffe|q~2  & VCC))
// \pc1|pc[7].pc_dffe|q~2  = CARRY((\pc1|pc[7].pc_dffe|q~q  & !\pc1|pc[6].pc_dffe|q~2 ))

	.dataa(gnd),
	.datab(\pc1|pc[7].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc1|pc[6].pc_dffe|q~2 ),
	.combout(\pc1|pc[7].pc_dffe|q~1_combout ),
	.cout(\pc1|pc[7].pc_dffe|q~2 ));
// synopsys translate_off
defparam \pc1|pc[7].pc_dffe|q~1 .lut_mask = 16'hC30C;
defparam \pc1|pc[7].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y1_N21
dffeas \pc1|pc[7].pc_dffe|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc1|pc[7].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc1|pc[7].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc1|pc[7].pc_dffe|q .is_wysiwyg = "true";
defparam \pc1|pc[7].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N22
cycloneive_lcell_comb \pc1|pc[8].pc_dffe|q~1 (
// Equation(s):
// \pc1|pc[8].pc_dffe|q~1_combout  = (\pc1|pc[8].pc_dffe|q~q  & (!\pc1|pc[7].pc_dffe|q~2 )) # (!\pc1|pc[8].pc_dffe|q~q  & ((\pc1|pc[7].pc_dffe|q~2 ) # (GND)))
// \pc1|pc[8].pc_dffe|q~2  = CARRY((!\pc1|pc[7].pc_dffe|q~2 ) # (!\pc1|pc[8].pc_dffe|q~q ))

	.dataa(\pc1|pc[8].pc_dffe|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc1|pc[7].pc_dffe|q~2 ),
	.combout(\pc1|pc[8].pc_dffe|q~1_combout ),
	.cout(\pc1|pc[8].pc_dffe|q~2 ));
// synopsys translate_off
defparam \pc1|pc[8].pc_dffe|q~1 .lut_mask = 16'h5A5F;
defparam \pc1|pc[8].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y1_N23
dffeas \pc1|pc[8].pc_dffe|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc1|pc[8].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc1|pc[8].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc1|pc[8].pc_dffe|q .is_wysiwyg = "true";
defparam \pc1|pc[8].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N24
cycloneive_lcell_comb \pc1|pc[9].pc_dffe|q~1 (
// Equation(s):
// \pc1|pc[9].pc_dffe|q~1_combout  = (\pc1|pc[9].pc_dffe|q~q  & (\pc1|pc[8].pc_dffe|q~2  $ (GND))) # (!\pc1|pc[9].pc_dffe|q~q  & (!\pc1|pc[8].pc_dffe|q~2  & VCC))
// \pc1|pc[9].pc_dffe|q~2  = CARRY((\pc1|pc[9].pc_dffe|q~q  & !\pc1|pc[8].pc_dffe|q~2 ))

	.dataa(gnd),
	.datab(\pc1|pc[9].pc_dffe|q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc1|pc[8].pc_dffe|q~2 ),
	.combout(\pc1|pc[9].pc_dffe|q~1_combout ),
	.cout(\pc1|pc[9].pc_dffe|q~2 ));
// synopsys translate_off
defparam \pc1|pc[9].pc_dffe|q~1 .lut_mask = 16'hC30C;
defparam \pc1|pc[9].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y1_N25
dffeas \pc1|pc[9].pc_dffe|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc1|pc[9].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc1|pc[9].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc1|pc[9].pc_dffe|q .is_wysiwyg = "true";
defparam \pc1|pc[9].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N26
cycloneive_lcell_comb \pc1|pc[10].pc_dffe|q~1 (
// Equation(s):
// \pc1|pc[10].pc_dffe|q~1_combout  = (\pc1|pc[10].pc_dffe|q~q  & (!\pc1|pc[9].pc_dffe|q~2 )) # (!\pc1|pc[10].pc_dffe|q~q  & ((\pc1|pc[9].pc_dffe|q~2 ) # (GND)))
// \pc1|pc[10].pc_dffe|q~2  = CARRY((!\pc1|pc[9].pc_dffe|q~2 ) # (!\pc1|pc[10].pc_dffe|q~q ))

	.dataa(\pc1|pc[10].pc_dffe|q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc1|pc[9].pc_dffe|q~2 ),
	.combout(\pc1|pc[10].pc_dffe|q~1_combout ),
	.cout(\pc1|pc[10].pc_dffe|q~2 ));
// synopsys translate_off
defparam \pc1|pc[10].pc_dffe|q~1 .lut_mask = 16'h5A5F;
defparam \pc1|pc[10].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y1_N27
dffeas \pc1|pc[10].pc_dffe|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc1|pc[10].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc1|pc[10].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc1|pc[10].pc_dffe|q .is_wysiwyg = "true";
defparam \pc1|pc[10].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y1_N28
cycloneive_lcell_comb \pc1|pc[11].pc_dffe|q~1 (
// Equation(s):
// \pc1|pc[11].pc_dffe|q~1_combout  = \pc1|pc[10].pc_dffe|q~2  $ (!\pc1|pc[11].pc_dffe|q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc1|pc[11].pc_dffe|q~q ),
	.cin(\pc1|pc[10].pc_dffe|q~2 ),
	.combout(\pc1|pc[11].pc_dffe|q~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc1|pc[11].pc_dffe|q~1 .lut_mask = 16'hF00F;
defparam \pc1|pc[11].pc_dffe|q~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y1_N29
dffeas \pc1|pc[11].pc_dffe|q (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\pc1|pc[11].pc_dffe|q~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc1|pc[11].pc_dffe|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc1|pc[11].pc_dffe|q .is_wysiwyg = "true";
defparam \pc1|pc[11].pc_dffe|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y51_N15
cycloneive_io_ibuf \data_readRegA[0]~input (
	.i(data_readRegA[0]),
	.ibar(gnd),
	.o(\data_readRegA[0]~input_o ));
// synopsys translate_off
defparam \data_readRegA[0]~input .bus_hold = "false";
defparam \data_readRegA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N22
cycloneive_io_ibuf \q_imem[0]~input (
	.i(q_imem[0]),
	.ibar(gnd),
	.o(\q_imem[0]~input_o ));
// synopsys translate_off
defparam \q_imem[0]~input .bus_hold = "false";
defparam \q_imem[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N8
cycloneive_io_ibuf \q_imem[27]~input (
	.i(q_imem[27]),
	.ibar(gnd),
	.o(\q_imem[27]~input_o ));
// synopsys translate_off
defparam \q_imem[27]~input .bus_hold = "false";
defparam \q_imem[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N1
cycloneive_io_ibuf \q_imem[30]~input (
	.i(q_imem[30]),
	.ibar(gnd),
	.o(\q_imem[30]~input_o ));
// synopsys translate_off
defparam \q_imem[30]~input .bus_hold = "false";
defparam \q_imem[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N15
cycloneive_io_ibuf \q_imem[28]~input (
	.i(q_imem[28]),
	.ibar(gnd),
	.o(\q_imem[28]~input_o ));
// synopsys translate_off
defparam \q_imem[28]~input .bus_hold = "false";
defparam \q_imem[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N8
cycloneive_io_ibuf \q_imem[29]~input (
	.i(q_imem[29]),
	.ibar(gnd),
	.o(\q_imem[29]~input_o ));
// synopsys translate_off
defparam \q_imem[29]~input .bus_hold = "false";
defparam \q_imem[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y72_N28
cycloneive_lcell_comb \comb_48|ALUinB~0 (
// Equation(s):
// \comb_48|ALUinB~0_combout  = (\q_imem[27]~input_o  & (!\q_imem[30]~input_o  & ((\q_imem[29]~input_o )))) # (!\q_imem[27]~input_o  & (\q_imem[30]~input_o  & (!\q_imem[28]~input_o  & !\q_imem[29]~input_o )))

	.dataa(\q_imem[27]~input_o ),
	.datab(\q_imem[30]~input_o ),
	.datac(\q_imem[28]~input_o ),
	.datad(\q_imem[29]~input_o ),
	.cin(gnd),
	.combout(\comb_48|ALUinB~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_48|ALUinB~0 .lut_mask = 16'h2204;
defparam \comb_48|ALUinB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y73_N8
cycloneive_io_ibuf \q_imem[31]~input (
	.i(q_imem[31]),
	.ibar(gnd),
	.o(\q_imem[31]~input_o ));
// synopsys translate_off
defparam \q_imem[31]~input .bus_hold = "false";
defparam \q_imem[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N1
cycloneive_io_ibuf \data_readRegB[0]~input (
	.i(data_readRegB[0]),
	.ibar(gnd),
	.o(\data_readRegB[0]~input_o ));
// synopsys translate_off
defparam \data_readRegB[0]~input .bus_hold = "false";
defparam \data_readRegB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y72_N10
cycloneive_lcell_comb \reg_outB[0]~0 (
// Equation(s):
// \reg_outB[0]~0_combout  = (\comb_48|ALUinB~0_combout  & ((\q_imem[31]~input_o  & ((\data_readRegB[0]~input_o ))) # (!\q_imem[31]~input_o  & (\q_imem[0]~input_o )))) # (!\comb_48|ALUinB~0_combout  & (((\data_readRegB[0]~input_o ))))

	.dataa(\q_imem[0]~input_o ),
	.datab(\comb_48|ALUinB~0_combout ),
	.datac(\q_imem[31]~input_o ),
	.datad(\data_readRegB[0]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[0]~0 .lut_mask = 16'hFB08;
defparam \reg_outB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N0
cycloneive_lcell_comb \alu_dtapath|Add0~0 (
// Equation(s):
// \alu_dtapath|Add0~0_combout  = (\data_readRegA[0]~input_o  & (\reg_outB[0]~0_combout  $ (VCC))) # (!\data_readRegA[0]~input_o  & (\reg_outB[0]~0_combout  & VCC))
// \alu_dtapath|Add0~1  = CARRY((\data_readRegA[0]~input_o  & \reg_outB[0]~0_combout ))

	.dataa(\data_readRegA[0]~input_o ),
	.datab(\reg_outB[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu_dtapath|Add0~0_combout ),
	.cout(\alu_dtapath|Add0~1 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~0 .lut_mask = 16'h6688;
defparam \alu_dtapath|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N1
cycloneive_io_ibuf \data_readRegB[1]~input (
	.i(data_readRegB[1]),
	.ibar(gnd),
	.o(\data_readRegB[1]~input_o ));
// synopsys translate_off
defparam \data_readRegB[1]~input .bus_hold = "false";
defparam \data_readRegB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \q_imem[1]~input (
	.i(q_imem[1]),
	.ibar(gnd),
	.o(\q_imem[1]~input_o ));
// synopsys translate_off
defparam \q_imem[1]~input .bus_hold = "false";
defparam \q_imem[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N4
cycloneive_lcell_comb \reg_outB[1]~1 (
// Equation(s):
// \reg_outB[1]~1_combout  = (\q_imem[31]~input_o  & (\data_readRegB[1]~input_o )) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & ((\q_imem[1]~input_o ))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[1]~input_o ))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\data_readRegB[1]~input_o ),
	.datac(\q_imem[1]~input_o ),
	.datad(\comb_48|ALUinB~0_combout ),
	.cin(gnd),
	.combout(\reg_outB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[1]~1 .lut_mask = 16'hD8CC;
defparam \reg_outB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N15
cycloneive_io_ibuf \data_readRegA[1]~input (
	.i(data_readRegA[1]),
	.ibar(gnd),
	.o(\data_readRegA[1]~input_o ));
// synopsys translate_off
defparam \data_readRegA[1]~input .bus_hold = "false";
defparam \data_readRegA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N2
cycloneive_lcell_comb \alu_dtapath|Add0~2 (
// Equation(s):
// \alu_dtapath|Add0~2_combout  = (\reg_outB[1]~1_combout  & ((\data_readRegA[1]~input_o  & (\alu_dtapath|Add0~1  & VCC)) # (!\data_readRegA[1]~input_o  & (!\alu_dtapath|Add0~1 )))) # (!\reg_outB[1]~1_combout  & ((\data_readRegA[1]~input_o  & 
// (!\alu_dtapath|Add0~1 )) # (!\data_readRegA[1]~input_o  & ((\alu_dtapath|Add0~1 ) # (GND)))))
// \alu_dtapath|Add0~3  = CARRY((\reg_outB[1]~1_combout  & (!\data_readRegA[1]~input_o  & !\alu_dtapath|Add0~1 )) # (!\reg_outB[1]~1_combout  & ((!\alu_dtapath|Add0~1 ) # (!\data_readRegA[1]~input_o ))))

	.dataa(\reg_outB[1]~1_combout ),
	.datab(\data_readRegA[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~1 ),
	.combout(\alu_dtapath|Add0~2_combout ),
	.cout(\alu_dtapath|Add0~3 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~2 .lut_mask = 16'h9617;
defparam \alu_dtapath|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N22
cycloneive_io_ibuf \q_imem[2]~input (
	.i(q_imem[2]),
	.ibar(gnd),
	.o(\q_imem[2]~input_o ));
// synopsys translate_off
defparam \q_imem[2]~input .bus_hold = "false";
defparam \q_imem[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y73_N15
cycloneive_io_ibuf \data_readRegB[2]~input (
	.i(data_readRegB[2]),
	.ibar(gnd),
	.o(\data_readRegB[2]~input_o ));
// synopsys translate_off
defparam \data_readRegB[2]~input .bus_hold = "false";
defparam \data_readRegB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y62_N28
cycloneive_lcell_comb \reg_outB[2]~2 (
// Equation(s):
// \reg_outB[2]~2_combout  = (\comb_48|ALUinB~0_combout  & ((\q_imem[31]~input_o  & ((\data_readRegB[2]~input_o ))) # (!\q_imem[31]~input_o  & (\q_imem[2]~input_o )))) # (!\comb_48|ALUinB~0_combout  & (((\data_readRegB[2]~input_o ))))

	.dataa(\q_imem[2]~input_o ),
	.datab(\comb_48|ALUinB~0_combout ),
	.datac(\q_imem[31]~input_o ),
	.datad(\data_readRegB[2]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[2]~2 .lut_mask = 16'hFB08;
defparam \reg_outB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N8
cycloneive_io_ibuf \data_readRegA[2]~input (
	.i(data_readRegA[2]),
	.ibar(gnd),
	.o(\data_readRegA[2]~input_o ));
// synopsys translate_off
defparam \data_readRegA[2]~input .bus_hold = "false";
defparam \data_readRegA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N4
cycloneive_lcell_comb \alu_dtapath|Add0~4 (
// Equation(s):
// \alu_dtapath|Add0~4_combout  = ((\reg_outB[2]~2_combout  $ (\data_readRegA[2]~input_o  $ (!\alu_dtapath|Add0~3 )))) # (GND)
// \alu_dtapath|Add0~5  = CARRY((\reg_outB[2]~2_combout  & ((\data_readRegA[2]~input_o ) # (!\alu_dtapath|Add0~3 ))) # (!\reg_outB[2]~2_combout  & (\data_readRegA[2]~input_o  & !\alu_dtapath|Add0~3 )))

	.dataa(\reg_outB[2]~2_combout ),
	.datab(\data_readRegA[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~3 ),
	.combout(\alu_dtapath|Add0~4_combout ),
	.cout(\alu_dtapath|Add0~5 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~4 .lut_mask = 16'h698E;
defparam \alu_dtapath|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \data_readRegA[3]~input (
	.i(data_readRegA[3]),
	.ibar(gnd),
	.o(\data_readRegA[3]~input_o ));
// synopsys translate_off
defparam \data_readRegA[3]~input .bus_hold = "false";
defparam \data_readRegA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N1
cycloneive_io_ibuf \data_readRegB[3]~input (
	.i(data_readRegB[3]),
	.ibar(gnd),
	.o(\data_readRegB[3]~input_o ));
// synopsys translate_off
defparam \data_readRegB[3]~input .bus_hold = "false";
defparam \data_readRegB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N8
cycloneive_io_ibuf \q_imem[3]~input (
	.i(q_imem[3]),
	.ibar(gnd),
	.o(\q_imem[3]~input_o ));
// synopsys translate_off
defparam \q_imem[3]~input .bus_hold = "false";
defparam \q_imem[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y72_N24
cycloneive_lcell_comb \reg_outB[3]~3 (
// Equation(s):
// \reg_outB[3]~3_combout  = (\q_imem[31]~input_o  & (\data_readRegB[3]~input_o )) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & ((\q_imem[3]~input_o ))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[3]~input_o ))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\data_readRegB[3]~input_o ),
	.datac(\q_imem[3]~input_o ),
	.datad(\comb_48|ALUinB~0_combout ),
	.cin(gnd),
	.combout(\reg_outB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[3]~3 .lut_mask = 16'hD8CC;
defparam \reg_outB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N6
cycloneive_lcell_comb \alu_dtapath|Add0~6 (
// Equation(s):
// \alu_dtapath|Add0~6_combout  = (\data_readRegA[3]~input_o  & ((\reg_outB[3]~3_combout  & (\alu_dtapath|Add0~5  & VCC)) # (!\reg_outB[3]~3_combout  & (!\alu_dtapath|Add0~5 )))) # (!\data_readRegA[3]~input_o  & ((\reg_outB[3]~3_combout  & 
// (!\alu_dtapath|Add0~5 )) # (!\reg_outB[3]~3_combout  & ((\alu_dtapath|Add0~5 ) # (GND)))))
// \alu_dtapath|Add0~7  = CARRY((\data_readRegA[3]~input_o  & (!\reg_outB[3]~3_combout  & !\alu_dtapath|Add0~5 )) # (!\data_readRegA[3]~input_o  & ((!\alu_dtapath|Add0~5 ) # (!\reg_outB[3]~3_combout ))))

	.dataa(\data_readRegA[3]~input_o ),
	.datab(\reg_outB[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~5 ),
	.combout(\alu_dtapath|Add0~6_combout ),
	.cout(\alu_dtapath|Add0~7 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~6 .lut_mask = 16'h9617;
defparam \alu_dtapath|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N15
cycloneive_io_ibuf \q_imem[4]~input (
	.i(q_imem[4]),
	.ibar(gnd),
	.o(\q_imem[4]~input_o ));
// synopsys translate_off
defparam \q_imem[4]~input .bus_hold = "false";
defparam \q_imem[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \data_readRegB[4]~input (
	.i(data_readRegB[4]),
	.ibar(gnd),
	.o(\data_readRegB[4]~input_o ));
// synopsys translate_off
defparam \data_readRegB[4]~input .bus_hold = "false";
defparam \data_readRegB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N2
cycloneive_lcell_comb \reg_outB[4]~4 (
// Equation(s):
// \reg_outB[4]~4_combout  = (\q_imem[31]~input_o  & (((\data_readRegB[4]~input_o )))) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & (\q_imem[4]~input_o )) # (!\comb_48|ALUinB~0_combout  & ((\data_readRegB[4]~input_o )))))

	.dataa(\q_imem[4]~input_o ),
	.datab(\data_readRegB[4]~input_o ),
	.datac(\q_imem[31]~input_o ),
	.datad(\comb_48|ALUinB~0_combout ),
	.cin(gnd),
	.combout(\reg_outB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[4]~4 .lut_mask = 16'hCACC;
defparam \reg_outB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N22
cycloneive_io_ibuf \data_readRegA[4]~input (
	.i(data_readRegA[4]),
	.ibar(gnd),
	.o(\data_readRegA[4]~input_o ));
// synopsys translate_off
defparam \data_readRegA[4]~input .bus_hold = "false";
defparam \data_readRegA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N8
cycloneive_lcell_comb \alu_dtapath|Add0~8 (
// Equation(s):
// \alu_dtapath|Add0~8_combout  = ((\reg_outB[4]~4_combout  $ (\data_readRegA[4]~input_o  $ (!\alu_dtapath|Add0~7 )))) # (GND)
// \alu_dtapath|Add0~9  = CARRY((\reg_outB[4]~4_combout  & ((\data_readRegA[4]~input_o ) # (!\alu_dtapath|Add0~7 ))) # (!\reg_outB[4]~4_combout  & (\data_readRegA[4]~input_o  & !\alu_dtapath|Add0~7 )))

	.dataa(\reg_outB[4]~4_combout ),
	.datab(\data_readRegA[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~7 ),
	.combout(\alu_dtapath|Add0~8_combout ),
	.cout(\alu_dtapath|Add0~9 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~8 .lut_mask = 16'h698E;
defparam \alu_dtapath|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \data_readRegA[5]~input (
	.i(data_readRegA[5]),
	.ibar(gnd),
	.o(\data_readRegA[5]~input_o ));
// synopsys translate_off
defparam \data_readRegA[5]~input .bus_hold = "false";
defparam \data_readRegA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N15
cycloneive_io_ibuf \q_imem[5]~input (
	.i(q_imem[5]),
	.ibar(gnd),
	.o(\q_imem[5]~input_o ));
// synopsys translate_off
defparam \q_imem[5]~input .bus_hold = "false";
defparam \q_imem[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \data_readRegB[5]~input (
	.i(data_readRegB[5]),
	.ibar(gnd),
	.o(\data_readRegB[5]~input_o ));
// synopsys translate_off
defparam \data_readRegB[5]~input .bus_hold = "false";
defparam \data_readRegB[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N16
cycloneive_lcell_comb \reg_outB[5]~5 (
// Equation(s):
// \reg_outB[5]~5_combout  = (\q_imem[31]~input_o  & (((\data_readRegB[5]~input_o )))) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & (\q_imem[5]~input_o )) # (!\comb_48|ALUinB~0_combout  & ((\data_readRegB[5]~input_o )))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\q_imem[5]~input_o ),
	.datac(\data_readRegB[5]~input_o ),
	.datad(\comb_48|ALUinB~0_combout ),
	.cin(gnd),
	.combout(\reg_outB[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[5]~5 .lut_mask = 16'hE4F0;
defparam \reg_outB[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N10
cycloneive_lcell_comb \alu_dtapath|Add0~10 (
// Equation(s):
// \alu_dtapath|Add0~10_combout  = (\data_readRegA[5]~input_o  & ((\reg_outB[5]~5_combout  & (\alu_dtapath|Add0~9  & VCC)) # (!\reg_outB[5]~5_combout  & (!\alu_dtapath|Add0~9 )))) # (!\data_readRegA[5]~input_o  & ((\reg_outB[5]~5_combout  & 
// (!\alu_dtapath|Add0~9 )) # (!\reg_outB[5]~5_combout  & ((\alu_dtapath|Add0~9 ) # (GND)))))
// \alu_dtapath|Add0~11  = CARRY((\data_readRegA[5]~input_o  & (!\reg_outB[5]~5_combout  & !\alu_dtapath|Add0~9 )) # (!\data_readRegA[5]~input_o  & ((!\alu_dtapath|Add0~9 ) # (!\reg_outB[5]~5_combout ))))

	.dataa(\data_readRegA[5]~input_o ),
	.datab(\reg_outB[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~9 ),
	.combout(\alu_dtapath|Add0~10_combout ),
	.cout(\alu_dtapath|Add0~11 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~10 .lut_mask = 16'h9617;
defparam \alu_dtapath|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N15
cycloneive_io_ibuf \data_readRegA[6]~input (
	.i(data_readRegA[6]),
	.ibar(gnd),
	.o(\data_readRegA[6]~input_o ));
// synopsys translate_off
defparam \data_readRegA[6]~input .bus_hold = "false";
defparam \data_readRegA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N22
cycloneive_io_ibuf \q_imem[6]~input (
	.i(q_imem[6]),
	.ibar(gnd),
	.o(\q_imem[6]~input_o ));
// synopsys translate_off
defparam \q_imem[6]~input .bus_hold = "false";
defparam \q_imem[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y73_N1
cycloneive_io_ibuf \data_readRegB[6]~input (
	.i(data_readRegB[6]),
	.ibar(gnd),
	.o(\data_readRegB[6]~input_o ));
// synopsys translate_off
defparam \data_readRegB[6]~input .bus_hold = "false";
defparam \data_readRegB[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X3_Y72_N14
cycloneive_lcell_comb \reg_outB[6]~6 (
// Equation(s):
// \reg_outB[6]~6_combout  = (\q_imem[31]~input_o  & (((\data_readRegB[6]~input_o )))) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & (\q_imem[6]~input_o )) # (!\comb_48|ALUinB~0_combout  & ((\data_readRegB[6]~input_o )))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\comb_48|ALUinB~0_combout ),
	.datac(\q_imem[6]~input_o ),
	.datad(\data_readRegB[6]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[6]~6 .lut_mask = 16'hFB40;
defparam \reg_outB[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N12
cycloneive_lcell_comb \alu_dtapath|Add0~12 (
// Equation(s):
// \alu_dtapath|Add0~12_combout  = ((\data_readRegA[6]~input_o  $ (\reg_outB[6]~6_combout  $ (!\alu_dtapath|Add0~11 )))) # (GND)
// \alu_dtapath|Add0~13  = CARRY((\data_readRegA[6]~input_o  & ((\reg_outB[6]~6_combout ) # (!\alu_dtapath|Add0~11 ))) # (!\data_readRegA[6]~input_o  & (\reg_outB[6]~6_combout  & !\alu_dtapath|Add0~11 )))

	.dataa(\data_readRegA[6]~input_o ),
	.datab(\reg_outB[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~11 ),
	.combout(\alu_dtapath|Add0~12_combout ),
	.cout(\alu_dtapath|Add0~13 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~12 .lut_mask = 16'h698E;
defparam \alu_dtapath|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y54_N8
cycloneive_io_ibuf \data_readRegA[7]~input (
	.i(data_readRegA[7]),
	.ibar(gnd),
	.o(\data_readRegA[7]~input_o ));
// synopsys translate_off
defparam \data_readRegA[7]~input .bus_hold = "false";
defparam \data_readRegA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N15
cycloneive_io_ibuf \q_imem[7]~input (
	.i(q_imem[7]),
	.ibar(gnd),
	.o(\q_imem[7]~input_o ));
// synopsys translate_off
defparam \q_imem[7]~input .bus_hold = "false";
defparam \q_imem[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \data_readRegB[7]~input (
	.i(data_readRegB[7]),
	.ibar(gnd),
	.o(\data_readRegB[7]~input_o ));
// synopsys translate_off
defparam \data_readRegB[7]~input .bus_hold = "false";
defparam \data_readRegB[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N18
cycloneive_lcell_comb \reg_outB[7]~7 (
// Equation(s):
// \reg_outB[7]~7_combout  = (\q_imem[31]~input_o  & (((\data_readRegB[7]~input_o )))) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & (\q_imem[7]~input_o )) # (!\comb_48|ALUinB~0_combout  & ((\data_readRegB[7]~input_o )))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\q_imem[7]~input_o ),
	.datac(\data_readRegB[7]~input_o ),
	.datad(\comb_48|ALUinB~0_combout ),
	.cin(gnd),
	.combout(\reg_outB[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[7]~7 .lut_mask = 16'hE4F0;
defparam \reg_outB[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N14
cycloneive_lcell_comb \alu_dtapath|Add0~14 (
// Equation(s):
// \alu_dtapath|Add0~14_combout  = (\data_readRegA[7]~input_o  & ((\reg_outB[7]~7_combout  & (\alu_dtapath|Add0~13  & VCC)) # (!\reg_outB[7]~7_combout  & (!\alu_dtapath|Add0~13 )))) # (!\data_readRegA[7]~input_o  & ((\reg_outB[7]~7_combout  & 
// (!\alu_dtapath|Add0~13 )) # (!\reg_outB[7]~7_combout  & ((\alu_dtapath|Add0~13 ) # (GND)))))
// \alu_dtapath|Add0~15  = CARRY((\data_readRegA[7]~input_o  & (!\reg_outB[7]~7_combout  & !\alu_dtapath|Add0~13 )) # (!\data_readRegA[7]~input_o  & ((!\alu_dtapath|Add0~13 ) # (!\reg_outB[7]~7_combout ))))

	.dataa(\data_readRegA[7]~input_o ),
	.datab(\reg_outB[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~13 ),
	.combout(\alu_dtapath|Add0~14_combout ),
	.cout(\alu_dtapath|Add0~15 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~14 .lut_mask = 16'h9617;
defparam \alu_dtapath|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N1
cycloneive_io_ibuf \data_readRegA[8]~input (
	.i(data_readRegA[8]),
	.ibar(gnd),
	.o(\data_readRegA[8]~input_o ));
// synopsys translate_off
defparam \data_readRegA[8]~input .bus_hold = "false";
defparam \data_readRegA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y58_N15
cycloneive_io_ibuf \q_imem[8]~input (
	.i(q_imem[8]),
	.ibar(gnd),
	.o(\q_imem[8]~input_o ));
// synopsys translate_off
defparam \q_imem[8]~input .bus_hold = "false";
defparam \q_imem[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \data_readRegB[8]~input (
	.i(data_readRegB[8]),
	.ibar(gnd),
	.o(\data_readRegB[8]~input_o ));
// synopsys translate_off
defparam \data_readRegB[8]~input .bus_hold = "false";
defparam \data_readRegB[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N8
cycloneive_lcell_comb \reg_outB[8]~8 (
// Equation(s):
// \reg_outB[8]~8_combout  = (\q_imem[31]~input_o  & (((\data_readRegB[8]~input_o )))) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & (\q_imem[8]~input_o )) # (!\comb_48|ALUinB~0_combout  & ((\data_readRegB[8]~input_o )))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\q_imem[8]~input_o ),
	.datac(\data_readRegB[8]~input_o ),
	.datad(\comb_48|ALUinB~0_combout ),
	.cin(gnd),
	.combout(\reg_outB[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[8]~8 .lut_mask = 16'hE4F0;
defparam \reg_outB[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N16
cycloneive_lcell_comb \alu_dtapath|Add0~16 (
// Equation(s):
// \alu_dtapath|Add0~16_combout  = ((\data_readRegA[8]~input_o  $ (\reg_outB[8]~8_combout  $ (!\alu_dtapath|Add0~15 )))) # (GND)
// \alu_dtapath|Add0~17  = CARRY((\data_readRegA[8]~input_o  & ((\reg_outB[8]~8_combout ) # (!\alu_dtapath|Add0~15 ))) # (!\data_readRegA[8]~input_o  & (\reg_outB[8]~8_combout  & !\alu_dtapath|Add0~15 )))

	.dataa(\data_readRegA[8]~input_o ),
	.datab(\reg_outB[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~15 ),
	.combout(\alu_dtapath|Add0~16_combout ),
	.cout(\alu_dtapath|Add0~17 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~16 .lut_mask = 16'h698E;
defparam \alu_dtapath|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \data_readRegA[9]~input (
	.i(data_readRegA[9]),
	.ibar(gnd),
	.o(\data_readRegA[9]~input_o ));
// synopsys translate_off
defparam \data_readRegA[9]~input .bus_hold = "false";
defparam \data_readRegA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N22
cycloneive_io_ibuf \q_imem[9]~input (
	.i(q_imem[9]),
	.ibar(gnd),
	.o(\q_imem[9]~input_o ));
// synopsys translate_off
defparam \q_imem[9]~input .bus_hold = "false";
defparam \q_imem[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
cycloneive_io_ibuf \data_readRegB[9]~input (
	.i(data_readRegB[9]),
	.ibar(gnd),
	.o(\data_readRegB[9]~input_o ));
// synopsys translate_off
defparam \data_readRegB[9]~input .bus_hold = "false";
defparam \data_readRegB[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N10
cycloneive_lcell_comb \reg_outB[9]~9 (
// Equation(s):
// \reg_outB[9]~9_combout  = (\q_imem[31]~input_o  & (((\data_readRegB[9]~input_o )))) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & (\q_imem[9]~input_o )) # (!\comb_48|ALUinB~0_combout  & ((\data_readRegB[9]~input_o )))))

	.dataa(\q_imem[9]~input_o ),
	.datab(\data_readRegB[9]~input_o ),
	.datac(\q_imem[31]~input_o ),
	.datad(\comb_48|ALUinB~0_combout ),
	.cin(gnd),
	.combout(\reg_outB[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[9]~9 .lut_mask = 16'hCACC;
defparam \reg_outB[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N18
cycloneive_lcell_comb \alu_dtapath|Add0~18 (
// Equation(s):
// \alu_dtapath|Add0~18_combout  = (\data_readRegA[9]~input_o  & ((\reg_outB[9]~9_combout  & (\alu_dtapath|Add0~17  & VCC)) # (!\reg_outB[9]~9_combout  & (!\alu_dtapath|Add0~17 )))) # (!\data_readRegA[9]~input_o  & ((\reg_outB[9]~9_combout  & 
// (!\alu_dtapath|Add0~17 )) # (!\reg_outB[9]~9_combout  & ((\alu_dtapath|Add0~17 ) # (GND)))))
// \alu_dtapath|Add0~19  = CARRY((\data_readRegA[9]~input_o  & (!\reg_outB[9]~9_combout  & !\alu_dtapath|Add0~17 )) # (!\data_readRegA[9]~input_o  & ((!\alu_dtapath|Add0~17 ) # (!\reg_outB[9]~9_combout ))))

	.dataa(\data_readRegA[9]~input_o ),
	.datab(\reg_outB[9]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~17 ),
	.combout(\alu_dtapath|Add0~18_combout ),
	.cout(\alu_dtapath|Add0~19 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~18 .lut_mask = 16'h9617;
defparam \alu_dtapath|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \data_readRegA[10]~input (
	.i(data_readRegA[10]),
	.ibar(gnd),
	.o(\data_readRegA[10]~input_o ));
// synopsys translate_off
defparam \data_readRegA[10]~input .bus_hold = "false";
defparam \data_readRegA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \q_imem[10]~input (
	.i(q_imem[10]),
	.ibar(gnd),
	.o(\q_imem[10]~input_o ));
// synopsys translate_off
defparam \q_imem[10]~input .bus_hold = "false";
defparam \q_imem[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneive_io_ibuf \data_readRegB[10]~input (
	.i(data_readRegB[10]),
	.ibar(gnd),
	.o(\data_readRegB[10]~input_o ));
// synopsys translate_off
defparam \data_readRegB[10]~input .bus_hold = "false";
defparam \data_readRegB[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N24
cycloneive_lcell_comb \reg_outB[10]~10 (
// Equation(s):
// \reg_outB[10]~10_combout  = (\q_imem[31]~input_o  & (((\data_readRegB[10]~input_o )))) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & (\q_imem[10]~input_o )) # (!\comb_48|ALUinB~0_combout  & ((\data_readRegB[10]~input_o )))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\q_imem[10]~input_o ),
	.datac(\data_readRegB[10]~input_o ),
	.datad(\comb_48|ALUinB~0_combout ),
	.cin(gnd),
	.combout(\reg_outB[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[10]~10 .lut_mask = 16'hE4F0;
defparam \reg_outB[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N20
cycloneive_lcell_comb \alu_dtapath|Add0~20 (
// Equation(s):
// \alu_dtapath|Add0~20_combout  = ((\data_readRegA[10]~input_o  $ (\reg_outB[10]~10_combout  $ (!\alu_dtapath|Add0~19 )))) # (GND)
// \alu_dtapath|Add0~21  = CARRY((\data_readRegA[10]~input_o  & ((\reg_outB[10]~10_combout ) # (!\alu_dtapath|Add0~19 ))) # (!\data_readRegA[10]~input_o  & (\reg_outB[10]~10_combout  & !\alu_dtapath|Add0~19 )))

	.dataa(\data_readRegA[10]~input_o ),
	.datab(\reg_outB[10]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~19 ),
	.combout(\alu_dtapath|Add0~20_combout ),
	.cout(\alu_dtapath|Add0~21 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~20 .lut_mask = 16'h698E;
defparam \alu_dtapath|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N22
cycloneive_io_ibuf \data_readRegA[11]~input (
	.i(data_readRegA[11]),
	.ibar(gnd),
	.o(\data_readRegA[11]~input_o ));
// synopsys translate_off
defparam \data_readRegA[11]~input .bus_hold = "false";
defparam \data_readRegA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N1
cycloneive_io_ibuf \q_imem[11]~input (
	.i(q_imem[11]),
	.ibar(gnd),
	.o(\q_imem[11]~input_o ));
// synopsys translate_off
defparam \q_imem[11]~input .bus_hold = "false";
defparam \q_imem[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \data_readRegB[11]~input (
	.i(data_readRegB[11]),
	.ibar(gnd),
	.o(\data_readRegB[11]~input_o ));
// synopsys translate_off
defparam \data_readRegB[11]~input .bus_hold = "false";
defparam \data_readRegB[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N22
cycloneive_lcell_comb \reg_outB[11]~11 (
// Equation(s):
// \reg_outB[11]~11_combout  = (\q_imem[31]~input_o  & (((\data_readRegB[11]~input_o )))) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & (\q_imem[11]~input_o )) # (!\comb_48|ALUinB~0_combout  & ((\data_readRegB[11]~input_o )))))

	.dataa(\q_imem[11]~input_o ),
	.datab(\data_readRegB[11]~input_o ),
	.datac(\q_imem[31]~input_o ),
	.datad(\comb_48|ALUinB~0_combout ),
	.cin(gnd),
	.combout(\reg_outB[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[11]~11 .lut_mask = 16'hCACC;
defparam \reg_outB[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N22
cycloneive_lcell_comb \alu_dtapath|Add0~22 (
// Equation(s):
// \alu_dtapath|Add0~22_combout  = (\data_readRegA[11]~input_o  & ((\reg_outB[11]~11_combout  & (\alu_dtapath|Add0~21  & VCC)) # (!\reg_outB[11]~11_combout  & (!\alu_dtapath|Add0~21 )))) # (!\data_readRegA[11]~input_o  & ((\reg_outB[11]~11_combout  & 
// (!\alu_dtapath|Add0~21 )) # (!\reg_outB[11]~11_combout  & ((\alu_dtapath|Add0~21 ) # (GND)))))
// \alu_dtapath|Add0~23  = CARRY((\data_readRegA[11]~input_o  & (!\reg_outB[11]~11_combout  & !\alu_dtapath|Add0~21 )) # (!\data_readRegA[11]~input_o  & ((!\alu_dtapath|Add0~21 ) # (!\reg_outB[11]~11_combout ))))

	.dataa(\data_readRegA[11]~input_o ),
	.datab(\reg_outB[11]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~21 ),
	.combout(\alu_dtapath|Add0~22_combout ),
	.cout(\alu_dtapath|Add0~23 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~22 .lut_mask = 16'h9617;
defparam \alu_dtapath|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \data_readRegB[12]~input (
	.i(data_readRegB[12]),
	.ibar(gnd),
	.o(\data_readRegB[12]~input_o ));
// synopsys translate_off
defparam \data_readRegB[12]~input .bus_hold = "false";
defparam \data_readRegB[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N15
cycloneive_io_ibuf \data_readRegB[13]~input (
	.i(data_readRegB[13]),
	.ibar(gnd),
	.o(\data_readRegB[13]~input_o ));
// synopsys translate_off
defparam \data_readRegB[13]~input .bus_hold = "false";
defparam \data_readRegB[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N8
cycloneive_io_ibuf \data_readRegB[14]~input (
	.i(data_readRegB[14]),
	.ibar(gnd),
	.o(\data_readRegB[14]~input_o ));
// synopsys translate_off
defparam \data_readRegB[14]~input .bus_hold = "false";
defparam \data_readRegB[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N1
cycloneive_io_ibuf \data_readRegB[15]~input (
	.i(data_readRegB[15]),
	.ibar(gnd),
	.o(\data_readRegB[15]~input_o ));
// synopsys translate_off
defparam \data_readRegB[15]~input .bus_hold = "false";
defparam \data_readRegB[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N8
cycloneive_io_ibuf \data_readRegB[16]~input (
	.i(data_readRegB[16]),
	.ibar(gnd),
	.o(\data_readRegB[16]~input_o ));
// synopsys translate_off
defparam \data_readRegB[16]~input .bus_hold = "false";
defparam \data_readRegB[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y73_N22
cycloneive_io_ibuf \data_readRegB[17]~input (
	.i(data_readRegB[17]),
	.ibar(gnd),
	.o(\data_readRegB[17]~input_o ));
// synopsys translate_off
defparam \data_readRegB[17]~input .bus_hold = "false";
defparam \data_readRegB[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N1
cycloneive_io_ibuf \data_readRegB[18]~input (
	.i(data_readRegB[18]),
	.ibar(gnd),
	.o(\data_readRegB[18]~input_o ));
// synopsys translate_off
defparam \data_readRegB[18]~input .bus_hold = "false";
defparam \data_readRegB[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N8
cycloneive_io_ibuf \data_readRegB[19]~input (
	.i(data_readRegB[19]),
	.ibar(gnd),
	.o(\data_readRegB[19]~input_o ));
// synopsys translate_off
defparam \data_readRegB[19]~input .bus_hold = "false";
defparam \data_readRegB[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y73_N15
cycloneive_io_ibuf \data_readRegB[20]~input (
	.i(data_readRegB[20]),
	.ibar(gnd),
	.o(\data_readRegB[20]~input_o ));
// synopsys translate_off
defparam \data_readRegB[20]~input .bus_hold = "false";
defparam \data_readRegB[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N1
cycloneive_io_ibuf \data_readRegB[21]~input (
	.i(data_readRegB[21]),
	.ibar(gnd),
	.o(\data_readRegB[21]~input_o ));
// synopsys translate_off
defparam \data_readRegB[21]~input .bus_hold = "false";
defparam \data_readRegB[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \data_readRegB[22]~input (
	.i(data_readRegB[22]),
	.ibar(gnd),
	.o(\data_readRegB[22]~input_o ));
// synopsys translate_off
defparam \data_readRegB[22]~input .bus_hold = "false";
defparam \data_readRegB[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \data_readRegB[23]~input (
	.i(data_readRegB[23]),
	.ibar(gnd),
	.o(\data_readRegB[23]~input_o ));
// synopsys translate_off
defparam \data_readRegB[23]~input .bus_hold = "false";
defparam \data_readRegB[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y73_N8
cycloneive_io_ibuf \data_readRegB[24]~input (
	.i(data_readRegB[24]),
	.ibar(gnd),
	.o(\data_readRegB[24]~input_o ));
// synopsys translate_off
defparam \data_readRegB[24]~input .bus_hold = "false";
defparam \data_readRegB[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N22
cycloneive_io_ibuf \data_readRegB[25]~input (
	.i(data_readRegB[25]),
	.ibar(gnd),
	.o(\data_readRegB[25]~input_o ));
// synopsys translate_off
defparam \data_readRegB[25]~input .bus_hold = "false";
defparam \data_readRegB[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y73_N1
cycloneive_io_ibuf \data_readRegB[26]~input (
	.i(data_readRegB[26]),
	.ibar(gnd),
	.o(\data_readRegB[26]~input_o ));
// synopsys translate_off
defparam \data_readRegB[26]~input .bus_hold = "false";
defparam \data_readRegB[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \data_readRegB[27]~input (
	.i(data_readRegB[27]),
	.ibar(gnd),
	.o(\data_readRegB[27]~input_o ));
// synopsys translate_off
defparam \data_readRegB[27]~input .bus_hold = "false";
defparam \data_readRegB[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y49_N1
cycloneive_io_ibuf \data_readRegB[28]~input (
	.i(data_readRegB[28]),
	.ibar(gnd),
	.o(\data_readRegB[28]~input_o ));
// synopsys translate_off
defparam \data_readRegB[28]~input .bus_hold = "false";
defparam \data_readRegB[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \data_readRegB[29]~input (
	.i(data_readRegB[29]),
	.ibar(gnd),
	.o(\data_readRegB[29]~input_o ));
// synopsys translate_off
defparam \data_readRegB[29]~input .bus_hold = "false";
defparam \data_readRegB[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N22
cycloneive_io_ibuf \data_readRegB[30]~input (
	.i(data_readRegB[30]),
	.ibar(gnd),
	.o(\data_readRegB[30]~input_o ));
// synopsys translate_off
defparam \data_readRegB[30]~input .bus_hold = "false";
defparam \data_readRegB[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \data_readRegB[31]~input (
	.i(data_readRegB[31]),
	.ibar(gnd),
	.o(\data_readRegB[31]~input_o ));
// synopsys translate_off
defparam \data_readRegB[31]~input .bus_hold = "false";
defparam \data_readRegB[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y72_N20
cycloneive_lcell_comb \comb_48|comb_3|sw~0 (
// Equation(s):
// \comb_48|comb_3|sw~0_combout  = (\q_imem[27]~input_o  & (!\q_imem[30]~input_o  & (\q_imem[28]~input_o  & \q_imem[29]~input_o )))

	.dataa(\q_imem[27]~input_o ),
	.datab(\q_imem[30]~input_o ),
	.datac(\q_imem[28]~input_o ),
	.datad(\q_imem[29]~input_o ),
	.cin(gnd),
	.combout(\comb_48|comb_3|sw~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_48|comb_3|sw~0 .lut_mask = 16'h2000;
defparam \comb_48|comb_3|sw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y72_N6
cycloneive_lcell_comb \comb_48|comb_3|sw~1 (
// Equation(s):
// \comb_48|comb_3|sw~1_combout  = (!\q_imem[31]~input_o  & \comb_48|comb_3|sw~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\q_imem[31]~input_o ),
	.datad(\comb_48|comb_3|sw~0_combout ),
	.cin(gnd),
	.combout(\comb_48|comb_3|sw~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_48|comb_3|sw~1 .lut_mask = 16'h0F00;
defparam \comb_48|comb_3|sw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y72_N16
cycloneive_lcell_comb \comb_48|Rwe~0 (
// Equation(s):
// \comb_48|Rwe~0_combout  = (\q_imem[27]~input_o  & (!\q_imem[30]~input_o  & \q_imem[29]~input_o )) # (!\q_imem[27]~input_o  & ((!\q_imem[29]~input_o )))

	.dataa(\q_imem[27]~input_o ),
	.datab(gnd),
	.datac(\q_imem[30]~input_o ),
	.datad(\q_imem[29]~input_o ),
	.cin(gnd),
	.combout(\comb_48|Rwe~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_48|Rwe~0 .lut_mask = 16'h0A55;
defparam \comb_48|Rwe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y72_N26
cycloneive_lcell_comb \comb_48|Rwe~1 (
// Equation(s):
// \comb_48|Rwe~1_combout  = (!\q_imem[28]~input_o  & (!\q_imem[31]~input_o  & \comb_48|Rwe~0_combout ))

	.dataa(\q_imem[28]~input_o ),
	.datab(gnd),
	.datac(\q_imem[31]~input_o ),
	.datad(\comb_48|Rwe~0_combout ),
	.cin(gnd),
	.combout(\comb_48|Rwe~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_48|Rwe~1 .lut_mask = 16'h0500;
defparam \comb_48|Rwe~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N22
cycloneive_io_ibuf \q_imem[22]~input (
	.i(q_imem[22]),
	.ibar(gnd),
	.o(\q_imem[22]~input_o ));
// synopsys translate_off
defparam \q_imem[22]~input .bus_hold = "false";
defparam \q_imem[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \q_imem[23]~input (
	.i(q_imem[23]),
	.ibar(gnd),
	.o(\q_imem[23]~input_o ));
// synopsys translate_off
defparam \q_imem[23]~input .bus_hold = "false";
defparam \q_imem[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N22
cycloneive_io_ibuf \q_imem[24]~input (
	.i(q_imem[24]),
	.ibar(gnd),
	.o(\q_imem[24]~input_o ));
// synopsys translate_off
defparam \q_imem[24]~input .bus_hold = "false";
defparam \q_imem[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneive_io_ibuf \q_imem[25]~input (
	.i(q_imem[25]),
	.ibar(gnd),
	.o(\q_imem[25]~input_o ));
// synopsys translate_off
defparam \q_imem[25]~input .bus_hold = "false";
defparam \q_imem[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \q_imem[26]~input (
	.i(q_imem[26]),
	.ibar(gnd),
	.o(\q_imem[26]~input_o ));
// synopsys translate_off
defparam \q_imem[26]~input .bus_hold = "false";
defparam \q_imem[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N22
cycloneive_io_ibuf \q_imem[17]~input (
	.i(q_imem[17]),
	.ibar(gnd),
	.o(\q_imem[17]~input_o ));
// synopsys translate_off
defparam \q_imem[17]~input .bus_hold = "false";
defparam \q_imem[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \q_imem[18]~input (
	.i(q_imem[18]),
	.ibar(gnd),
	.o(\q_imem[18]~input_o ));
// synopsys translate_off
defparam \q_imem[18]~input .bus_hold = "false";
defparam \q_imem[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N1
cycloneive_io_ibuf \q_imem[19]~input (
	.i(q_imem[19]),
	.ibar(gnd),
	.o(\q_imem[19]~input_o ));
// synopsys translate_off
defparam \q_imem[19]~input .bus_hold = "false";
defparam \q_imem[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N1
cycloneive_io_ibuf \q_imem[20]~input (
	.i(q_imem[20]),
	.ibar(gnd),
	.o(\q_imem[20]~input_o ));
// synopsys translate_off
defparam \q_imem[20]~input .bus_hold = "false";
defparam \q_imem[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \q_imem[21]~input (
	.i(q_imem[21]),
	.ibar(gnd),
	.o(\q_imem[21]~input_o ));
// synopsys translate_off
defparam \q_imem[21]~input .bus_hold = "false";
defparam \q_imem[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N15
cycloneive_io_ibuf \data_readRegA[12]~input (
	.i(data_readRegA[12]),
	.ibar(gnd),
	.o(\data_readRegA[12]~input_o ));
// synopsys translate_off
defparam \data_readRegA[12]~input .bus_hold = "false";
defparam \data_readRegA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \q_imem[12]~input (
	.i(q_imem[12]),
	.ibar(gnd),
	.o(\q_imem[12]~input_o ));
// synopsys translate_off
defparam \q_imem[12]~input .bus_hold = "false";
defparam \q_imem[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y50_N12
cycloneive_lcell_comb \reg_outB[12]~12 (
// Equation(s):
// \reg_outB[12]~12_combout  = (\q_imem[31]~input_o  & (((\data_readRegB[12]~input_o )))) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & (\q_imem[12]~input_o )) # (!\comb_48|ALUinB~0_combout  & ((\data_readRegB[12]~input_o )))))

	.dataa(\q_imem[12]~input_o ),
	.datab(\data_readRegB[12]~input_o ),
	.datac(\q_imem[31]~input_o ),
	.datad(\comb_48|ALUinB~0_combout ),
	.cin(gnd),
	.combout(\reg_outB[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[12]~12 .lut_mask = 16'hCACC;
defparam \reg_outB[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N24
cycloneive_lcell_comb \alu_dtapath|Add0~24 (
// Equation(s):
// \alu_dtapath|Add0~24_combout  = ((\data_readRegA[12]~input_o  $ (\reg_outB[12]~12_combout  $ (!\alu_dtapath|Add0~23 )))) # (GND)
// \alu_dtapath|Add0~25  = CARRY((\data_readRegA[12]~input_o  & ((\reg_outB[12]~12_combout ) # (!\alu_dtapath|Add0~23 ))) # (!\data_readRegA[12]~input_o  & (\reg_outB[12]~12_combout  & !\alu_dtapath|Add0~23 )))

	.dataa(\data_readRegA[12]~input_o ),
	.datab(\reg_outB[12]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~23 ),
	.combout(\alu_dtapath|Add0~24_combout ),
	.cout(\alu_dtapath|Add0~25 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~24 .lut_mask = 16'h698E;
defparam \alu_dtapath|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N15
cycloneive_io_ibuf \q_imem[13]~input (
	.i(q_imem[13]),
	.ibar(gnd),
	.o(\q_imem[13]~input_o ));
// synopsys translate_off
defparam \q_imem[13]~input .bus_hold = "false";
defparam \q_imem[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y62_N10
cycloneive_lcell_comb \reg_outB[13]~13 (
// Equation(s):
// \reg_outB[13]~13_combout  = (\q_imem[31]~input_o  & (((\data_readRegB[13]~input_o )))) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & (\q_imem[13]~input_o )) # (!\comb_48|ALUinB~0_combout  & ((\data_readRegB[13]~input_o )))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\comb_48|ALUinB~0_combout ),
	.datac(\q_imem[13]~input_o ),
	.datad(\data_readRegB[13]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[13]~13 .lut_mask = 16'hFB40;
defparam \reg_outB[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N8
cycloneive_io_ibuf \data_readRegA[13]~input (
	.i(data_readRegA[13]),
	.ibar(gnd),
	.o(\data_readRegA[13]~input_o ));
// synopsys translate_off
defparam \data_readRegA[13]~input .bus_hold = "false";
defparam \data_readRegA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N26
cycloneive_lcell_comb \alu_dtapath|Add0~26 (
// Equation(s):
// \alu_dtapath|Add0~26_combout  = (\reg_outB[13]~13_combout  & ((\data_readRegA[13]~input_o  & (\alu_dtapath|Add0~25  & VCC)) # (!\data_readRegA[13]~input_o  & (!\alu_dtapath|Add0~25 )))) # (!\reg_outB[13]~13_combout  & ((\data_readRegA[13]~input_o  & 
// (!\alu_dtapath|Add0~25 )) # (!\data_readRegA[13]~input_o  & ((\alu_dtapath|Add0~25 ) # (GND)))))
// \alu_dtapath|Add0~27  = CARRY((\reg_outB[13]~13_combout  & (!\data_readRegA[13]~input_o  & !\alu_dtapath|Add0~25 )) # (!\reg_outB[13]~13_combout  & ((!\alu_dtapath|Add0~25 ) # (!\data_readRegA[13]~input_o ))))

	.dataa(\reg_outB[13]~13_combout ),
	.datab(\data_readRegA[13]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~25 ),
	.combout(\alu_dtapath|Add0~26_combout ),
	.cout(\alu_dtapath|Add0~27 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~26 .lut_mask = 16'h9617;
defparam \alu_dtapath|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \data_readRegA[14]~input (
	.i(data_readRegA[14]),
	.ibar(gnd),
	.o(\data_readRegA[14]~input_o ));
// synopsys translate_off
defparam \data_readRegA[14]~input .bus_hold = "false";
defparam \data_readRegA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N22
cycloneive_io_ibuf \q_imem[14]~input (
	.i(q_imem[14]),
	.ibar(gnd),
	.o(\q_imem[14]~input_o ));
// synopsys translate_off
defparam \q_imem[14]~input .bus_hold = "false";
defparam \q_imem[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y62_N4
cycloneive_lcell_comb \reg_outB[14]~14 (
// Equation(s):
// \reg_outB[14]~14_combout  = (\q_imem[31]~input_o  & (\data_readRegB[14]~input_o )) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & ((\q_imem[14]~input_o ))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[14]~input_o ))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\data_readRegB[14]~input_o ),
	.datac(\q_imem[14]~input_o ),
	.datad(\comb_48|ALUinB~0_combout ),
	.cin(gnd),
	.combout(\reg_outB[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[14]~14 .lut_mask = 16'hD8CC;
defparam \reg_outB[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N28
cycloneive_lcell_comb \alu_dtapath|Add0~28 (
// Equation(s):
// \alu_dtapath|Add0~28_combout  = ((\data_readRegA[14]~input_o  $ (\reg_outB[14]~14_combout  $ (!\alu_dtapath|Add0~27 )))) # (GND)
// \alu_dtapath|Add0~29  = CARRY((\data_readRegA[14]~input_o  & ((\reg_outB[14]~14_combout ) # (!\alu_dtapath|Add0~27 ))) # (!\data_readRegA[14]~input_o  & (\reg_outB[14]~14_combout  & !\alu_dtapath|Add0~27 )))

	.dataa(\data_readRegA[14]~input_o ),
	.datab(\reg_outB[14]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~27 ),
	.combout(\alu_dtapath|Add0~28_combout ),
	.cout(\alu_dtapath|Add0~29 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~28 .lut_mask = 16'h698E;
defparam \alu_dtapath|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N1
cycloneive_io_ibuf \data_readRegA[15]~input (
	.i(data_readRegA[15]),
	.ibar(gnd),
	.o(\data_readRegA[15]~input_o ));
// synopsys translate_off
defparam \data_readRegA[15]~input .bus_hold = "false";
defparam \data_readRegA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N15
cycloneive_io_ibuf \q_imem[15]~input (
	.i(q_imem[15]),
	.ibar(gnd),
	.o(\q_imem[15]~input_o ));
// synopsys translate_off
defparam \q_imem[15]~input .bus_hold = "false";
defparam \q_imem[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y62_N26
cycloneive_lcell_comb \reg_outB[15]~15 (
// Equation(s):
// \reg_outB[15]~15_combout  = (\q_imem[31]~input_o  & (((\data_readRegB[15]~input_o )))) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & (\q_imem[15]~input_o )) # (!\comb_48|ALUinB~0_combout  & ((\data_readRegB[15]~input_o )))))

	.dataa(\q_imem[15]~input_o ),
	.datab(\data_readRegB[15]~input_o ),
	.datac(\q_imem[31]~input_o ),
	.datad(\comb_48|ALUinB~0_combout ),
	.cin(gnd),
	.combout(\reg_outB[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[15]~15 .lut_mask = 16'hCACC;
defparam \reg_outB[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y50_N30
cycloneive_lcell_comb \alu_dtapath|Add0~30 (
// Equation(s):
// \alu_dtapath|Add0~30_combout  = (\data_readRegA[15]~input_o  & ((\reg_outB[15]~15_combout  & (\alu_dtapath|Add0~29  & VCC)) # (!\reg_outB[15]~15_combout  & (!\alu_dtapath|Add0~29 )))) # (!\data_readRegA[15]~input_o  & ((\reg_outB[15]~15_combout  & 
// (!\alu_dtapath|Add0~29 )) # (!\reg_outB[15]~15_combout  & ((\alu_dtapath|Add0~29 ) # (GND)))))
// \alu_dtapath|Add0~31  = CARRY((\data_readRegA[15]~input_o  & (!\reg_outB[15]~15_combout  & !\alu_dtapath|Add0~29 )) # (!\data_readRegA[15]~input_o  & ((!\alu_dtapath|Add0~29 ) # (!\reg_outB[15]~15_combout ))))

	.dataa(\data_readRegA[15]~input_o ),
	.datab(\reg_outB[15]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~29 ),
	.combout(\alu_dtapath|Add0~30_combout ),
	.cout(\alu_dtapath|Add0~31 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~30 .lut_mask = 16'h9617;
defparam \alu_dtapath|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \q_imem[16]~input (
	.i(q_imem[16]),
	.ibar(gnd),
	.o(\q_imem[16]~input_o ));
// synopsys translate_off
defparam \q_imem[16]~input .bus_hold = "false";
defparam \q_imem[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N0
cycloneive_lcell_comb \reg_outB[16]~16 (
// Equation(s):
// \reg_outB[16]~16_combout  = (\q_imem[31]~input_o  & (\data_readRegB[16]~input_o )) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & ((\q_imem[16]~input_o ))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[16]~input_o ))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\data_readRegB[16]~input_o ),
	.datac(\comb_48|ALUinB~0_combout ),
	.datad(\q_imem[16]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[16]~16 .lut_mask = 16'hDC8C;
defparam \reg_outB[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y33_N15
cycloneive_io_ibuf \data_readRegA[16]~input (
	.i(data_readRegA[16]),
	.ibar(gnd),
	.o(\data_readRegA[16]~input_o ));
// synopsys translate_off
defparam \data_readRegA[16]~input .bus_hold = "false";
defparam \data_readRegA[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N0
cycloneive_lcell_comb \alu_dtapath|Add0~32 (
// Equation(s):
// \alu_dtapath|Add0~32_combout  = ((\reg_outB[16]~16_combout  $ (\data_readRegA[16]~input_o  $ (!\alu_dtapath|Add0~31 )))) # (GND)
// \alu_dtapath|Add0~33  = CARRY((\reg_outB[16]~16_combout  & ((\data_readRegA[16]~input_o ) # (!\alu_dtapath|Add0~31 ))) # (!\reg_outB[16]~16_combout  & (\data_readRegA[16]~input_o  & !\alu_dtapath|Add0~31 )))

	.dataa(\reg_outB[16]~16_combout ),
	.datab(\data_readRegA[16]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~31 ),
	.combout(\alu_dtapath|Add0~32_combout ),
	.cout(\alu_dtapath|Add0~33 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~32 .lut_mask = 16'h698E;
defparam \alu_dtapath|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \data_readRegA[17]~input (
	.i(data_readRegA[17]),
	.ibar(gnd),
	.o(\data_readRegA[17]~input_o ));
// synopsys translate_off
defparam \data_readRegA[17]~input .bus_hold = "false";
defparam \data_readRegA[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N2
cycloneive_lcell_comb \reg_outB[17]~17 (
// Equation(s):
// \reg_outB[17]~17_combout  = (\q_imem[31]~input_o  & (((\data_readRegB[17]~input_o )))) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & ((\q_imem[16]~input_o ))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[17]~input_o ))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\comb_48|ALUinB~0_combout ),
	.datac(\data_readRegB[17]~input_o ),
	.datad(\q_imem[16]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[17]~17 .lut_mask = 16'hF4B0;
defparam \reg_outB[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N2
cycloneive_lcell_comb \alu_dtapath|Add0~34 (
// Equation(s):
// \alu_dtapath|Add0~34_combout  = (\data_readRegA[17]~input_o  & ((\reg_outB[17]~17_combout  & (\alu_dtapath|Add0~33  & VCC)) # (!\reg_outB[17]~17_combout  & (!\alu_dtapath|Add0~33 )))) # (!\data_readRegA[17]~input_o  & ((\reg_outB[17]~17_combout  & 
// (!\alu_dtapath|Add0~33 )) # (!\reg_outB[17]~17_combout  & ((\alu_dtapath|Add0~33 ) # (GND)))))
// \alu_dtapath|Add0~35  = CARRY((\data_readRegA[17]~input_o  & (!\reg_outB[17]~17_combout  & !\alu_dtapath|Add0~33 )) # (!\data_readRegA[17]~input_o  & ((!\alu_dtapath|Add0~33 ) # (!\reg_outB[17]~17_combout ))))

	.dataa(\data_readRegA[17]~input_o ),
	.datab(\reg_outB[17]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~33 ),
	.combout(\alu_dtapath|Add0~34_combout ),
	.cout(\alu_dtapath|Add0~35 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~34 .lut_mask = 16'h9617;
defparam \alu_dtapath|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N16
cycloneive_lcell_comb \reg_outB[18]~18 (
// Equation(s):
// \reg_outB[18]~18_combout  = (\comb_48|ALUinB~0_combout  & ((\q_imem[31]~input_o  & (\data_readRegB[18]~input_o )) # (!\q_imem[31]~input_o  & ((\q_imem[16]~input_o ))))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[18]~input_o ))

	.dataa(\data_readRegB[18]~input_o ),
	.datab(\comb_48|ALUinB~0_combout ),
	.datac(\q_imem[31]~input_o ),
	.datad(\q_imem[16]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[18]~18 .lut_mask = 16'hAEA2;
defparam \reg_outB[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \data_readRegA[18]~input (
	.i(data_readRegA[18]),
	.ibar(gnd),
	.o(\data_readRegA[18]~input_o ));
// synopsys translate_off
defparam \data_readRegA[18]~input .bus_hold = "false";
defparam \data_readRegA[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N4
cycloneive_lcell_comb \alu_dtapath|Add0~36 (
// Equation(s):
// \alu_dtapath|Add0~36_combout  = ((\reg_outB[18]~18_combout  $ (\data_readRegA[18]~input_o  $ (!\alu_dtapath|Add0~35 )))) # (GND)
// \alu_dtapath|Add0~37  = CARRY((\reg_outB[18]~18_combout  & ((\data_readRegA[18]~input_o ) # (!\alu_dtapath|Add0~35 ))) # (!\reg_outB[18]~18_combout  & (\data_readRegA[18]~input_o  & !\alu_dtapath|Add0~35 )))

	.dataa(\reg_outB[18]~18_combout ),
	.datab(\data_readRegA[18]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~35 ),
	.combout(\alu_dtapath|Add0~36_combout ),
	.cout(\alu_dtapath|Add0~37 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~36 .lut_mask = 16'h698E;
defparam \alu_dtapath|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N14
cycloneive_lcell_comb \reg_outB[19]~19 (
// Equation(s):
// \reg_outB[19]~19_combout  = (\q_imem[31]~input_o  & (\data_readRegB[19]~input_o )) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & ((\q_imem[16]~input_o ))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[19]~input_o ))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\data_readRegB[19]~input_o ),
	.datac(\comb_48|ALUinB~0_combout ),
	.datad(\q_imem[16]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[19]~19 .lut_mask = 16'hDC8C;
defparam \reg_outB[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N8
cycloneive_io_ibuf \data_readRegA[19]~input (
	.i(data_readRegA[19]),
	.ibar(gnd),
	.o(\data_readRegA[19]~input_o ));
// synopsys translate_off
defparam \data_readRegA[19]~input .bus_hold = "false";
defparam \data_readRegA[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N6
cycloneive_lcell_comb \alu_dtapath|Add0~38 (
// Equation(s):
// \alu_dtapath|Add0~38_combout  = (\reg_outB[19]~19_combout  & ((\data_readRegA[19]~input_o  & (\alu_dtapath|Add0~37  & VCC)) # (!\data_readRegA[19]~input_o  & (!\alu_dtapath|Add0~37 )))) # (!\reg_outB[19]~19_combout  & ((\data_readRegA[19]~input_o  & 
// (!\alu_dtapath|Add0~37 )) # (!\data_readRegA[19]~input_o  & ((\alu_dtapath|Add0~37 ) # (GND)))))
// \alu_dtapath|Add0~39  = CARRY((\reg_outB[19]~19_combout  & (!\data_readRegA[19]~input_o  & !\alu_dtapath|Add0~37 )) # (!\reg_outB[19]~19_combout  & ((!\alu_dtapath|Add0~37 ) # (!\data_readRegA[19]~input_o ))))

	.dataa(\reg_outB[19]~19_combout ),
	.datab(\data_readRegA[19]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~37 ),
	.combout(\alu_dtapath|Add0~38_combout ),
	.cout(\alu_dtapath|Add0~39 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~38 .lut_mask = 16'h9617;
defparam \alu_dtapath|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \data_readRegA[20]~input (
	.i(data_readRegA[20]),
	.ibar(gnd),
	.o(\data_readRegA[20]~input_o ));
// synopsys translate_off
defparam \data_readRegA[20]~input .bus_hold = "false";
defparam \data_readRegA[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N12
cycloneive_lcell_comb \reg_outB[20]~20 (
// Equation(s):
// \reg_outB[20]~20_combout  = (\comb_48|ALUinB~0_combout  & ((\q_imem[31]~input_o  & (\data_readRegB[20]~input_o )) # (!\q_imem[31]~input_o  & ((\q_imem[16]~input_o ))))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[20]~input_o ))

	.dataa(\data_readRegB[20]~input_o ),
	.datab(\comb_48|ALUinB~0_combout ),
	.datac(\q_imem[31]~input_o ),
	.datad(\q_imem[16]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[20]~20 .lut_mask = 16'hAEA2;
defparam \reg_outB[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N8
cycloneive_lcell_comb \alu_dtapath|Add0~40 (
// Equation(s):
// \alu_dtapath|Add0~40_combout  = ((\data_readRegA[20]~input_o  $ (\reg_outB[20]~20_combout  $ (!\alu_dtapath|Add0~39 )))) # (GND)
// \alu_dtapath|Add0~41  = CARRY((\data_readRegA[20]~input_o  & ((\reg_outB[20]~20_combout ) # (!\alu_dtapath|Add0~39 ))) # (!\data_readRegA[20]~input_o  & (\reg_outB[20]~20_combout  & !\alu_dtapath|Add0~39 )))

	.dataa(\data_readRegA[20]~input_o ),
	.datab(\reg_outB[20]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~39 ),
	.combout(\alu_dtapath|Add0~40_combout ),
	.cout(\alu_dtapath|Add0~41 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~40 .lut_mask = 16'h698E;
defparam \alu_dtapath|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N18
cycloneive_lcell_comb \reg_outB[21]~21 (
// Equation(s):
// \reg_outB[21]~21_combout  = (\q_imem[31]~input_o  & (\data_readRegB[21]~input_o )) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & ((\q_imem[16]~input_o ))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[21]~input_o ))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\data_readRegB[21]~input_o ),
	.datac(\comb_48|ALUinB~0_combout ),
	.datad(\q_imem[16]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[21]~21 .lut_mask = 16'hDC8C;
defparam \reg_outB[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N1
cycloneive_io_ibuf \data_readRegA[21]~input (
	.i(data_readRegA[21]),
	.ibar(gnd),
	.o(\data_readRegA[21]~input_o ));
// synopsys translate_off
defparam \data_readRegA[21]~input .bus_hold = "false";
defparam \data_readRegA[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N10
cycloneive_lcell_comb \alu_dtapath|Add0~42 (
// Equation(s):
// \alu_dtapath|Add0~42_combout  = (\reg_outB[21]~21_combout  & ((\data_readRegA[21]~input_o  & (\alu_dtapath|Add0~41  & VCC)) # (!\data_readRegA[21]~input_o  & (!\alu_dtapath|Add0~41 )))) # (!\reg_outB[21]~21_combout  & ((\data_readRegA[21]~input_o  & 
// (!\alu_dtapath|Add0~41 )) # (!\data_readRegA[21]~input_o  & ((\alu_dtapath|Add0~41 ) # (GND)))))
// \alu_dtapath|Add0~43  = CARRY((\reg_outB[21]~21_combout  & (!\data_readRegA[21]~input_o  & !\alu_dtapath|Add0~41 )) # (!\reg_outB[21]~21_combout  & ((!\alu_dtapath|Add0~41 ) # (!\data_readRegA[21]~input_o ))))

	.dataa(\reg_outB[21]~21_combout ),
	.datab(\data_readRegA[21]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~41 ),
	.combout(\alu_dtapath|Add0~42_combout ),
	.cout(\alu_dtapath|Add0~43 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~42 .lut_mask = 16'h9617;
defparam \alu_dtapath|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N1
cycloneive_io_ibuf \data_readRegA[22]~input (
	.i(data_readRegA[22]),
	.ibar(gnd),
	.o(\data_readRegA[22]~input_o ));
// synopsys translate_off
defparam \data_readRegA[22]~input .bus_hold = "false";
defparam \data_readRegA[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N24
cycloneive_lcell_comb \reg_outB[22]~22 (
// Equation(s):
// \reg_outB[22]~22_combout  = (\comb_48|ALUinB~0_combout  & ((\q_imem[31]~input_o  & (\data_readRegB[22]~input_o )) # (!\q_imem[31]~input_o  & ((\q_imem[16]~input_o ))))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[22]~input_o ))

	.dataa(\data_readRegB[22]~input_o ),
	.datab(\comb_48|ALUinB~0_combout ),
	.datac(\q_imem[31]~input_o ),
	.datad(\q_imem[16]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[22]~22 .lut_mask = 16'hAEA2;
defparam \reg_outB[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N12
cycloneive_lcell_comb \alu_dtapath|Add0~44 (
// Equation(s):
// \alu_dtapath|Add0~44_combout  = ((\data_readRegA[22]~input_o  $ (\reg_outB[22]~22_combout  $ (!\alu_dtapath|Add0~43 )))) # (GND)
// \alu_dtapath|Add0~45  = CARRY((\data_readRegA[22]~input_o  & ((\reg_outB[22]~22_combout ) # (!\alu_dtapath|Add0~43 ))) # (!\data_readRegA[22]~input_o  & (\reg_outB[22]~22_combout  & !\alu_dtapath|Add0~43 )))

	.dataa(\data_readRegA[22]~input_o ),
	.datab(\reg_outB[22]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~43 ),
	.combout(\alu_dtapath|Add0~44_combout ),
	.cout(\alu_dtapath|Add0~45 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~44 .lut_mask = 16'h698E;
defparam \alu_dtapath|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \data_readRegA[23]~input (
	.i(data_readRegA[23]),
	.ibar(gnd),
	.o(\data_readRegA[23]~input_o ));
// synopsys translate_off
defparam \data_readRegA[23]~input .bus_hold = "false";
defparam \data_readRegA[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N10
cycloneive_lcell_comb \reg_outB[23]~23 (
// Equation(s):
// \reg_outB[23]~23_combout  = (\comb_48|ALUinB~0_combout  & ((\q_imem[31]~input_o  & (\data_readRegB[23]~input_o )) # (!\q_imem[31]~input_o  & ((\q_imem[16]~input_o ))))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[23]~input_o ))

	.dataa(\data_readRegB[23]~input_o ),
	.datab(\comb_48|ALUinB~0_combout ),
	.datac(\q_imem[31]~input_o ),
	.datad(\q_imem[16]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[23]~23 .lut_mask = 16'hAEA2;
defparam \reg_outB[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N14
cycloneive_lcell_comb \alu_dtapath|Add0~46 (
// Equation(s):
// \alu_dtapath|Add0~46_combout  = (\data_readRegA[23]~input_o  & ((\reg_outB[23]~23_combout  & (\alu_dtapath|Add0~45  & VCC)) # (!\reg_outB[23]~23_combout  & (!\alu_dtapath|Add0~45 )))) # (!\data_readRegA[23]~input_o  & ((\reg_outB[23]~23_combout  & 
// (!\alu_dtapath|Add0~45 )) # (!\reg_outB[23]~23_combout  & ((\alu_dtapath|Add0~45 ) # (GND)))))
// \alu_dtapath|Add0~47  = CARRY((\data_readRegA[23]~input_o  & (!\reg_outB[23]~23_combout  & !\alu_dtapath|Add0~45 )) # (!\data_readRegA[23]~input_o  & ((!\alu_dtapath|Add0~45 ) # (!\reg_outB[23]~23_combout ))))

	.dataa(\data_readRegA[23]~input_o ),
	.datab(\reg_outB[23]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~45 ),
	.combout(\alu_dtapath|Add0~46_combout ),
	.cout(\alu_dtapath|Add0~47 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~46 .lut_mask = 16'h9617;
defparam \alu_dtapath|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N28
cycloneive_lcell_comb \reg_outB[24]~24 (
// Equation(s):
// \reg_outB[24]~24_combout  = (\q_imem[31]~input_o  & (\data_readRegB[24]~input_o )) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & ((\q_imem[16]~input_o ))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[24]~input_o ))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\data_readRegB[24]~input_o ),
	.datac(\comb_48|ALUinB~0_combout ),
	.datad(\q_imem[16]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[24]~24 .lut_mask = 16'hDC8C;
defparam \reg_outB[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N22
cycloneive_io_ibuf \data_readRegA[24]~input (
	.i(data_readRegA[24]),
	.ibar(gnd),
	.o(\data_readRegA[24]~input_o ));
// synopsys translate_off
defparam \data_readRegA[24]~input .bus_hold = "false";
defparam \data_readRegA[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N16
cycloneive_lcell_comb \alu_dtapath|Add0~48 (
// Equation(s):
// \alu_dtapath|Add0~48_combout  = ((\reg_outB[24]~24_combout  $ (\data_readRegA[24]~input_o  $ (!\alu_dtapath|Add0~47 )))) # (GND)
// \alu_dtapath|Add0~49  = CARRY((\reg_outB[24]~24_combout  & ((\data_readRegA[24]~input_o ) # (!\alu_dtapath|Add0~47 ))) # (!\reg_outB[24]~24_combout  & (\data_readRegA[24]~input_o  & !\alu_dtapath|Add0~47 )))

	.dataa(\reg_outB[24]~24_combout ),
	.datab(\data_readRegA[24]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~47 ),
	.combout(\alu_dtapath|Add0~48_combout ),
	.cout(\alu_dtapath|Add0~49 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~48 .lut_mask = 16'h698E;
defparam \alu_dtapath|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \data_readRegA[25]~input (
	.i(data_readRegA[25]),
	.ibar(gnd),
	.o(\data_readRegA[25]~input_o ));
// synopsys translate_off
defparam \data_readRegA[25]~input .bus_hold = "false";
defparam \data_readRegA[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N22
cycloneive_lcell_comb \reg_outB[25]~25 (
// Equation(s):
// \reg_outB[25]~25_combout  = (\q_imem[31]~input_o  & (((\data_readRegB[25]~input_o )))) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & ((\q_imem[16]~input_o ))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[25]~input_o ))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\comb_48|ALUinB~0_combout ),
	.datac(\data_readRegB[25]~input_o ),
	.datad(\q_imem[16]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[25]~25 .lut_mask = 16'hF4B0;
defparam \reg_outB[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N18
cycloneive_lcell_comb \alu_dtapath|Add0~50 (
// Equation(s):
// \alu_dtapath|Add0~50_combout  = (\data_readRegA[25]~input_o  & ((\reg_outB[25]~25_combout  & (\alu_dtapath|Add0~49  & VCC)) # (!\reg_outB[25]~25_combout  & (!\alu_dtapath|Add0~49 )))) # (!\data_readRegA[25]~input_o  & ((\reg_outB[25]~25_combout  & 
// (!\alu_dtapath|Add0~49 )) # (!\reg_outB[25]~25_combout  & ((\alu_dtapath|Add0~49 ) # (GND)))))
// \alu_dtapath|Add0~51  = CARRY((\data_readRegA[25]~input_o  & (!\reg_outB[25]~25_combout  & !\alu_dtapath|Add0~49 )) # (!\data_readRegA[25]~input_o  & ((!\alu_dtapath|Add0~49 ) # (!\reg_outB[25]~25_combout ))))

	.dataa(\data_readRegA[25]~input_o ),
	.datab(\reg_outB[25]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~49 ),
	.combout(\alu_dtapath|Add0~50_combout ),
	.cout(\alu_dtapath|Add0~51 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~50 .lut_mask = 16'h9617;
defparam \alu_dtapath|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N15
cycloneive_io_ibuf \data_readRegA[26]~input (
	.i(data_readRegA[26]),
	.ibar(gnd),
	.o(\data_readRegA[26]~input_o ));
// synopsys translate_off
defparam \data_readRegA[26]~input .bus_hold = "false";
defparam \data_readRegA[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N20
cycloneive_lcell_comb \reg_outB[26]~26 (
// Equation(s):
// \reg_outB[26]~26_combout  = (\q_imem[31]~input_o  & (((\data_readRegB[26]~input_o )))) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & (\q_imem[16]~input_o )) # (!\comb_48|ALUinB~0_combout  & ((\data_readRegB[26]~input_o )))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\q_imem[16]~input_o ),
	.datac(\comb_48|ALUinB~0_combout ),
	.datad(\data_readRegB[26]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[26]~26 .lut_mask = 16'hEF40;
defparam \reg_outB[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N20
cycloneive_lcell_comb \alu_dtapath|Add0~52 (
// Equation(s):
// \alu_dtapath|Add0~52_combout  = ((\data_readRegA[26]~input_o  $ (\reg_outB[26]~26_combout  $ (!\alu_dtapath|Add0~51 )))) # (GND)
// \alu_dtapath|Add0~53  = CARRY((\data_readRegA[26]~input_o  & ((\reg_outB[26]~26_combout ) # (!\alu_dtapath|Add0~51 ))) # (!\data_readRegA[26]~input_o  & (\reg_outB[26]~26_combout  & !\alu_dtapath|Add0~51 )))

	.dataa(\data_readRegA[26]~input_o ),
	.datab(\reg_outB[26]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~51 ),
	.combout(\alu_dtapath|Add0~52_combout ),
	.cout(\alu_dtapath|Add0~53 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~52 .lut_mask = 16'h698E;
defparam \alu_dtapath|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N26
cycloneive_lcell_comb \reg_outB[27]~27 (
// Equation(s):
// \reg_outB[27]~27_combout  = (\q_imem[31]~input_o  & (((\data_readRegB[27]~input_o )))) # (!\q_imem[31]~input_o  & ((\comb_48|ALUinB~0_combout  & ((\q_imem[16]~input_o ))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[27]~input_o ))))

	.dataa(\q_imem[31]~input_o ),
	.datab(\comb_48|ALUinB~0_combout ),
	.datac(\data_readRegB[27]~input_o ),
	.datad(\q_imem[16]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[27]~27 .lut_mask = 16'hF4B0;
defparam \reg_outB[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \data_readRegA[27]~input (
	.i(data_readRegA[27]),
	.ibar(gnd),
	.o(\data_readRegA[27]~input_o ));
// synopsys translate_off
defparam \data_readRegA[27]~input .bus_hold = "false";
defparam \data_readRegA[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N22
cycloneive_lcell_comb \alu_dtapath|Add0~54 (
// Equation(s):
// \alu_dtapath|Add0~54_combout  = (\reg_outB[27]~27_combout  & ((\data_readRegA[27]~input_o  & (\alu_dtapath|Add0~53  & VCC)) # (!\data_readRegA[27]~input_o  & (!\alu_dtapath|Add0~53 )))) # (!\reg_outB[27]~27_combout  & ((\data_readRegA[27]~input_o  & 
// (!\alu_dtapath|Add0~53 )) # (!\data_readRegA[27]~input_o  & ((\alu_dtapath|Add0~53 ) # (GND)))))
// \alu_dtapath|Add0~55  = CARRY((\reg_outB[27]~27_combout  & (!\data_readRegA[27]~input_o  & !\alu_dtapath|Add0~53 )) # (!\reg_outB[27]~27_combout  & ((!\alu_dtapath|Add0~53 ) # (!\data_readRegA[27]~input_o ))))

	.dataa(\reg_outB[27]~27_combout ),
	.datab(\data_readRegA[27]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~53 ),
	.combout(\alu_dtapath|Add0~54_combout ),
	.cout(\alu_dtapath|Add0~55 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~54 .lut_mask = 16'h9617;
defparam \alu_dtapath|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
cycloneive_io_ibuf \data_readRegA[28]~input (
	.i(data_readRegA[28]),
	.ibar(gnd),
	.o(\data_readRegA[28]~input_o ));
// synopsys translate_off
defparam \data_readRegA[28]~input .bus_hold = "false";
defparam \data_readRegA[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N8
cycloneive_lcell_comb \reg_outB[28]~28 (
// Equation(s):
// \reg_outB[28]~28_combout  = (\comb_48|ALUinB~0_combout  & ((\q_imem[31]~input_o  & (\data_readRegB[28]~input_o )) # (!\q_imem[31]~input_o  & ((\q_imem[16]~input_o ))))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[28]~input_o ))

	.dataa(\data_readRegB[28]~input_o ),
	.datab(\comb_48|ALUinB~0_combout ),
	.datac(\q_imem[31]~input_o ),
	.datad(\q_imem[16]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[28]~28 .lut_mask = 16'hAEA2;
defparam \reg_outB[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N24
cycloneive_lcell_comb \alu_dtapath|Add0~56 (
// Equation(s):
// \alu_dtapath|Add0~56_combout  = ((\data_readRegA[28]~input_o  $ (\reg_outB[28]~28_combout  $ (!\alu_dtapath|Add0~55 )))) # (GND)
// \alu_dtapath|Add0~57  = CARRY((\data_readRegA[28]~input_o  & ((\reg_outB[28]~28_combout ) # (!\alu_dtapath|Add0~55 ))) # (!\data_readRegA[28]~input_o  & (\reg_outB[28]~28_combout  & !\alu_dtapath|Add0~55 )))

	.dataa(\data_readRegA[28]~input_o ),
	.datab(\reg_outB[28]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~55 ),
	.combout(\alu_dtapath|Add0~56_combout ),
	.cout(\alu_dtapath|Add0~57 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~56 .lut_mask = 16'h698E;
defparam \alu_dtapath|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \data_readRegA[29]~input (
	.i(data_readRegA[29]),
	.ibar(gnd),
	.o(\data_readRegA[29]~input_o ));
// synopsys translate_off
defparam \data_readRegA[29]~input .bus_hold = "false";
defparam \data_readRegA[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N6
cycloneive_lcell_comb \reg_outB[29]~29 (
// Equation(s):
// \reg_outB[29]~29_combout  = (\comb_48|ALUinB~0_combout  & ((\q_imem[31]~input_o  & (\data_readRegB[29]~input_o )) # (!\q_imem[31]~input_o  & ((\q_imem[16]~input_o ))))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[29]~input_o ))

	.dataa(\data_readRegB[29]~input_o ),
	.datab(\comb_48|ALUinB~0_combout ),
	.datac(\q_imem[31]~input_o ),
	.datad(\q_imem[16]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[29]~29 .lut_mask = 16'hAEA2;
defparam \reg_outB[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N26
cycloneive_lcell_comb \alu_dtapath|Add0~58 (
// Equation(s):
// \alu_dtapath|Add0~58_combout  = (\data_readRegA[29]~input_o  & ((\reg_outB[29]~29_combout  & (\alu_dtapath|Add0~57  & VCC)) # (!\reg_outB[29]~29_combout  & (!\alu_dtapath|Add0~57 )))) # (!\data_readRegA[29]~input_o  & ((\reg_outB[29]~29_combout  & 
// (!\alu_dtapath|Add0~57 )) # (!\reg_outB[29]~29_combout  & ((\alu_dtapath|Add0~57 ) # (GND)))))
// \alu_dtapath|Add0~59  = CARRY((\data_readRegA[29]~input_o  & (!\reg_outB[29]~29_combout  & !\alu_dtapath|Add0~57 )) # (!\data_readRegA[29]~input_o  & ((!\alu_dtapath|Add0~57 ) # (!\reg_outB[29]~29_combout ))))

	.dataa(\data_readRegA[29]~input_o ),
	.datab(\reg_outB[29]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~57 ),
	.combout(\alu_dtapath|Add0~58_combout ),
	.cout(\alu_dtapath|Add0~59 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~58 .lut_mask = 16'h9617;
defparam \alu_dtapath|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N1
cycloneive_io_ibuf \data_readRegA[30]~input (
	.i(data_readRegA[30]),
	.ibar(gnd),
	.o(\data_readRegA[30]~input_o ));
// synopsys translate_off
defparam \data_readRegA[30]~input .bus_hold = "false";
defparam \data_readRegA[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N4
cycloneive_lcell_comb \reg_outB[30]~30 (
// Equation(s):
// \reg_outB[30]~30_combout  = (\comb_48|ALUinB~0_combout  & ((\q_imem[31]~input_o  & (\data_readRegB[30]~input_o )) # (!\q_imem[31]~input_o  & ((\q_imem[16]~input_o ))))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[30]~input_o ))

	.dataa(\data_readRegB[30]~input_o ),
	.datab(\comb_48|ALUinB~0_combout ),
	.datac(\q_imem[31]~input_o ),
	.datad(\q_imem[16]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[30]~30 .lut_mask = 16'hAEA2;
defparam \reg_outB[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N28
cycloneive_lcell_comb \alu_dtapath|Add0~60 (
// Equation(s):
// \alu_dtapath|Add0~60_combout  = ((\data_readRegA[30]~input_o  $ (\reg_outB[30]~30_combout  $ (!\alu_dtapath|Add0~59 )))) # (GND)
// \alu_dtapath|Add0~61  = CARRY((\data_readRegA[30]~input_o  & ((\reg_outB[30]~30_combout ) # (!\alu_dtapath|Add0~59 ))) # (!\data_readRegA[30]~input_o  & (\reg_outB[30]~30_combout  & !\alu_dtapath|Add0~59 )))

	.dataa(\data_readRegA[30]~input_o ),
	.datab(\reg_outB[30]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu_dtapath|Add0~59 ),
	.combout(\alu_dtapath|Add0~60_combout ),
	.cout(\alu_dtapath|Add0~61 ));
// synopsys translate_off
defparam \alu_dtapath|Add0~60 .lut_mask = 16'h698E;
defparam \alu_dtapath|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \data_readRegA[31]~input (
	.i(data_readRegA[31]),
	.ibar(gnd),
	.o(\data_readRegA[31]~input_o ));
// synopsys translate_off
defparam \data_readRegA[31]~input .bus_hold = "false";
defparam \data_readRegA[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y49_N30
cycloneive_lcell_comb \reg_outB[31]~31 (
// Equation(s):
// \reg_outB[31]~31_combout  = (\comb_48|ALUinB~0_combout  & ((\q_imem[31]~input_o  & (\data_readRegB[31]~input_o )) # (!\q_imem[31]~input_o  & ((\q_imem[16]~input_o ))))) # (!\comb_48|ALUinB~0_combout  & (\data_readRegB[31]~input_o ))

	.dataa(\data_readRegB[31]~input_o ),
	.datab(\comb_48|ALUinB~0_combout ),
	.datac(\q_imem[31]~input_o ),
	.datad(\q_imem[16]~input_o ),
	.cin(gnd),
	.combout(\reg_outB[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \reg_outB[31]~31 .lut_mask = 16'hAEA2;
defparam \reg_outB[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y49_N30
cycloneive_lcell_comb \alu_dtapath|Add0~62 (
// Equation(s):
// \alu_dtapath|Add0~62_combout  = \data_readRegA[31]~input_o  $ (\alu_dtapath|Add0~61  $ (\reg_outB[31]~31_combout ))

	.dataa(\data_readRegA[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_outB[31]~31_combout ),
	.cin(\alu_dtapath|Add0~61 ),
	.combout(\alu_dtapath|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu_dtapath|Add0~62 .lut_mask = 16'hA55A;
defparam \alu_dtapath|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \q_dmem[0]~input (
	.i(q_dmem[0]),
	.ibar(gnd),
	.o(\q_dmem[0]~input_o ));
// synopsys translate_off
defparam \q_dmem[0]~input .bus_hold = "false";
defparam \q_dmem[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y64_N1
cycloneive_io_ibuf \q_dmem[1]~input (
	.i(q_dmem[1]),
	.ibar(gnd),
	.o(\q_dmem[1]~input_o ));
// synopsys translate_off
defparam \q_dmem[1]~input .bus_hold = "false";
defparam \q_dmem[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \q_dmem[2]~input (
	.i(q_dmem[2]),
	.ibar(gnd),
	.o(\q_dmem[2]~input_o ));
// synopsys translate_off
defparam \q_dmem[2]~input .bus_hold = "false";
defparam \q_dmem[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N22
cycloneive_io_ibuf \q_dmem[3]~input (
	.i(q_dmem[3]),
	.ibar(gnd),
	.o(\q_dmem[3]~input_o ));
// synopsys translate_off
defparam \q_dmem[3]~input .bus_hold = "false";
defparam \q_dmem[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \q_dmem[4]~input (
	.i(q_dmem[4]),
	.ibar(gnd),
	.o(\q_dmem[4]~input_o ));
// synopsys translate_off
defparam \q_dmem[4]~input .bus_hold = "false";
defparam \q_dmem[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \q_dmem[5]~input (
	.i(q_dmem[5]),
	.ibar(gnd),
	.o(\q_dmem[5]~input_o ));
// synopsys translate_off
defparam \q_dmem[5]~input .bus_hold = "false";
defparam \q_dmem[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N15
cycloneive_io_ibuf \q_dmem[6]~input (
	.i(q_dmem[6]),
	.ibar(gnd),
	.o(\q_dmem[6]~input_o ));
// synopsys translate_off
defparam \q_dmem[6]~input .bus_hold = "false";
defparam \q_dmem[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \q_dmem[7]~input (
	.i(q_dmem[7]),
	.ibar(gnd),
	.o(\q_dmem[7]~input_o ));
// synopsys translate_off
defparam \q_dmem[7]~input .bus_hold = "false";
defparam \q_dmem[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y19_N8
cycloneive_io_ibuf \q_dmem[8]~input (
	.i(q_dmem[8]),
	.ibar(gnd),
	.o(\q_dmem[8]~input_o ));
// synopsys translate_off
defparam \q_dmem[8]~input .bus_hold = "false";
defparam \q_dmem[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \q_dmem[9]~input (
	.i(q_dmem[9]),
	.ibar(gnd),
	.o(\q_dmem[9]~input_o ));
// synopsys translate_off
defparam \q_dmem[9]~input .bus_hold = "false";
defparam \q_dmem[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y12_N8
cycloneive_io_ibuf \q_dmem[10]~input (
	.i(q_dmem[10]),
	.ibar(gnd),
	.o(\q_dmem[10]~input_o ));
// synopsys translate_off
defparam \q_dmem[10]~input .bus_hold = "false";
defparam \q_dmem[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cycloneive_io_ibuf \q_dmem[11]~input (
	.i(q_dmem[11]),
	.ibar(gnd),
	.o(\q_dmem[11]~input_o ));
// synopsys translate_off
defparam \q_dmem[11]~input .bus_hold = "false";
defparam \q_dmem[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \q_dmem[12]~input (
	.i(q_dmem[12]),
	.ibar(gnd),
	.o(\q_dmem[12]~input_o ));
// synopsys translate_off
defparam \q_dmem[12]~input .bus_hold = "false";
defparam \q_dmem[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N15
cycloneive_io_ibuf \q_dmem[13]~input (
	.i(q_dmem[13]),
	.ibar(gnd),
	.o(\q_dmem[13]~input_o ));
// synopsys translate_off
defparam \q_dmem[13]~input .bus_hold = "false";
defparam \q_dmem[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N22
cycloneive_io_ibuf \q_dmem[14]~input (
	.i(q_dmem[14]),
	.ibar(gnd),
	.o(\q_dmem[14]~input_o ));
// synopsys translate_off
defparam \q_dmem[14]~input .bus_hold = "false";
defparam \q_dmem[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N8
cycloneive_io_ibuf \q_dmem[15]~input (
	.i(q_dmem[15]),
	.ibar(gnd),
	.o(\q_dmem[15]~input_o ));
// synopsys translate_off
defparam \q_dmem[15]~input .bus_hold = "false";
defparam \q_dmem[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N1
cycloneive_io_ibuf \q_dmem[16]~input (
	.i(q_dmem[16]),
	.ibar(gnd),
	.o(\q_dmem[16]~input_o ));
// synopsys translate_off
defparam \q_dmem[16]~input .bus_hold = "false";
defparam \q_dmem[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y25_N22
cycloneive_io_ibuf \q_dmem[17]~input (
	.i(q_dmem[17]),
	.ibar(gnd),
	.o(\q_dmem[17]~input_o ));
// synopsys translate_off
defparam \q_dmem[17]~input .bus_hold = "false";
defparam \q_dmem[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \q_dmem[18]~input (
	.i(q_dmem[18]),
	.ibar(gnd),
	.o(\q_dmem[18]~input_o ));
// synopsys translate_off
defparam \q_dmem[18]~input .bus_hold = "false";
defparam \q_dmem[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
cycloneive_io_ibuf \q_dmem[19]~input (
	.i(q_dmem[19]),
	.ibar(gnd),
	.o(\q_dmem[19]~input_o ));
// synopsys translate_off
defparam \q_dmem[19]~input .bus_hold = "false";
defparam \q_dmem[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N8
cycloneive_io_ibuf \q_dmem[20]~input (
	.i(q_dmem[20]),
	.ibar(gnd),
	.o(\q_dmem[20]~input_o ));
// synopsys translate_off
defparam \q_dmem[20]~input .bus_hold = "false";
defparam \q_dmem[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N1
cycloneive_io_ibuf \q_dmem[21]~input (
	.i(q_dmem[21]),
	.ibar(gnd),
	.o(\q_dmem[21]~input_o ));
// synopsys translate_off
defparam \q_dmem[21]~input .bus_hold = "false";
defparam \q_dmem[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \q_dmem[22]~input (
	.i(q_dmem[22]),
	.ibar(gnd),
	.o(\q_dmem[22]~input_o ));
// synopsys translate_off
defparam \q_dmem[22]~input .bus_hold = "false";
defparam \q_dmem[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N22
cycloneive_io_ibuf \q_dmem[23]~input (
	.i(q_dmem[23]),
	.ibar(gnd),
	.o(\q_dmem[23]~input_o ));
// synopsys translate_off
defparam \q_dmem[23]~input .bus_hold = "false";
defparam \q_dmem[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N22
cycloneive_io_ibuf \q_dmem[24]~input (
	.i(q_dmem[24]),
	.ibar(gnd),
	.o(\q_dmem[24]~input_o ));
// synopsys translate_off
defparam \q_dmem[24]~input .bus_hold = "false";
defparam \q_dmem[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y0_N8
cycloneive_io_ibuf \q_dmem[25]~input (
	.i(q_dmem[25]),
	.ibar(gnd),
	.o(\q_dmem[25]~input_o ));
// synopsys translate_off
defparam \q_dmem[25]~input .bus_hold = "false";
defparam \q_dmem[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y24_N1
cycloneive_io_ibuf \q_dmem[26]~input (
	.i(q_dmem[26]),
	.ibar(gnd),
	.o(\q_dmem[26]~input_o ));
// synopsys translate_off
defparam \q_dmem[26]~input .bus_hold = "false";
defparam \q_dmem[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \q_dmem[27]~input (
	.i(q_dmem[27]),
	.ibar(gnd),
	.o(\q_dmem[27]~input_o ));
// synopsys translate_off
defparam \q_dmem[27]~input .bus_hold = "false";
defparam \q_dmem[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y73_N15
cycloneive_io_ibuf \q_dmem[28]~input (
	.i(q_dmem[28]),
	.ibar(gnd),
	.o(\q_dmem[28]~input_o ));
// synopsys translate_off
defparam \q_dmem[28]~input .bus_hold = "false";
defparam \q_dmem[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N1
cycloneive_io_ibuf \q_dmem[29]~input (
	.i(q_dmem[29]),
	.ibar(gnd),
	.o(\q_dmem[29]~input_o ));
// synopsys translate_off
defparam \q_dmem[29]~input .bus_hold = "false";
defparam \q_dmem[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N22
cycloneive_io_ibuf \q_dmem[30]~input (
	.i(q_dmem[30]),
	.ibar(gnd),
	.o(\q_dmem[30]~input_o ));
// synopsys translate_off
defparam \q_dmem[30]~input .bus_hold = "false";
defparam \q_dmem[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \q_dmem[31]~input (
	.i(q_dmem[31]),
	.ibar(gnd),
	.o(\q_dmem[31]~input_o ));
// synopsys translate_off
defparam \q_dmem[31]~input .bus_hold = "false";
defparam \q_dmem[31]~input .simulate_z_as = "z";
// synopsys translate_on

assign address_imem[0] = \address_imem[0]~output_o ;

assign address_imem[1] = \address_imem[1]~output_o ;

assign address_imem[2] = \address_imem[2]~output_o ;

assign address_imem[3] = \address_imem[3]~output_o ;

assign address_imem[4] = \address_imem[4]~output_o ;

assign address_imem[5] = \address_imem[5]~output_o ;

assign address_imem[6] = \address_imem[6]~output_o ;

assign address_imem[7] = \address_imem[7]~output_o ;

assign address_imem[8] = \address_imem[8]~output_o ;

assign address_imem[9] = \address_imem[9]~output_o ;

assign address_imem[10] = \address_imem[10]~output_o ;

assign address_imem[11] = \address_imem[11]~output_o ;

assign address_dmem[0] = \address_dmem[0]~output_o ;

assign address_dmem[1] = \address_dmem[1]~output_o ;

assign address_dmem[2] = \address_dmem[2]~output_o ;

assign address_dmem[3] = \address_dmem[3]~output_o ;

assign address_dmem[4] = \address_dmem[4]~output_o ;

assign address_dmem[5] = \address_dmem[5]~output_o ;

assign address_dmem[6] = \address_dmem[6]~output_o ;

assign address_dmem[7] = \address_dmem[7]~output_o ;

assign address_dmem[8] = \address_dmem[8]~output_o ;

assign address_dmem[9] = \address_dmem[9]~output_o ;

assign address_dmem[10] = \address_dmem[10]~output_o ;

assign address_dmem[11] = \address_dmem[11]~output_o ;

assign data[0] = \data[0]~output_o ;

assign data[1] = \data[1]~output_o ;

assign data[2] = \data[2]~output_o ;

assign data[3] = \data[3]~output_o ;

assign data[4] = \data[4]~output_o ;

assign data[5] = \data[5]~output_o ;

assign data[6] = \data[6]~output_o ;

assign data[7] = \data[7]~output_o ;

assign data[8] = \data[8]~output_o ;

assign data[9] = \data[9]~output_o ;

assign data[10] = \data[10]~output_o ;

assign data[11] = \data[11]~output_o ;

assign data[12] = \data[12]~output_o ;

assign data[13] = \data[13]~output_o ;

assign data[14] = \data[14]~output_o ;

assign data[15] = \data[15]~output_o ;

assign data[16] = \data[16]~output_o ;

assign data[17] = \data[17]~output_o ;

assign data[18] = \data[18]~output_o ;

assign data[19] = \data[19]~output_o ;

assign data[20] = \data[20]~output_o ;

assign data[21] = \data[21]~output_o ;

assign data[22] = \data[22]~output_o ;

assign data[23] = \data[23]~output_o ;

assign data[24] = \data[24]~output_o ;

assign data[25] = \data[25]~output_o ;

assign data[26] = \data[26]~output_o ;

assign data[27] = \data[27]~output_o ;

assign data[28] = \data[28]~output_o ;

assign data[29] = \data[29]~output_o ;

assign data[30] = \data[30]~output_o ;

assign data[31] = \data[31]~output_o ;

assign wren = \wren~output_o ;

assign ctrl_writeEnable = \ctrl_writeEnable~output_o ;

assign ctrl_writeReg[0] = \ctrl_writeReg[0]~output_o ;

assign ctrl_writeReg[1] = \ctrl_writeReg[1]~output_o ;

assign ctrl_writeReg[2] = \ctrl_writeReg[2]~output_o ;

assign ctrl_writeReg[3] = \ctrl_writeReg[3]~output_o ;

assign ctrl_writeReg[4] = \ctrl_writeReg[4]~output_o ;

assign ctrl_readRegA[0] = \ctrl_readRegA[0]~output_o ;

assign ctrl_readRegA[1] = \ctrl_readRegA[1]~output_o ;

assign ctrl_readRegA[2] = \ctrl_readRegA[2]~output_o ;

assign ctrl_readRegA[3] = \ctrl_readRegA[3]~output_o ;

assign ctrl_readRegA[4] = \ctrl_readRegA[4]~output_o ;

assign ctrl_readRegB[0] = \ctrl_readRegB[0]~output_o ;

assign ctrl_readRegB[1] = \ctrl_readRegB[1]~output_o ;

assign ctrl_readRegB[2] = \ctrl_readRegB[2]~output_o ;

assign ctrl_readRegB[3] = \ctrl_readRegB[3]~output_o ;

assign ctrl_readRegB[4] = \ctrl_readRegB[4]~output_o ;

assign data_writeReg[0] = \data_writeReg[0]~output_o ;

assign data_writeReg[1] = \data_writeReg[1]~output_o ;

assign data_writeReg[2] = \data_writeReg[2]~output_o ;

assign data_writeReg[3] = \data_writeReg[3]~output_o ;

assign data_writeReg[4] = \data_writeReg[4]~output_o ;

assign data_writeReg[5] = \data_writeReg[5]~output_o ;

assign data_writeReg[6] = \data_writeReg[6]~output_o ;

assign data_writeReg[7] = \data_writeReg[7]~output_o ;

assign data_writeReg[8] = \data_writeReg[8]~output_o ;

assign data_writeReg[9] = \data_writeReg[9]~output_o ;

assign data_writeReg[10] = \data_writeReg[10]~output_o ;

assign data_writeReg[11] = \data_writeReg[11]~output_o ;

assign data_writeReg[12] = \data_writeReg[12]~output_o ;

assign data_writeReg[13] = \data_writeReg[13]~output_o ;

assign data_writeReg[14] = \data_writeReg[14]~output_o ;

assign data_writeReg[15] = \data_writeReg[15]~output_o ;

assign data_writeReg[16] = \data_writeReg[16]~output_o ;

assign data_writeReg[17] = \data_writeReg[17]~output_o ;

assign data_writeReg[18] = \data_writeReg[18]~output_o ;

assign data_writeReg[19] = \data_writeReg[19]~output_o ;

assign data_writeReg[20] = \data_writeReg[20]~output_o ;

assign data_writeReg[21] = \data_writeReg[21]~output_o ;

assign data_writeReg[22] = \data_writeReg[22]~output_o ;

assign data_writeReg[23] = \data_writeReg[23]~output_o ;

assign data_writeReg[24] = \data_writeReg[24]~output_o ;

assign data_writeReg[25] = \data_writeReg[25]~output_o ;

assign data_writeReg[26] = \data_writeReg[26]~output_o ;

assign data_writeReg[27] = \data_writeReg[27]~output_o ;

assign data_writeReg[28] = \data_writeReg[28]~output_o ;

assign data_writeReg[29] = \data_writeReg[29]~output_o ;

assign data_writeReg[30] = \data_writeReg[30]~output_o ;

assign data_writeReg[31] = \data_writeReg[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
