<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW1NS-4C" pn="GW1NS-LV4CQN48C7/I6">gw1ns4c-007</Device>
    <FileList>
        <File path="src/SPI_Master.v" type="file.verilog" enable="1"/>
        <File path="src/top.v" type="file.verilog" enable="1"/>
        <File path="src/spi_master_f301.cst" type="file.cst" enable="1"/>
    </FileList>
</Project>
