STR_ArchAArch64 = """class ArchAArch64():
    def __init__(self):
        self.bits = 64
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "LE" 
        self.registers_size = {'x0': 8, 'r0': 8, 'w0': 4, 'x1': 8, 'r1': 8, 'w1': 4, 'x2': 8, 'r2': 8, 'w2': 4, 'x3': 8, 'r3': 8, 'w3': 4, 'x4': 8, 'r4': 8, 'w4': 4, 'x5': 8, 'r5': 8, 'w5': 4, 'x6': 8, 'r6': 8, 'w6': 4, 'x7': 8, 'r7': 8, 'w7': 4, 'x8': 8, 'r8': 8, 'w8': 4, 'x9': 8, 'r9': 8, 'w9': 4, 'x10': 8, 'r10': 8, 'w10': 4, 'x11': 8, 'r11': 8, 'w11': 4, 'x12': 8, 'r12': 8, 'w12': 4, 'x13': 8, 'r13': 8, 'w13': 4, 'x14': 8, 'r14': 8, 'w14': 4, 'x15': 8, 'r15': 8, 'w15': 4, 'x16': 8, 'r16': 8, 'ip0': 8, 'w16': 4, 'x17': 8, 'r17': 8, 'ip1': 8, 'w17': 4, 'x18': 8, 'r18': 8, 'w18': 4, 'x19': 8, 'r19': 8, 'w19': 4, 'x20': 8, 'r20': 8, 'w20': 4, 'x21': 8, 'r21': 8, 'w21': 4, 'x22': 8, 'r22': 8, 'w22': 4, 'x23': 8, 'r23': 8, 'w23': 4, 'x24': 8, 'r24': 8, 'w24': 4, 'x25': 8, 'r25': 8, 'w25': 4, 'x26': 8, 'r26': 8, 'w26': 4, 'x27': 8, 'r27': 8, 'w27': 4, 'x28': 8, 'r28': 8, 'w28': 4, 'x29': 8, 'r29': 8, 'fp': 8, 'bp': 8, 'w29': 4, 'x30': 8, 'r30': 8, 'lr': 8, 'w30': 4, 'xsp': 8, 'sp': 8, 'wsp': 4, 'pc': 8, 'ip': 8, 'cc_op': 8, 'cc_dep1': 8, 'cc_dep2': 8, 'cc_ndep': 8, 'tpidr_el0': 8, 'q0': 16, 'v0': 16, 'd0': 8, 's0': 4, 'h0': 2, 'b0': 1, 'q1': 16, 'v1': 16, 'd1': 8, 's1': 4, 'h1': 2, 'b1': 1, 'q2': 16, 'v2': 16, 'd2': 8, 's2': 4, 'h2': 2, 'b2': 1, 'q3': 16, 'v3': 16, 'd3': 8, 's3': 4, 'h3': 2, 'b3': 1, 'q4': 16, 'v4': 16, 'd4': 8, 's4': 4, 'h4': 2, 'b4': 1, 'q5': 16, 'v5': 16, 'd5': 8, 's5': 4, 'h5': 2, 'b5': 1, 'q6': 16, 'v6': 16, 'd6': 8, 's6': 4, 'h6': 2, 'b6': 1, 'q7': 16, 'v7': 16, 'd7': 8, 's7': 4, 'h7': 2, 'b7': 1, 'q8': 16, 'v8': 16, 'd8': 8, 's8': 4, 'h8': 2, 'b8': 1, 'q9': 16, 'v9': 16, 'd9': 8, 's9': 4, 'h9': 2, 'b9': 1, 'q10': 16, 'v10': 16, 'd10': 8, 's10': 4, 'h10': 2, 'b10': 1, 'q11': 16, 'v11': 16, 'd11': 8, 's11': 4, 'h11': 2, 'b11': 1, 'q12': 16, 'v12': 16, 'd12': 8, 's12': 4, 'h12': 2, 'b12': 1, 'q13': 16, 'v13': 16, 'd13': 8, 's13': 4, 'h13': 2, 'b13': 1, 'q14': 16, 'v14': 16, 'd14': 8, 's14': 4, 'h14': 2, 'b14': 1, 'q15': 16, 'v15': 16, 'd15': 8, 's15': 4, 'h15': 2, 'b15': 1, 'q16': 16, 'v16': 16, 'd16': 8, 's16': 4, 'h16': 2, 'b16': 1, 'q17': 16, 'v17': 16, 'd17': 8, 's17': 4, 'h17': 2, 'b17': 1, 'q18': 16, 'v18': 16, 'd18': 8, 's18': 4, 'h18': 2, 'b18': 1, 'q19': 16, 'v19': 16, 'd19': 8, 's19': 4, 'h19': 2, 'b19': 1, 'q20': 16, 'v20': 16, 'd20': 8, 's20': 4, 'h20': 2, 'b20': 1, 'q21': 16, 'v21': 16, 'd21': 8, 's21': 4, 'h21': 2, 'b21': 1, 'q22': 16, 'v22': 16, 'd22': 8, 's22': 4, 'h22': 2, 'b22': 1, 'q23': 16, 'v23': 16, 'd23': 8, 's23': 4, 'h23': 2, 'b23': 1, 'q24': 16, 'v24': 16, 'd24': 8, 's24': 4, 'h24': 2, 'b24': 1, 'q25': 16, 'v25': 16, 'd25': 8, 's25': 4, 'h25': 2, 'b25': 1, 'q26': 16, 'v26': 16, 'd26': 8, 's26': 4, 'h26': 2, 'b26': 1, 'q27': 16, 'v27': 16, 'd27': 8, 's27': 4, 'h27': 2, 'b27': 1, 'q28': 16, 'v28': 16, 'd28': 8, 's28': 4, 'h28': 2, 'b28': 1, 'q29': 16, 'v29': 16, 'd29': 8, 's29': 4, 'h29': 2, 'b29': 1, 'q30': 16, 'v30': 16, 'd30': 8, 's30': 4, 'h30': 2, 'b30': 1, 'q31': 16, 'v31': 16, 'd31': 8, 's31': 4, 'h31': 2, 'b31': 1, 'qcflag': 16, 'emnote': 4, 'cmstart': 8, 'cmlen': 8, 'nraddr': 8, 'ip_at_syscall': 8, 'fpcr': 4} 
        self.register_aliases = {'x0': ['r0'], 'x1': ['r1'], 'x2': ['r2'], 'x3': ['r3'], 'x4': ['r4'], 'x5': ['r5'], 'x6': ['r6'], 'x7': ['r7'], 'x8': ['r8'], 'x9': ['r9'], 'x10': ['r10'], 'x11': ['r11'], 'x12': ['r12'], 'x13': ['r13'], 'x14': ['r14'], 'x15': ['r15'], 'x16': ['r16', 'ip0'], 'x17': ['r17', 'ip1'], 'x18': ['r18'], 'x19': ['r19'], 'x20': ['r20'], 'x21': ['r21'], 'x22': ['r22'], 'x23': ['r23'], 'x24': ['r24'], 'x25': ['r25'], 'x26': ['r26'], 'x27': ['r27'], 'x28': ['r28'], 'x29': ['r29', 'fp', 'bp'], 'x30': ['r30', 'lr'], 'xsp': ['sp'], 'pc': ['ip'], 'cc_op': [], 'cc_dep1': [], 'cc_dep2': [], 'cc_ndep': [], 'tpidr_el0': [], 'q0': ['v0'], 'q1': ['v1'], 'q2': ['v2'], 'q3': ['v3'], 'q4': ['v4'], 'q5': ['v5'], 'q6': ['v6'], 'q7': ['v7'], 'q8': ['v8'], 'q9': ['v9'], 'q10': ['v10'], 'q11': ['v11'], 'q12': ['v12'], 'q13': ['v13'], 'q14': ['v14'], 'q15': ['v15'], 'q16': ['v16'], 'q17': ['v17'], 'q18': ['v18'], 'q19': ['v19'], 'q20': ['v20'], 'q21': ['v21'], 'q22': ['v22'], 'q23': ['v23'], 'q24': ['v24'], 'q25': ['v25'], 'q26': ['v26'], 'q27': ['v27'], 'q28': ['v28'], 'q29': ['v29'], 'q30': ['v30'], 'q31': ['v31'], 'qcflag': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'ip_at_syscall': [], 'fpcr': []} """

class ArchAArch64():
    def __init__(self):
        self.bits = 64
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "LE" 
        self.registers_size = {'x0': 8, 'r0': 8, 'w0': 4, 'x1': 8, 'r1': 8, 'w1': 4, 'x2': 8, 'r2': 8, 'w2': 4, 'x3': 8, 'r3': 8, 'w3': 4, 'x4': 8, 'r4': 8, 'w4': 4, 'x5': 8, 'r5': 8, 'w5': 4, 'x6': 8, 'r6': 8, 'w6': 4, 'x7': 8, 'r7': 8, 'w7': 4, 'x8': 8, 'r8': 8, 'w8': 4, 'x9': 8, 'r9': 8, 'w9': 4, 'x10': 8, 'r10': 8, 'w10': 4, 'x11': 8, 'r11': 8, 'w11': 4, 'x12': 8, 'r12': 8, 'w12': 4, 'x13': 8, 'r13': 8, 'w13': 4, 'x14': 8, 'r14': 8, 'w14': 4, 'x15': 8, 'r15': 8, 'w15': 4, 'x16': 8, 'r16': 8, 'ip0': 8, 'w16': 4, 'x17': 8, 'r17': 8, 'ip1': 8, 'w17': 4, 'x18': 8, 'r18': 8, 'w18': 4, 'x19': 8, 'r19': 8, 'w19': 4, 'x20': 8, 'r20': 8, 'w20': 4, 'x21': 8, 'r21': 8, 'w21': 4, 'x22': 8, 'r22': 8, 'w22': 4, 'x23': 8, 'r23': 8, 'w23': 4, 'x24': 8, 'r24': 8, 'w24': 4, 'x25': 8, 'r25': 8, 'w25': 4, 'x26': 8, 'r26': 8, 'w26': 4, 'x27': 8, 'r27': 8, 'w27': 4, 'x28': 8, 'r28': 8, 'w28': 4, 'x29': 8, 'r29': 8, 'fp': 8, 'bp': 8, 'w29': 4, 'x30': 8, 'r30': 8, 'lr': 8, 'w30': 4, 'xsp': 8, 'sp': 8, 'wsp': 4, 'pc': 8, 'ip': 8, 'cc_op': 8, 'cc_dep1': 8, 'cc_dep2': 8, 'cc_ndep': 8, 'tpidr_el0': 8, 'q0': 16, 'v0': 16, 'd0': 8, 's0': 4, 'h0': 2, 'b0': 1, 'q1': 16, 'v1': 16, 'd1': 8, 's1': 4, 'h1': 2, 'b1': 1, 'q2': 16, 'v2': 16, 'd2': 8, 's2': 4, 'h2': 2, 'b2': 1, 'q3': 16, 'v3': 16, 'd3': 8, 's3': 4, 'h3': 2, 'b3': 1, 'q4': 16, 'v4': 16, 'd4': 8, 's4': 4, 'h4': 2, 'b4': 1, 'q5': 16, 'v5': 16, 'd5': 8, 's5': 4, 'h5': 2, 'b5': 1, 'q6': 16, 'v6': 16, 'd6': 8, 's6': 4, 'h6': 2, 'b6': 1, 'q7': 16, 'v7': 16, 'd7': 8, 's7': 4, 'h7': 2, 'b7': 1, 'q8': 16, 'v8': 16, 'd8': 8, 's8': 4, 'h8': 2, 'b8': 1, 'q9': 16, 'v9': 16, 'd9': 8, 's9': 4, 'h9': 2, 'b9': 1, 'q10': 16, 'v10': 16, 'd10': 8, 's10': 4, 'h10': 2, 'b10': 1, 'q11': 16, 'v11': 16, 'd11': 8, 's11': 4, 'h11': 2, 'b11': 1, 'q12': 16, 'v12': 16, 'd12': 8, 's12': 4, 'h12': 2, 'b12': 1, 'q13': 16, 'v13': 16, 'd13': 8, 's13': 4, 'h13': 2, 'b13': 1, 'q14': 16, 'v14': 16, 'd14': 8, 's14': 4, 'h14': 2, 'b14': 1, 'q15': 16, 'v15': 16, 'd15': 8, 's15': 4, 'h15': 2, 'b15': 1, 'q16': 16, 'v16': 16, 'd16': 8, 's16': 4, 'h16': 2, 'b16': 1, 'q17': 16, 'v17': 16, 'd17': 8, 's17': 4, 'h17': 2, 'b17': 1, 'q18': 16, 'v18': 16, 'd18': 8, 's18': 4, 'h18': 2, 'b18': 1, 'q19': 16, 'v19': 16, 'd19': 8, 's19': 4, 'h19': 2, 'b19': 1, 'q20': 16, 'v20': 16, 'd20': 8, 's20': 4, 'h20': 2, 'b20': 1, 'q21': 16, 'v21': 16, 'd21': 8, 's21': 4, 'h21': 2, 'b21': 1, 'q22': 16, 'v22': 16, 'd22': 8, 's22': 4, 'h22': 2, 'b22': 1, 'q23': 16, 'v23': 16, 'd23': 8, 's23': 4, 'h23': 2, 'b23': 1, 'q24': 16, 'v24': 16, 'd24': 8, 's24': 4, 'h24': 2, 'b24': 1, 'q25': 16, 'v25': 16, 'd25': 8, 's25': 4, 'h25': 2, 'b25': 1, 'q26': 16, 'v26': 16, 'd26': 8, 's26': 4, 'h26': 2, 'b26': 1, 'q27': 16, 'v27': 16, 'd27': 8, 's27': 4, 'h27': 2, 'b27': 1, 'q28': 16, 'v28': 16, 'd28': 8, 's28': 4, 'h28': 2, 'b28': 1, 'q29': 16, 'v29': 16, 'd29': 8, 's29': 4, 'h29': 2, 'b29': 1, 'q30': 16, 'v30': 16, 'd30': 8, 's30': 4, 'h30': 2, 'b30': 1, 'q31': 16, 'v31': 16, 'd31': 8, 's31': 4, 'h31': 2, 'b31': 1, 'qcflag': 16, 'emnote': 4, 'cmstart': 8, 'cmlen': 8, 'nraddr': 8, 'ip_at_syscall': 8, 'fpcr': 4} 
        self.register_aliases = {'x0': ['r0'], 'x1': ['r1'], 'x2': ['r2'], 'x3': ['r3'], 'x4': ['r4'], 'x5': ['r5'], 'x6': ['r6'], 'x7': ['r7'], 'x8': ['r8'], 'x9': ['r9'], 'x10': ['r10'], 'x11': ['r11'], 'x12': ['r12'], 'x13': ['r13'], 'x14': ['r14'], 'x15': ['r15'], 'x16': ['r16', 'ip0'], 'x17': ['r17', 'ip1'], 'x18': ['r18'], 'x19': ['r19'], 'x20': ['r20'], 'x21': ['r21'], 'x22': ['r22'], 'x23': ['r23'], 'x24': ['r24'], 'x25': ['r25'], 'x26': ['r26'], 'x27': ['r27'], 'x28': ['r28'], 'x29': ['r29', 'fp', 'bp'], 'x30': ['r30', 'lr'], 'xsp': ['sp'], 'pc': ['ip'], 'cc_op': [], 'cc_dep1': [], 'cc_dep2': [], 'cc_ndep': [], 'tpidr_el0': [], 'q0': ['v0'], 'q1': ['v1'], 'q2': ['v2'], 'q3': ['v3'], 'q4': ['v4'], 'q5': ['v5'], 'q6': ['v6'], 'q7': ['v7'], 'q8': ['v8'], 'q9': ['v9'], 'q10': ['v10'], 'q11': ['v11'], 'q12': ['v12'], 'q13': ['v13'], 'q14': ['v14'], 'q15': ['v15'], 'q16': ['v16'], 'q17': ['v17'], 'q18': ['v18'], 'q19': ['v19'], 'q20': ['v20'], 'q21': ['v21'], 'q22': ['v22'], 'q23': ['v23'], 'q24': ['v24'], 'q25': ['v25'], 'q26': ['v26'], 'q27': ['v27'], 'q28': ['v28'], 'q29': ['v29'], 'q30': ['v30'], 'q31': ['v31'], 'qcflag': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'ip_at_syscall': [], 'fpcr': []} 

STR_ArchAMD64 = """class ArchAMD64():
    def __init__(self):
        self.bits = 64
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'rax': 8, 'eax': 4, 'ax': 2, 'al': 1, 'ah': 1, 'rcx': 8, 'ecx': 4, 'cx': 2, 'cl': 1, 'ch': 1, 'rdx': 8, 'edx': 4, 'dx': 2, 'dl': 1, 'dh': 1, 'rbx': 8, 'ebx': 4, 'bx': 2, 'bl': 1, 'bh': 1, 'rsp': 8, 'sp': 8, 'esp': 4, 'rbp': 8, 'bp': 8, 'ebp': 4, '_bp': 2, 'bpl': 1, 'bph': 1, 'rsi': 8, 'esi': 4, 'si': 2, 'sil': 1, 'sih': 1, 'rdi': 8, 'edi': 4, 'di': 2, 'dil': 1, 'dih': 1, 'r8': 8, 'r8d': 4, 'r8w': 2, 'r8b': 1, 'r9': 8, 'r9d': 4, 'r9w': 2, 'r9b': 1, 'r10': 8, 'r10d': 4, 'r10w': 2, 'r10b': 1, 'r11': 8, 'r11d': 4, 'r11w': 2, 'r11b': 1, 'r12': 8, 'r12d': 4, 'r12w': 2, 'r12b': 1, 'r13': 8, 'r13d': 4, 'r13w': 2, 'r13b': 1, 'r14': 8, 'r14d': 4, 'r14w': 2, 'r14b': 1, 'r15': 8, 'r15d': 4, 'r15w': 2, 'r15b': 1, 'cc_op': 8, 'cc_dep1': 8, 'cc_dep2': 8, 'cc_ndep': 8, 'd': 8, 'dflag': 8, 'rip': 8, 'ip': 8, 'pc': 8, 'ac': 8, 'acflag': 8, 'id': 8, 'idflag': 8, 'fs': 8, 'fs_const': 8, 'sseround': 8, 'cr0': 8, 'cr2': 8, 'cr3': 8, 'cr4': 8, 'cr8': 8, 'ymm0': 32, 'xmm0': 16, 'xmm0lq': 8, 'xmm0hq': 8, 'ymm0hx': 16, 'ymm1': 32, 'xmm1': 16, 'xmm1lq': 8, 'xmm1hq': 8, 'ymm1hx': 16, 'ymm2': 32, 'xmm2': 16, 'xmm2lq': 8, 'xmm2hq': 8, 'ymm2hx': 16, 'ymm3': 32, 'xmm3': 16, 'xmm3lq': 8, 'xmm3hq': 8, 'ymm3hx': 16, 'ymm4': 32, 'xmm4': 16, 'xmm4lq': 8, 'xmm4hq': 8, 'ymm4hx': 16, 'ymm5': 32, 'xmm5': 16, 'xmm5lq': 8, 'xmm5hq': 8, 'ymm5hx': 16, 'ymm6': 32, 'xmm6': 16, 'xmm6lq': 8, 'xmm6hq': 8, 'ymm6hx': 16, 'ymm7': 32, 'xmm7': 16, 'xmm7lq': 8, 'xmm7hq': 8, 'ymm7hx': 16, 'ymm8': 32, 'xmm8': 16, 'xmm8lq': 8, 'xmm8hq': 8, 'ymm8hx': 16, 'ymm9': 32, 'xmm9': 16, 'xmm9lq': 8, 'xmm9hq': 8, 'ymm9hx': 16, 'ymm10': 32, 'xmm10': 16, 'xmm10lq': 8, 'xmm10hq': 8, 'ymm10hx': 16, 'ymm11': 32, 'xmm11': 16, 'xmm11lq': 8, 'xmm11hq': 8, 'ymm11hx': 16, 'ymm12': 32, 'xmm12': 16, 'xmm12lq': 8, 'xmm12hq': 8, 'ymm12hx': 16, 'ymm13': 32, 'xmm13': 16, 'xmm13lq': 8, 'xmm13hq': 8, 'ymm13hx': 16, 'ymm14': 32, 'xmm14': 16, 'xmm14lq': 8, 'xmm14hq': 8, 'ymm14hx': 16, 'ymm15': 32, 'xmm15': 16, 'xmm15lq': 8, 'xmm15hq': 8, 'ymm15hx': 16, 'ftop': 4, 'fpreg': 64, 'fpu_regs': 64, 'mm0': 8, 'mm1': 8, 'mm2': 8, 'mm3': 8, 'mm4': 8, 'mm5': 8, 'mm6': 8, 'mm7': 8, 'fptag': 8, 'fpu_tags': 8, 'fpround': 8, 'fc3210': 8, 'emnote': 4, 'cmstart': 8, 'cmlen': 8, 'nraddr': 8, 'gs': 8, 'gs_const': 8, 'ip_at_syscall': 8, 'cs_seg': 2, 'ds_seg': 2, 'es_seg': 2, 'fs_seg': 2, 'gs_seg': 2, 'ss_seg': 2} 
        self.register_aliases = {'rax': [], 'rcx': [], 'rdx': [], 'rbx': [], 'rsp': ['sp'], 'rbp': ['bp'], 'rsi': [], 'rdi': [], 'r8': [], 'r9': [], 'r10': [], 'r11': [], 'r12': [], 'r13': [], 'r14': [], 'r15': [], 'cc_op': [], 'cc_dep1': [], 'cc_dep2': [], 'cc_ndep': [], 'd': ['dflag'], 'rip': ['ip', 'pc'], 'ac': ['acflag'], 'id': ['idflag'], 'fs': ['fs_const'], 'sseround': [], 'cr0': [], 'cr2': [], 'cr3': [], 'cr4': [], 'cr8': [], 'ymm0': [], 'ymm1': [], 'ymm2': [], 'ymm3': [], 'ymm4': [], 'ymm5': [], 'ymm6': [], 'ymm7': [], 'ymm8': [], 'ymm9': [], 'ymm10': [], 'ymm11': [], 'ymm12': [], 'ymm13': [], 'ymm14': [], 'ymm15': [], 'ftop': [], 'fpreg': ['fpu_regs'], 'fptag': ['fpu_tags'], 'fpround': [], 'fc3210': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'gs': ['gs_const'], 'ip_at_syscall': [], 'cs_seg': [], 'ds_seg': [], 'es_seg': [], 'fs_seg': [], 'gs_seg': [], 'ss_seg': []} """

class ArchAMD64():
    def __init__(self):
        self.bits = 64
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'rax': 8, 'eax': 4, 'ax': 2, 'al': 1, 'ah': 1, 'rcx': 8, 'ecx': 4, 'cx': 2, 'cl': 1, 'ch': 1, 'rdx': 8, 'edx': 4, 'dx': 2, 'dl': 1, 'dh': 1, 'rbx': 8, 'ebx': 4, 'bx': 2, 'bl': 1, 'bh': 1, 'rsp': 8, 'sp': 8, 'esp': 4, 'rbp': 8, 'bp': 8, 'ebp': 4, '_bp': 2, 'bpl': 1, 'bph': 1, 'rsi': 8, 'esi': 4, 'si': 2, 'sil': 1, 'sih': 1, 'rdi': 8, 'edi': 4, 'di': 2, 'dil': 1, 'dih': 1, 'r8': 8, 'r8d': 4, 'r8w': 2, 'r8b': 1, 'r9': 8, 'r9d': 4, 'r9w': 2, 'r9b': 1, 'r10': 8, 'r10d': 4, 'r10w': 2, 'r10b': 1, 'r11': 8, 'r11d': 4, 'r11w': 2, 'r11b': 1, 'r12': 8, 'r12d': 4, 'r12w': 2, 'r12b': 1, 'r13': 8, 'r13d': 4, 'r13w': 2, 'r13b': 1, 'r14': 8, 'r14d': 4, 'r14w': 2, 'r14b': 1, 'r15': 8, 'r15d': 4, 'r15w': 2, 'r15b': 1, 'cc_op': 8, 'cc_dep1': 8, 'cc_dep2': 8, 'cc_ndep': 8, 'd': 8, 'dflag': 8, 'rip': 8, 'ip': 8, 'pc': 8, 'ac': 8, 'acflag': 8, 'id': 8, 'idflag': 8, 'fs': 8, 'fs_const': 8, 'sseround': 8, 'cr0': 8, 'cr2': 8, 'cr3': 8, 'cr4': 8, 'cr8': 8, 'ymm0': 32, 'xmm0': 16, 'xmm0lq': 8, 'xmm0hq': 8, 'ymm0hx': 16, 'ymm1': 32, 'xmm1': 16, 'xmm1lq': 8, 'xmm1hq': 8, 'ymm1hx': 16, 'ymm2': 32, 'xmm2': 16, 'xmm2lq': 8, 'xmm2hq': 8, 'ymm2hx': 16, 'ymm3': 32, 'xmm3': 16, 'xmm3lq': 8, 'xmm3hq': 8, 'ymm3hx': 16, 'ymm4': 32, 'xmm4': 16, 'xmm4lq': 8, 'xmm4hq': 8, 'ymm4hx': 16, 'ymm5': 32, 'xmm5': 16, 'xmm5lq': 8, 'xmm5hq': 8, 'ymm5hx': 16, 'ymm6': 32, 'xmm6': 16, 'xmm6lq': 8, 'xmm6hq': 8, 'ymm6hx': 16, 'ymm7': 32, 'xmm7': 16, 'xmm7lq': 8, 'xmm7hq': 8, 'ymm7hx': 16, 'ymm8': 32, 'xmm8': 16, 'xmm8lq': 8, 'xmm8hq': 8, 'ymm8hx': 16, 'ymm9': 32, 'xmm9': 16, 'xmm9lq': 8, 'xmm9hq': 8, 'ymm9hx': 16, 'ymm10': 32, 'xmm10': 16, 'xmm10lq': 8, 'xmm10hq': 8, 'ymm10hx': 16, 'ymm11': 32, 'xmm11': 16, 'xmm11lq': 8, 'xmm11hq': 8, 'ymm11hx': 16, 'ymm12': 32, 'xmm12': 16, 'xmm12lq': 8, 'xmm12hq': 8, 'ymm12hx': 16, 'ymm13': 32, 'xmm13': 16, 'xmm13lq': 8, 'xmm13hq': 8, 'ymm13hx': 16, 'ymm14': 32, 'xmm14': 16, 'xmm14lq': 8, 'xmm14hq': 8, 'ymm14hx': 16, 'ymm15': 32, 'xmm15': 16, 'xmm15lq': 8, 'xmm15hq': 8, 'ymm15hx': 16, 'ftop': 4, 'fpreg': 64, 'fpu_regs': 64, 'mm0': 8, 'mm1': 8, 'mm2': 8, 'mm3': 8, 'mm4': 8, 'mm5': 8, 'mm6': 8, 'mm7': 8, 'fptag': 8, 'fpu_tags': 8, 'fpround': 8, 'fc3210': 8, 'emnote': 4, 'cmstart': 8, 'cmlen': 8, 'nraddr': 8, 'gs': 8, 'gs_const': 8, 'ip_at_syscall': 8, 'cs_seg': 2, 'ds_seg': 2, 'es_seg': 2, 'fs_seg': 2, 'gs_seg': 2, 'ss_seg': 2} 
        self.register_aliases = {'rax': [], 'rcx': [], 'rdx': [], 'rbx': [], 'rsp': ['sp'], 'rbp': ['bp'], 'rsi': [], 'rdi': [], 'r8': [], 'r9': [], 'r10': [], 'r11': [], 'r12': [], 'r13': [], 'r14': [], 'r15': [], 'cc_op': [], 'cc_dep1': [], 'cc_dep2': [], 'cc_ndep': [], 'd': ['dflag'], 'rip': ['ip', 'pc'], 'ac': ['acflag'], 'id': ['idflag'], 'fs': ['fs_const'], 'sseround': [], 'cr0': [], 'cr2': [], 'cr3': [], 'cr4': [], 'cr8': [], 'ymm0': [], 'ymm1': [], 'ymm2': [], 'ymm3': [], 'ymm4': [], 'ymm5': [], 'ymm6': [], 'ymm7': [], 'ymm8': [], 'ymm9': [], 'ymm10': [], 'ymm11': [], 'ymm12': [], 'ymm13': [], 'ymm14': [], 'ymm15': [], 'ftop': [], 'fpreg': ['fpu_regs'], 'fptag': ['fpu_tags'], 'fpround': [], 'fc3210': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'gs': ['gs_const'], 'ip_at_syscall': [], 'cs_seg': [], 'ds_seg': [], 'es_seg': [], 'fs_seg': [], 'gs_seg': [], 'ss_seg': []} 

STR_ArchARM = """class ArchARM():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "LE" 
        self.registers_size = {'r0': 4, 'a1': 4, 'r1': 4, 'a2': 4, 'r2': 4, 'a3': 4, 'r3': 4, 'a4': 4, 'r4': 4, 'v1': 4, 'r5': 4, 'v2': 4, 'r6': 4, 'v3': 4, 'r7': 4, 'v4': 4, 'r8': 4, 'v5': 4, 'r9': 4, 'v6': 4, 'sb': 4, 'r10': 4, 'v7': 4, 'sl': 4, 'r11': 4, 'v8': 4, 'fp': 4, 'bp': 4, 'r12': 4, 'sp': 4, 'r13': 4, 'lr': 4, 'r14': 4, 'pc': 4, 'r15': 4, 'ip': 4, 'cc_op': 4, 'cc_dep1': 4, 'cc_dep2': 4, 'cc_ndep': 4, 'qflag32': 4, 'geflag0': 4, 'geflag1': 4, 'geflag2': 4, 'geflag3': 4, 'emnote': 4, 'cmstart': 4, 'cmlen': 4, 'nraddr': 4, 'ip_at_syscall': 4, 'd0': 8, 's0': 4, 's1': 4, 'd1': 8, 's2': 4, 's3': 4, 'd2': 8, 's4': 4, 's5': 4, 'd3': 8, 's6': 4, 's7': 4, 'd4': 8, 's8': 4, 's9': 4, 'd5': 8, 's10': 4, 's11': 4, 'd6': 8, 's12': 4, 's13': 4, 'd7': 8, 's14': 4, 's15': 4, 'd8': 8, 's16': 4, 's17': 4, 'd9': 8, 's18': 4, 's19': 4, 'd10': 8, 's20': 4, 's21': 4, 'd11': 8, 's22': 4, 's23': 4, 'd12': 8, 's24': 4, 's25': 4, 'd13': 8, 's26': 4, 's27': 4, 'd14': 8, 's28': 4, 's29': 4, 'd15': 8, 's30': 4, 's31': 4, 'd16': 8, 'd17': 8, 'd18': 8, 'd19': 8, 'd20': 8, 'd21': 8, 'd22': 8, 'd23': 8, 'd24': 8, 'd25': 8, 'd26': 8, 'd27': 8, 'd28': 8, 'd29': 8, 'd30': 8, 'd31': 8, 'fpscr': 4, 'tpidruro': 4, 'itstate': 4} 
        self.register_aliases = {'r0': ['a1'], 'r1': ['a2'], 'r2': ['a3'], 'r3': ['a4'], 'r4': ['v1'], 'r5': ['v2'], 'r6': ['v3'], 'r7': ['v4'], 'r8': ['v5'], 'r9': ['v6', 'sb'], 'r10': ['v7', 'sl'], 'r11': ['v8', 'fp', 'bp'], 'r12': [], 'sp': ['r13'], 'lr': ['r14'], 'pc': ['r15', 'ip'], 'cc_op': [], 'cc_dep1': [], 'cc_dep2': [], 'cc_ndep': [], 'qflag32': [], 'geflag0': [], 'geflag1': [], 'geflag2': [], 'geflag3': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'ip_at_syscall': [], 'd0': [], 'd1': [], 'd2': [], 'd3': [], 'd4': [], 'd5': [], 'd6': [], 'd7': [], 'd8': [], 'd9': [], 'd10': [], 'd11': [], 'd12': [], 'd13': [], 'd14': [], 'd15': [], 'd16': [], 'd17': [], 'd18': [], 'd19': [], 'd20': [], 'd21': [], 'd22': [], 'd23': [], 'd24': [], 'd25': [], 'd26': [], 'd27': [], 'd28': [], 'd29': [], 'd30': [], 'd31': [], 'fpscr': [], 'tpidruro': [], 'itstate': []} """

class ArchARM():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "LE" 
        self.registers_size = {'r0': 4, 'a1': 4, 'r1': 4, 'a2': 4, 'r2': 4, 'a3': 4, 'r3': 4, 'a4': 4, 'r4': 4, 'v1': 4, 'r5': 4, 'v2': 4, 'r6': 4, 'v3': 4, 'r7': 4, 'v4': 4, 'r8': 4, 'v5': 4, 'r9': 4, 'v6': 4, 'sb': 4, 'r10': 4, 'v7': 4, 'sl': 4, 'r11': 4, 'v8': 4, 'fp': 4, 'bp': 4, 'r12': 4, 'sp': 4, 'r13': 4, 'lr': 4, 'r14': 4, 'pc': 4, 'r15': 4, 'ip': 4, 'cc_op': 4, 'cc_dep1': 4, 'cc_dep2': 4, 'cc_ndep': 4, 'qflag32': 4, 'geflag0': 4, 'geflag1': 4, 'geflag2': 4, 'geflag3': 4, 'emnote': 4, 'cmstart': 4, 'cmlen': 4, 'nraddr': 4, 'ip_at_syscall': 4, 'd0': 8, 's0': 4, 's1': 4, 'd1': 8, 's2': 4, 's3': 4, 'd2': 8, 's4': 4, 's5': 4, 'd3': 8, 's6': 4, 's7': 4, 'd4': 8, 's8': 4, 's9': 4, 'd5': 8, 's10': 4, 's11': 4, 'd6': 8, 's12': 4, 's13': 4, 'd7': 8, 's14': 4, 's15': 4, 'd8': 8, 's16': 4, 's17': 4, 'd9': 8, 's18': 4, 's19': 4, 'd10': 8, 's20': 4, 's21': 4, 'd11': 8, 's22': 4, 's23': 4, 'd12': 8, 's24': 4, 's25': 4, 'd13': 8, 's26': 4, 's27': 4, 'd14': 8, 's28': 4, 's29': 4, 'd15': 8, 's30': 4, 's31': 4, 'd16': 8, 'd17': 8, 'd18': 8, 'd19': 8, 'd20': 8, 'd21': 8, 'd22': 8, 'd23': 8, 'd24': 8, 'd25': 8, 'd26': 8, 'd27': 8, 'd28': 8, 'd29': 8, 'd30': 8, 'd31': 8, 'fpscr': 4, 'tpidruro': 4, 'itstate': 4} 
        self.register_aliases = {'r0': ['a1'], 'r1': ['a2'], 'r2': ['a3'], 'r3': ['a4'], 'r4': ['v1'], 'r5': ['v2'], 'r6': ['v3'], 'r7': ['v4'], 'r8': ['v5'], 'r9': ['v6', 'sb'], 'r10': ['v7', 'sl'], 'r11': ['v8', 'fp', 'bp'], 'r12': [], 'sp': ['r13'], 'lr': ['r14'], 'pc': ['r15', 'ip'], 'cc_op': [], 'cc_dep1': [], 'cc_dep2': [], 'cc_ndep': [], 'qflag32': [], 'geflag0': [], 'geflag1': [], 'geflag2': [], 'geflag3': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'ip_at_syscall': [], 'd0': [], 'd1': [], 'd2': [], 'd3': [], 'd4': [], 'd5': [], 'd6': [], 'd7': [], 'd8': [], 'd9': [], 'd10': [], 'd11': [], 'd12': [], 'd13': [], 'd14': [], 'd15': [], 'd16': [], 'd17': [], 'd18': [], 'd19': [], 'd20': [], 'd21': [], 'd22': [], 'd23': [], 'd24': [], 'd25': [], 'd26': [], 'd27': [], 'd28': [], 'd29': [], 'd30': [], 'd31': [], 'fpscr': [], 'tpidruro': [], 'itstate': []} 

STR_ArchARMCortexM = """class ArchARMCortexM():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "LE" 
        self.registers_size = {'r0': 4, 'a1': 4, 'r1': 4, 'a2': 4, 'r2': 4, 'a3': 4, 'r3': 4, 'a4': 4, 'r4': 4, 'v1': 4, 'r5': 4, 'v2': 4, 'r6': 4, 'v3': 4, 'r7': 4, 'v4': 4, 'r8': 4, 'v5': 4, 'r9': 4, 'v6': 4, 'sb': 4, 'r10': 4, 'v7': 4, 'sl': 4, 'r11': 4, 'v8': 4, 'fp': 4, 'bp': 4, 'r12': 4, 'sp': 4, 'r13': 4, 'lr': 4, 'r14': 4, 'pc': 4, 'r15': 4, 'ip': 4, 'msp': 4, 'msp_s': 4, 'msp_ns': 4, 'psp': 4, 'psp_s': 4, 'psp_ns': 4, 'msplim': 4, 'msplim_s': 4, 'msplim_ns': 4, 'sp_process': 4, 'sp_process_s': 4, 'sp_process_ns': 4, 'sp_main': 4, 'sp_main_s': 4, 'sp_main_ns': 4, 'cc_op': 4, 'cc_dep1': 4, 'cc_dep2': 4, 'cc_ndep': 4, 'qflag32': 4, 'ip_at_syscall': 4, 'd0': 8, 's0': 4, 's1': 4, 'd1': 8, 's2': 4, 's3': 4, 'd2': 8, 's4': 4, 's5': 4, 'd3': 8, 's6': 4, 's7': 4, 'd4': 8, 's8': 4, 's9': 4, 'd5': 8, 's10': 4, 's11': 4, 'd6': 8, 's12': 4, 's13': 4, 'd7': 8, 's14': 4, 's15': 4, 'd8': 8, 's16': 4, 's17': 4, 'd9': 8, 's18': 4, 's19': 4, 'd10': 8, 's20': 4, 's21': 4, 'd11': 8, 's22': 4, 's23': 4, 'd12': 8, 's24': 4, 's25': 4, 'd13': 8, 's26': 4, 's27': 4, 'd14': 8, 's28': 4, 's29': 4, 'd15': 8, 's30': 4, 's31': 4, 'cpsr': 4, 'fpscr': 4, 'itstate': 4, 'faultmask': 4, 'faultmask_s': 4, 'faultmask_ns': 4, 'basepri': 4, 'basepri_s': 4, 'basepri_ns': 4, 'primask': 4, 'primask_s': 4, 'primask_ns': 4, 'iepsr': 4, 'control': 4} 
        self.register_aliases = {'r0': ['a1'], 'r1': ['a2'], 'r2': ['a3'], 'r3': ['a4'], 'r4': ['v1'], 'r5': ['v2'], 'r6': ['v3'], 'r7': ['v4'], 'r8': ['v5'], 'r9': ['v6', 'sb'], 'r10': ['v7', 'sl'], 'r11': ['v8', 'fp', 'bp'], 'r12': [], 'sp': ['r13'], 'lr': ['r14'], 'pc': ['r15', 'ip'], 'msp': [], 'msp_s': [], 'msp_ns': [], 'psp': [], 'psp_s': [], 'psp_ns': [], 'msplim': [], 'msplim_s': [], 'msplim_ns': [], 'sp_process': [], 'sp_process_s': [], 'sp_process_ns': [], 'sp_main': [], 'sp_main_s': [], 'sp_main_ns': [], 'cc_op': [], 'cc_dep1': [], 'cc_dep2': [], 'cc_ndep': [], 'qflag32': [], 'ip_at_syscall': [], 'd0': [], 'd1': [], 'd2': [], 'd3': [], 'd4': [], 'd5': [], 'd6': [], 'd7': [], 'd8': [], 'd9': [], 'd10': [], 'd11': [], 'd12': [], 'd13': [], 'd14': [], 'd15': [], 'cpsr': [], 'fpscr': [], 'itstate': [], 'faultmask': [], 'faultmask_s': [], 'faultmask_ns': [], 'basepri': [], 'basepri_s': [], 'basepri_ns': [], 'primask': [], 'primask_s': [], 'primask_ns': [], 'iepsr': [], 'control': []} """

class ArchARMCortexM():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "LE" 
        self.registers_size = {'r0': 4, 'a1': 4, 'r1': 4, 'a2': 4, 'r2': 4, 'a3': 4, 'r3': 4, 'a4': 4, 'r4': 4, 'v1': 4, 'r5': 4, 'v2': 4, 'r6': 4, 'v3': 4, 'r7': 4, 'v4': 4, 'r8': 4, 'v5': 4, 'r9': 4, 'v6': 4, 'sb': 4, 'r10': 4, 'v7': 4, 'sl': 4, 'r11': 4, 'v8': 4, 'fp': 4, 'bp': 4, 'r12': 4, 'sp': 4, 'r13': 4, 'lr': 4, 'r14': 4, 'pc': 4, 'r15': 4, 'ip': 4, 'msp': 4, 'msp_s': 4, 'msp_ns': 4, 'psp': 4, 'psp_s': 4, 'psp_ns': 4, 'msplim': 4, 'msplim_s': 4, 'msplim_ns': 4, 'sp_process': 4, 'sp_process_s': 4, 'sp_process_ns': 4, 'sp_main': 4, 'sp_main_s': 4, 'sp_main_ns': 4, 'cc_op': 4, 'cc_dep1': 4, 'cc_dep2': 4, 'cc_ndep': 4, 'qflag32': 4, 'ip_at_syscall': 4, 'd0': 8, 's0': 4, 's1': 4, 'd1': 8, 's2': 4, 's3': 4, 'd2': 8, 's4': 4, 's5': 4, 'd3': 8, 's6': 4, 's7': 4, 'd4': 8, 's8': 4, 's9': 4, 'd5': 8, 's10': 4, 's11': 4, 'd6': 8, 's12': 4, 's13': 4, 'd7': 8, 's14': 4, 's15': 4, 'd8': 8, 's16': 4, 's17': 4, 'd9': 8, 's18': 4, 's19': 4, 'd10': 8, 's20': 4, 's21': 4, 'd11': 8, 's22': 4, 's23': 4, 'd12': 8, 's24': 4, 's25': 4, 'd13': 8, 's26': 4, 's27': 4, 'd14': 8, 's28': 4, 's29': 4, 'd15': 8, 's30': 4, 's31': 4, 'cpsr': 4, 'fpscr': 4, 'itstate': 4, 'faultmask': 4, 'faultmask_s': 4, 'faultmask_ns': 4, 'basepri': 4, 'basepri_s': 4, 'basepri_ns': 4, 'primask': 4, 'primask_s': 4, 'primask_ns': 4, 'iepsr': 4, 'control': 4} 
        self.register_aliases = {'r0': ['a1'], 'r1': ['a2'], 'r2': ['a3'], 'r3': ['a4'], 'r4': ['v1'], 'r5': ['v2'], 'r6': ['v3'], 'r7': ['v4'], 'r8': ['v5'], 'r9': ['v6', 'sb'], 'r10': ['v7', 'sl'], 'r11': ['v8', 'fp', 'bp'], 'r12': [], 'sp': ['r13'], 'lr': ['r14'], 'pc': ['r15', 'ip'], 'msp': [], 'msp_s': [], 'msp_ns': [], 'psp': [], 'psp_s': [], 'psp_ns': [], 'msplim': [], 'msplim_s': [], 'msplim_ns': [], 'sp_process': [], 'sp_process_s': [], 'sp_process_ns': [], 'sp_main': [], 'sp_main_s': [], 'sp_main_ns': [], 'cc_op': [], 'cc_dep1': [], 'cc_dep2': [], 'cc_ndep': [], 'qflag32': [], 'ip_at_syscall': [], 'd0': [], 'd1': [], 'd2': [], 'd3': [], 'd4': [], 'd5': [], 'd6': [], 'd7': [], 'd8': [], 'd9': [], 'd10': [], 'd11': [], 'd12': [], 'd13': [], 'd14': [], 'd15': [], 'cpsr': [], 'fpscr': [], 'itstate': [], 'faultmask': [], 'faultmask_s': [], 'faultmask_ns': [], 'basepri': [], 'basepri_s': [], 'basepri_ns': [], 'primask': [], 'primask_s': [], 'primask_ns': [], 'iepsr': [], 'control': []} 

STR_ArchARMEL = """class ArchARMEL():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "LE" 
        self.registers_size = {'r0': 4, 'a1': 4, 'r1': 4, 'a2': 4, 'r2': 4, 'a3': 4, 'r3': 4, 'a4': 4, 'r4': 4, 'v1': 4, 'r5': 4, 'v2': 4, 'r6': 4, 'v3': 4, 'r7': 4, 'v4': 4, 'r8': 4, 'v5': 4, 'r9': 4, 'v6': 4, 'sb': 4, 'r10': 4, 'v7': 4, 'sl': 4, 'r11': 4, 'v8': 4, 'fp': 4, 'bp': 4, 'r12': 4, 'sp': 4, 'r13': 4, 'lr': 4, 'r14': 4, 'pc': 4, 'r15': 4, 'ip': 4, 'cc_op': 4, 'cc_dep1': 4, 'cc_dep2': 4, 'cc_ndep': 4, 'qflag32': 4, 'geflag0': 4, 'geflag1': 4, 'geflag2': 4, 'geflag3': 4, 'emnote': 4, 'cmstart': 4, 'cmlen': 4, 'nraddr': 4, 'ip_at_syscall': 4, 'd0': 8, 's0': 4, 's1': 4, 'd1': 8, 's2': 4, 's3': 4, 'd2': 8, 's4': 4, 's5': 4, 'd3': 8, 's6': 4, 's7': 4, 'd4': 8, 's8': 4, 's9': 4, 'd5': 8, 's10': 4, 's11': 4, 'd6': 8, 's12': 4, 's13': 4, 'd7': 8, 's14': 4, 's15': 4, 'd8': 8, 's16': 4, 's17': 4, 'd9': 8, 's18': 4, 's19': 4, 'd10': 8, 's20': 4, 's21': 4, 'd11': 8, 's22': 4, 's23': 4, 'd12': 8, 's24': 4, 's25': 4, 'd13': 8, 's26': 4, 's27': 4, 'd14': 8, 's28': 4, 's29': 4, 'd15': 8, 's30': 4, 's31': 4, 'd16': 8, 'd17': 8, 'd18': 8, 'd19': 8, 'd20': 8, 'd21': 8, 'd22': 8, 'd23': 8, 'd24': 8, 'd25': 8, 'd26': 8, 'd27': 8, 'd28': 8, 'd29': 8, 'd30': 8, 'd31': 8, 'fpscr': 4, 'tpidruro': 4, 'itstate': 4} 
        self.register_aliases = {'r0': ['a1'], 'r1': ['a2'], 'r2': ['a3'], 'r3': ['a4'], 'r4': ['v1'], 'r5': ['v2'], 'r6': ['v3'], 'r7': ['v4'], 'r8': ['v5'], 'r9': ['v6', 'sb'], 'r10': ['v7', 'sl'], 'r11': ['v8', 'fp', 'bp'], 'r12': [], 'sp': ['r13'], 'lr': ['r14'], 'pc': ['r15', 'ip'], 'cc_op': [], 'cc_dep1': [], 'cc_dep2': [], 'cc_ndep': [], 'qflag32': [], 'geflag0': [], 'geflag1': [], 'geflag2': [], 'geflag3': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'ip_at_syscall': [], 'd0': [], 'd1': [], 'd2': [], 'd3': [], 'd4': [], 'd5': [], 'd6': [], 'd7': [], 'd8': [], 'd9': [], 'd10': [], 'd11': [], 'd12': [], 'd13': [], 'd14': [], 'd15': [], 'd16': [], 'd17': [], 'd18': [], 'd19': [], 'd20': [], 'd21': [], 'd22': [], 'd23': [], 'd24': [], 'd25': [], 'd26': [], 'd27': [], 'd28': [], 'd29': [], 'd30': [], 'd31': [], 'fpscr': [], 'tpidruro': [], 'itstate': []} """

class ArchARMEL():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "LE" 
        self.registers_size = {'r0': 4, 'a1': 4, 'r1': 4, 'a2': 4, 'r2': 4, 'a3': 4, 'r3': 4, 'a4': 4, 'r4': 4, 'v1': 4, 'r5': 4, 'v2': 4, 'r6': 4, 'v3': 4, 'r7': 4, 'v4': 4, 'r8': 4, 'v5': 4, 'r9': 4, 'v6': 4, 'sb': 4, 'r10': 4, 'v7': 4, 'sl': 4, 'r11': 4, 'v8': 4, 'fp': 4, 'bp': 4, 'r12': 4, 'sp': 4, 'r13': 4, 'lr': 4, 'r14': 4, 'pc': 4, 'r15': 4, 'ip': 4, 'cc_op': 4, 'cc_dep1': 4, 'cc_dep2': 4, 'cc_ndep': 4, 'qflag32': 4, 'geflag0': 4, 'geflag1': 4, 'geflag2': 4, 'geflag3': 4, 'emnote': 4, 'cmstart': 4, 'cmlen': 4, 'nraddr': 4, 'ip_at_syscall': 4, 'd0': 8, 's0': 4, 's1': 4, 'd1': 8, 's2': 4, 's3': 4, 'd2': 8, 's4': 4, 's5': 4, 'd3': 8, 's6': 4, 's7': 4, 'd4': 8, 's8': 4, 's9': 4, 'd5': 8, 's10': 4, 's11': 4, 'd6': 8, 's12': 4, 's13': 4, 'd7': 8, 's14': 4, 's15': 4, 'd8': 8, 's16': 4, 's17': 4, 'd9': 8, 's18': 4, 's19': 4, 'd10': 8, 's20': 4, 's21': 4, 'd11': 8, 's22': 4, 's23': 4, 'd12': 8, 's24': 4, 's25': 4, 'd13': 8, 's26': 4, 's27': 4, 'd14': 8, 's28': 4, 's29': 4, 'd15': 8, 's30': 4, 's31': 4, 'd16': 8, 'd17': 8, 'd18': 8, 'd19': 8, 'd20': 8, 'd21': 8, 'd22': 8, 'd23': 8, 'd24': 8, 'd25': 8, 'd26': 8, 'd27': 8, 'd28': 8, 'd29': 8, 'd30': 8, 'd31': 8, 'fpscr': 4, 'tpidruro': 4, 'itstate': 4} 
        self.register_aliases = {'r0': ['a1'], 'r1': ['a2'], 'r2': ['a3'], 'r3': ['a4'], 'r4': ['v1'], 'r5': ['v2'], 'r6': ['v3'], 'r7': ['v4'], 'r8': ['v5'], 'r9': ['v6', 'sb'], 'r10': ['v7', 'sl'], 'r11': ['v8', 'fp', 'bp'], 'r12': [], 'sp': ['r13'], 'lr': ['r14'], 'pc': ['r15', 'ip'], 'cc_op': [], 'cc_dep1': [], 'cc_dep2': [], 'cc_ndep': [], 'qflag32': [], 'geflag0': [], 'geflag1': [], 'geflag2': [], 'geflag3': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'ip_at_syscall': [], 'd0': [], 'd1': [], 'd2': [], 'd3': [], 'd4': [], 'd5': [], 'd6': [], 'd7': [], 'd8': [], 'd9': [], 'd10': [], 'd11': [], 'd12': [], 'd13': [], 'd14': [], 'd15': [], 'd16': [], 'd17': [], 'd18': [], 'd19': [], 'd20': [], 'd21': [], 'd22': [], 'd23': [], 'd24': [], 'd25': [], 'd26': [], 'd27': [], 'd28': [], 'd29': [], 'd30': [], 'd31': [], 'fpscr': [], 'tpidruro': [], 'itstate': []} 

STR_ArchARMHF = """class ArchARMHF():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "LE" 
        self.registers_size = {'r0': 4, 'a1': 4, 'r1': 4, 'a2': 4, 'r2': 4, 'a3': 4, 'r3': 4, 'a4': 4, 'r4': 4, 'v1': 4, 'r5': 4, 'v2': 4, 'r6': 4, 'v3': 4, 'r7': 4, 'v4': 4, 'r8': 4, 'v5': 4, 'r9': 4, 'v6': 4, 'sb': 4, 'r10': 4, 'v7': 4, 'sl': 4, 'r11': 4, 'v8': 4, 'fp': 4, 'bp': 4, 'r12': 4, 'sp': 4, 'r13': 4, 'lr': 4, 'r14': 4, 'pc': 4, 'r15': 4, 'ip': 4, 'cc_op': 4, 'cc_dep1': 4, 'cc_dep2': 4, 'cc_ndep': 4, 'qflag32': 4, 'geflag0': 4, 'geflag1': 4, 'geflag2': 4, 'geflag3': 4, 'emnote': 4, 'cmstart': 4, 'cmlen': 4, 'nraddr': 4, 'ip_at_syscall': 4, 'd0': 8, 's0': 4, 's1': 4, 'd1': 8, 's2': 4, 's3': 4, 'd2': 8, 's4': 4, 's5': 4, 'd3': 8, 's6': 4, 's7': 4, 'd4': 8, 's8': 4, 's9': 4, 'd5': 8, 's10': 4, 's11': 4, 'd6': 8, 's12': 4, 's13': 4, 'd7': 8, 's14': 4, 's15': 4, 'd8': 8, 's16': 4, 's17': 4, 'd9': 8, 's18': 4, 's19': 4, 'd10': 8, 's20': 4, 's21': 4, 'd11': 8, 's22': 4, 's23': 4, 'd12': 8, 's24': 4, 's25': 4, 'd13': 8, 's26': 4, 's27': 4, 'd14': 8, 's28': 4, 's29': 4, 'd15': 8, 's30': 4, 's31': 4, 'd16': 8, 'd17': 8, 'd18': 8, 'd19': 8, 'd20': 8, 'd21': 8, 'd22': 8, 'd23': 8, 'd24': 8, 'd25': 8, 'd26': 8, 'd27': 8, 'd28': 8, 'd29': 8, 'd30': 8, 'd31': 8, 'fpscr': 4, 'tpidruro': 4, 'itstate': 4} 
        self.register_aliases = {'r0': ['a1'], 'r1': ['a2'], 'r2': ['a3'], 'r3': ['a4'], 'r4': ['v1'], 'r5': ['v2'], 'r6': ['v3'], 'r7': ['v4'], 'r8': ['v5'], 'r9': ['v6', 'sb'], 'r10': ['v7', 'sl'], 'r11': ['v8', 'fp', 'bp'], 'r12': [], 'sp': ['r13'], 'lr': ['r14'], 'pc': ['r15', 'ip'], 'cc_op': [], 'cc_dep1': [], 'cc_dep2': [], 'cc_ndep': [], 'qflag32': [], 'geflag0': [], 'geflag1': [], 'geflag2': [], 'geflag3': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'ip_at_syscall': [], 'd0': [], 'd1': [], 'd2': [], 'd3': [], 'd4': [], 'd5': [], 'd6': [], 'd7': [], 'd8': [], 'd9': [], 'd10': [], 'd11': [], 'd12': [], 'd13': [], 'd14': [], 'd15': [], 'd16': [], 'd17': [], 'd18': [], 'd19': [], 'd20': [], 'd21': [], 'd22': [], 'd23': [], 'd24': [], 'd25': [], 'd26': [], 'd27': [], 'd28': [], 'd29': [], 'd30': [], 'd31': [], 'fpscr': [], 'tpidruro': [], 'itstate': []} """

class ArchARMHF():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "LE" 
        self.registers_size = {'r0': 4, 'a1': 4, 'r1': 4, 'a2': 4, 'r2': 4, 'a3': 4, 'r3': 4, 'a4': 4, 'r4': 4, 'v1': 4, 'r5': 4, 'v2': 4, 'r6': 4, 'v3': 4, 'r7': 4, 'v4': 4, 'r8': 4, 'v5': 4, 'r9': 4, 'v6': 4, 'sb': 4, 'r10': 4, 'v7': 4, 'sl': 4, 'r11': 4, 'v8': 4, 'fp': 4, 'bp': 4, 'r12': 4, 'sp': 4, 'r13': 4, 'lr': 4, 'r14': 4, 'pc': 4, 'r15': 4, 'ip': 4, 'cc_op': 4, 'cc_dep1': 4, 'cc_dep2': 4, 'cc_ndep': 4, 'qflag32': 4, 'geflag0': 4, 'geflag1': 4, 'geflag2': 4, 'geflag3': 4, 'emnote': 4, 'cmstart': 4, 'cmlen': 4, 'nraddr': 4, 'ip_at_syscall': 4, 'd0': 8, 's0': 4, 's1': 4, 'd1': 8, 's2': 4, 's3': 4, 'd2': 8, 's4': 4, 's5': 4, 'd3': 8, 's6': 4, 's7': 4, 'd4': 8, 's8': 4, 's9': 4, 'd5': 8, 's10': 4, 's11': 4, 'd6': 8, 's12': 4, 's13': 4, 'd7': 8, 's14': 4, 's15': 4, 'd8': 8, 's16': 4, 's17': 4, 'd9': 8, 's18': 4, 's19': 4, 'd10': 8, 's20': 4, 's21': 4, 'd11': 8, 's22': 4, 's23': 4, 'd12': 8, 's24': 4, 's25': 4, 'd13': 8, 's26': 4, 's27': 4, 'd14': 8, 's28': 4, 's29': 4, 'd15': 8, 's30': 4, 's31': 4, 'd16': 8, 'd17': 8, 'd18': 8, 'd19': 8, 'd20': 8, 'd21': 8, 'd22': 8, 'd23': 8, 'd24': 8, 'd25': 8, 'd26': 8, 'd27': 8, 'd28': 8, 'd29': 8, 'd30': 8, 'd31': 8, 'fpscr': 4, 'tpidruro': 4, 'itstate': 4} 
        self.register_aliases = {'r0': ['a1'], 'r1': ['a2'], 'r2': ['a3'], 'r3': ['a4'], 'r4': ['v1'], 'r5': ['v2'], 'r6': ['v3'], 'r7': ['v4'], 'r8': ['v5'], 'r9': ['v6', 'sb'], 'r10': ['v7', 'sl'], 'r11': ['v8', 'fp', 'bp'], 'r12': [], 'sp': ['r13'], 'lr': ['r14'], 'pc': ['r15', 'ip'], 'cc_op': [], 'cc_dep1': [], 'cc_dep2': [], 'cc_ndep': [], 'qflag32': [], 'geflag0': [], 'geflag1': [], 'geflag2': [], 'geflag3': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'ip_at_syscall': [], 'd0': [], 'd1': [], 'd2': [], 'd3': [], 'd4': [], 'd5': [], 'd6': [], 'd7': [], 'd8': [], 'd9': [], 'd10': [], 'd11': [], 'd12': [], 'd13': [], 'd14': [], 'd15': [], 'd16': [], 'd17': [], 'd18': [], 'd19': [], 'd20': [], 'd21': [], 'd22': [], 'd23': [], 'd24': [], 'd25': [], 'd26': [], 'd27': [], 'd28': [], 'd29': [], 'd30': [], 'd31': [], 'fpscr': [], 'tpidruro': [], 'itstate': []} 

STR_ArchAVR8 = """class ArchAVR8():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'r0': 1, 'r1': 1, 'r2': 1, 'r3': 1, 'r4': 1, 'r5': 1, 'r6': 1, 'r7': 1, 'r8': 1, 'r9': 1, 'r10': 1, 'r11': 1, 'r12': 1, 'r13': 1, 'r14': 1, 'r15': 1, 'r16': 1, 'r17': 1, 'r18': 1, 'r19': 1, 'r20': 1, 'r21': 1, 'r22': 1, 'r23': 1, 'r24': 1, 'r25': 1, 'r26': 1, 'r27': 1, 'r28': 1, 'r29': 1, 'r30': 1, 'r31': 1, 'R1_R0': 2, 'R3_R2': 2, 'R5_R4': 2, 'R7_R6': 2, 'R9_R8': 2, 'R11_R10': 2, 'R13_R12': 2, 'R15_R14': 2, 'R17_R16': 2, 'R19_R18': 2, 'R21_R20': 2, 'R23_R22': 2, 'R25_R24': 2, 'R27_R26': 2, 'R29_R28': 2, 'R31_R30': 2, 'W': 2, 'X': 2, 'Y': 2, 'Z': 2, 'WL': 1, 'WH': 1, 'XL': 1, 'XH': 1, 'YL': 1, 'YH': 1, 'ZL': 1, 'ZH': 1, 'EEDR': 1, 'EEARL': 1, 'EEARH': 1, 'GTCCR': 1, 'TCCR0A': 1, 'TCCR0B': 1, 'TCNT0': 1, 'OCR0A': 1, 'OCR0B': 1, 'IO_0x29': 1, 'GPIOR1': 1, 'GPIOR2': 1, 'SPCR': 1, 'SPSR': 1, 'SPDR': 1, 'IO_0x2f': 1, 'ACSR': 1, 'IO_0x31': 1, 'IO_0x32': 1, 'SMCR': 1, 'MCUSR': 1, 'MCUCR': 1, 'IO_0x36': 1, 'SPMCSR': 1, 'RAMPD': 1, 'RAMPX': 1, 'RAMPY': 1, 'RAMPZ': 1, 'EIND': 1, 'SP': 2, 'SPL': 1, 'SPH': 1, 'SREG': 1, 'WDTCSR': 1, 'CLKPR': 1, 'PRR': 1, 'OSCCAL': 1, 'PCICR': 1, 'EICRA': 1, 'PCMSK0': 1, 'PCMSK2': 1, 'PCMSK1': 1, 'TIMSK0': 1, 'TIMSK1': 1, 'TIMSK2': 1, 'ADCL': 1, 'ADCH': 1, 'ADCSRA': 1, 'ADCSRB': 1, 'ADMUX': 1, 'DIDR0': 1, 'DIDR1': 1, 'TCCR1A': 1, 'TCCR1B': 1, 'TCCR1C': 1, 'TCNT1H': 1, 'TCNT1L': 1, 'ICR1H': 1, 'ICR1L': 1, 'OCR1AH': 1, 'OCR1AL': 1, 'OCR1BH': 1, 'OCR1BL': 1, 'TCCR2A': 1, 'TCCR2B': 1, 'TCNT2': 1, 'OCR2A': 1, 'OCR2B': 1, 'ASSR': 1, 'TWBR': 1, 'TWSR': 1, 'TWAR': 1, 'TWDR': 1, 'TWCR': 1, 'TWAMR': 1, 'UCSR0A': 1, 'UCSR0B': 1, 'UCSR0C': 1, 'UBRR0H': 1, 'UBRR0L': 1, 'UDR0': 1, 'pc': 2, 'ip': 2, 'sp': 2} 
        self.register_aliases = {} """

class ArchAVR8():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'r0': 1, 'r1': 1, 'r2': 1, 'r3': 1, 'r4': 1, 'r5': 1, 'r6': 1, 'r7': 1, 'r8': 1, 'r9': 1, 'r10': 1, 'r11': 1, 'r12': 1, 'r13': 1, 'r14': 1, 'r15': 1, 'r16': 1, 'r17': 1, 'r18': 1, 'r19': 1, 'r20': 1, 'r21': 1, 'r22': 1, 'r23': 1, 'r24': 1, 'r25': 1, 'r26': 1, 'r27': 1, 'r28': 1, 'r29': 1, 'r30': 1, 'r31': 1, 'R1_R0': 2, 'R3_R2': 2, 'R5_R4': 2, 'R7_R6': 2, 'R9_R8': 2, 'R11_R10': 2, 'R13_R12': 2, 'R15_R14': 2, 'R17_R16': 2, 'R19_R18': 2, 'R21_R20': 2, 'R23_R22': 2, 'R25_R24': 2, 'R27_R26': 2, 'R29_R28': 2, 'R31_R30': 2, 'W': 2, 'X': 2, 'Y': 2, 'Z': 2, 'WL': 1, 'WH': 1, 'XL': 1, 'XH': 1, 'YL': 1, 'YH': 1, 'ZL': 1, 'ZH': 1, 'EEDR': 1, 'EEARL': 1, 'EEARH': 1, 'GTCCR': 1, 'TCCR0A': 1, 'TCCR0B': 1, 'TCNT0': 1, 'OCR0A': 1, 'OCR0B': 1, 'IO_0x29': 1, 'GPIOR1': 1, 'GPIOR2': 1, 'SPCR': 1, 'SPSR': 1, 'SPDR': 1, 'IO_0x2f': 1, 'ACSR': 1, 'IO_0x31': 1, 'IO_0x32': 1, 'SMCR': 1, 'MCUSR': 1, 'MCUCR': 1, 'IO_0x36': 1, 'SPMCSR': 1, 'RAMPD': 1, 'RAMPX': 1, 'RAMPY': 1, 'RAMPZ': 1, 'EIND': 1, 'SP': 2, 'SPL': 1, 'SPH': 1, 'SREG': 1, 'WDTCSR': 1, 'CLKPR': 1, 'PRR': 1, 'OSCCAL': 1, 'PCICR': 1, 'EICRA': 1, 'PCMSK0': 1, 'PCMSK2': 1, 'PCMSK1': 1, 'TIMSK0': 1, 'TIMSK1': 1, 'TIMSK2': 1, 'ADCL': 1, 'ADCH': 1, 'ADCSRA': 1, 'ADCSRB': 1, 'ADMUX': 1, 'DIDR0': 1, 'DIDR1': 1, 'TCCR1A': 1, 'TCCR1B': 1, 'TCCR1C': 1, 'TCNT1H': 1, 'TCNT1L': 1, 'ICR1H': 1, 'ICR1L': 1, 'OCR1AH': 1, 'OCR1AL': 1, 'OCR1BH': 1, 'OCR1BL': 1, 'TCCR2A': 1, 'TCCR2B': 1, 'TCNT2': 1, 'OCR2A': 1, 'OCR2B': 1, 'ASSR': 1, 'TWBR': 1, 'TWSR': 1, 'TWAR': 1, 'TWDR': 1, 'TWCR': 1, 'TWAMR': 1, 'UCSR0A': 1, 'UCSR0B': 1, 'UCSR0C': 1, 'UBRR0H': 1, 'UBRR0L': 1, 'UDR0': 1, 'pc': 2, 'ip': 2, 'sp': 2} 
        self.register_aliases = {} 

STR_ArchMIPS32 = """class ArchMIPS32():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "BE" 
        self.register_endness  = "BE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'zero': 4, 'r0': 4, 'at': 4, 'r1': 4, 'v0': 4, 'r2': 4, 'v1': 4, 'r3': 4, 'a0': 4, 'r4': 4, 'a1': 4, 'r5': 4, 'a2': 4, 'r6': 4, 'a3': 4, 'r7': 4, 't0': 4, 'r8': 4, 't1': 4, 'r9': 4, 't2': 4, 'r10': 4, 't3': 4, 'r11': 4, 't4': 4, 'r12': 4, 't5': 4, 'r13': 4, 't6': 4, 'r14': 4, 't7': 4, 'r15': 4, 's0': 4, 'r16': 4, 's1': 4, 'r17': 4, 's2': 4, 'r18': 4, 's3': 4, 'r19': 4, 's4': 4, 'r20': 4, 's5': 4, 'r21': 4, 's6': 4, 'r22': 4, 's7': 4, 'r23': 4, 't8': 4, 'r24': 4, 't9': 4, 'r25': 4, 'k0': 4, 'r26': 4, 'k1': 4, 'r27': 4, 'gp': 4, 'r28': 4, 'sp': 4, 'r29': 4, 's8': 4, 'r30': 4, 'fp': 4, 'bp': 4, 'ra': 4, 'r31': 4, 'lr': 4, 'pc': 4, 'ip': 4, 'hi': 4, 'lo': 4, 'f0': 8, 'f0_lo': 4, 'f1': 8, 'f1_lo': 4, 'f2': 8, 'f2_lo': 4, 'f3': 8, 'f3_lo': 4, 'f4': 8, 'f4_lo': 4, 'f5': 8, 'f5_lo': 4, 'f6': 8, 'f6_lo': 4, 'f7': 8, 'f7_lo': 4, 'f8': 8, 'f8_lo': 4, 'f9': 8, 'f9_lo': 4, 'f10': 8, 'f10_lo': 4, 'f11': 8, 'f11_lo': 4, 'f12': 8, 'f12_lo': 4, 'f13': 8, 'f13_lo': 4, 'f14': 8, 'f14_lo': 4, 'f15': 8, 'f15_lo': 4, 'f16': 8, 'f16_lo': 4, 'f17': 8, 'f17_lo': 4, 'f18': 8, 'f18_lo': 4, 'f19': 8, 'f19_lo': 4, 'f20': 8, 'f20_lo': 4, 'f21': 8, 'f21_lo': 4, 'f22': 8, 'f22_lo': 4, 'f23': 8, 'f23_lo': 4, 'f24': 8, 'f24_lo': 4, 'f25': 8, 'f25_lo': 4, 'f26': 8, 'f26_lo': 4, 'f27': 8, 'f27_lo': 4, 'f28': 8, 'f28_lo': 4, 'f29': 8, 'f29_lo': 4, 'f30': 8, 'f30_lo': 4, 'f31': 8, 'f31_lo': 4, 'fir': 4, 'fccr': 4, 'fexr': 4, 'fenr': 4, 'fcsr': 4, 'ulr': 4, 'emnote': 4, 'cmstart': 4, 'cmlen': 4, 'nraddr': 4, 'cond': 4, 'dspcontrol': 4, 'ac0': 8, 'ac1': 8, 'ac2': 8, 'ac3': 8, 'cp0_status': 4, 'ip_at_syscall': 4} 
        self.register_aliases = {'zero': ['r0'], 'at': ['r1'], 'v0': ['r2'], 'v1': ['r3'], 'a0': ['r4'], 'a1': ['r5'], 'a2': ['r6'], 'a3': ['r7'], 't0': ['r8'], 't1': ['r9'], 't2': ['r10'], 't3': ['r11'], 't4': ['r12'], 't5': ['r13'], 't6': ['r14'], 't7': ['r15'], 's0': ['r16'], 's1': ['r17'], 's2': ['r18'], 's3': ['r19'], 's4': ['r20'], 's5': ['r21'], 's6': ['r22'], 's7': ['r23'], 't8': ['r24'], 't9': ['r25'], 'k0': ['r26'], 'k1': ['r27'], 'gp': ['r28'], 'sp': ['r29'], 's8': ['r30', 'fp', 'bp'], 'ra': ['r31', 'lr'], 'pc': ['ip'], 'hi': [], 'lo': [], 'f0': [], 'f1': [], 'f2': [], 'f3': [], 'f4': [], 'f5': [], 'f6': [], 'f7': [], 'f8': [], 'f9': [], 'f10': [], 'f11': [], 'f12': [], 'f13': [], 'f14': [], 'f15': [], 'f16': [], 'f17': [], 'f18': [], 'f19': [], 'f20': [], 'f21': [], 'f22': [], 'f23': [], 'f24': [], 'f25': [], 'f26': [], 'f27': [], 'f28': [], 'f29': [], 'f30': [], 'f31': [], 'fir': [], 'fccr': [], 'fexr': [], 'fenr': [], 'fcsr': [], 'ulr': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'cond': [], 'dspcontrol': [], 'ac0': [], 'ac1': [], 'ac2': [], 'ac3': [], 'cp0_status': [], 'ip_at_syscall': []} """

class ArchMIPS32():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "BE" 
        self.register_endness  = "BE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'zero': 4, 'r0': 4, 'at': 4, 'r1': 4, 'v0': 4, 'r2': 4, 'v1': 4, 'r3': 4, 'a0': 4, 'r4': 4, 'a1': 4, 'r5': 4, 'a2': 4, 'r6': 4, 'a3': 4, 'r7': 4, 't0': 4, 'r8': 4, 't1': 4, 'r9': 4, 't2': 4, 'r10': 4, 't3': 4, 'r11': 4, 't4': 4, 'r12': 4, 't5': 4, 'r13': 4, 't6': 4, 'r14': 4, 't7': 4, 'r15': 4, 's0': 4, 'r16': 4, 's1': 4, 'r17': 4, 's2': 4, 'r18': 4, 's3': 4, 'r19': 4, 's4': 4, 'r20': 4, 's5': 4, 'r21': 4, 's6': 4, 'r22': 4, 's7': 4, 'r23': 4, 't8': 4, 'r24': 4, 't9': 4, 'r25': 4, 'k0': 4, 'r26': 4, 'k1': 4, 'r27': 4, 'gp': 4, 'r28': 4, 'sp': 4, 'r29': 4, 's8': 4, 'r30': 4, 'fp': 4, 'bp': 4, 'ra': 4, 'r31': 4, 'lr': 4, 'pc': 4, 'ip': 4, 'hi': 4, 'lo': 4, 'f0': 8, 'f0_lo': 4, 'f1': 8, 'f1_lo': 4, 'f2': 8, 'f2_lo': 4, 'f3': 8, 'f3_lo': 4, 'f4': 8, 'f4_lo': 4, 'f5': 8, 'f5_lo': 4, 'f6': 8, 'f6_lo': 4, 'f7': 8, 'f7_lo': 4, 'f8': 8, 'f8_lo': 4, 'f9': 8, 'f9_lo': 4, 'f10': 8, 'f10_lo': 4, 'f11': 8, 'f11_lo': 4, 'f12': 8, 'f12_lo': 4, 'f13': 8, 'f13_lo': 4, 'f14': 8, 'f14_lo': 4, 'f15': 8, 'f15_lo': 4, 'f16': 8, 'f16_lo': 4, 'f17': 8, 'f17_lo': 4, 'f18': 8, 'f18_lo': 4, 'f19': 8, 'f19_lo': 4, 'f20': 8, 'f20_lo': 4, 'f21': 8, 'f21_lo': 4, 'f22': 8, 'f22_lo': 4, 'f23': 8, 'f23_lo': 4, 'f24': 8, 'f24_lo': 4, 'f25': 8, 'f25_lo': 4, 'f26': 8, 'f26_lo': 4, 'f27': 8, 'f27_lo': 4, 'f28': 8, 'f28_lo': 4, 'f29': 8, 'f29_lo': 4, 'f30': 8, 'f30_lo': 4, 'f31': 8, 'f31_lo': 4, 'fir': 4, 'fccr': 4, 'fexr': 4, 'fenr': 4, 'fcsr': 4, 'ulr': 4, 'emnote': 4, 'cmstart': 4, 'cmlen': 4, 'nraddr': 4, 'cond': 4, 'dspcontrol': 4, 'ac0': 8, 'ac1': 8, 'ac2': 8, 'ac3': 8, 'cp0_status': 4, 'ip_at_syscall': 4} 
        self.register_aliases = {'zero': ['r0'], 'at': ['r1'], 'v0': ['r2'], 'v1': ['r3'], 'a0': ['r4'], 'a1': ['r5'], 'a2': ['r6'], 'a3': ['r7'], 't0': ['r8'], 't1': ['r9'], 't2': ['r10'], 't3': ['r11'], 't4': ['r12'], 't5': ['r13'], 't6': ['r14'], 't7': ['r15'], 's0': ['r16'], 's1': ['r17'], 's2': ['r18'], 's3': ['r19'], 's4': ['r20'], 's5': ['r21'], 's6': ['r22'], 's7': ['r23'], 't8': ['r24'], 't9': ['r25'], 'k0': ['r26'], 'k1': ['r27'], 'gp': ['r28'], 'sp': ['r29'], 's8': ['r30', 'fp', 'bp'], 'ra': ['r31', 'lr'], 'pc': ['ip'], 'hi': [], 'lo': [], 'f0': [], 'f1': [], 'f2': [], 'f3': [], 'f4': [], 'f5': [], 'f6': [], 'f7': [], 'f8': [], 'f9': [], 'f10': [], 'f11': [], 'f12': [], 'f13': [], 'f14': [], 'f15': [], 'f16': [], 'f17': [], 'f18': [], 'f19': [], 'f20': [], 'f21': [], 'f22': [], 'f23': [], 'f24': [], 'f25': [], 'f26': [], 'f27': [], 'f28': [], 'f29': [], 'f30': [], 'f31': [], 'fir': [], 'fccr': [], 'fexr': [], 'fenr': [], 'fcsr': [], 'ulr': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'cond': [], 'dspcontrol': [], 'ac0': [], 'ac1': [], 'ac2': [], 'ac3': [], 'cp0_status': [], 'ip_at_syscall': []} 

STR_ArchMIPS64 = """class ArchMIPS64():
    def __init__(self):
        self.bits = 64
        self.memory_endness  = "BE" 
        self.register_endness  = "BE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'zero': 8, 'r0': 8, 'at': 8, 'r1': 8, 'v0': 8, 'r2': 8, 'v1': 8, 'r3': 8, 'a0': 8, 'r4': 8, 'a1': 8, 'r5': 8, 'a2': 8, 'r6': 8, 'a3': 8, 'r7': 8, 't0': 8, 'r8': 8, 'a4': 8, 't1': 8, 'r9': 8, 'a5': 8, 't2': 8, 'r10': 8, 'a6': 8, 't3': 8, 'r11': 8, 'a7': 8, 't4': 8, 'r12': 8, 't5': 8, 'r13': 8, 't6': 8, 'r14': 8, 't7': 8, 'r15': 8, 's0': 8, 'r16': 8, 's1': 8, 'r17': 8, 's2': 8, 'r18': 8, 's3': 8, 'r19': 8, 's4': 8, 'r20': 8, 's5': 8, 'r21': 8, 's6': 8, 'r22': 8, 's7': 8, 'r23': 8, 't8': 8, 'r24': 8, 't9': 8, 'r25': 8, 'k0': 8, 'r26': 8, 'k1': 8, 'r27': 8, 'gp': 8, 'r28': 8, 'sp': 8, 'r29': 8, 's8': 8, 'r30': 8, 'fp': 8, 'bp': 8, 'ra': 8, 'r31': 8, 'lr': 8, 'pc': 8, 'ip': 8, 'hi': 8, 'lo': 8, 'f0': 8, 'f0_lo': 4, 'f1': 8, 'f1_lo': 4, 'f2': 8, 'f2_lo': 4, 'f3': 8, 'f3_lo': 4, 'f4': 8, 'f4_lo': 4, 'f5': 8, 'f5_lo': 4, 'f6': 8, 'f6_lo': 4, 'f7': 8, 'f7_lo': 4, 'f8': 8, 'f8_lo': 4, 'f9': 8, 'f9_lo': 4, 'f10': 8, 'f10_lo': 4, 'f11': 8, 'f11_lo': 4, 'f12': 8, 'f12_lo': 4, 'f13': 8, 'f13_lo': 4, 'f14': 8, 'f14_lo': 4, 'f15': 8, 'f15_lo': 4, 'f16': 8, 'f16_lo': 4, 'f17': 8, 'f17_lo': 4, 'f18': 8, 'f18_lo': 4, 'f19': 8, 'f19_lo': 4, 'f20': 8, 'f20_lo': 4, 'f21': 8, 'f21_lo': 4, 'f22': 8, 'f22_lo': 4, 'f23': 8, 'f23_lo': 4, 'f24': 8, 'f24_lo': 4, 'f25': 8, 'f25_lo': 4, 'f26': 8, 'f26_lo': 4, 'f27': 8, 'f27_lo': 4, 'f28': 8, 'f28_lo': 4, 'f29': 8, 'f29_lo': 4, 'f30': 8, 'f30_lo': 4, 'f31': 8, 'f31_lo': 4, 'fir': 4, 'fccr': 4, 'fexr': 4, 'fenr': 4, 'fcsr': 4, 'cp0_status': 4, 'ulr': 8, 'emnote': 4, 'cond': 4, 'cmstart': 8, 'cmlen': 8, 'nraddr': 8, 'ip_at_syscall': 8} 
        self.register_aliases = {'zero': ['r0'], 'at': ['r1'], 'v0': ['r2'], 'v1': ['r3'], 'a0': ['r4'], 'a1': ['r5'], 'a2': ['r6'], 'a3': ['r7'], 't0': ['r8', 'a4'], 't1': ['r9', 'a5'], 't2': ['r10', 'a6'], 't3': ['r11', 'a7'], 't4': ['r12'], 't5': ['r13'], 't6': ['r14'], 't7': ['r15'], 's0': ['r16'], 's1': ['r17'], 's2': ['r18'], 's3': ['r19'], 's4': ['r20'], 's5': ['r21'], 's6': ['r22'], 's7': ['r23'], 't8': ['r24'], 't9': ['r25'], 'k0': ['r26'], 'k1': ['r27'], 'gp': ['r28'], 'sp': ['r29'], 's8': ['r30', 'fp', 'bp'], 'ra': ['r31', 'lr'], 'pc': ['ip'], 'hi': [], 'lo': [], 'f0': [], 'f1': [], 'f2': [], 'f3': [], 'f4': [], 'f5': [], 'f6': [], 'f7': [], 'f8': [], 'f9': [], 'f10': [], 'f11': [], 'f12': [], 'f13': [], 'f14': [], 'f15': [], 'f16': [], 'f17': [], 'f18': [], 'f19': [], 'f20': [], 'f21': [], 'f22': [], 'f23': [], 'f24': [], 'f25': [], 'f26': [], 'f27': [], 'f28': [], 'f29': [], 'f30': [], 'f31': [], 'fir': [], 'fccr': [], 'fexr': [], 'fenr': [], 'fcsr': [], 'cp0_status': [], 'ulr': [], 'emnote': [], 'cond': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'ip_at_syscall': []} """

class ArchMIPS64():
    def __init__(self):
        self.bits = 64
        self.memory_endness  = "BE" 
        self.register_endness  = "BE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'zero': 8, 'r0': 8, 'at': 8, 'r1': 8, 'v0': 8, 'r2': 8, 'v1': 8, 'r3': 8, 'a0': 8, 'r4': 8, 'a1': 8, 'r5': 8, 'a2': 8, 'r6': 8, 'a3': 8, 'r7': 8, 't0': 8, 'r8': 8, 'a4': 8, 't1': 8, 'r9': 8, 'a5': 8, 't2': 8, 'r10': 8, 'a6': 8, 't3': 8, 'r11': 8, 'a7': 8, 't4': 8, 'r12': 8, 't5': 8, 'r13': 8, 't6': 8, 'r14': 8, 't7': 8, 'r15': 8, 's0': 8, 'r16': 8, 's1': 8, 'r17': 8, 's2': 8, 'r18': 8, 's3': 8, 'r19': 8, 's4': 8, 'r20': 8, 's5': 8, 'r21': 8, 's6': 8, 'r22': 8, 's7': 8, 'r23': 8, 't8': 8, 'r24': 8, 't9': 8, 'r25': 8, 'k0': 8, 'r26': 8, 'k1': 8, 'r27': 8, 'gp': 8, 'r28': 8, 'sp': 8, 'r29': 8, 's8': 8, 'r30': 8, 'fp': 8, 'bp': 8, 'ra': 8, 'r31': 8, 'lr': 8, 'pc': 8, 'ip': 8, 'hi': 8, 'lo': 8, 'f0': 8, 'f0_lo': 4, 'f1': 8, 'f1_lo': 4, 'f2': 8, 'f2_lo': 4, 'f3': 8, 'f3_lo': 4, 'f4': 8, 'f4_lo': 4, 'f5': 8, 'f5_lo': 4, 'f6': 8, 'f6_lo': 4, 'f7': 8, 'f7_lo': 4, 'f8': 8, 'f8_lo': 4, 'f9': 8, 'f9_lo': 4, 'f10': 8, 'f10_lo': 4, 'f11': 8, 'f11_lo': 4, 'f12': 8, 'f12_lo': 4, 'f13': 8, 'f13_lo': 4, 'f14': 8, 'f14_lo': 4, 'f15': 8, 'f15_lo': 4, 'f16': 8, 'f16_lo': 4, 'f17': 8, 'f17_lo': 4, 'f18': 8, 'f18_lo': 4, 'f19': 8, 'f19_lo': 4, 'f20': 8, 'f20_lo': 4, 'f21': 8, 'f21_lo': 4, 'f22': 8, 'f22_lo': 4, 'f23': 8, 'f23_lo': 4, 'f24': 8, 'f24_lo': 4, 'f25': 8, 'f25_lo': 4, 'f26': 8, 'f26_lo': 4, 'f27': 8, 'f27_lo': 4, 'f28': 8, 'f28_lo': 4, 'f29': 8, 'f29_lo': 4, 'f30': 8, 'f30_lo': 4, 'f31': 8, 'f31_lo': 4, 'fir': 4, 'fccr': 4, 'fexr': 4, 'fenr': 4, 'fcsr': 4, 'cp0_status': 4, 'ulr': 8, 'emnote': 4, 'cond': 4, 'cmstart': 8, 'cmlen': 8, 'nraddr': 8, 'ip_at_syscall': 8} 
        self.register_aliases = {'zero': ['r0'], 'at': ['r1'], 'v0': ['r2'], 'v1': ['r3'], 'a0': ['r4'], 'a1': ['r5'], 'a2': ['r6'], 'a3': ['r7'], 't0': ['r8', 'a4'], 't1': ['r9', 'a5'], 't2': ['r10', 'a6'], 't3': ['r11', 'a7'], 't4': ['r12'], 't5': ['r13'], 't6': ['r14'], 't7': ['r15'], 's0': ['r16'], 's1': ['r17'], 's2': ['r18'], 's3': ['r19'], 's4': ['r20'], 's5': ['r21'], 's6': ['r22'], 's7': ['r23'], 't8': ['r24'], 't9': ['r25'], 'k0': ['r26'], 'k1': ['r27'], 'gp': ['r28'], 'sp': ['r29'], 's8': ['r30', 'fp', 'bp'], 'ra': ['r31', 'lr'], 'pc': ['ip'], 'hi': [], 'lo': [], 'f0': [], 'f1': [], 'f2': [], 'f3': [], 'f4': [], 'f5': [], 'f6': [], 'f7': [], 'f8': [], 'f9': [], 'f10': [], 'f11': [], 'f12': [], 'f13': [], 'f14': [], 'f15': [], 'f16': [], 'f17': [], 'f18': [], 'f19': [], 'f20': [], 'f21': [], 'f22': [], 'f23': [], 'f24': [], 'f25': [], 'f26': [], 'f27': [], 'f28': [], 'f29': [], 'f30': [], 'f31': [], 'fir': [], 'fccr': [], 'fexr': [], 'fenr': [], 'fcsr': [], 'cp0_status': [], 'ulr': [], 'emnote': [], 'cond': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'ip_at_syscall': []} 

STR_ArchPPC32 = """class ArchPPC32():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'gpr0': 4, 'r0': 4, 'gpr1': 4, 'r1': 4, 'sp': 4, 'gpr2': 4, 'r2': 4, 'gpr3': 4, 'r3': 4, 'gpr4': 4, 'r4': 4, 'gpr5': 4, 'r5': 4, 'gpr6': 4, 'r6': 4, 'gpr7': 4, 'r7': 4, 'gpr8': 4, 'r8': 4, 'gpr9': 4, 'r9': 4, 'gpr10': 4, 'r10': 4, 'gpr11': 4, 'r11': 4, 'gpr12': 4, 'r12': 4, 'gpr13': 4, 'r13': 4, 'gpr14': 4, 'r14': 4, 'gpr15': 4, 'r15': 4, 'gpr16': 4, 'r16': 4, 'gpr17': 4, 'r17': 4, 'gpr18': 4, 'r18': 4, 'gpr19': 4, 'r19': 4, 'gpr20': 4, 'r20': 4, 'gpr21': 4, 'r21': 4, 'gpr22': 4, 'r22': 4, 'gpr23': 4, 'r23': 4, 'gpr24': 4, 'r24': 4, 'gpr25': 4, 'r25': 4, 'gpr26': 4, 'r26': 4, 'gpr27': 4, 'r27': 4, 'gpr28': 4, 'r28': 4, 'gpr29': 4, 'r29': 4, 'gpr30': 4, 'r30': 4, 'gpr31': 4, 'r31': 4, 'bp': 4, 'vsr0': 16, 'v0': 16, 'fpr0': 8, 'vsr1': 16, 'v1': 16, 'fpr1': 8, 'vsr2': 16, 'v2': 16, 'fpr2': 8, 'vsr3': 16, 'v3': 16, 'fpr3': 8, 'vsr4': 16, 'v4': 16, 'fpr4': 8, 'vsr5': 16, 'v5': 16, 'fpr5': 8, 'vsr6': 16, 'v6': 16, 'fpr6': 8, 'vsr7': 16, 'v7': 16, 'fpr7': 8, 'vsr8': 16, 'v8': 16, 'fpr8': 8, 'vsr9': 16, 'v9': 16, 'fpr9': 8, 'vsr10': 16, 'v10': 16, 'fpr10': 8, 'vsr11': 16, 'v11': 16, 'fpr11': 8, 'vsr12': 16, 'v12': 16, 'fpr12': 8, 'vsr13': 16, 'v13': 16, 'fpr13': 8, 'vsr14': 16, 'v14': 16, 'fpr14': 8, 'vsr15': 16, 'v15': 16, 'fpr15': 8, 'vsr16': 16, 'v16': 16, 'fpr16': 8, 'vsr17': 16, 'v17': 16, 'fpr17': 8, 'vsr18': 16, 'v18': 16, 'fpr18': 8, 'vsr19': 16, 'v19': 16, 'fpr19': 8, 'vsr20': 16, 'v20': 16, 'fpr20': 8, 'vsr21': 16, 'v21': 16, 'fpr21': 8, 'vsr22': 16, 'v22': 16, 'fpr22': 8, 'vsr23': 16, 'v23': 16, 'fpr23': 8, 'vsr24': 16, 'v24': 16, 'fpr24': 8, 'vsr25': 16, 'v25': 16, 'fpr25': 8, 'vsr26': 16, 'v26': 16, 'fpr26': 8, 'vsr27': 16, 'v27': 16, 'fpr27': 8, 'vsr28': 16, 'v28': 16, 'fpr28': 8, 'vsr29': 16, 'v29': 16, 'fpr29': 8, 'vsr30': 16, 'v30': 16, 'fpr30': 8, 'vsr31': 16, 'v31': 16, 'fpr31': 8, 'vsr32': 16, 'v32': 16, 'vsr33': 16, 'v33': 16, 'vsr34': 16, 'v34': 16, 'vsr35': 16, 'v35': 16, 'vsr36': 16, 'v36': 16, 'vsr37': 16, 'v37': 16, 'vsr38': 16, 'v38': 16, 'vsr39': 16, 'v39': 16, 'vsr40': 16, 'v40': 16, 'vsr41': 16, 'v41': 16, 'vsr42': 16, 'v42': 16, 'vsr43': 16, 'v43': 16, 'vsr44': 16, 'v44': 16, 'vsr45': 16, 'v45': 16, 'vsr46': 16, 'v46': 16, 'vsr47': 16, 'v47': 16, 'vsr48': 16, 'v48': 16, 'vsr49': 16, 'v49': 16, 'vsr50': 16, 'v50': 16, 'vsr51': 16, 'v51': 16, 'vsr52': 16, 'v52': 16, 'vsr53': 16, 'v53': 16, 'vsr54': 16, 'v54': 16, 'vsr55': 16, 'v55': 16, 'vsr56': 16, 'v56': 16, 'vsr57': 16, 'v57': 16, 'vsr58': 16, 'v58': 16, 'vsr59': 16, 'v59': 16, 'vsr60': 16, 'v60': 16, 'vsr61': 16, 'v61': 16, 'vsr62': 16, 'v62': 16, 'vsr63': 16, 'v63': 16, 'cia': 4, 'ip': 4, 'pc': 4, 'lr': 4, 'ctr': 4, 'xer_so': 1, 'xer_ov': 1, 'xer_ca': 1, 'xer_bc': 1, 'cr0_321': 1, 'cr0_0': 1, 'cr0': 1, 'cr1_321': 1, 'cr1_0': 1, 'cr1': 1, 'cr2_321': 1, 'cr2_0': 1, 'cr2': 1, 'cr3_321': 1, 'cr3_0': 1, 'cr3': 1, 'cr4_321': 1, 'cr4_0': 1, 'cr4': 1, 'cr5_321': 1, 'cr5_0': 1, 'cr5': 1, 'cr6_321': 1, 'cr6_0': 1, 'cr6': 1, 'cr7_321': 1, 'cr7_0': 1, 'cr7': 1, 'fpround': 1, 'dfpround': 1, 'c_fpcc': 1, 'vrsave': 4, 'vscr': 4, 'emnote': 4, 'cmstart': 4, 'cmlen': 4, 'nraddr': 4, 'nraddr_gpr2': 4, 'redir_sp': 4, 'redir_stack': 128, 'ip_at_syscall': 4, 'sprg3_ro': 4, 'tfhar': 8, 'texasr': 8, 'tfiar': 8, 'ppr': 8, 'texasru': 4, 'pspb': 4} 
        self.register_aliases = {'gpr0': ['r0'], 'gpr1': ['r1', 'sp'], 'gpr2': ['r2'], 'gpr3': ['r3'], 'gpr4': ['r4'], 'gpr5': ['r5'], 'gpr6': ['r6'], 'gpr7': ['r7'], 'gpr8': ['r8'], 'gpr9': ['r9'], 'gpr10': ['r10'], 'gpr11': ['r11'], 'gpr12': ['r12'], 'gpr13': ['r13'], 'gpr14': ['r14'], 'gpr15': ['r15'], 'gpr16': ['r16'], 'gpr17': ['r17'], 'gpr18': ['r18'], 'gpr19': ['r19'], 'gpr20': ['r20'], 'gpr21': ['r21'], 'gpr22': ['r22'], 'gpr23': ['r23'], 'gpr24': ['r24'], 'gpr25': ['r25'], 'gpr26': ['r26'], 'gpr27': ['r27'], 'gpr28': ['r28'], 'gpr29': ['r29'], 'gpr30': ['r30'], 'gpr31': ['r31', 'bp'], 'vsr0': ['v0'], 'vsr1': ['v1'], 'vsr2': ['v2'], 'vsr3': ['v3'], 'vsr4': ['v4'], 'vsr5': ['v5'], 'vsr6': ['v6'], 'vsr7': ['v7'], 'vsr8': ['v8'], 'vsr9': ['v9'], 'vsr10': ['v10'], 'vsr11': ['v11'], 'vsr12': ['v12'], 'vsr13': ['v13'], 'vsr14': ['v14'], 'vsr15': ['v15'], 'vsr16': ['v16'], 'vsr17': ['v17'], 'vsr18': ['v18'], 'vsr19': ['v19'], 'vsr20': ['v20'], 'vsr21': ['v21'], 'vsr22': ['v22'], 'vsr23': ['v23'], 'vsr24': ['v24'], 'vsr25': ['v25'], 'vsr26': ['v26'], 'vsr27': ['v27'], 'vsr28': ['v28'], 'vsr29': ['v29'], 'vsr30': ['v30'], 'vsr31': ['v31'], 'vsr32': ['v32'], 'vsr33': ['v33'], 'vsr34': ['v34'], 'vsr35': ['v35'], 'vsr36': ['v36'], 'vsr37': ['v37'], 'vsr38': ['v38'], 'vsr39': ['v39'], 'vsr40': ['v40'], 'vsr41': ['v41'], 'vsr42': ['v42'], 'vsr43': ['v43'], 'vsr44': ['v44'], 'vsr45': ['v45'], 'vsr46': ['v46'], 'vsr47': ['v47'], 'vsr48': ['v48'], 'vsr49': ['v49'], 'vsr50': ['v50'], 'vsr51': ['v51'], 'vsr52': ['v52'], 'vsr53': ['v53'], 'vsr54': ['v54'], 'vsr55': ['v55'], 'vsr56': ['v56'], 'vsr57': ['v57'], 'vsr58': ['v58'], 'vsr59': ['v59'], 'vsr60': ['v60'], 'vsr61': ['v61'], 'vsr62': ['v62'], 'vsr63': ['v63'], 'cia': ['ip', 'pc'], 'lr': [], 'ctr': [], 'xer_so': [], 'xer_ov': [], 'xer_ca': [], 'xer_bc': [], 'cr0_321': [], 'cr0_0': ['cr0'], 'cr1_321': [], 'cr1_0': ['cr1'], 'cr2_321': [], 'cr2_0': ['cr2'], 'cr3_321': [], 'cr3_0': ['cr3'], 'cr4_321': [], 'cr4_0': ['cr4'], 'cr5_321': [], 'cr5_0': ['cr5'], 'cr6_321': [], 'cr6_0': ['cr6'], 'cr7_321': [], 'cr7_0': ['cr7'], 'fpround': [], 'dfpround': [], 'c_fpcc': [], 'vrsave': [], 'vscr': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'nraddr_gpr2': [], 'redir_sp': [], 'redir_stack': [], 'ip_at_syscall': [], 'sprg3_ro': [], 'tfhar': [], 'texasr': [], 'tfiar': [], 'ppr': [], 'texasru': [], 'pspb': []} """

class ArchPPC32():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'gpr0': 4, 'r0': 4, 'gpr1': 4, 'r1': 4, 'sp': 4, 'gpr2': 4, 'r2': 4, 'gpr3': 4, 'r3': 4, 'gpr4': 4, 'r4': 4, 'gpr5': 4, 'r5': 4, 'gpr6': 4, 'r6': 4, 'gpr7': 4, 'r7': 4, 'gpr8': 4, 'r8': 4, 'gpr9': 4, 'r9': 4, 'gpr10': 4, 'r10': 4, 'gpr11': 4, 'r11': 4, 'gpr12': 4, 'r12': 4, 'gpr13': 4, 'r13': 4, 'gpr14': 4, 'r14': 4, 'gpr15': 4, 'r15': 4, 'gpr16': 4, 'r16': 4, 'gpr17': 4, 'r17': 4, 'gpr18': 4, 'r18': 4, 'gpr19': 4, 'r19': 4, 'gpr20': 4, 'r20': 4, 'gpr21': 4, 'r21': 4, 'gpr22': 4, 'r22': 4, 'gpr23': 4, 'r23': 4, 'gpr24': 4, 'r24': 4, 'gpr25': 4, 'r25': 4, 'gpr26': 4, 'r26': 4, 'gpr27': 4, 'r27': 4, 'gpr28': 4, 'r28': 4, 'gpr29': 4, 'r29': 4, 'gpr30': 4, 'r30': 4, 'gpr31': 4, 'r31': 4, 'bp': 4, 'vsr0': 16, 'v0': 16, 'fpr0': 8, 'vsr1': 16, 'v1': 16, 'fpr1': 8, 'vsr2': 16, 'v2': 16, 'fpr2': 8, 'vsr3': 16, 'v3': 16, 'fpr3': 8, 'vsr4': 16, 'v4': 16, 'fpr4': 8, 'vsr5': 16, 'v5': 16, 'fpr5': 8, 'vsr6': 16, 'v6': 16, 'fpr6': 8, 'vsr7': 16, 'v7': 16, 'fpr7': 8, 'vsr8': 16, 'v8': 16, 'fpr8': 8, 'vsr9': 16, 'v9': 16, 'fpr9': 8, 'vsr10': 16, 'v10': 16, 'fpr10': 8, 'vsr11': 16, 'v11': 16, 'fpr11': 8, 'vsr12': 16, 'v12': 16, 'fpr12': 8, 'vsr13': 16, 'v13': 16, 'fpr13': 8, 'vsr14': 16, 'v14': 16, 'fpr14': 8, 'vsr15': 16, 'v15': 16, 'fpr15': 8, 'vsr16': 16, 'v16': 16, 'fpr16': 8, 'vsr17': 16, 'v17': 16, 'fpr17': 8, 'vsr18': 16, 'v18': 16, 'fpr18': 8, 'vsr19': 16, 'v19': 16, 'fpr19': 8, 'vsr20': 16, 'v20': 16, 'fpr20': 8, 'vsr21': 16, 'v21': 16, 'fpr21': 8, 'vsr22': 16, 'v22': 16, 'fpr22': 8, 'vsr23': 16, 'v23': 16, 'fpr23': 8, 'vsr24': 16, 'v24': 16, 'fpr24': 8, 'vsr25': 16, 'v25': 16, 'fpr25': 8, 'vsr26': 16, 'v26': 16, 'fpr26': 8, 'vsr27': 16, 'v27': 16, 'fpr27': 8, 'vsr28': 16, 'v28': 16, 'fpr28': 8, 'vsr29': 16, 'v29': 16, 'fpr29': 8, 'vsr30': 16, 'v30': 16, 'fpr30': 8, 'vsr31': 16, 'v31': 16, 'fpr31': 8, 'vsr32': 16, 'v32': 16, 'vsr33': 16, 'v33': 16, 'vsr34': 16, 'v34': 16, 'vsr35': 16, 'v35': 16, 'vsr36': 16, 'v36': 16, 'vsr37': 16, 'v37': 16, 'vsr38': 16, 'v38': 16, 'vsr39': 16, 'v39': 16, 'vsr40': 16, 'v40': 16, 'vsr41': 16, 'v41': 16, 'vsr42': 16, 'v42': 16, 'vsr43': 16, 'v43': 16, 'vsr44': 16, 'v44': 16, 'vsr45': 16, 'v45': 16, 'vsr46': 16, 'v46': 16, 'vsr47': 16, 'v47': 16, 'vsr48': 16, 'v48': 16, 'vsr49': 16, 'v49': 16, 'vsr50': 16, 'v50': 16, 'vsr51': 16, 'v51': 16, 'vsr52': 16, 'v52': 16, 'vsr53': 16, 'v53': 16, 'vsr54': 16, 'v54': 16, 'vsr55': 16, 'v55': 16, 'vsr56': 16, 'v56': 16, 'vsr57': 16, 'v57': 16, 'vsr58': 16, 'v58': 16, 'vsr59': 16, 'v59': 16, 'vsr60': 16, 'v60': 16, 'vsr61': 16, 'v61': 16, 'vsr62': 16, 'v62': 16, 'vsr63': 16, 'v63': 16, 'cia': 4, 'ip': 4, 'pc': 4, 'lr': 4, 'ctr': 4, 'xer_so': 1, 'xer_ov': 1, 'xer_ca': 1, 'xer_bc': 1, 'cr0_321': 1, 'cr0_0': 1, 'cr0': 1, 'cr1_321': 1, 'cr1_0': 1, 'cr1': 1, 'cr2_321': 1, 'cr2_0': 1, 'cr2': 1, 'cr3_321': 1, 'cr3_0': 1, 'cr3': 1, 'cr4_321': 1, 'cr4_0': 1, 'cr4': 1, 'cr5_321': 1, 'cr5_0': 1, 'cr5': 1, 'cr6_321': 1, 'cr6_0': 1, 'cr6': 1, 'cr7_321': 1, 'cr7_0': 1, 'cr7': 1, 'fpround': 1, 'dfpround': 1, 'c_fpcc': 1, 'vrsave': 4, 'vscr': 4, 'emnote': 4, 'cmstart': 4, 'cmlen': 4, 'nraddr': 4, 'nraddr_gpr2': 4, 'redir_sp': 4, 'redir_stack': 128, 'ip_at_syscall': 4, 'sprg3_ro': 4, 'tfhar': 8, 'texasr': 8, 'tfiar': 8, 'ppr': 8, 'texasru': 4, 'pspb': 4} 
        self.register_aliases = {'gpr0': ['r0'], 'gpr1': ['r1', 'sp'], 'gpr2': ['r2'], 'gpr3': ['r3'], 'gpr4': ['r4'], 'gpr5': ['r5'], 'gpr6': ['r6'], 'gpr7': ['r7'], 'gpr8': ['r8'], 'gpr9': ['r9'], 'gpr10': ['r10'], 'gpr11': ['r11'], 'gpr12': ['r12'], 'gpr13': ['r13'], 'gpr14': ['r14'], 'gpr15': ['r15'], 'gpr16': ['r16'], 'gpr17': ['r17'], 'gpr18': ['r18'], 'gpr19': ['r19'], 'gpr20': ['r20'], 'gpr21': ['r21'], 'gpr22': ['r22'], 'gpr23': ['r23'], 'gpr24': ['r24'], 'gpr25': ['r25'], 'gpr26': ['r26'], 'gpr27': ['r27'], 'gpr28': ['r28'], 'gpr29': ['r29'], 'gpr30': ['r30'], 'gpr31': ['r31', 'bp'], 'vsr0': ['v0'], 'vsr1': ['v1'], 'vsr2': ['v2'], 'vsr3': ['v3'], 'vsr4': ['v4'], 'vsr5': ['v5'], 'vsr6': ['v6'], 'vsr7': ['v7'], 'vsr8': ['v8'], 'vsr9': ['v9'], 'vsr10': ['v10'], 'vsr11': ['v11'], 'vsr12': ['v12'], 'vsr13': ['v13'], 'vsr14': ['v14'], 'vsr15': ['v15'], 'vsr16': ['v16'], 'vsr17': ['v17'], 'vsr18': ['v18'], 'vsr19': ['v19'], 'vsr20': ['v20'], 'vsr21': ['v21'], 'vsr22': ['v22'], 'vsr23': ['v23'], 'vsr24': ['v24'], 'vsr25': ['v25'], 'vsr26': ['v26'], 'vsr27': ['v27'], 'vsr28': ['v28'], 'vsr29': ['v29'], 'vsr30': ['v30'], 'vsr31': ['v31'], 'vsr32': ['v32'], 'vsr33': ['v33'], 'vsr34': ['v34'], 'vsr35': ['v35'], 'vsr36': ['v36'], 'vsr37': ['v37'], 'vsr38': ['v38'], 'vsr39': ['v39'], 'vsr40': ['v40'], 'vsr41': ['v41'], 'vsr42': ['v42'], 'vsr43': ['v43'], 'vsr44': ['v44'], 'vsr45': ['v45'], 'vsr46': ['v46'], 'vsr47': ['v47'], 'vsr48': ['v48'], 'vsr49': ['v49'], 'vsr50': ['v50'], 'vsr51': ['v51'], 'vsr52': ['v52'], 'vsr53': ['v53'], 'vsr54': ['v54'], 'vsr55': ['v55'], 'vsr56': ['v56'], 'vsr57': ['v57'], 'vsr58': ['v58'], 'vsr59': ['v59'], 'vsr60': ['v60'], 'vsr61': ['v61'], 'vsr62': ['v62'], 'vsr63': ['v63'], 'cia': ['ip', 'pc'], 'lr': [], 'ctr': [], 'xer_so': [], 'xer_ov': [], 'xer_ca': [], 'xer_bc': [], 'cr0_321': [], 'cr0_0': ['cr0'], 'cr1_321': [], 'cr1_0': ['cr1'], 'cr2_321': [], 'cr2_0': ['cr2'], 'cr3_321': [], 'cr3_0': ['cr3'], 'cr4_321': [], 'cr4_0': ['cr4'], 'cr5_321': [], 'cr5_0': ['cr5'], 'cr6_321': [], 'cr6_0': ['cr6'], 'cr7_321': [], 'cr7_0': ['cr7'], 'fpround': [], 'dfpround': [], 'c_fpcc': [], 'vrsave': [], 'vscr': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'nraddr_gpr2': [], 'redir_sp': [], 'redir_stack': [], 'ip_at_syscall': [], 'sprg3_ro': [], 'tfhar': [], 'texasr': [], 'tfiar': [], 'ppr': [], 'texasru': [], 'pspb': []} 

STR_ArchPPC64 = """class ArchPPC64():
    def __init__(self):
        self.bits = 64
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'gpr0': 8, 'r0': 8, 'gpr1': 8, 'r1': 8, 'sp': 8, 'gpr2': 8, 'r2': 8, 'rtoc': 8, 'gpr3': 8, 'r3': 8, 'gpr4': 8, 'r4': 8, 'gpr5': 8, 'r5': 8, 'gpr6': 8, 'r6': 8, 'gpr7': 8, 'r7': 8, 'gpr8': 8, 'r8': 8, 'gpr9': 8, 'r9': 8, 'gpr10': 8, 'r10': 8, 'gpr11': 8, 'r11': 8, 'gpr12': 8, 'r12': 8, 'gpr13': 8, 'r13': 8, 'gpr14': 8, 'r14': 8, 'gpr15': 8, 'r15': 8, 'gpr16': 8, 'r16': 8, 'gpr17': 8, 'r17': 8, 'gpr18': 8, 'r18': 8, 'gpr19': 8, 'r19': 8, 'gpr20': 8, 'r20': 8, 'gpr21': 8, 'r21': 8, 'gpr22': 8, 'r22': 8, 'gpr23': 8, 'r23': 8, 'gpr24': 8, 'r24': 8, 'gpr25': 8, 'r25': 8, 'gpr26': 8, 'r26': 8, 'gpr27': 8, 'r27': 8, 'gpr28': 8, 'r28': 8, 'gpr29': 8, 'r29': 8, 'gpr30': 8, 'r30': 8, 'gpr31': 8, 'r31': 8, 'bp': 8, 'vsr0': 16, 'v0': 16, 'fpr0': 8, 'vsr1': 16, 'v1': 16, 'fpr1': 8, 'vsr2': 16, 'v2': 16, 'fpr2': 8, 'vsr3': 16, 'v3': 16, 'fpr3': 8, 'vsr4': 16, 'v4': 16, 'fpr4': 8, 'vsr5': 16, 'v5': 16, 'fpr5': 8, 'vsr6': 16, 'v6': 16, 'fpr6': 8, 'vsr7': 16, 'v7': 16, 'fpr7': 8, 'vsr8': 16, 'v8': 16, 'fpr8': 8, 'vsr9': 16, 'v9': 16, 'fpr9': 8, 'vsr10': 16, 'v10': 16, 'fpr10': 8, 'vsr11': 16, 'v11': 16, 'fpr11': 8, 'vsr12': 16, 'v12': 16, 'fpr12': 8, 'vsr13': 16, 'v13': 16, 'fpr13': 8, 'vsr14': 16, 'v14': 16, 'fpr14': 8, 'vsr15': 16, 'v15': 16, 'fpr15': 8, 'vsr16': 16, 'v16': 16, 'fpr16': 8, 'vsr17': 16, 'v17': 16, 'fpr17': 8, 'vsr18': 16, 'v18': 16, 'fpr18': 8, 'vsr19': 16, 'v19': 16, 'fpr19': 8, 'vsr20': 16, 'v20': 16, 'fpr20': 8, 'vsr21': 16, 'v21': 16, 'fpr21': 8, 'vsr22': 16, 'v22': 16, 'fpr22': 8, 'vsr23': 16, 'v23': 16, 'fpr23': 8, 'vsr24': 16, 'v24': 16, 'fpr24': 8, 'vsr25': 16, 'v25': 16, 'fpr25': 8, 'vsr26': 16, 'v26': 16, 'fpr26': 8, 'vsr27': 16, 'v27': 16, 'fpr27': 8, 'vsr28': 16, 'v28': 16, 'fpr28': 8, 'vsr29': 16, 'v29': 16, 'fpr29': 8, 'vsr30': 16, 'v30': 16, 'fpr30': 8, 'vsr31': 16, 'v31': 16, 'fpr31': 8, 'vsr32': 16, 'v32': 16, 'vsr33': 16, 'v33': 16, 'vsr34': 16, 'v34': 16, 'vsr35': 16, 'v35': 16, 'vsr36': 16, 'v36': 16, 'vsr37': 16, 'v37': 16, 'vsr38': 16, 'v38': 16, 'vsr39': 16, 'v39': 16, 'vsr40': 16, 'v40': 16, 'vsr41': 16, 'v41': 16, 'vsr42': 16, 'v42': 16, 'vsr43': 16, 'v43': 16, 'vsr44': 16, 'v44': 16, 'vsr45': 16, 'v45': 16, 'vsr46': 16, 'v46': 16, 'vsr47': 16, 'v47': 16, 'vsr48': 16, 'v48': 16, 'vsr49': 16, 'v49': 16, 'vsr50': 16, 'v50': 16, 'vsr51': 16, 'v51': 16, 'vsr52': 16, 'v52': 16, 'vsr53': 16, 'v53': 16, 'vsr54': 16, 'v54': 16, 'vsr55': 16, 'v55': 16, 'vsr56': 16, 'v56': 16, 'vsr57': 16, 'v57': 16, 'vsr58': 16, 'v58': 16, 'vsr59': 16, 'v59': 16, 'vsr60': 16, 'v60': 16, 'vsr61': 16, 'v61': 16, 'vsr62': 16, 'v62': 16, 'vsr63': 16, 'v63': 16, 'cia': 8, 'ip': 8, 'pc': 8, 'lr': 8, 'ctr': 8, 'xer_so': 1, 'xer_ov': 1, 'xer_ca': 1, 'xer_bc': 1, 'cr0_321': 1, 'cr0_0': 1, 'cr0': 1, 'cr1_321': 1, 'cr1_0': 1, 'cr1': 1, 'cr2_321': 1, 'cr2_0': 1, 'cr2': 1, 'cr3_321': 1, 'cr3_0': 1, 'cr3': 1, 'cr4_321': 1, 'cr4_0': 1, 'cr4': 1, 'cr5_321': 1, 'cr5_0': 1, 'cr5': 1, 'cr6_321': 1, 'cr6_0': 1, 'cr6': 1, 'cr7_321': 1, 'cr7_0': 1, 'cr7': 1, 'fpround': 1, 'dfpround': 1, 'c_fpcc': 1, 'vrsave': 4, 'vscr': 4, 'emnote': 4, 'cmstart': 8, 'cmlen': 8, 'nraddr': 8, 'nraddr_gpr2': 8, 'redir_sp': 8, 'redir_stack': 256, 'ip_at_syscall': 8, 'sprg3_ro': 8, 'tfhar': 8, 'texasr': 8, 'tfiar': 8, 'ppr': 8, 'texasru': 4, 'pspb': 4} 
        self.register_aliases = {'gpr0': ['r0'], 'gpr1': ['r1', 'sp'], 'gpr2': ['r2', 'rtoc'], 'gpr3': ['r3'], 'gpr4': ['r4'], 'gpr5': ['r5'], 'gpr6': ['r6'], 'gpr7': ['r7'], 'gpr8': ['r8'], 'gpr9': ['r9'], 'gpr10': ['r10'], 'gpr11': ['r11'], 'gpr12': ['r12'], 'gpr13': ['r13'], 'gpr14': ['r14'], 'gpr15': ['r15'], 'gpr16': ['r16'], 'gpr17': ['r17'], 'gpr18': ['r18'], 'gpr19': ['r19'], 'gpr20': ['r20'], 'gpr21': ['r21'], 'gpr22': ['r22'], 'gpr23': ['r23'], 'gpr24': ['r24'], 'gpr25': ['r25'], 'gpr26': ['r26'], 'gpr27': ['r27'], 'gpr28': ['r28'], 'gpr29': ['r29'], 'gpr30': ['r30'], 'gpr31': ['r31', 'bp'], 'vsr0': ['v0'], 'vsr1': ['v1'], 'vsr2': ['v2'], 'vsr3': ['v3'], 'vsr4': ['v4'], 'vsr5': ['v5'], 'vsr6': ['v6'], 'vsr7': ['v7'], 'vsr8': ['v8'], 'vsr9': ['v9'], 'vsr10': ['v10'], 'vsr11': ['v11'], 'vsr12': ['v12'], 'vsr13': ['v13'], 'vsr14': ['v14'], 'vsr15': ['v15'], 'vsr16': ['v16'], 'vsr17': ['v17'], 'vsr18': ['v18'], 'vsr19': ['v19'], 'vsr20': ['v20'], 'vsr21': ['v21'], 'vsr22': ['v22'], 'vsr23': ['v23'], 'vsr24': ['v24'], 'vsr25': ['v25'], 'vsr26': ['v26'], 'vsr27': ['v27'], 'vsr28': ['v28'], 'vsr29': ['v29'], 'vsr30': ['v30'], 'vsr31': ['v31'], 'vsr32': ['v32'], 'vsr33': ['v33'], 'vsr34': ['v34'], 'vsr35': ['v35'], 'vsr36': ['v36'], 'vsr37': ['v37'], 'vsr38': ['v38'], 'vsr39': ['v39'], 'vsr40': ['v40'], 'vsr41': ['v41'], 'vsr42': ['v42'], 'vsr43': ['v43'], 'vsr44': ['v44'], 'vsr45': ['v45'], 'vsr46': ['v46'], 'vsr47': ['v47'], 'vsr48': ['v48'], 'vsr49': ['v49'], 'vsr50': ['v50'], 'vsr51': ['v51'], 'vsr52': ['v52'], 'vsr53': ['v53'], 'vsr54': ['v54'], 'vsr55': ['v55'], 'vsr56': ['v56'], 'vsr57': ['v57'], 'vsr58': ['v58'], 'vsr59': ['v59'], 'vsr60': ['v60'], 'vsr61': ['v61'], 'vsr62': ['v62'], 'vsr63': ['v63'], 'cia': ['ip', 'pc'], 'lr': [], 'ctr': [], 'xer_so': [], 'xer_ov': [], 'xer_ca': [], 'xer_bc': [], 'cr0_321': [], 'cr0_0': ['cr0'], 'cr1_321': [], 'cr1_0': ['cr1'], 'cr2_321': [], 'cr2_0': ['cr2'], 'cr3_321': [], 'cr3_0': ['cr3'], 'cr4_321': [], 'cr4_0': ['cr4'], 'cr5_321': [], 'cr5_0': ['cr5'], 'cr6_321': [], 'cr6_0': ['cr6'], 'cr7_321': [], 'cr7_0': ['cr7'], 'fpround': [], 'dfpround': [], 'c_fpcc': [], 'vrsave': [], 'vscr': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'nraddr_gpr2': [], 'redir_sp': [], 'redir_stack': [], 'ip_at_syscall': [], 'sprg3_ro': [], 'tfhar': [], 'texasr': [], 'tfiar': [], 'ppr': [], 'texasru': [], 'pspb': []} """

class ArchPPC64():
    def __init__(self):
        self.bits = 64
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'gpr0': 8, 'r0': 8, 'gpr1': 8, 'r1': 8, 'sp': 8, 'gpr2': 8, 'r2': 8, 'rtoc': 8, 'gpr3': 8, 'r3': 8, 'gpr4': 8, 'r4': 8, 'gpr5': 8, 'r5': 8, 'gpr6': 8, 'r6': 8, 'gpr7': 8, 'r7': 8, 'gpr8': 8, 'r8': 8, 'gpr9': 8, 'r9': 8, 'gpr10': 8, 'r10': 8, 'gpr11': 8, 'r11': 8, 'gpr12': 8, 'r12': 8, 'gpr13': 8, 'r13': 8, 'gpr14': 8, 'r14': 8, 'gpr15': 8, 'r15': 8, 'gpr16': 8, 'r16': 8, 'gpr17': 8, 'r17': 8, 'gpr18': 8, 'r18': 8, 'gpr19': 8, 'r19': 8, 'gpr20': 8, 'r20': 8, 'gpr21': 8, 'r21': 8, 'gpr22': 8, 'r22': 8, 'gpr23': 8, 'r23': 8, 'gpr24': 8, 'r24': 8, 'gpr25': 8, 'r25': 8, 'gpr26': 8, 'r26': 8, 'gpr27': 8, 'r27': 8, 'gpr28': 8, 'r28': 8, 'gpr29': 8, 'r29': 8, 'gpr30': 8, 'r30': 8, 'gpr31': 8, 'r31': 8, 'bp': 8, 'vsr0': 16, 'v0': 16, 'fpr0': 8, 'vsr1': 16, 'v1': 16, 'fpr1': 8, 'vsr2': 16, 'v2': 16, 'fpr2': 8, 'vsr3': 16, 'v3': 16, 'fpr3': 8, 'vsr4': 16, 'v4': 16, 'fpr4': 8, 'vsr5': 16, 'v5': 16, 'fpr5': 8, 'vsr6': 16, 'v6': 16, 'fpr6': 8, 'vsr7': 16, 'v7': 16, 'fpr7': 8, 'vsr8': 16, 'v8': 16, 'fpr8': 8, 'vsr9': 16, 'v9': 16, 'fpr9': 8, 'vsr10': 16, 'v10': 16, 'fpr10': 8, 'vsr11': 16, 'v11': 16, 'fpr11': 8, 'vsr12': 16, 'v12': 16, 'fpr12': 8, 'vsr13': 16, 'v13': 16, 'fpr13': 8, 'vsr14': 16, 'v14': 16, 'fpr14': 8, 'vsr15': 16, 'v15': 16, 'fpr15': 8, 'vsr16': 16, 'v16': 16, 'fpr16': 8, 'vsr17': 16, 'v17': 16, 'fpr17': 8, 'vsr18': 16, 'v18': 16, 'fpr18': 8, 'vsr19': 16, 'v19': 16, 'fpr19': 8, 'vsr20': 16, 'v20': 16, 'fpr20': 8, 'vsr21': 16, 'v21': 16, 'fpr21': 8, 'vsr22': 16, 'v22': 16, 'fpr22': 8, 'vsr23': 16, 'v23': 16, 'fpr23': 8, 'vsr24': 16, 'v24': 16, 'fpr24': 8, 'vsr25': 16, 'v25': 16, 'fpr25': 8, 'vsr26': 16, 'v26': 16, 'fpr26': 8, 'vsr27': 16, 'v27': 16, 'fpr27': 8, 'vsr28': 16, 'v28': 16, 'fpr28': 8, 'vsr29': 16, 'v29': 16, 'fpr29': 8, 'vsr30': 16, 'v30': 16, 'fpr30': 8, 'vsr31': 16, 'v31': 16, 'fpr31': 8, 'vsr32': 16, 'v32': 16, 'vsr33': 16, 'v33': 16, 'vsr34': 16, 'v34': 16, 'vsr35': 16, 'v35': 16, 'vsr36': 16, 'v36': 16, 'vsr37': 16, 'v37': 16, 'vsr38': 16, 'v38': 16, 'vsr39': 16, 'v39': 16, 'vsr40': 16, 'v40': 16, 'vsr41': 16, 'v41': 16, 'vsr42': 16, 'v42': 16, 'vsr43': 16, 'v43': 16, 'vsr44': 16, 'v44': 16, 'vsr45': 16, 'v45': 16, 'vsr46': 16, 'v46': 16, 'vsr47': 16, 'v47': 16, 'vsr48': 16, 'v48': 16, 'vsr49': 16, 'v49': 16, 'vsr50': 16, 'v50': 16, 'vsr51': 16, 'v51': 16, 'vsr52': 16, 'v52': 16, 'vsr53': 16, 'v53': 16, 'vsr54': 16, 'v54': 16, 'vsr55': 16, 'v55': 16, 'vsr56': 16, 'v56': 16, 'vsr57': 16, 'v57': 16, 'vsr58': 16, 'v58': 16, 'vsr59': 16, 'v59': 16, 'vsr60': 16, 'v60': 16, 'vsr61': 16, 'v61': 16, 'vsr62': 16, 'v62': 16, 'vsr63': 16, 'v63': 16, 'cia': 8, 'ip': 8, 'pc': 8, 'lr': 8, 'ctr': 8, 'xer_so': 1, 'xer_ov': 1, 'xer_ca': 1, 'xer_bc': 1, 'cr0_321': 1, 'cr0_0': 1, 'cr0': 1, 'cr1_321': 1, 'cr1_0': 1, 'cr1': 1, 'cr2_321': 1, 'cr2_0': 1, 'cr2': 1, 'cr3_321': 1, 'cr3_0': 1, 'cr3': 1, 'cr4_321': 1, 'cr4_0': 1, 'cr4': 1, 'cr5_321': 1, 'cr5_0': 1, 'cr5': 1, 'cr6_321': 1, 'cr6_0': 1, 'cr6': 1, 'cr7_321': 1, 'cr7_0': 1, 'cr7': 1, 'fpround': 1, 'dfpround': 1, 'c_fpcc': 1, 'vrsave': 4, 'vscr': 4, 'emnote': 4, 'cmstart': 8, 'cmlen': 8, 'nraddr': 8, 'nraddr_gpr2': 8, 'redir_sp': 8, 'redir_stack': 256, 'ip_at_syscall': 8, 'sprg3_ro': 8, 'tfhar': 8, 'texasr': 8, 'tfiar': 8, 'ppr': 8, 'texasru': 4, 'pspb': 4} 
        self.register_aliases = {'gpr0': ['r0'], 'gpr1': ['r1', 'sp'], 'gpr2': ['r2', 'rtoc'], 'gpr3': ['r3'], 'gpr4': ['r4'], 'gpr5': ['r5'], 'gpr6': ['r6'], 'gpr7': ['r7'], 'gpr8': ['r8'], 'gpr9': ['r9'], 'gpr10': ['r10'], 'gpr11': ['r11'], 'gpr12': ['r12'], 'gpr13': ['r13'], 'gpr14': ['r14'], 'gpr15': ['r15'], 'gpr16': ['r16'], 'gpr17': ['r17'], 'gpr18': ['r18'], 'gpr19': ['r19'], 'gpr20': ['r20'], 'gpr21': ['r21'], 'gpr22': ['r22'], 'gpr23': ['r23'], 'gpr24': ['r24'], 'gpr25': ['r25'], 'gpr26': ['r26'], 'gpr27': ['r27'], 'gpr28': ['r28'], 'gpr29': ['r29'], 'gpr30': ['r30'], 'gpr31': ['r31', 'bp'], 'vsr0': ['v0'], 'vsr1': ['v1'], 'vsr2': ['v2'], 'vsr3': ['v3'], 'vsr4': ['v4'], 'vsr5': ['v5'], 'vsr6': ['v6'], 'vsr7': ['v7'], 'vsr8': ['v8'], 'vsr9': ['v9'], 'vsr10': ['v10'], 'vsr11': ['v11'], 'vsr12': ['v12'], 'vsr13': ['v13'], 'vsr14': ['v14'], 'vsr15': ['v15'], 'vsr16': ['v16'], 'vsr17': ['v17'], 'vsr18': ['v18'], 'vsr19': ['v19'], 'vsr20': ['v20'], 'vsr21': ['v21'], 'vsr22': ['v22'], 'vsr23': ['v23'], 'vsr24': ['v24'], 'vsr25': ['v25'], 'vsr26': ['v26'], 'vsr27': ['v27'], 'vsr28': ['v28'], 'vsr29': ['v29'], 'vsr30': ['v30'], 'vsr31': ['v31'], 'vsr32': ['v32'], 'vsr33': ['v33'], 'vsr34': ['v34'], 'vsr35': ['v35'], 'vsr36': ['v36'], 'vsr37': ['v37'], 'vsr38': ['v38'], 'vsr39': ['v39'], 'vsr40': ['v40'], 'vsr41': ['v41'], 'vsr42': ['v42'], 'vsr43': ['v43'], 'vsr44': ['v44'], 'vsr45': ['v45'], 'vsr46': ['v46'], 'vsr47': ['v47'], 'vsr48': ['v48'], 'vsr49': ['v49'], 'vsr50': ['v50'], 'vsr51': ['v51'], 'vsr52': ['v52'], 'vsr53': ['v53'], 'vsr54': ['v54'], 'vsr55': ['v55'], 'vsr56': ['v56'], 'vsr57': ['v57'], 'vsr58': ['v58'], 'vsr59': ['v59'], 'vsr60': ['v60'], 'vsr61': ['v61'], 'vsr62': ['v62'], 'vsr63': ['v63'], 'cia': ['ip', 'pc'], 'lr': [], 'ctr': [], 'xer_so': [], 'xer_ov': [], 'xer_ca': [], 'xer_bc': [], 'cr0_321': [], 'cr0_0': ['cr0'], 'cr1_321': [], 'cr1_0': ['cr1'], 'cr2_321': [], 'cr2_0': ['cr2'], 'cr3_321': [], 'cr3_0': ['cr3'], 'cr4_321': [], 'cr4_0': ['cr4'], 'cr5_321': [], 'cr5_0': ['cr5'], 'cr6_321': [], 'cr6_0': ['cr6'], 'cr7_321': [], 'cr7_0': ['cr7'], 'fpround': [], 'dfpround': [], 'c_fpcc': [], 'vrsave': [], 'vscr': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'nraddr_gpr2': [], 'redir_sp': [], 'redir_stack': [], 'ip_at_syscall': [], 'sprg3_ro': [], 'tfhar': [], 'texasr': [], 'tfiar': [], 'ppr': [], 'texasru': [], 'pspb': []} 

STR_ArchRISCV64 = """class ArchRISCV64():
    def __init__(self):
        self.bits = 64
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "LE" 
        self.registers_size = {'x0': 8, 'zero': 8, 'x1': 8, 'ra': 8, 'lr': 8, 'x2': 8, 'sp': 8, 'x3': 8, 'gp': 8, 'x4': 8, 'tp': 8, 'x5': 8, 't0': 8, 'x6': 8, 't1': 8, 'x7': 8, 't2': 8, 'x8': 8, 's0': 8, 'fp': 8, 'bp': 8, 'x9': 8, 's1': 8, 'x10': 8, 'a0': 8, 'x11': 8, 'a1': 8, 'x12': 8, 'a2': 8, 'x13': 8, 'a3': 8, 'x14': 8, 'a4': 8, 'x15': 8, 'a5': 8, 'x16': 8, 'a6': 8, 'x17': 8, 'a7': 8, 'x18': 8, 's2': 8, 'x19': 8, 's3': 8, 'x20': 8, 's4': 8, 'x21': 8, 's5': 8, 'x22': 8, 's6': 8, 'x23': 8, 's7': 8, 'x24': 8, 's8': 8, 'x25': 8, 's9': 8, 'x26': 8, 's10': 8, 'x27': 8, 's11': 8, 'x28': 8, 't3': 8, 'x29': 8, 't4': 8, 'x30': 8, 't5': 8, 'x31': 8, 't6': 8, 'pc': 8, 'ip': 8, 'f0': 8, 'ft0': 8, 'f1': 8, 'ft1': 8, 'f2': 8, 'ft2': 8, 'f3': 8, 'ft3': 8, 'f4': 8, 'ft4': 8, 'f5': 8, 'ft5': 8, 'f6': 8, 'ft6': 8, 'f7': 8, 'ft7': 8, 'f8': 8, 'fs0': 8, 'f9': 8, 'fs1': 8, 'f10': 8, 'fa0': 8, 'f11': 8, 'fa1': 8, 'f12': 8, 'fa2': 8, 'f13': 8, 'fa3': 8, 'f14': 8, 'fa4': 8, 'f15': 8, 'fa5': 8, 'f16': 8, 'fa6': 8, 'f17': 8, 'fa7': 8, 'f18': 8, 'fs2': 8, 'f19': 8, 'fs3': 8, 'f20': 8, 'fs4': 8, 'f21': 8, 'fs5': 8, 'f22': 8, 'fs6': 8, 'f23': 8, 'fs7': 8, 'f24': 8, 'fs8': 8, 'f25': 8, 'fs9': 8, 'f26': 8, 'fs10': 8, 'f27': 8, 'fs11': 8, 'f28': 8, 'ft8': 8, 'f29': 8, 'ft9': 8, 'f30': 8, 'ft10': 8, 'f31': 8, 'ft11': 8, 'ip_at_syscall': 8} 
        self.register_aliases = {'x0': ['zero'], 'x1': ['ra', 'lr'], 'x2': ['sp'], 'x3': ['gp'], 'x4': ['tp'], 'x5': ['t0'], 'x6': ['t1'], 'x7': ['t2'], 'x8': ['s0', 'fp', 'bp'], 'x9': ['s1'], 'x10': ['a0'], 'x11': ['a1'], 'x12': ['a2'], 'x13': ['a3'], 'x14': ['a4'], 'x15': ['a5'], 'x16': ['a6'], 'x17': ['a7'], 'x18': ['s2'], 'x19': ['s3'], 'x20': ['s4'], 'x21': ['s5'], 'x22': ['s6'], 'x23': ['s7'], 'x24': ['s8'], 'x25': ['s9'], 'x26': ['s10'], 'x27': ['s11'], 'x28': ['t3'], 'x29': ['t4'], 'x30': ['t5'], 'x31': ['t6'], 'pc': ['ip'], 'f0': ['ft0'], 'f1': ['ft1'], 'f2': ['ft2'], 'f3': ['ft3'], 'f4': ['ft4'], 'f5': ['ft5'], 'f6': ['ft6'], 'f7': ['ft7'], 'f8': ['fs0'], 'f9': ['fs1'], 'f10': ['fa0'], 'f11': ['fa1'], 'f12': ['fa2'], 'f13': ['fa3'], 'f14': ['fa4'], 'f15': ['fa5'], 'f16': ['fa6'], 'f17': ['fa7'], 'f18': ['fs2'], 'f19': ['fs3'], 'f20': ['fs4'], 'f21': ['fs5'], 'f22': ['fs6'], 'f23': ['fs7'], 'f24': ['fs8'], 'f25': ['fs9'], 'f26': ['fs10'], 'f27': ['fs11'], 'f28': ['ft8'], 'f29': ['ft9'], 'f30': ['ft10'], 'f31': ['ft11'], 'ip_at_syscall': []} """

class ArchRISCV64():
    def __init__(self):
        self.bits = 64
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "LE" 
        self.registers_size = {'x0': 8, 'zero': 8, 'x1': 8, 'ra': 8, 'lr': 8, 'x2': 8, 'sp': 8, 'x3': 8, 'gp': 8, 'x4': 8, 'tp': 8, 'x5': 8, 't0': 8, 'x6': 8, 't1': 8, 'x7': 8, 't2': 8, 'x8': 8, 's0': 8, 'fp': 8, 'bp': 8, 'x9': 8, 's1': 8, 'x10': 8, 'a0': 8, 'x11': 8, 'a1': 8, 'x12': 8, 'a2': 8, 'x13': 8, 'a3': 8, 'x14': 8, 'a4': 8, 'x15': 8, 'a5': 8, 'x16': 8, 'a6': 8, 'x17': 8, 'a7': 8, 'x18': 8, 's2': 8, 'x19': 8, 's3': 8, 'x20': 8, 's4': 8, 'x21': 8, 's5': 8, 'x22': 8, 's6': 8, 'x23': 8, 's7': 8, 'x24': 8, 's8': 8, 'x25': 8, 's9': 8, 'x26': 8, 's10': 8, 'x27': 8, 's11': 8, 'x28': 8, 't3': 8, 'x29': 8, 't4': 8, 'x30': 8, 't5': 8, 'x31': 8, 't6': 8, 'pc': 8, 'ip': 8, 'f0': 8, 'ft0': 8, 'f1': 8, 'ft1': 8, 'f2': 8, 'ft2': 8, 'f3': 8, 'ft3': 8, 'f4': 8, 'ft4': 8, 'f5': 8, 'ft5': 8, 'f6': 8, 'ft6': 8, 'f7': 8, 'ft7': 8, 'f8': 8, 'fs0': 8, 'f9': 8, 'fs1': 8, 'f10': 8, 'fa0': 8, 'f11': 8, 'fa1': 8, 'f12': 8, 'fa2': 8, 'f13': 8, 'fa3': 8, 'f14': 8, 'fa4': 8, 'f15': 8, 'fa5': 8, 'f16': 8, 'fa6': 8, 'f17': 8, 'fa7': 8, 'f18': 8, 'fs2': 8, 'f19': 8, 'fs3': 8, 'f20': 8, 'fs4': 8, 'f21': 8, 'fs5': 8, 'f22': 8, 'fs6': 8, 'f23': 8, 'fs7': 8, 'f24': 8, 'fs8': 8, 'f25': 8, 'fs9': 8, 'f26': 8, 'fs10': 8, 'f27': 8, 'fs11': 8, 'f28': 8, 'ft8': 8, 'f29': 8, 'ft9': 8, 'f30': 8, 'ft10': 8, 'f31': 8, 'ft11': 8, 'ip_at_syscall': 8} 
        self.register_aliases = {'x0': ['zero'], 'x1': ['ra', 'lr'], 'x2': ['sp'], 'x3': ['gp'], 'x4': ['tp'], 'x5': ['t0'], 'x6': ['t1'], 'x7': ['t2'], 'x8': ['s0', 'fp', 'bp'], 'x9': ['s1'], 'x10': ['a0'], 'x11': ['a1'], 'x12': ['a2'], 'x13': ['a3'], 'x14': ['a4'], 'x15': ['a5'], 'x16': ['a6'], 'x17': ['a7'], 'x18': ['s2'], 'x19': ['s3'], 'x20': ['s4'], 'x21': ['s5'], 'x22': ['s6'], 'x23': ['s7'], 'x24': ['s8'], 'x25': ['s9'], 'x26': ['s10'], 'x27': ['s11'], 'x28': ['t3'], 'x29': ['t4'], 'x30': ['t5'], 'x31': ['t6'], 'pc': ['ip'], 'f0': ['ft0'], 'f1': ['ft1'], 'f2': ['ft2'], 'f3': ['ft3'], 'f4': ['ft4'], 'f5': ['ft5'], 'f6': ['ft6'], 'f7': ['ft7'], 'f8': ['fs0'], 'f9': ['fs1'], 'f10': ['fa0'], 'f11': ['fa1'], 'f12': ['fa2'], 'f13': ['fa3'], 'f14': ['fa4'], 'f15': ['fa5'], 'f16': ['fa6'], 'f17': ['fa7'], 'f18': ['fs2'], 'f19': ['fs3'], 'f20': ['fs4'], 'f21': ['fs5'], 'f22': ['fs6'], 'f23': ['fs7'], 'f24': ['fs8'], 'f25': ['fs9'], 'f26': ['fs10'], 'f27': ['fs11'], 'f28': ['ft8'], 'f29': ['ft9'], 'f30': ['ft10'], 'f31': ['ft11'], 'ip_at_syscall': []} 

STR_ArchS390X = """class ArchS390X():
    def __init__(self):
        self.bits = 64
        self.memory_endness  = "BE" 
        self.register_endness  = "BE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'ia': 8, 'ip': 8, 'pc': 8, 'r0': 8, 'r1': 8, 'r1_32': 4, 'r2': 8, 'r2_32': 4, 'r3': 8, 'r3_32': 4, 'r4': 8, 'r4_32': 4, 'r5': 8, 'r5_32': 4, 'r6': 8, 'r6_32': 4, 'r7': 8, 'r7_32': 4, 'r8': 8, 'r8_32': 4, 'r9': 8, 'r9_32': 4, 'r10': 8, 'r10_32': 4, 'r11': 8, 'bp': 8, 'r11_32': 4, 'r12': 8, 'r12_32': 4, 'r13': 8, 'r13_32': 4, 'r14': 8, 'lr': 8, 'r15': 8, 'sp': 8, 'v0': 16, 'f0': 8, 'v1': 16, 'f1': 8, 'v2': 16, 'f2': 8, 'v3': 16, 'f3': 8, 'v4': 16, 'f4': 8, 'v5': 16, 'f5': 8, 'v6': 16, 'f6': 8, 'v7': 16, 'f7': 8, 'v8': 16, 'f8': 8, 'v9': 16, 'f9': 8, 'v10': 16, 'f10': 8, 'v11': 16, 'f11': 8, 'v12': 16, 'f12': 8, 'v13': 16, 'f13': 8, 'v14': 16, 'f14': 8, 'v15': 16, 'f15': 8, 'v16': 16, 'v17': 16, 'v18': 16, 'v19': 16, 'v20': 16, 'v21': 16, 'v22': 16, 'v23': 16, 'v24': 16, 'v25': 16, 'v26': 16, 'v27': 16, 'v28': 16, 'v29': 16, 'v30': 16, 'v31': 16, 'a0': 4, 'a1': 4, 'a2': 4, 'a3': 4, 'a4': 4, 'a5': 4, 'a6': 4, 'a7': 4, 'a8': 4, 'a9': 4, 'a10': 4, 'a11': 4, 'a12': 4, 'a13': 4, 'a14': 4, 'a15': 4, 'nraddr': 8, 'cmstart': 8, 'cmlen': 8, 'ip_at_syscall': 8, 'emnote': 4} 
        self.register_aliases = {'ia': ['ip', 'pc'], 'r0': [], 'r1': [], 'r2': [], 'r3': [], 'r4': [], 'r5': [], 'r6': [], 'r7': [], 'r8': [], 'r9': [], 'r10': [], 'r11': ['bp'], 'r12': [], 'r13': [], 'r14': ['lr'], 'r15': ['sp'], 'v0': [], 'v1': [], 'v2': [], 'v3': [], 'v4': [], 'v5': [], 'v6': [], 'v7': [], 'v8': [], 'v9': [], 'v10': [], 'v11': [], 'v12': [], 'v13': [], 'v14': [], 'v15': [], 'v16': [], 'v17': [], 'v18': [], 'v19': [], 'v20': [], 'v21': [], 'v22': [], 'v23': [], 'v24': [], 'v25': [], 'v26': [], 'v27': [], 'v28': [], 'v29': [], 'v30': [], 'v31': [], 'a0': [], 'a1': [], 'a2': [], 'a3': [], 'a4': [], 'a5': [], 'a6': [], 'a7': [], 'a8': [], 'a9': [], 'a10': [], 'a11': [], 'a12': [], 'a13': [], 'a14': [], 'a15': [], 'nraddr': [], 'cmstart': [], 'cmlen': [], 'ip_at_syscall': [], 'emnote': []} """

class ArchS390X():
    def __init__(self):
        self.bits = 64
        self.memory_endness  = "BE" 
        self.register_endness  = "BE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'ia': 8, 'ip': 8, 'pc': 8, 'r0': 8, 'r1': 8, 'r1_32': 4, 'r2': 8, 'r2_32': 4, 'r3': 8, 'r3_32': 4, 'r4': 8, 'r4_32': 4, 'r5': 8, 'r5_32': 4, 'r6': 8, 'r6_32': 4, 'r7': 8, 'r7_32': 4, 'r8': 8, 'r8_32': 4, 'r9': 8, 'r9_32': 4, 'r10': 8, 'r10_32': 4, 'r11': 8, 'bp': 8, 'r11_32': 4, 'r12': 8, 'r12_32': 4, 'r13': 8, 'r13_32': 4, 'r14': 8, 'lr': 8, 'r15': 8, 'sp': 8, 'v0': 16, 'f0': 8, 'v1': 16, 'f1': 8, 'v2': 16, 'f2': 8, 'v3': 16, 'f3': 8, 'v4': 16, 'f4': 8, 'v5': 16, 'f5': 8, 'v6': 16, 'f6': 8, 'v7': 16, 'f7': 8, 'v8': 16, 'f8': 8, 'v9': 16, 'f9': 8, 'v10': 16, 'f10': 8, 'v11': 16, 'f11': 8, 'v12': 16, 'f12': 8, 'v13': 16, 'f13': 8, 'v14': 16, 'f14': 8, 'v15': 16, 'f15': 8, 'v16': 16, 'v17': 16, 'v18': 16, 'v19': 16, 'v20': 16, 'v21': 16, 'v22': 16, 'v23': 16, 'v24': 16, 'v25': 16, 'v26': 16, 'v27': 16, 'v28': 16, 'v29': 16, 'v30': 16, 'v31': 16, 'a0': 4, 'a1': 4, 'a2': 4, 'a3': 4, 'a4': 4, 'a5': 4, 'a6': 4, 'a7': 4, 'a8': 4, 'a9': 4, 'a10': 4, 'a11': 4, 'a12': 4, 'a13': 4, 'a14': 4, 'a15': 4, 'nraddr': 8, 'cmstart': 8, 'cmlen': 8, 'ip_at_syscall': 8, 'emnote': 4} 
        self.register_aliases = {'ia': ['ip', 'pc'], 'r0': [], 'r1': [], 'r2': [], 'r3': [], 'r4': [], 'r5': [], 'r6': [], 'r7': [], 'r8': [], 'r9': [], 'r10': [], 'r11': ['bp'], 'r12': [], 'r13': [], 'r14': ['lr'], 'r15': ['sp'], 'v0': [], 'v1': [], 'v2': [], 'v3': [], 'v4': [], 'v5': [], 'v6': [], 'v7': [], 'v8': [], 'v9': [], 'v10': [], 'v11': [], 'v12': [], 'v13': [], 'v14': [], 'v15': [], 'v16': [], 'v17': [], 'v18': [], 'v19': [], 'v20': [], 'v21': [], 'v22': [], 'v23': [], 'v24': [], 'v25': [], 'v26': [], 'v27': [], 'v28': [], 'v29': [], 'v30': [], 'v31': [], 'a0': [], 'a1': [], 'a2': [], 'a3': [], 'a4': [], 'a5': [], 'a6': [], 'a7': [], 'a8': [], 'a9': [], 'a10': [], 'a11': [], 'a12': [], 'a13': [], 'a14': [], 'a15': [], 'nraddr': [], 'cmstart': [], 'cmlen': [], 'ip_at_syscall': [], 'emnote': []} 

STR_ArchX86 = """class ArchX86():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'eax': 4, 'ax': 2, 'al': 1, 'ah': 1, 'ecx': 4, 'cx': 2, 'cl': 1, 'ch': 1, 'edx': 4, 'dx': 2, 'dl': 1, 'dh': 1, 'ebx': 4, 'bx': 2, 'bl': 1, 'bh': 1, 'esp': 4, 'sp': 4, 'ebp': 4, 'bp': 4, 'esi': 4, 'si': 2, 'sil': 1, 'sih': 1, 'edi': 4, 'di': 2, 'dil': 1, 'dih': 1, 'cc_op': 4, 'cc_dep1': 4, 'cc_dep2': 4, 'cc_ndep': 4, 'd': 4, 'dflag': 4, 'id': 4, 'idflag': 4, 'ac': 4, 'acflag': 4, 'eip': 4, 'ip': 4, 'pc': 4, 'fpreg': 64, 'fpu_regs': 64, 'mm0': 8, 'mm1': 8, 'mm2': 8, 'mm3': 8, 'mm4': 8, 'mm5': 8, 'mm6': 8, 'mm7': 8, 'fptag': 8, 'fpu_tags': 8, 'fpround': 4, 'fc3210': 4, 'ftop': 4, 'sseround': 4, 'xmm0': 16, 'xmm1': 16, 'xmm2': 16, 'xmm3': 16, 'xmm4': 16, 'xmm5': 16, 'xmm6': 16, 'xmm7': 16, 'cs': 2, 'ds': 2, 'es': 2, 'fs': 2, 'gs': 2, 'ss': 2, 'ldt': 8, 'gdt': 8, 'emnote': 4, 'cmstart': 4, 'cmlen': 4, 'nraddr': 4, 'sc_class': 4, 'ip_at_syscall': 4} 
        self.register_aliases = {'eax': [], 'ecx': [], 'edx': [], 'ebx': [], 'esp': ['sp'], 'ebp': ['bp'], 'esi': [], 'edi': [], 'cc_op': [], 'cc_dep1': [], 'cc_dep2': [], 'cc_ndep': [], 'd': ['dflag'], 'id': ['idflag'], 'ac': ['acflag'], 'eip': ['ip', 'pc'], 'fpreg': ['fpu_regs'], 'fptag': ['fpu_tags'], 'fpround': [], 'fc3210': [], 'ftop': [], 'sseround': [], 'xmm0': [], 'xmm1': [], 'xmm2': [], 'xmm3': [], 'xmm4': [], 'xmm5': [], 'xmm6': [], 'xmm7': [], 'cs': [], 'ds': [], 'es': [], 'fs': [], 'gs': [], 'ss': [], 'ldt': [], 'gdt': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'sc_class': [], 'ip_at_syscall': []} """

class ArchX86():
    def __init__(self):
        self.bits = 32
        self.memory_endness  = "LE" 
        self.register_endness  = "LE" 
        self.instruction_endness  = "BE" 
        self.registers_size = {'eax': 4, 'ax': 2, 'al': 1, 'ah': 1, 'ecx': 4, 'cx': 2, 'cl': 1, 'ch': 1, 'edx': 4, 'dx': 2, 'dl': 1, 'dh': 1, 'ebx': 4, 'bx': 2, 'bl': 1, 'bh': 1, 'esp': 4, 'sp': 4, 'ebp': 4, 'bp': 4, 'esi': 4, 'si': 2, 'sil': 1, 'sih': 1, 'edi': 4, 'di': 2, 'dil': 1, 'dih': 1, 'cc_op': 4, 'cc_dep1': 4, 'cc_dep2': 4, 'cc_ndep': 4, 'd': 4, 'dflag': 4, 'id': 4, 'idflag': 4, 'ac': 4, 'acflag': 4, 'eip': 4, 'ip': 4, 'pc': 4, 'fpreg': 64, 'fpu_regs': 64, 'mm0': 8, 'mm1': 8, 'mm2': 8, 'mm3': 8, 'mm4': 8, 'mm5': 8, 'mm6': 8, 'mm7': 8, 'fptag': 8, 'fpu_tags': 8, 'fpround': 4, 'fc3210': 4, 'ftop': 4, 'sseround': 4, 'xmm0': 16, 'xmm1': 16, 'xmm2': 16, 'xmm3': 16, 'xmm4': 16, 'xmm5': 16, 'xmm6': 16, 'xmm7': 16, 'cs': 2, 'ds': 2, 'es': 2, 'fs': 2, 'gs': 2, 'ss': 2, 'ldt': 8, 'gdt': 8, 'emnote': 4, 'cmstart': 4, 'cmlen': 4, 'nraddr': 4, 'sc_class': 4, 'ip_at_syscall': 4} 
        self.register_aliases = {'eax': [], 'ecx': [], 'edx': [], 'ebx': [], 'esp': ['sp'], 'ebp': ['bp'], 'esi': [], 'edi': [], 'cc_op': [], 'cc_dep1': [], 'cc_dep2': [], 'cc_ndep': [], 'd': ['dflag'], 'id': ['idflag'], 'ac': ['acflag'], 'eip': ['ip', 'pc'], 'fpreg': ['fpu_regs'], 'fptag': ['fpu_tags'], 'fpround': [], 'fc3210': [], 'ftop': [], 'sseround': [], 'xmm0': [], 'xmm1': [], 'xmm2': [], 'xmm3': [], 'xmm4': [], 'xmm5': [], 'xmm6': [], 'xmm7': [], 'cs': [], 'ds': [], 'es': [], 'fs': [], 'gs': [], 'ss': [], 'ldt': [], 'gdt': [], 'emnote': [], 'cmstart': [], 'cmlen': [], 'nraddr': [], 'sc_class': [], 'ip_at_syscall': []} 

