$date
	Thu Jun 12 13:53:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module four_to_two_encoder_tb $end
$scope module uut $end
$var wire 4 ! inp [3:0] $end
$var wire 1 " not_i2 $end
$var wire 1 # temp_and $end
$var wire 1 $ y1 $end
$var wire 1 % y2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
1"
b0 !
$end
#100
1%
1#
b1 !
#200
0%
0#
b10 !
#300
1%
1#
b11 !
#400
0%
1$
0"
0#
b100 !
#500
b101 !
#600
b110 !
#700
b111 !
#800
1"
1%
b1000 !
#900
1#
b1001 !
#1000
0#
b1010 !
#1100
1#
b1011 !
#1200
0"
0#
b1100 !
#1300
b1101 !
#1400
b1110 !
#1500
b1111 !
#1600
