// Seed: 3566413233
`timescale 1ps / 1 ps
module module_0 (
    output id_0
    , id_7,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input logic id_5,
    input id_6
);
  logic id_8;
  assign id_4 = 1;
endmodule
`timescale 1 ps / 1ps
`define pp_7 0
