{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686766848575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686766848575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 15:20:48 2023 " "Processing started: Wed Jun 14 15:20:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686766848575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766848575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766848575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686766848683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686766848683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QA qa maquinasecund.v(3) " "Verilog HDL Declaration information at maquinasecund.v(3): object \"QA\" differs only in case from object \"qa\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QB qb maquinasecund.v(3) " "Verilog HDL Declaration information at maquinasecund.v(3): object \"QB\" differs only in case from object \"qb\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QC qc maquinasecund.v(3) " "Verilog HDL Declaration information at maquinasecund.v(3): object \"QC\" differs only in case from object \"qc\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ERRO erro maquinasecund.v(2) " "Verilog HDL Declaration information at maquinasecund.v(2): object \"ERRO\" differs only in case from object \"erro\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinasecund.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinasecund.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinasecund " "Found entity 1: maquinasecund" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulse.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 leveltopulse " "Found entity 1: leveltopulse" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PBL4.v 1 1 " "Found 1 design units, including 1 entities, in source file PBL4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL4 " "Found entity 1: PBL4" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decodSENSORES.v(5) " "Verilog HDL Declaration information at decodSENSORES.v(5): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decodSENSORES.v(2) " "Verilog HDL Declaration information at decodSENSORES.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decodSENSORES.v(2) " "Verilog HDL Declaration information at decodSENSORES.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decodSENSORES.v(2) " "Verilog HDL Declaration information at decodSENSORES.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCD bcd decodSENSORES.v(20) " "Verilog HDL Declaration information at decodSENSORES.v(20): object \"BCD\" differs only in case from object \"bcd\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodSENSORES.v 1 1 " "Found 1 design units, including 1 entities, in source file decodSENSORES.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodSENSORES " "Found entity 1: decodSENSORES" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodBEBIDA.v 1 1 " "Found 1 design units, including 1 entities, in source file decodBEBIDA.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodBEBIDA " "Found entity 1: decodBEBIDA" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s demux1x2.v(2) " "Verilog HDL Declaration information at demux1x2.v(2): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "demux1x2.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/demux1x2.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x2 " "Found entity 1: demux1x2" {  } { { "demux1x2.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/demux1x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopT.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopT.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopT " "Found entity 1: flipflopT" {  } { { "flipflopT.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/flipflopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EF ef maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"EF\" differs only in case from object \"ef\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EG eg maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"EG\" differs only in case from object \"eg\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EH eh maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"EH\" differs only in case from object \"eh\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d maquinaprim.v(27) " "Verilog HDL Declaration information at maquinaprim.v(27): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e maquinaprim.v(27) " "Verilog HDL Declaration information at maquinaprim.v(27): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f maquinaprim.v(27) " "Verilog HDL Declaration information at maquinaprim.v(27): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "def deF maquinaprim.v(30) " "Verilog HDL Declaration information at maquinaprim.v(30): object \"def\" differs only in case from object \"deF\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaprim.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinaprim.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinaprim " "Found entity 1: maquinaprim" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopD.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopD.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopD " "Found entity 1: flipflopD" {  } { { "flipflopD.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/flipflopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "maquinasecun.v " "Can't analyze file -- file maquinasecun.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y decodERRORdeBEBIBA.v(2) " "Verilog HDL Declaration information at decodERRORdeBEBIBA.v(2): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "decodERRORdeBEBIBA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodERRORdeBEBIBA.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodERRORdeBEBIBA.v 1 1 " "Found 1 design units, including 1 entities, in source file decodERRORdeBEBIBA.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodERRORdeBEBIBA " "Found entity 1: decodERRORdeBEBIBA" {  } { { "decodERRORdeBEBIBA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodERRORdeBEBIBA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a maquinatres.v(2) " "Verilog HDL Declaration information at maquinatres.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b maquinatres.v(2) " "Verilog HDL Declaration information at maquinatres.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c maquinatres.v(12) " "Verilog HDL Declaration information at maquinatres.v(12): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d maquinatres.v(12) " "Verilog HDL Declaration information at maquinatres.v(12): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e maquinatres.v(12) " "Verilog HDL Declaration information at maquinatres.v(12): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CdE CDe maquinatres.v(27) " "Verilog HDL Declaration information at maquinatres.v(27): object \"CdE\" differs only in case from object \"CDe\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CdE cde maquinatres.v(27) " "Verilog HDL Declaration information at maquinatres.v(27): object \"CdE\" differs only in case from object \"cde\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CDe cde maquinatres.v(27) " "Verilog HDL Declaration information at maquinatres.v(27): object \"CDe\" differs only in case from object \"cde\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ABCD AbCD maquinatres.v(43) " "Verilog HDL Declaration information at maquinatres.v(43): object \"ABCD\" differs only in case from object \"AbCD\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "acdE aCDE maquinatres.v(43) " "Verilog HDL Declaration information at maquinatres.v(43): object \"acdE\" differs only in case from object \"aCDE\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aCDE aCDe maquinatres.v(66) " "Verilog HDL Declaration information at maquinatres.v(66): object \"aCDE\" differs only in case from object \"aCDe\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "acdE aCDe maquinatres.v(43) " "Verilog HDL Declaration information at maquinatres.v(43): object \"acdE\" differs only in case from object \"aCDe\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinatres.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinatres.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinatres " "Found entity 1: maquinatres" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decoESPERA.v(2) " "Verilog HDL Declaration information at decoESPERA.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decoESPERA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decoESPERA.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoESPERA.v 1 1 " "Found 1 design units, including 1 entities, in source file decoESPERA.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoESPERA " "Found entity 1: decoESPERA" {  } { { "decoESPERA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decoESPERA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a newmaquina3.v(2) " "Verilog HDL Declaration information at newmaquina3.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b newmaquina3.v(2) " "Verilog HDL Declaration information at newmaquina3.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c newmaquina3.v(2) " "Verilog HDL Declaration information at newmaquina3.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d newmaquina3.v(13) " "Verilog HDL Declaration information at newmaquina3.v(13): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e newmaquina3.v(13) " "Verilog HDL Declaration information at newmaquina3.v(13): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f newmaquina3.v(13) " "Verilog HDL Declaration information at newmaquina3.v(13): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "def DeF newmaquina3.v(25) " "Verilog HDL Declaration information at newmaquina3.v(25): object \"def\" differs only in case from object \"DeF\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DeF DEf newmaquina3.v(25) " "Verilog HDL Declaration information at newmaquina3.v(25): object \"DeF\" differs only in case from object \"DEf\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "def DEf newmaquina3.v(25) " "Verilog HDL Declaration information at newmaquina3.v(25): object \"def\" differs only in case from object \"DEf\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BDeF bDeF newmaquina3.v(35) " "Verilog HDL Declaration information at newmaquina3.v(35): object \"BDeF\" differs only in case from object \"bDeF\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newmaquina3.v 1 1 " "Found 1 design units, including 1 entities, in source file newmaquina3.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmaquina3 " "Found entity 1: newmaquina3" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmentos " "Found entity 1: segmentos" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enter maquinasecund.v(14) " "Verilog HDL Implicit Net warning at maquinasecund.v(14): created implicit net for \"enter\"" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tempo PBL4.v(20) " "Verilog HDL Implicit Net warning at PBL4.v(20): created implicit net for \"tempo\"" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cafe3 PBL4.v(60) " "Verilog HDL Implicit Net warning at PBL4.v(60): created implicit net for \"cafe3\"" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a decodBEBIDA.v(6) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(6): created implicit net for \"a\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A decodBEBIDA.v(6) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(6): created implicit net for \"A\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b decodBEBIDA.v(7) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(7): created implicit net for \"b\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c decodBEBIDA.v(8) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(8): created implicit net for \"c\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d decodBEBIDA.v(9) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(9): created implicit net for \"d\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e decodBEBIDA.v(10) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(10): created implicit net for \"e\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f decodBEBIDA.v(11) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(11): created implicit net for \"f\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "atual maquinatres.v(19) " "Verilog HDL Implicit Net warning at maquinatres.v(19): created implicit net for \"atual\"" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinasecund.v(33) " "Verilog HDL Instantiation warning at maquinasecund.v(33): instance has no name" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinasecund.v(34) " "Verilog HDL Instantiation warning at maquinasecund.v(34): instance has no name" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinasecund.v(35) " "Verilog HDL Instantiation warning at maquinasecund.v(35): instance has no name" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "leveltopulse.v(7) " "Verilog HDL Instantiation warning at leveltopulse.v(7): instance has no name" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "leveltopulse.v(8) " "Verilog HDL Instantiation warning at leveltopulse.v(8): instance has no name" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(9) " "Verilog HDL Instantiation warning at PBL4.v(9): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(13) " "Verilog HDL Instantiation warning at PBL4.v(13): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(14) " "Verilog HDL Instantiation warning at PBL4.v(14): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(31) " "Verilog HDL Instantiation warning at divisor.v(31): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(32) " "Verilog HDL Instantiation warning at divisor.v(32): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(33) " "Verilog HDL Instantiation warning at divisor.v(33): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(34) " "Verilog HDL Instantiation warning at divisor.v(34): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(35) " "Verilog HDL Instantiation warning at divisor.v(35): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(36) " "Verilog HDL Instantiation warning at divisor.v(36): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(37) " "Verilog HDL Instantiation warning at divisor.v(37): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(38) " "Verilog HDL Instantiation warning at divisor.v(38): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(39) " "Verilog HDL Instantiation warning at divisor.v(39): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(40) " "Verilog HDL Instantiation warning at divisor.v(40): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(41) " "Verilog HDL Instantiation warning at divisor.v(41): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(20) " "Verilog HDL Instantiation warning at PBL4.v(20): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(21) " "Verilog HDL Instantiation warning at segmentos.v(21): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(22) " "Verilog HDL Instantiation warning at segmentos.v(22): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(23) " "Verilog HDL Instantiation warning at segmentos.v(23): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(24) " "Verilog HDL Instantiation warning at segmentos.v(24): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(25) " "Verilog HDL Instantiation warning at segmentos.v(25): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(26) " "Verilog HDL Instantiation warning at segmentos.v(26): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(27) " "Verilog HDL Instantiation warning at segmentos.v(27): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(36) " "Verilog HDL Instantiation warning at PBL4.v(36): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinaprim.v(49) " "Verilog HDL Instantiation warning at maquinaprim.v(49): instance has no name" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinaprim.v(50) " "Verilog HDL Instantiation warning at maquinaprim.v(50): instance has no name" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinaprim.v(51) " "Verilog HDL Instantiation warning at maquinaprim.v(51): instance has no name" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(46) " "Verilog HDL Instantiation warning at PBL4.v(46): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "decodSENSORES.v(9) " "Verilog HDL Instantiation warning at decodSENSORES.v(9): instance has no name" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "decodSENSORES.v(10) " "Verilog HDL Instantiation warning at decodSENSORES.v(10): instance has no name" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(49) " "Verilog HDL Instantiation warning at PBL4.v(49): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(69) " "Verilog HDL Instantiation warning at PBL4.v(69): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(73) " "Verilog HDL Instantiation warning at PBL4.v(73): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(75) " "Verilog HDL Instantiation warning at PBL4.v(75): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "newmaquina3.v(52) " "Verilog HDL Instantiation warning at newmaquina3.v(52): instance has no name" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "newmaquina3.v(53) " "Verilog HDL Instantiation warning at newmaquina3.v(53): instance has no name" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "newmaquina3.v(54) " "Verilog HDL Instantiation warning at newmaquina3.v(54): instance has no name" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(83) " "Verilog HDL Instantiation warning at PBL4.v(83): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinatres.v(51) " "Verilog HDL Instantiation warning at maquinatres.v(51): instance has no name" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinatres.v(52) " "Verilog HDL Instantiation warning at maquinatres.v(52): instance has no name" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinatres.v(53) " "Verilog HDL Instantiation warning at maquinatres.v(53): instance has no name" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL4 " "Elaborating entity \"PBL4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686766853714 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(25) " "Verilog HDL warning at PBL4.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(28) " "Verilog HDL warning at PBL4.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(29) " "Verilog HDL warning at PBL4.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(30) " "Verilog HDL warning at PBL4.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(31) " "Verilog HDL warning at PBL4.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(32) " "Verilog HDL warning at PBL4.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(33) " "Verilog HDL warning at PBL4.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(34) " "Verilog HDL warning at PBL4.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d1es 0 PBL4.v(38) " "Net \"d1es\" at PBL4.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686766853716 "|PBL4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d2es 0 PBL4.v(38) " "Net \"d2es\" at PBL4.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686766853716 "|PBL4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ponto PBL4.v(3) " "Output port \"ponto\" at PBL4.v(3) has no driver" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686766853716 "|PBL4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leveltopulse leveltopulse:comb_3 " "Elaborating entity \"leveltopulse\" for hierarchy \"leveltopulse:comb_3\"" {  } { { "PBL4.v" "comb_3" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopD leveltopulse:comb_3\|flipflopD:comb_3 " "Elaborating entity \"flipflopD\" for hierarchy \"leveltopulse:comb_3\|flipflopD:comb_3\"" {  } { { "leveltopulse.v" "comb_3" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:comb_8 " "Elaborating entity \"divisor\" for hierarchy \"divisor:comb_8\"" {  } { { "PBL4.v" "comb_8" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopT divisor:comb_8\|flipflopT:fl1 " "Elaborating entity \"flipflopT\" for hierarchy \"divisor:comb_8\|flipflopT:fl1\"" {  } { { "divisor.v" "fl1" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentos segmentos:comb_17 " "Elaborating entity \"segmentos\" for hierarchy \"segmentos:comb_17\"" {  } { { "PBL4.v" "comb_17" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 segmentos:comb_17\|mux4_1:comb_5 " "Elaborating entity \"mux4_1\" for hierarchy \"segmentos:comb_17\|mux4_1:comb_5\"" {  } { { "segmentos.v" "comb_5" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquinaprim maquinaprim:comb_20 " "Elaborating entity \"maquinaprim\" for hierarchy \"maquinaprim:comb_20\"" {  } { { "PBL4.v" "comb_20" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodSENSORES decodSENSORES:comb_21 " "Elaborating entity \"decodSENSORES\" for hierarchy \"decodSENSORES:comb_21\"" {  } { { "PBL4.v" "comb_21" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x2 decodSENSORES:comb_21\|demux1x2:comb_4 " "Elaborating entity \"demux1x2\" for hierarchy \"decodSENSORES:comb_21\|demux1x2:comb_4\"" {  } { { "decodSENSORES.v" "comb_4" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquinasecund maquinasecund:comb_41 " "Elaborating entity \"maquinasecund\" for hierarchy \"maquinasecund:comb_41\"" {  } { { "PBL4.v" "comb_41" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodERRORdeBEBIBA decodERRORdeBEBIBA:comb_43 " "Elaborating entity \"decodERRORdeBEBIBA\" for hierarchy \"decodERRORdeBEBIBA:comb_43\"" {  } { { "PBL4.v" "comb_43" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodBEBIDA decodBEBIDA:comb_44 " "Elaborating entity \"decodBEBIDA\" for hierarchy \"decodBEBIDA:comb_44\"" {  } { { "PBL4.v" "comb_44" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853728 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decodBEBIDA.v(24) " "Verilog HDL warning at decodBEBIDA.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853729 "|PBL4|decodBEBIDA:comb_33"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decodBEBIDA.v(25) " "Verilog HDL warning at decodBEBIDA.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853729 "|PBL4|decodBEBIDA:comb_33"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d1 decodBEBIDA.v(3) " "Output port \"d1\" at decodBEBIDA.v(3) has no driver" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686766853729 "|PBL4|decodBEBIDA:comb_33"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d2 decodBEBIDA.v(3) " "Output port \"d2\" at decodBEBIDA.v(3) has no driver" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686766853729 "|PBL4|decodBEBIDA:comb_33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmaquina3 newmaquina3:comb_45 " "Elaborating entity \"newmaquina3\" for hierarchy \"newmaquina3:comb_45\"" {  } { { "PBL4.v" "comb_45" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853729 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1686766853787 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1686766853787 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686766853932 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d3 VCC " "Pin \"d3\" is stuck at VCC" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686766853960 "|PBL4|d3"} { "Warning" "WMLS_MLS_STUCK_PIN" "ponto GND " "Pin \"ponto\" is stuck at GND" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686766853960 "|PBL4|ponto"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686766853960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686766853993 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686766853993 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686766853993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686766853993 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/PBL3e4_CD/output_files/PBL4.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/PBL3e4_CD/output_files/PBL4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766854014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686766854020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 15:20:54 2023 " "Processing ended: Wed Jun 14 15:20:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686766854020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686766854020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686766854020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766854020 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1686766854594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686766854594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 15:20:54 2023 " "Processing started: Wed Jun 14 15:20:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686766854594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686766854594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PBL4 -c PBL4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686766854594 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1686766854621 ""}
{ "Info" "0" "" "Project  = PBL4" {  } {  } 0 0 "Project  = PBL4" 0 0 "Fitter" 0 0 1686766854621 ""}
{ "Info" "0" "" "Revision = PBL4" {  } {  } 0 0 "Revision = PBL4" 0 0 "Fitter" 0 0 1686766854622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1686766854656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1686766854656 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PBL4 EPM240T100C5 " "Selected device EPM240T100C5 for design \"PBL4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686766854657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686766854709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686766854709 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686766854732 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686766854734 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686766854764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686766854764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686766854764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686766854764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686766854764 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686766854764 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL4.sdc " "Synopsys Design Constraints File file not found: 'PBL4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1686766854792 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1686766854792 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1686766854796 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1686766854796 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 28 clocks " "Found 28 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_4\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_5\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_6\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_7\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_7\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_8\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_8\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_9\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_9\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_10\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_10\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_11\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_11\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_12\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_12\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_13\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_13\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl1\|Q " "   1.000 divisor:comb_8\|flipflopT:fl1\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl2\|Q " "   1.000 divisor:comb_8\|flipflopT:fl2\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl3\|Q " "   1.000 divisor:comb_8\|flipflopT:fl3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl4\|Q " "   1.000 divisor:comb_8\|flipflopT:fl4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl5\|Q " "   1.000 divisor:comb_8\|flipflopT:fl5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl6\|Q " "   1.000 divisor:comb_8\|flipflopT:fl6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl7\|Q " "   1.000 divisor:comb_8\|flipflopT:fl7\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl8\|Q " "   1.000 divisor:comb_8\|flipflopT:fl8\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl9\|Q " "   1.000 divisor:comb_8\|flipflopT:fl9\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl10\|Q " "   1.000 divisor:comb_8\|flipflopT:fl10\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl11\|Q " "   1.000 divisor:comb_8\|flipflopT:fl11\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl13\|Q " "   1.000 divisor:comb_8\|flipflopT:fl13\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl14\|Q " "   1.000 divisor:comb_8\|flipflopT:fl14\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl15\|Q " "   1.000 divisor:comb_8\|flipflopT:fl15\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl16\|Q " "   1.000 divisor:comb_8\|flipflopT:fl16\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl17\|Q " "   1.000 divisor:comb_8\|flipflopT:fl17\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl18\|Q " "   1.000 divisor:comb_8\|flipflopT:fl18\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1686766854796 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686766854798 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686766854798 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1686766854800 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divisor:comb_8\|flipflopT:fl18\|Q Global clock " "Automatically promoted some destinations of signal \"divisor:comb_8\|flipflopT:fl18\|Q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divisor:comb_8\|flipflopT:fl18\|Q " "Destination \"divisor:comb_8\|flipflopT:fl18\|Q\" may be non-global or may not use global clock" {  } { { "flipflopT.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/flipflopT.v" 3 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "newmaquina3:comb_45\|atual " "Destination \"newmaquina3:comb_45\|atual\" may be non-global or may not use global clock" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""}  } { { "flipflopT.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/flipflopT.v" 3 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1686766854803 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "newmaquina3:comb_45\|atual Global clock " "Automatically promoted signal \"newmaquina3:comb_45\|atual\" to use Global clock" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 17 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1686766854803 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "maquinaprim:comb_20\|WideAnd1 Global clock " "Automatically promoted some destinations of signal \"maquinaprim:comb_20\|WideAnd1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "segmentos:comb_17\|mux4_1:comb_5\|WideOr0~0 " "Destination \"segmentos:comb_17\|mux4_1:comb_5\|WideOr0~0\" may be non-global or may not use global clock" {  } { { "mux4_1.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/mux4_1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "segmentos:comb_17\|mux4_1:comb_6\|WideOr0~1 " "Destination \"segmentos:comb_17\|mux4_1:comb_6\|WideOr0~1\" may be non-global or may not use global clock" {  } { { "mux4_1.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/mux4_1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "segmentos:comb_17\|mux4_1:comb_8\|WideOr0~1 " "Destination \"segmentos:comb_17\|mux4_1:comb_8\|WideOr0~1\" may be non-global or may not use global clock" {  } { { "mux4_1.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/mux4_1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "newmaquina3:comb_45\|atual~0 " "Destination \"newmaquina3:comb_45\|atual~0\" may be non-global or may not use global clock" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""}  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 34 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1686766854803 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1686766854803 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1686766854804 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1686766854821 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1686766854837 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1686766854837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1686766854837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686766854837 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tempo " "Node \"tempo\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tempo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686766854842 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1686766854842 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686766854842 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1686766854844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686766854916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686766854960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686766854961 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686766855177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686766855177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686766855190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Downloads/PBL3e4_CD/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1686766855261 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686766855261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1686766855319 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686766855319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686766855320 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1686766855328 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686766855333 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1686766855338 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1686766855339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/PBL3e4_CD/output_files/PBL4.fit.smsg " "Generated suppressed messages file /home/aluno/Downloads/PBL3e4_CD/output_files/PBL4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686766855354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "974 " "Peak virtual memory: 974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686766855361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 15:20:55 2023 " "Processing ended: Wed Jun 14 15:20:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686766855361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686766855361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686766855361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686766855361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686766856479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686766856480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 15:20:56 2023 " "Processing started: Wed Jun 14 15:20:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686766856480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686766856480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PBL4 -c PBL4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686766856480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1686766856594 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686766856604 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686766856606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686766856646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 15:20:56 2023 " "Processing ended: Wed Jun 14 15:20:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686766856646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686766856646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686766856646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686766856646 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686766856722 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686766857187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686766857188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 15:20:57 2023 " "Processing started: Wed Jun 14 15:20:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686766857188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1686766857188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PBL4 -c PBL4 " "Command: quartus_sta PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1686766857188 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1686766857216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1686766857262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1686766857262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686766857312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686766857312 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686766857373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686766857432 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL4.sdc " "Synopsys Design Constraints File file not found: 'PBL4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1686766857446 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1686766857446 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl18\|Q divisor:comb_8\|flipflopT:fl18\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl18\|Q divisor:comb_8\|flipflopT:fl18\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl17\|Q divisor:comb_8\|flipflopT:fl17\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl17\|Q divisor:comb_8\|flipflopT:fl17\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl16\|Q divisor:comb_8\|flipflopT:fl16\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl16\|Q divisor:comb_8\|flipflopT:fl16\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_12\|Q divisor:comb_8\|flipflopT:comb_12\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_12\|Q divisor:comb_8\|flipflopT:comb_12\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_11\|Q divisor:comb_8\|flipflopT:comb_11\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_11\|Q divisor:comb_8\|flipflopT:comb_11\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_13\|Q divisor:comb_8\|flipflopT:comb_13\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_13\|Q divisor:comb_8\|flipflopT:comb_13\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl15\|Q divisor:comb_8\|flipflopT:fl15\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl15\|Q divisor:comb_8\|flipflopT:fl15\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_10\|Q divisor:comb_8\|flipflopT:comb_10\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_10\|Q divisor:comb_8\|flipflopT:comb_10\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl14\|Q divisor:comb_8\|flipflopT:fl14\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl14\|Q divisor:comb_8\|flipflopT:fl14\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_9\|Q divisor:comb_8\|flipflopT:comb_9\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_9\|Q divisor:comb_8\|flipflopT:comb_9\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl13\|Q divisor:comb_8\|flipflopT:fl13\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl13\|Q divisor:comb_8\|flipflopT:fl13\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_8\|Q divisor:comb_8\|flipflopT:comb_8\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_8\|Q divisor:comb_8\|flipflopT:comb_8\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl11\|Q divisor:comb_8\|flipflopT:fl11\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl11\|Q divisor:comb_8\|flipflopT:fl11\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_7\|Q divisor:comb_8\|flipflopT:comb_7\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_7\|Q divisor:comb_8\|flipflopT:comb_7\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl10\|Q divisor:comb_8\|flipflopT:fl10\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl10\|Q divisor:comb_8\|flipflopT:fl10\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_6\|Q divisor:comb_8\|flipflopT:comb_6\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_6\|Q divisor:comb_8\|flipflopT:comb_6\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl9\|Q divisor:comb_8\|flipflopT:fl9\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl9\|Q divisor:comb_8\|flipflopT:fl9\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_5\|Q divisor:comb_8\|flipflopT:comb_5\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_5\|Q divisor:comb_8\|flipflopT:comb_5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl8\|Q divisor:comb_8\|flipflopT:fl8\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl8\|Q divisor:comb_8\|flipflopT:fl8\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_4\|Q divisor:comb_8\|flipflopT:comb_4\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_4\|Q divisor:comb_8\|flipflopT:comb_4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl7\|Q divisor:comb_8\|flipflopT:fl7\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl7\|Q divisor:comb_8\|flipflopT:fl7\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl6\|Q divisor:comb_8\|flipflopT:fl6\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl6\|Q divisor:comb_8\|flipflopT:fl6\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl5\|Q divisor:comb_8\|flipflopT:fl5\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl5\|Q divisor:comb_8\|flipflopT:fl5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl4\|Q divisor:comb_8\|flipflopT:fl4\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl4\|Q divisor:comb_8\|flipflopT:fl4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl3\|Q divisor:comb_8\|flipflopT:fl3\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl3\|Q divisor:comb_8\|flipflopT:fl3\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl2\|Q divisor:comb_8\|flipflopT:fl2\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl2\|Q divisor:comb_8\|flipflopT:fl2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl1\|Q divisor:comb_8\|flipflopT:fl1\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl1\|Q divisor:comb_8\|flipflopT:fl1\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686766857448 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1686766857450 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1686766857454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686766857455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.526 " "Worst-case setup slack is -2.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.526             -15.633 divisor:comb_8\|flipflopT:fl18\|Q  " "   -2.526             -15.633 divisor:comb_8\|flipflopT:fl18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.238              -1.238 divisor:comb_8\|flipflopT:comb_13\|Q  " "   -1.238              -1.238 divisor:comb_8\|flipflopT:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 divisor:comb_8\|flipflopT:fl17\|Q  " "    0.449               0.000 divisor:comb_8\|flipflopT:fl17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:comb_12\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:comb_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:comb_4\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:fl14\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:fl14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:fl1\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:fl1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:fl5\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:fl5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:fl9\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:fl9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor:comb_8\|flipflopT:comb_6\|Q  " "    0.467               0.000 divisor:comb_8\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor:comb_8\|flipflopT:fl3\|Q  " "    0.467               0.000 divisor:comb_8\|flipflopT:fl3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor:comb_8\|flipflopT:fl7\|Q  " "    0.467               0.000 divisor:comb_8\|flipflopT:fl7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 divisor:comb_8\|flipflopT:comb_10\|Q  " "    0.568               0.000 divisor:comb_8\|flipflopT:comb_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 divisor:comb_8\|flipflopT:fl6\|Q  " "    0.808               0.000 divisor:comb_8\|flipflopT:fl6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 divisor:comb_8\|flipflopT:comb_8\|Q  " "    0.819               0.000 divisor:comb_8\|flipflopT:comb_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 divisor:comb_8\|flipflopT:comb_7\|Q  " "    0.826               0.000 divisor:comb_8\|flipflopT:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 divisor:comb_8\|flipflopT:fl10\|Q  " "    0.842               0.000 divisor:comb_8\|flipflopT:fl10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 divisor:comb_8\|flipflopT:fl15\|Q  " "    0.843               0.000 divisor:comb_8\|flipflopT:fl15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 divisor:comb_8\|flipflopT:comb_5\|Q  " "    0.853               0.000 divisor:comb_8\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 divisor:comb_8\|flipflopT:fl11\|Q  " "    0.853               0.000 divisor:comb_8\|flipflopT:fl11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 divisor:comb_8\|flipflopT:fl8\|Q  " "    1.090               0.000 divisor:comb_8\|flipflopT:fl8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121               0.000 divisor:comb_8\|flipflopT:fl4\|Q  " "    1.121               0.000 divisor:comb_8\|flipflopT:fl4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 divisor:comb_8\|flipflopT:fl16\|Q  " "    1.171               0.000 divisor:comb_8\|flipflopT:fl16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.178               0.000 divisor:comb_8\|flipflopT:comb_11\|Q  " "    1.178               0.000 divisor:comb_8\|flipflopT:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.260               0.000 divisor:comb_8\|flipflopT:fl13\|Q  " "    1.260               0.000 divisor:comb_8\|flipflopT:fl13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.477               0.000 divisor:comb_8\|flipflopT:fl2\|Q  " "    1.477               0.000 divisor:comb_8\|flipflopT:fl2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.669               0.000 divisor:comb_8\|flipflopT:comb_9\|Q  " "    1.669               0.000 divisor:comb_8\|flipflopT:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.938               0.000 clk  " "    2.938               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686766857456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.992 " "Worst-case hold slack is -2.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.992              -2.992 clk  " "   -2.992              -2.992 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.778              -7.087 divisor:comb_8\|flipflopT:fl18\|Q  " "   -2.778              -7.087 divisor:comb_8\|flipflopT:fl18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.723              -1.723 divisor:comb_8\|flipflopT:comb_9\|Q  " "   -1.723              -1.723 divisor:comb_8\|flipflopT:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.531              -1.531 divisor:comb_8\|flipflopT:fl2\|Q  " "   -1.531              -1.531 divisor:comb_8\|flipflopT:fl2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.314              -1.314 divisor:comb_8\|flipflopT:fl13\|Q  " "   -1.314              -1.314 divisor:comb_8\|flipflopT:fl13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.232              -1.232 divisor:comb_8\|flipflopT:comb_11\|Q  " "   -1.232              -1.232 divisor:comb_8\|flipflopT:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.225              -1.225 divisor:comb_8\|flipflopT:fl16\|Q  " "   -1.225              -1.225 divisor:comb_8\|flipflopT:fl16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.175              -1.175 divisor:comb_8\|flipflopT:fl4\|Q  " "   -1.175              -1.175 divisor:comb_8\|flipflopT:fl4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.144              -1.144 divisor:comb_8\|flipflopT:fl8\|Q  " "   -1.144              -1.144 divisor:comb_8\|flipflopT:fl8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -0.907 divisor:comb_8\|flipflopT:comb_5\|Q  " "   -0.907              -0.907 divisor:comb_8\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -0.907 divisor:comb_8\|flipflopT:fl11\|Q  " "   -0.907              -0.907 divisor:comb_8\|flipflopT:fl11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897              -0.897 divisor:comb_8\|flipflopT:fl15\|Q  " "   -0.897              -0.897 divisor:comb_8\|flipflopT:fl15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.896              -0.896 divisor:comb_8\|flipflopT:fl10\|Q  " "   -0.896              -0.896 divisor:comb_8\|flipflopT:fl10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.880              -0.880 divisor:comb_8\|flipflopT:comb_7\|Q  " "   -0.880              -0.880 divisor:comb_8\|flipflopT:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 divisor:comb_8\|flipflopT:comb_8\|Q  " "   -0.873              -0.873 divisor:comb_8\|flipflopT:comb_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 divisor:comb_8\|flipflopT:fl6\|Q  " "   -0.862              -0.862 divisor:comb_8\|flipflopT:fl6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622              -0.622 divisor:comb_8\|flipflopT:comb_10\|Q  " "   -0.622              -0.622 divisor:comb_8\|flipflopT:comb_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor:comb_8\|flipflopT:comb_6\|Q  " "   -0.521              -0.521 divisor:comb_8\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor:comb_8\|flipflopT:fl3\|Q  " "   -0.521              -0.521 divisor:comb_8\|flipflopT:fl3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor:comb_8\|flipflopT:fl7\|Q  " "   -0.521              -0.521 divisor:comb_8\|flipflopT:fl7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:comb_12\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:comb_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:comb_4\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl14\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl1\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl5\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl9\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.503              -0.503 divisor:comb_8\|flipflopT:fl17\|Q  " "   -0.503              -0.503 divisor:comb_8\|flipflopT:fl17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.684               0.000 divisor:comb_8\|flipflopT:comb_13\|Q  " "    1.684               0.000 divisor:comb_8\|flipflopT:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686766857458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686766857458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686766857459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_10\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_11\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_12\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_13\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_4\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_5\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_6\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_7\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_8\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_9\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl10\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl11\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl13\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl14\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl15\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl16\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl17\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl18\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl1\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl2\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl3\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl4\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl5\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl6\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl7\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl8\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl9\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686766857460 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1686766857510 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686766857517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686766857517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686766857531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 15:20:57 2023 " "Processing ended: Wed Jun 14 15:20:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686766857531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686766857531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686766857531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686766857531 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus Prime Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686766857631 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686767249896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686767249896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 15:27:29 2023 " "Processing started: Wed Jun 14 15:27:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686767249896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686767249896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp PBL4 -c PBL4 --netlist_type=sgate " "Command: quartus_npp PBL4 -c PBL4 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686767249896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1686767249942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686767249951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 15:27:29 2023 " "Processing ended: Wed Jun 14 15:27:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686767249951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686767249951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686767249951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686767249951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686766848575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686766848575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 15:20:48 2023 " "Processing started: Wed Jun 14 15:20:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686766848575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766848575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766848575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686766848683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686766848683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QA qa maquinasecund.v(3) " "Verilog HDL Declaration information at maquinasecund.v(3): object \"QA\" differs only in case from object \"qa\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QB qb maquinasecund.v(3) " "Verilog HDL Declaration information at maquinasecund.v(3): object \"QB\" differs only in case from object \"qb\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QC qc maquinasecund.v(3) " "Verilog HDL Declaration information at maquinasecund.v(3): object \"QC\" differs only in case from object \"qc\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ERRO erro maquinasecund.v(2) " "Verilog HDL Declaration information at maquinasecund.v(2): object \"ERRO\" differs only in case from object \"erro\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinasecund.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinasecund.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinasecund " "Found entity 1: maquinasecund" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulse.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 leveltopulse " "Found entity 1: leveltopulse" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PBL4.v 1 1 " "Found 1 design units, including 1 entities, in source file PBL4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL4 " "Found entity 1: PBL4" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decodSENSORES.v(5) " "Verilog HDL Declaration information at decodSENSORES.v(5): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decodSENSORES.v(2) " "Verilog HDL Declaration information at decodSENSORES.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decodSENSORES.v(2) " "Verilog HDL Declaration information at decodSENSORES.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decodSENSORES.v(2) " "Verilog HDL Declaration information at decodSENSORES.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCD bcd decodSENSORES.v(20) " "Verilog HDL Declaration information at decodSENSORES.v(20): object \"BCD\" differs only in case from object \"bcd\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodSENSORES.v 1 1 " "Found 1 design units, including 1 entities, in source file decodSENSORES.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodSENSORES " "Found entity 1: decodSENSORES" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodBEBIDA.v 1 1 " "Found 1 design units, including 1 entities, in source file decodBEBIDA.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodBEBIDA " "Found entity 1: decodBEBIDA" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s demux1x2.v(2) " "Verilog HDL Declaration information at demux1x2.v(2): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "demux1x2.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/demux1x2.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x2 " "Found entity 1: demux1x2" {  } { { "demux1x2.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/demux1x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopT.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopT.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopT " "Found entity 1: flipflopT" {  } { { "flipflopT.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/flipflopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EF ef maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"EF\" differs only in case from object \"ef\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EG eg maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"EG\" differs only in case from object \"eg\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EH eh maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"EH\" differs only in case from object \"eh\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d maquinaprim.v(27) " "Verilog HDL Declaration information at maquinaprim.v(27): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e maquinaprim.v(27) " "Verilog HDL Declaration information at maquinaprim.v(27): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f maquinaprim.v(27) " "Verilog HDL Declaration information at maquinaprim.v(27): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "def deF maquinaprim.v(30) " "Verilog HDL Declaration information at maquinaprim.v(30): object \"def\" differs only in case from object \"deF\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaprim.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinaprim.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinaprim " "Found entity 1: maquinaprim" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopD.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopD.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopD " "Found entity 1: flipflopD" {  } { { "flipflopD.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/flipflopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "maquinasecun.v " "Can't analyze file -- file maquinasecun.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y decodERRORdeBEBIBA.v(2) " "Verilog HDL Declaration information at decodERRORdeBEBIBA.v(2): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "decodERRORdeBEBIBA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodERRORdeBEBIBA.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodERRORdeBEBIBA.v 1 1 " "Found 1 design units, including 1 entities, in source file decodERRORdeBEBIBA.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodERRORdeBEBIBA " "Found entity 1: decodERRORdeBEBIBA" {  } { { "decodERRORdeBEBIBA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodERRORdeBEBIBA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a maquinatres.v(2) " "Verilog HDL Declaration information at maquinatres.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b maquinatres.v(2) " "Verilog HDL Declaration information at maquinatres.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c maquinatres.v(12) " "Verilog HDL Declaration information at maquinatres.v(12): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d maquinatres.v(12) " "Verilog HDL Declaration information at maquinatres.v(12): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e maquinatres.v(12) " "Verilog HDL Declaration information at maquinatres.v(12): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CdE CDe maquinatres.v(27) " "Verilog HDL Declaration information at maquinatres.v(27): object \"CdE\" differs only in case from object \"CDe\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CdE cde maquinatres.v(27) " "Verilog HDL Declaration information at maquinatres.v(27): object \"CdE\" differs only in case from object \"cde\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CDe cde maquinatres.v(27) " "Verilog HDL Declaration information at maquinatres.v(27): object \"CDe\" differs only in case from object \"cde\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ABCD AbCD maquinatres.v(43) " "Verilog HDL Declaration information at maquinatres.v(43): object \"ABCD\" differs only in case from object \"AbCD\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "acdE aCDE maquinatres.v(43) " "Verilog HDL Declaration information at maquinatres.v(43): object \"acdE\" differs only in case from object \"aCDE\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aCDE aCDe maquinatres.v(66) " "Verilog HDL Declaration information at maquinatres.v(66): object \"aCDE\" differs only in case from object \"aCDe\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "acdE aCDe maquinatres.v(43) " "Verilog HDL Declaration information at maquinatres.v(43): object \"acdE\" differs only in case from object \"aCDe\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinatres.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinatres.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinatres " "Found entity 1: maquinatres" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decoESPERA.v(2) " "Verilog HDL Declaration information at decoESPERA.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decoESPERA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decoESPERA.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoESPERA.v 1 1 " "Found 1 design units, including 1 entities, in source file decoESPERA.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoESPERA " "Found entity 1: decoESPERA" {  } { { "decoESPERA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decoESPERA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a newmaquina3.v(2) " "Verilog HDL Declaration information at newmaquina3.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b newmaquina3.v(2) " "Verilog HDL Declaration information at newmaquina3.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c newmaquina3.v(2) " "Verilog HDL Declaration information at newmaquina3.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d newmaquina3.v(13) " "Verilog HDL Declaration information at newmaquina3.v(13): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e newmaquina3.v(13) " "Verilog HDL Declaration information at newmaquina3.v(13): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f newmaquina3.v(13) " "Verilog HDL Declaration information at newmaquina3.v(13): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "def DeF newmaquina3.v(25) " "Verilog HDL Declaration information at newmaquina3.v(25): object \"def\" differs only in case from object \"DeF\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DeF DEf newmaquina3.v(25) " "Verilog HDL Declaration information at newmaquina3.v(25): object \"DeF\" differs only in case from object \"DEf\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "def DEf newmaquina3.v(25) " "Verilog HDL Declaration information at newmaquina3.v(25): object \"def\" differs only in case from object \"DEf\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BDeF bDeF newmaquina3.v(35) " "Verilog HDL Declaration information at newmaquina3.v(35): object \"BDeF\" differs only in case from object \"bDeF\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newmaquina3.v 1 1 " "Found 1 design units, including 1 entities, in source file newmaquina3.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmaquina3 " "Found entity 1: newmaquina3" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmentos " "Found entity 1: segmentos" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enter maquinasecund.v(14) " "Verilog HDL Implicit Net warning at maquinasecund.v(14): created implicit net for \"enter\"" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tempo PBL4.v(20) " "Verilog HDL Implicit Net warning at PBL4.v(20): created implicit net for \"tempo\"" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cafe3 PBL4.v(60) " "Verilog HDL Implicit Net warning at PBL4.v(60): created implicit net for \"cafe3\"" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a decodBEBIDA.v(6) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(6): created implicit net for \"a\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A decodBEBIDA.v(6) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(6): created implicit net for \"A\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b decodBEBIDA.v(7) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(7): created implicit net for \"b\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c decodBEBIDA.v(8) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(8): created implicit net for \"c\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d decodBEBIDA.v(9) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(9): created implicit net for \"d\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e decodBEBIDA.v(10) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(10): created implicit net for \"e\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f decodBEBIDA.v(11) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(11): created implicit net for \"f\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "atual maquinatres.v(19) " "Verilog HDL Implicit Net warning at maquinatres.v(19): created implicit net for \"atual\"" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinasecund.v(33) " "Verilog HDL Instantiation warning at maquinasecund.v(33): instance has no name" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinasecund.v(34) " "Verilog HDL Instantiation warning at maquinasecund.v(34): instance has no name" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinasecund.v(35) " "Verilog HDL Instantiation warning at maquinasecund.v(35): instance has no name" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "leveltopulse.v(7) " "Verilog HDL Instantiation warning at leveltopulse.v(7): instance has no name" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "leveltopulse.v(8) " "Verilog HDL Instantiation warning at leveltopulse.v(8): instance has no name" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(9) " "Verilog HDL Instantiation warning at PBL4.v(9): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(13) " "Verilog HDL Instantiation warning at PBL4.v(13): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(14) " "Verilog HDL Instantiation warning at PBL4.v(14): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(31) " "Verilog HDL Instantiation warning at divisor.v(31): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(32) " "Verilog HDL Instantiation warning at divisor.v(32): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(33) " "Verilog HDL Instantiation warning at divisor.v(33): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(34) " "Verilog HDL Instantiation warning at divisor.v(34): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(35) " "Verilog HDL Instantiation warning at divisor.v(35): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(36) " "Verilog HDL Instantiation warning at divisor.v(36): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(37) " "Verilog HDL Instantiation warning at divisor.v(37): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(38) " "Verilog HDL Instantiation warning at divisor.v(38): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(39) " "Verilog HDL Instantiation warning at divisor.v(39): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(40) " "Verilog HDL Instantiation warning at divisor.v(40): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(41) " "Verilog HDL Instantiation warning at divisor.v(41): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(20) " "Verilog HDL Instantiation warning at PBL4.v(20): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(21) " "Verilog HDL Instantiation warning at segmentos.v(21): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(22) " "Verilog HDL Instantiation warning at segmentos.v(22): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(23) " "Verilog HDL Instantiation warning at segmentos.v(23): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(24) " "Verilog HDL Instantiation warning at segmentos.v(24): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(25) " "Verilog HDL Instantiation warning at segmentos.v(25): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(26) " "Verilog HDL Instantiation warning at segmentos.v(26): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(27) " "Verilog HDL Instantiation warning at segmentos.v(27): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(36) " "Verilog HDL Instantiation warning at PBL4.v(36): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinaprim.v(49) " "Verilog HDL Instantiation warning at maquinaprim.v(49): instance has no name" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinaprim.v(50) " "Verilog HDL Instantiation warning at maquinaprim.v(50): instance has no name" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinaprim.v(51) " "Verilog HDL Instantiation warning at maquinaprim.v(51): instance has no name" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(46) " "Verilog HDL Instantiation warning at PBL4.v(46): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "decodSENSORES.v(9) " "Verilog HDL Instantiation warning at decodSENSORES.v(9): instance has no name" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "decodSENSORES.v(10) " "Verilog HDL Instantiation warning at decodSENSORES.v(10): instance has no name" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(49) " "Verilog HDL Instantiation warning at PBL4.v(49): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(69) " "Verilog HDL Instantiation warning at PBL4.v(69): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(73) " "Verilog HDL Instantiation warning at PBL4.v(73): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(75) " "Verilog HDL Instantiation warning at PBL4.v(75): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "newmaquina3.v(52) " "Verilog HDL Instantiation warning at newmaquina3.v(52): instance has no name" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "newmaquina3.v(53) " "Verilog HDL Instantiation warning at newmaquina3.v(53): instance has no name" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "newmaquina3.v(54) " "Verilog HDL Instantiation warning at newmaquina3.v(54): instance has no name" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(83) " "Verilog HDL Instantiation warning at PBL4.v(83): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinatres.v(51) " "Verilog HDL Instantiation warning at maquinatres.v(51): instance has no name" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinatres.v(52) " "Verilog HDL Instantiation warning at maquinatres.v(52): instance has no name" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinatres.v(53) " "Verilog HDL Instantiation warning at maquinatres.v(53): instance has no name" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL4 " "Elaborating entity \"PBL4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686766853714 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(25) " "Verilog HDL warning at PBL4.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(28) " "Verilog HDL warning at PBL4.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(29) " "Verilog HDL warning at PBL4.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(30) " "Verilog HDL warning at PBL4.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(31) " "Verilog HDL warning at PBL4.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(32) " "Verilog HDL warning at PBL4.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(33) " "Verilog HDL warning at PBL4.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(34) " "Verilog HDL warning at PBL4.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d1es 0 PBL4.v(38) " "Net \"d1es\" at PBL4.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686766853716 "|PBL4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d2es 0 PBL4.v(38) " "Net \"d2es\" at PBL4.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686766853716 "|PBL4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ponto PBL4.v(3) " "Output port \"ponto\" at PBL4.v(3) has no driver" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686766853716 "|PBL4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leveltopulse leveltopulse:comb_3 " "Elaborating entity \"leveltopulse\" for hierarchy \"leveltopulse:comb_3\"" {  } { { "PBL4.v" "comb_3" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopD leveltopulse:comb_3\|flipflopD:comb_3 " "Elaborating entity \"flipflopD\" for hierarchy \"leveltopulse:comb_3\|flipflopD:comb_3\"" {  } { { "leveltopulse.v" "comb_3" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:comb_8 " "Elaborating entity \"divisor\" for hierarchy \"divisor:comb_8\"" {  } { { "PBL4.v" "comb_8" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopT divisor:comb_8\|flipflopT:fl1 " "Elaborating entity \"flipflopT\" for hierarchy \"divisor:comb_8\|flipflopT:fl1\"" {  } { { "divisor.v" "fl1" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentos segmentos:comb_17 " "Elaborating entity \"segmentos\" for hierarchy \"segmentos:comb_17\"" {  } { { "PBL4.v" "comb_17" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 segmentos:comb_17\|mux4_1:comb_5 " "Elaborating entity \"mux4_1\" for hierarchy \"segmentos:comb_17\|mux4_1:comb_5\"" {  } { { "segmentos.v" "comb_5" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquinaprim maquinaprim:comb_20 " "Elaborating entity \"maquinaprim\" for hierarchy \"maquinaprim:comb_20\"" {  } { { "PBL4.v" "comb_20" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodSENSORES decodSENSORES:comb_21 " "Elaborating entity \"decodSENSORES\" for hierarchy \"decodSENSORES:comb_21\"" {  } { { "PBL4.v" "comb_21" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x2 decodSENSORES:comb_21\|demux1x2:comb_4 " "Elaborating entity \"demux1x2\" for hierarchy \"decodSENSORES:comb_21\|demux1x2:comb_4\"" {  } { { "decodSENSORES.v" "comb_4" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquinasecund maquinasecund:comb_41 " "Elaborating entity \"maquinasecund\" for hierarchy \"maquinasecund:comb_41\"" {  } { { "PBL4.v" "comb_41" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodERRORdeBEBIBA decodERRORdeBEBIBA:comb_43 " "Elaborating entity \"decodERRORdeBEBIBA\" for hierarchy \"decodERRORdeBEBIBA:comb_43\"" {  } { { "PBL4.v" "comb_43" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodBEBIDA decodBEBIDA:comb_44 " "Elaborating entity \"decodBEBIDA\" for hierarchy \"decodBEBIDA:comb_44\"" {  } { { "PBL4.v" "comb_44" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853728 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decodBEBIDA.v(24) " "Verilog HDL warning at decodBEBIDA.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853729 "|PBL4|decodBEBIDA:comb_33"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decodBEBIDA.v(25) " "Verilog HDL warning at decodBEBIDA.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1686766853729 "|PBL4|decodBEBIDA:comb_33"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d1 decodBEBIDA.v(3) " "Output port \"d1\" at decodBEBIDA.v(3) has no driver" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686766853729 "|PBL4|decodBEBIDA:comb_33"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d2 decodBEBIDA.v(3) " "Output port \"d2\" at decodBEBIDA.v(3) has no driver" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686766853729 "|PBL4|decodBEBIDA:comb_33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmaquina3 newmaquina3:comb_45 " "Elaborating entity \"newmaquina3\" for hierarchy \"newmaquina3:comb_45\"" {  } { { "PBL4.v" "comb_45" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686766853729 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1686766853787 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1686766853787 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686766853932 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d3 VCC " "Pin \"d3\" is stuck at VCC" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686766853960 "|PBL4|d3"} { "Warning" "WMLS_MLS_STUCK_PIN" "ponto GND " "Pin \"ponto\" is stuck at GND" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686766853960 "|PBL4|ponto"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686766853960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686766853993 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686766853993 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686766853993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686766853993 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/PBL3e4_CD/output_files/PBL4.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/PBL3e4_CD/output_files/PBL4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766854014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686766854020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 15:20:54 2023 " "Processing ended: Wed Jun 14 15:20:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686766854020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686766854020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686766854020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686766854020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1686766854656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1686766854656 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PBL4 EPM240T100C5 " "Selected device EPM240T100C5 for design \"PBL4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686766854657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686766854709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686766854709 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686766854732 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686766854734 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686766854764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686766854764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686766854764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686766854764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686766854764 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686766854764 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL4.sdc " "Synopsys Design Constraints File file not found: 'PBL4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1686766854792 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1686766854792 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1686766854796 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1686766854796 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 28 clocks " "Found 28 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_4\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_5\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_6\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_7\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_7\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_8\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_8\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_9\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_9\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_10\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_10\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_11\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_11\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_12\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_12\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_13\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_13\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl1\|Q " "   1.000 divisor:comb_8\|flipflopT:fl1\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl2\|Q " "   1.000 divisor:comb_8\|flipflopT:fl2\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl3\|Q " "   1.000 divisor:comb_8\|flipflopT:fl3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl4\|Q " "   1.000 divisor:comb_8\|flipflopT:fl4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl5\|Q " "   1.000 divisor:comb_8\|flipflopT:fl5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl6\|Q " "   1.000 divisor:comb_8\|flipflopT:fl6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl7\|Q " "   1.000 divisor:comb_8\|flipflopT:fl7\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl8\|Q " "   1.000 divisor:comb_8\|flipflopT:fl8\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl9\|Q " "   1.000 divisor:comb_8\|flipflopT:fl9\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl10\|Q " "   1.000 divisor:comb_8\|flipflopT:fl10\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl11\|Q " "   1.000 divisor:comb_8\|flipflopT:fl11\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl13\|Q " "   1.000 divisor:comb_8\|flipflopT:fl13\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl14\|Q " "   1.000 divisor:comb_8\|flipflopT:fl14\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl15\|Q " "   1.000 divisor:comb_8\|flipflopT:fl15\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl16\|Q " "   1.000 divisor:comb_8\|flipflopT:fl16\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl17\|Q " "   1.000 divisor:comb_8\|flipflopT:fl17\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl18\|Q " "   1.000 divisor:comb_8\|flipflopT:fl18\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1686766854796 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686766854798 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686766854798 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1686766854800 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divisor:comb_8\|flipflopT:fl18\|Q Global clock " "Automatically promoted some destinations of signal \"divisor:comb_8\|flipflopT:fl18\|Q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divisor:comb_8\|flipflopT:fl18\|Q " "Destination \"divisor:comb_8\|flipflopT:fl18\|Q\" may be non-global or may not use global clock" {  } { { "flipflopT.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/flipflopT.v" 3 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "newmaquina3:comb_45\|atual " "Destination \"newmaquina3:comb_45\|atual\" may be non-global or may not use global clock" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""}  } { { "flipflopT.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/flipflopT.v" 3 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1686766854803 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "newmaquina3:comb_45\|atual Global clock " "Automatically promoted signal \"newmaquina3:comb_45\|atual\" to use Global clock" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 17 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1686766854803 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "maquinaprim:comb_20\|WideAnd1 Global clock " "Automatically promoted some destinations of signal \"maquinaprim:comb_20\|WideAnd1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "segmentos:comb_17\|mux4_1:comb_5\|WideOr0~0 " "Destination \"segmentos:comb_17\|mux4_1:comb_5\|WideOr0~0\" may be non-global or may not use global clock" {  } { { "mux4_1.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/mux4_1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "segmentos:comb_17\|mux4_1:comb_6\|WideOr0~1 " "Destination \"segmentos:comb_17\|mux4_1:comb_6\|WideOr0~1\" may be non-global or may not use global clock" {  } { { "mux4_1.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/mux4_1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "segmentos:comb_17\|mux4_1:comb_8\|WideOr0~1 " "Destination \"segmentos:comb_17\|mux4_1:comb_8\|WideOr0~1\" may be non-global or may not use global clock" {  } { { "mux4_1.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/mux4_1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "newmaquina3:comb_45\|atual~0 " "Destination \"newmaquina3:comb_45\|atual~0\" may be non-global or may not use global clock" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""}  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 34 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1686766854803 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1686766854803 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1686766854804 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1686766854821 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1686766854837 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1686766854837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1686766854837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686766854837 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tempo " "Node \"tempo\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tempo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686766854842 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1686766854842 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686766854842 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1686766854844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686766854916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686766854960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686766854961 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686766855177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686766855177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686766855190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Downloads/PBL3e4_CD/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1686766855261 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686766855261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1686766855319 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686766855319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686766855320 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1686766855328 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686766855333 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1686766855338 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1686766855339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/PBL3e4_CD/output_files/PBL4.fit.smsg " "Generated suppressed messages file /home/aluno/Downloads/PBL3e4_CD/output_files/PBL4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686766855354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "974 " "Peak virtual memory: 974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686766855361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 15:20:55 2023 " "Processing ended: Wed Jun 14 15:20:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686766855361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686766855361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686766855361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686766855361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686766856479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686766856480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 15:20:56 2023 " "Processing started: Wed Jun 14 15:20:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686766856480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686766856480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PBL4 -c PBL4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686766856480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1686766856594 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686766856604 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686766856606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686766856646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 15:20:56 2023 " "Processing ended: Wed Jun 14 15:20:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686766856646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686766856646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686766856646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686766856646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686766857187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686766857188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 15:20:57 2023 " "Processing started: Wed Jun 14 15:20:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686766857188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1686766857188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PBL4 -c PBL4 " "Command: quartus_sta PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1686766857188 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1686766857216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1686766857262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1686766857262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686766857312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686766857312 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686766857373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686766857432 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL4.sdc " "Synopsys Design Constraints File file not found: 'PBL4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1686766857446 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1686766857446 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl18\|Q divisor:comb_8\|flipflopT:fl18\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl18\|Q divisor:comb_8\|flipflopT:fl18\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl17\|Q divisor:comb_8\|flipflopT:fl17\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl17\|Q divisor:comb_8\|flipflopT:fl17\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl16\|Q divisor:comb_8\|flipflopT:fl16\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl16\|Q divisor:comb_8\|flipflopT:fl16\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_12\|Q divisor:comb_8\|flipflopT:comb_12\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_12\|Q divisor:comb_8\|flipflopT:comb_12\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_11\|Q divisor:comb_8\|flipflopT:comb_11\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_11\|Q divisor:comb_8\|flipflopT:comb_11\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_13\|Q divisor:comb_8\|flipflopT:comb_13\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_13\|Q divisor:comb_8\|flipflopT:comb_13\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl15\|Q divisor:comb_8\|flipflopT:fl15\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl15\|Q divisor:comb_8\|flipflopT:fl15\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_10\|Q divisor:comb_8\|flipflopT:comb_10\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_10\|Q divisor:comb_8\|flipflopT:comb_10\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl14\|Q divisor:comb_8\|flipflopT:fl14\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl14\|Q divisor:comb_8\|flipflopT:fl14\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_9\|Q divisor:comb_8\|flipflopT:comb_9\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_9\|Q divisor:comb_8\|flipflopT:comb_9\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl13\|Q divisor:comb_8\|flipflopT:fl13\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl13\|Q divisor:comb_8\|flipflopT:fl13\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_8\|Q divisor:comb_8\|flipflopT:comb_8\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_8\|Q divisor:comb_8\|flipflopT:comb_8\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl11\|Q divisor:comb_8\|flipflopT:fl11\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl11\|Q divisor:comb_8\|flipflopT:fl11\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_7\|Q divisor:comb_8\|flipflopT:comb_7\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_7\|Q divisor:comb_8\|flipflopT:comb_7\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl10\|Q divisor:comb_8\|flipflopT:fl10\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl10\|Q divisor:comb_8\|flipflopT:fl10\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_6\|Q divisor:comb_8\|flipflopT:comb_6\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_6\|Q divisor:comb_8\|flipflopT:comb_6\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl9\|Q divisor:comb_8\|flipflopT:fl9\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl9\|Q divisor:comb_8\|flipflopT:fl9\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_5\|Q divisor:comb_8\|flipflopT:comb_5\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_5\|Q divisor:comb_8\|flipflopT:comb_5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl8\|Q divisor:comb_8\|flipflopT:fl8\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl8\|Q divisor:comb_8\|flipflopT:fl8\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_4\|Q divisor:comb_8\|flipflopT:comb_4\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_4\|Q divisor:comb_8\|flipflopT:comb_4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl7\|Q divisor:comb_8\|flipflopT:fl7\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl7\|Q divisor:comb_8\|flipflopT:fl7\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl6\|Q divisor:comb_8\|flipflopT:fl6\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl6\|Q divisor:comb_8\|flipflopT:fl6\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl5\|Q divisor:comb_8\|flipflopT:fl5\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl5\|Q divisor:comb_8\|flipflopT:fl5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl4\|Q divisor:comb_8\|flipflopT:fl4\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl4\|Q divisor:comb_8\|flipflopT:fl4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl3\|Q divisor:comb_8\|flipflopT:fl3\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl3\|Q divisor:comb_8\|flipflopT:fl3\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl2\|Q divisor:comb_8\|flipflopT:fl2\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl2\|Q divisor:comb_8\|flipflopT:fl2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl1\|Q divisor:comb_8\|flipflopT:fl1\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl1\|Q divisor:comb_8\|flipflopT:fl1\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686766857448 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1686766857450 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1686766857454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686766857455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.526 " "Worst-case setup slack is -2.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.526             -15.633 divisor:comb_8\|flipflopT:fl18\|Q  " "   -2.526             -15.633 divisor:comb_8\|flipflopT:fl18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.238              -1.238 divisor:comb_8\|flipflopT:comb_13\|Q  " "   -1.238              -1.238 divisor:comb_8\|flipflopT:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 divisor:comb_8\|flipflopT:fl17\|Q  " "    0.449               0.000 divisor:comb_8\|flipflopT:fl17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:comb_12\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:comb_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:comb_4\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:fl14\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:fl14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:fl1\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:fl1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:fl5\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:fl5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:fl9\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:fl9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor:comb_8\|flipflopT:comb_6\|Q  " "    0.467               0.000 divisor:comb_8\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor:comb_8\|flipflopT:fl3\|Q  " "    0.467               0.000 divisor:comb_8\|flipflopT:fl3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor:comb_8\|flipflopT:fl7\|Q  " "    0.467               0.000 divisor:comb_8\|flipflopT:fl7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 divisor:comb_8\|flipflopT:comb_10\|Q  " "    0.568               0.000 divisor:comb_8\|flipflopT:comb_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 divisor:comb_8\|flipflopT:fl6\|Q  " "    0.808               0.000 divisor:comb_8\|flipflopT:fl6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 divisor:comb_8\|flipflopT:comb_8\|Q  " "    0.819               0.000 divisor:comb_8\|flipflopT:comb_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 divisor:comb_8\|flipflopT:comb_7\|Q  " "    0.826               0.000 divisor:comb_8\|flipflopT:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 divisor:comb_8\|flipflopT:fl10\|Q  " "    0.842               0.000 divisor:comb_8\|flipflopT:fl10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 divisor:comb_8\|flipflopT:fl15\|Q  " "    0.843               0.000 divisor:comb_8\|flipflopT:fl15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 divisor:comb_8\|flipflopT:comb_5\|Q  " "    0.853               0.000 divisor:comb_8\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 divisor:comb_8\|flipflopT:fl11\|Q  " "    0.853               0.000 divisor:comb_8\|flipflopT:fl11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 divisor:comb_8\|flipflopT:fl8\|Q  " "    1.090               0.000 divisor:comb_8\|flipflopT:fl8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121               0.000 divisor:comb_8\|flipflopT:fl4\|Q  " "    1.121               0.000 divisor:comb_8\|flipflopT:fl4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 divisor:comb_8\|flipflopT:fl16\|Q  " "    1.171               0.000 divisor:comb_8\|flipflopT:fl16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.178               0.000 divisor:comb_8\|flipflopT:comb_11\|Q  " "    1.178               0.000 divisor:comb_8\|flipflopT:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.260               0.000 divisor:comb_8\|flipflopT:fl13\|Q  " "    1.260               0.000 divisor:comb_8\|flipflopT:fl13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.477               0.000 divisor:comb_8\|flipflopT:fl2\|Q  " "    1.477               0.000 divisor:comb_8\|flipflopT:fl2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.669               0.000 divisor:comb_8\|flipflopT:comb_9\|Q  " "    1.669               0.000 divisor:comb_8\|flipflopT:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.938               0.000 clk  " "    2.938               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686766857456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.992 " "Worst-case hold slack is -2.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.992              -2.992 clk  " "   -2.992              -2.992 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.778              -7.087 divisor:comb_8\|flipflopT:fl18\|Q  " "   -2.778              -7.087 divisor:comb_8\|flipflopT:fl18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.723              -1.723 divisor:comb_8\|flipflopT:comb_9\|Q  " "   -1.723              -1.723 divisor:comb_8\|flipflopT:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.531              -1.531 divisor:comb_8\|flipflopT:fl2\|Q  " "   -1.531              -1.531 divisor:comb_8\|flipflopT:fl2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.314              -1.314 divisor:comb_8\|flipflopT:fl13\|Q  " "   -1.314              -1.314 divisor:comb_8\|flipflopT:fl13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.232              -1.232 divisor:comb_8\|flipflopT:comb_11\|Q  " "   -1.232              -1.232 divisor:comb_8\|flipflopT:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.225              -1.225 divisor:comb_8\|flipflopT:fl16\|Q  " "   -1.225              -1.225 divisor:comb_8\|flipflopT:fl16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.175              -1.175 divisor:comb_8\|flipflopT:fl4\|Q  " "   -1.175              -1.175 divisor:comb_8\|flipflopT:fl4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.144              -1.144 divisor:comb_8\|flipflopT:fl8\|Q  " "   -1.144              -1.144 divisor:comb_8\|flipflopT:fl8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -0.907 divisor:comb_8\|flipflopT:comb_5\|Q  " "   -0.907              -0.907 divisor:comb_8\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -0.907 divisor:comb_8\|flipflopT:fl11\|Q  " "   -0.907              -0.907 divisor:comb_8\|flipflopT:fl11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897              -0.897 divisor:comb_8\|flipflopT:fl15\|Q  " "   -0.897              -0.897 divisor:comb_8\|flipflopT:fl15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.896              -0.896 divisor:comb_8\|flipflopT:fl10\|Q  " "   -0.896              -0.896 divisor:comb_8\|flipflopT:fl10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.880              -0.880 divisor:comb_8\|flipflopT:comb_7\|Q  " "   -0.880              -0.880 divisor:comb_8\|flipflopT:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 divisor:comb_8\|flipflopT:comb_8\|Q  " "   -0.873              -0.873 divisor:comb_8\|flipflopT:comb_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 divisor:comb_8\|flipflopT:fl6\|Q  " "   -0.862              -0.862 divisor:comb_8\|flipflopT:fl6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622              -0.622 divisor:comb_8\|flipflopT:comb_10\|Q  " "   -0.622              -0.622 divisor:comb_8\|flipflopT:comb_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor:comb_8\|flipflopT:comb_6\|Q  " "   -0.521              -0.521 divisor:comb_8\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor:comb_8\|flipflopT:fl3\|Q  " "   -0.521              -0.521 divisor:comb_8\|flipflopT:fl3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor:comb_8\|flipflopT:fl7\|Q  " "   -0.521              -0.521 divisor:comb_8\|flipflopT:fl7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:comb_12\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:comb_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:comb_4\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl14\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl1\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl5\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl9\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.503              -0.503 divisor:comb_8\|flipflopT:fl17\|Q  " "   -0.503              -0.503 divisor:comb_8\|flipflopT:fl17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.684               0.000 divisor:comb_8\|flipflopT:comb_13\|Q  " "    1.684               0.000 divisor:comb_8\|flipflopT:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686766857458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686766857458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1686766857459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_10\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_11\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_12\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_13\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_4\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_5\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_6\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_7\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_8\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_9\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl10\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl11\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl13\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl14\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl15\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl16\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl17\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl18\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl1\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl2\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl3\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl4\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl5\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl6\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl7\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl8\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl9\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686766857460 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1686766857510 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686766857517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686766857517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686766857531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 15:20:57 2023 " "Processing ended: Wed Jun 14 15:20:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686766857531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686766857531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686766857531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686766857531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1686766848575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686766848575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 15:20:48 2023 " "Processing started: Wed Jun 14 15:20:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686766848575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766848575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766848575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1686766848683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Analysis & Synthesis" 0 -1 1686766848683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QA qa maquinasecund.v(3) " "Verilog HDL Declaration information at maquinasecund.v(3): object \"QA\" differs only in case from object \"qa\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QB qb maquinasecund.v(3) " "Verilog HDL Declaration information at maquinasecund.v(3): object \"QB\" differs only in case from object \"qb\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QC qc maquinasecund.v(3) " "Verilog HDL Declaration information at maquinasecund.v(3): object \"QC\" differs only in case from object \"qc\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ERRO erro maquinasecund.v(2) " "Verilog HDL Declaration information at maquinasecund.v(2): object \"ERRO\" differs only in case from object \"erro\" in the same scope" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinasecund.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinasecund.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinasecund " "Found entity 1: maquinasecund" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulse.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 leveltopulse " "Found entity 1: leveltopulse" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PBL4.v 1 1 " "Found 1 design units, including 1 entities, in source file PBL4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL4 " "Found entity 1: PBL4" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decodSENSORES.v(5) " "Verilog HDL Declaration information at decodSENSORES.v(5): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decodSENSORES.v(2) " "Verilog HDL Declaration information at decodSENSORES.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decodSENSORES.v(2) " "Verilog HDL Declaration information at decodSENSORES.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decodSENSORES.v(2) " "Verilog HDL Declaration information at decodSENSORES.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCD bcd decodSENSORES.v(20) " "Verilog HDL Declaration information at decodSENSORES.v(20): object \"BCD\" differs only in case from object \"bcd\" in the same scope" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodSENSORES.v 1 1 " "Found 1 design units, including 1 entities, in source file decodSENSORES.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodSENSORES " "Found entity 1: decodSENSORES" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodBEBIDA.v 1 1 " "Found 1 design units, including 1 entities, in source file decodBEBIDA.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodBEBIDA " "Found entity 1: decodBEBIDA" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853672 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s demux1x2.v(2) " "Verilog HDL Declaration information at demux1x2.v(2): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "demux1x2.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/demux1x2.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x2.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x2 " "Found entity 1: demux1x2" {  } { { "demux1x2.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/demux1x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopT.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopT.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopT " "Found entity 1: flipflopT" {  } { { "flipflopT.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/flipflopT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EF ef maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"EF\" differs only in case from object \"ef\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EG eg maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"EG\" differs only in case from object \"eg\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EH eh maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"EH\" differs only in case from object \"eh\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c maquinaprim.v(2) " "Verilog HDL Declaration information at maquinaprim.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d maquinaprim.v(27) " "Verilog HDL Declaration information at maquinaprim.v(27): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e maquinaprim.v(27) " "Verilog HDL Declaration information at maquinaprim.v(27): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f maquinaprim.v(27) " "Verilog HDL Declaration information at maquinaprim.v(27): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "def deF maquinaprim.v(30) " "Verilog HDL Declaration information at maquinaprim.v(30): object \"def\" differs only in case from object \"deF\" in the same scope" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaprim.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinaprim.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinaprim " "Found entity 1: maquinaprim" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopD.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopD.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopD " "Found entity 1: flipflopD" {  } { { "flipflopD.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/flipflopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "maquinasecun.v " "Can't analyze file -- file maquinasecun.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 1 0 "Analysis & Synthesis" 0 -1 1686766853674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y decodERRORdeBEBIBA.v(2) " "Verilog HDL Declaration information at decodERRORdeBEBIBA.v(2): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "decodERRORdeBEBIBA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodERRORdeBEBIBA.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodERRORdeBEBIBA.v 1 1 " "Found 1 design units, including 1 entities, in source file decodERRORdeBEBIBA.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodERRORdeBEBIBA " "Found entity 1: decodERRORdeBEBIBA" {  } { { "decodERRORdeBEBIBA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodERRORdeBEBIBA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853675 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a maquinatres.v(2) " "Verilog HDL Declaration information at maquinatres.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b maquinatres.v(2) " "Verilog HDL Declaration information at maquinatres.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c maquinatres.v(12) " "Verilog HDL Declaration information at maquinatres.v(12): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d maquinatres.v(12) " "Verilog HDL Declaration information at maquinatres.v(12): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e maquinatres.v(12) " "Verilog HDL Declaration information at maquinatres.v(12): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CdE CDe maquinatres.v(27) " "Verilog HDL Declaration information at maquinatres.v(27): object \"CdE\" differs only in case from object \"CDe\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CdE cde maquinatres.v(27) " "Verilog HDL Declaration information at maquinatres.v(27): object \"CdE\" differs only in case from object \"cde\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CDe cde maquinatres.v(27) " "Verilog HDL Declaration information at maquinatres.v(27): object \"CDe\" differs only in case from object \"cde\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ABCD AbCD maquinatres.v(43) " "Verilog HDL Declaration information at maquinatres.v(43): object \"ABCD\" differs only in case from object \"AbCD\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "acdE aCDE maquinatres.v(43) " "Verilog HDL Declaration information at maquinatres.v(43): object \"acdE\" differs only in case from object \"aCDE\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aCDE aCDe maquinatres.v(66) " "Verilog HDL Declaration information at maquinatres.v(66): object \"aCDE\" differs only in case from object \"aCDe\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "acdE aCDe maquinatres.v(43) " "Verilog HDL Declaration information at maquinatres.v(43): object \"acdE\" differs only in case from object \"aCDe\" in the same scope" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinatres.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinatres.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinatres " "Found entity 1: maquinatres" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decoESPERA.v(2) " "Verilog HDL Declaration information at decoESPERA.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decoESPERA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decoESPERA.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoESPERA.v 1 1 " "Found 1 design units, including 1 entities, in source file decoESPERA.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoESPERA " "Found entity 1: decoESPERA" {  } { { "decoESPERA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decoESPERA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a newmaquina3.v(2) " "Verilog HDL Declaration information at newmaquina3.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b newmaquina3.v(2) " "Verilog HDL Declaration information at newmaquina3.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c newmaquina3.v(2) " "Verilog HDL Declaration information at newmaquina3.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d newmaquina3.v(13) " "Verilog HDL Declaration information at newmaquina3.v(13): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "E e newmaquina3.v(13) " "Verilog HDL Declaration information at newmaquina3.v(13): object \"E\" differs only in case from object \"e\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F f newmaquina3.v(13) " "Verilog HDL Declaration information at newmaquina3.v(13): object \"F\" differs only in case from object \"f\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "def DeF newmaquina3.v(25) " "Verilog HDL Declaration information at newmaquina3.v(25): object \"def\" differs only in case from object \"DeF\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DeF DEf newmaquina3.v(25) " "Verilog HDL Declaration information at newmaquina3.v(25): object \"DeF\" differs only in case from object \"DEf\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "def DEf newmaquina3.v(25) " "Verilog HDL Declaration information at newmaquina3.v(25): object \"def\" differs only in case from object \"DEf\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BDeF bDeF newmaquina3.v(35) " "Verilog HDL Declaration information at newmaquina3.v(35): object \"BDeF\" differs only in case from object \"bDeF\" in the same scope" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newmaquina3.v 1 1 " "Found 1 design units, including 1 entities, in source file newmaquina3.v" { { "Info" "ISGN_ENTITY_NAME" "1 newmaquina3 " "Found entity 1: newmaquina3" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmentos " "Found entity 1: segmentos" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686766853679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enter maquinasecund.v(14) " "Verilog HDL Implicit Net warning at maquinasecund.v(14): created implicit net for \"enter\"" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tempo PBL4.v(20) " "Verilog HDL Implicit Net warning at PBL4.v(20): created implicit net for \"tempo\"" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cafe3 PBL4.v(60) " "Verilog HDL Implicit Net warning at PBL4.v(60): created implicit net for \"cafe3\"" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a decodBEBIDA.v(6) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(6): created implicit net for \"a\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A decodBEBIDA.v(6) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(6): created implicit net for \"A\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b decodBEBIDA.v(7) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(7): created implicit net for \"b\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c decodBEBIDA.v(8) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(8): created implicit net for \"c\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d decodBEBIDA.v(9) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(9): created implicit net for \"d\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e decodBEBIDA.v(10) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(10): created implicit net for \"e\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f decodBEBIDA.v(11) " "Verilog HDL Implicit Net warning at decodBEBIDA.v(11): created implicit net for \"f\"" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "atual maquinatres.v(19) " "Verilog HDL Implicit Net warning at maquinatres.v(19): created implicit net for \"atual\"" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinasecund.v(33) " "Verilog HDL Instantiation warning at maquinasecund.v(33): instance has no name" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinasecund.v(34) " "Verilog HDL Instantiation warning at maquinasecund.v(34): instance has no name" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinasecund.v(35) " "Verilog HDL Instantiation warning at maquinasecund.v(35): instance has no name" {  } { { "maquinasecund.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinasecund.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "leveltopulse.v(7) " "Verilog HDL Instantiation warning at leveltopulse.v(7): instance has no name" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "leveltopulse.v(8) " "Verilog HDL Instantiation warning at leveltopulse.v(8): instance has no name" {  } { { "leveltopulse.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(9) " "Verilog HDL Instantiation warning at PBL4.v(9): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(13) " "Verilog HDL Instantiation warning at PBL4.v(13): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(14) " "Verilog HDL Instantiation warning at PBL4.v(14): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853679 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(31) " "Verilog HDL Instantiation warning at divisor.v(31): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(32) " "Verilog HDL Instantiation warning at divisor.v(32): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(33) " "Verilog HDL Instantiation warning at divisor.v(33): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(34) " "Verilog HDL Instantiation warning at divisor.v(34): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(35) " "Verilog HDL Instantiation warning at divisor.v(35): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(36) " "Verilog HDL Instantiation warning at divisor.v(36): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(37) " "Verilog HDL Instantiation warning at divisor.v(37): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(38) " "Verilog HDL Instantiation warning at divisor.v(38): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(39) " "Verilog HDL Instantiation warning at divisor.v(39): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(40) " "Verilog HDL Instantiation warning at divisor.v(40): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisor.v(41) " "Verilog HDL Instantiation warning at divisor.v(41): instance has no name" {  } { { "divisor.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(20) " "Verilog HDL Instantiation warning at PBL4.v(20): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(21) " "Verilog HDL Instantiation warning at segmentos.v(21): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(22) " "Verilog HDL Instantiation warning at segmentos.v(22): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(23) " "Verilog HDL Instantiation warning at segmentos.v(23): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(24) " "Verilog HDL Instantiation warning at segmentos.v(24): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(25) " "Verilog HDL Instantiation warning at segmentos.v(25): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(26) " "Verilog HDL Instantiation warning at segmentos.v(26): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "segmentos.v(27) " "Verilog HDL Instantiation warning at segmentos.v(27): instance has no name" {  } { { "segmentos.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(36) " "Verilog HDL Instantiation warning at PBL4.v(36): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinaprim.v(49) " "Verilog HDL Instantiation warning at maquinaprim.v(49): instance has no name" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinaprim.v(50) " "Verilog HDL Instantiation warning at maquinaprim.v(50): instance has no name" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinaprim.v(51) " "Verilog HDL Instantiation warning at maquinaprim.v(51): instance has no name" {  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(46) " "Verilog HDL Instantiation warning at PBL4.v(46): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "decodSENSORES.v(9) " "Verilog HDL Instantiation warning at decodSENSORES.v(9): instance has no name" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "decodSENSORES.v(10) " "Verilog HDL Instantiation warning at decodSENSORES.v(10): instance has no name" {  } { { "decodSENSORES.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(49) " "Verilog HDL Instantiation warning at PBL4.v(49): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(69) " "Verilog HDL Instantiation warning at PBL4.v(69): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(73) " "Verilog HDL Instantiation warning at PBL4.v(73): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(75) " "Verilog HDL Instantiation warning at PBL4.v(75): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 75 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "newmaquina3.v(52) " "Verilog HDL Instantiation warning at newmaquina3.v(52): instance has no name" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "newmaquina3.v(53) " "Verilog HDL Instantiation warning at newmaquina3.v(53): instance has no name" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "newmaquina3.v(54) " "Verilog HDL Instantiation warning at newmaquina3.v(54): instance has no name" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PBL4.v(83) " "Verilog HDL Instantiation warning at PBL4.v(83): instance has no name" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinatres.v(51) " "Verilog HDL Instantiation warning at maquinatres.v(51): instance has no name" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinatres.v(52) " "Verilog HDL Instantiation warning at maquinatres.v(52): instance has no name" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "maquinatres.v(53) " "Verilog HDL Instantiation warning at maquinatres.v(53): instance has no name" {  } { { "maquinatres.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinatres.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 1 0 "Analysis & Synthesis" 0 -1 1686766853681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL4 " "Elaborating entity \"PBL4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Analysis & Synthesis" 0 -1 1686766853714 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(25) " "Verilog HDL warning at PBL4.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 1 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(28) " "Verilog HDL warning at PBL4.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 1 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(29) " "Verilog HDL warning at PBL4.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 1 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(30) " "Verilog HDL warning at PBL4.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 1 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(31) " "Verilog HDL warning at PBL4.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 1 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(32) " "Verilog HDL warning at PBL4.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 1 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(33) " "Verilog HDL warning at PBL4.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 1 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 PBL4.v(34) " "Verilog HDL warning at PBL4.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 1 0 "Analysis & Synthesis" 0 -1 1686766853715 "|PBL4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d1es 0 PBL4.v(38) " "Net \"d1es\" at PBL4.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1686766853716 "|PBL4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "d2es 0 PBL4.v(38) " "Net \"d2es\" at PBL4.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1686766853716 "|PBL4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ponto PBL4.v(3) " "Output port \"ponto\" at PBL4.v(3) has no driver" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1686766853716 "|PBL4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leveltopulse leveltopulse:comb_3 " "Elaborating entity \"leveltopulse\" for hierarchy \"leveltopulse:comb_3\"" {  } { { "PBL4.v" "comb_3" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopD leveltopulse:comb_3\|flipflopD:comb_3 " "Elaborating entity \"flipflopD\" for hierarchy \"leveltopulse:comb_3\|flipflopD:comb_3\"" {  } { { "leveltopulse.v" "comb_3" { Text "/home/aluno/Downloads/PBL3e4_CD/leveltopulse.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:comb_8 " "Elaborating entity \"divisor\" for hierarchy \"divisor:comb_8\"" {  } { { "PBL4.v" "comb_8" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopT divisor:comb_8\|flipflopT:fl1 " "Elaborating entity \"flipflopT\" for hierarchy \"divisor:comb_8\|flipflopT:fl1\"" {  } { { "divisor.v" "fl1" { Text "/home/aluno/Downloads/PBL3e4_CD/divisor.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentos segmentos:comb_17 " "Elaborating entity \"segmentos\" for hierarchy \"segmentos:comb_17\"" {  } { { "PBL4.v" "comb_17" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 segmentos:comb_17\|mux4_1:comb_5 " "Elaborating entity \"mux4_1\" for hierarchy \"segmentos:comb_17\|mux4_1:comb_5\"" {  } { { "segmentos.v" "comb_5" { Text "/home/aluno/Downloads/PBL3e4_CD/segmentos.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquinaprim maquinaprim:comb_20 " "Elaborating entity \"maquinaprim\" for hierarchy \"maquinaprim:comb_20\"" {  } { { "PBL4.v" "comb_20" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodSENSORES decodSENSORES:comb_21 " "Elaborating entity \"decodSENSORES\" for hierarchy \"decodSENSORES:comb_21\"" {  } { { "PBL4.v" "comb_21" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x2 decodSENSORES:comb_21\|demux1x2:comb_4 " "Elaborating entity \"demux1x2\" for hierarchy \"decodSENSORES:comb_21\|demux1x2:comb_4\"" {  } { { "decodSENSORES.v" "comb_4" { Text "/home/aluno/Downloads/PBL3e4_CD/decodSENSORES.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquinasecund maquinasecund:comb_41 " "Elaborating entity \"maquinasecund\" for hierarchy \"maquinasecund:comb_41\"" {  } { { "PBL4.v" "comb_41" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodERRORdeBEBIBA decodERRORdeBEBIBA:comb_43 " "Elaborating entity \"decodERRORdeBEBIBA\" for hierarchy \"decodERRORdeBEBIBA:comb_43\"" {  } { { "PBL4.v" "comb_43" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodBEBIDA decodBEBIDA:comb_44 " "Elaborating entity \"decodBEBIDA\" for hierarchy \"decodBEBIDA:comb_44\"" {  } { { "PBL4.v" "comb_44" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853728 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decodBEBIDA.v(24) " "Verilog HDL warning at decodBEBIDA.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 1 0 "Analysis & Synthesis" 0 -1 1686766853729 "|PBL4|decodBEBIDA:comb_33"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decodBEBIDA.v(25) " "Verilog HDL warning at decodBEBIDA.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 1 0 "Analysis & Synthesis" 0 -1 1686766853729 "|PBL4|decodBEBIDA:comb_33"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d1 decodBEBIDA.v(3) " "Output port \"d1\" at decodBEBIDA.v(3) has no driver" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1686766853729 "|PBL4|decodBEBIDA:comb_33"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d2 decodBEBIDA.v(3) " "Output port \"d2\" at decodBEBIDA.v(3) has no driver" {  } { { "decodBEBIDA.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/decodBEBIDA.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1686766853729 "|PBL4|decodBEBIDA:comb_33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newmaquina3 newmaquina3:comb_45 " "Elaborating entity \"newmaquina3\" for hierarchy \"newmaquina3:comb_45\"" {  } { { "PBL4.v" "comb_45" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1686766853729 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1686766853787 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 1 0 "Analysis & Synthesis" 0 -1 1686766853787 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 1 0 "Analysis & Synthesis" 0 -1 1686766853932 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d3 VCC " "Pin \"d3\" is stuck at VCC" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686766853960 "|PBL4|d3"} { "Warning" "WMLS_MLS_STUCK_PIN" "ponto GND " "Pin \"ponto\" is stuck at GND" {  } { { "PBL4.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/PBL4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686766853960 "|PBL4|ponto"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1686766853960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686766853993 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686766853993 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686766853993 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Analysis & Synthesis" 0 -1 1686766853993 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/PBL3e4_CD/output_files/PBL4.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/PBL3e4_CD/output_files/PBL4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766854014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686766854020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 15:20:54 2023 " "Processing ended: Wed Jun 14 15:20:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686766854020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686766854020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686766854020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Analysis & Synthesis" 0 -1 1686766854020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Fitter" 0 -1 1686766854656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Fitter" 0 -1 1686766854656 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PBL4 EPM240T100C5 " "Selected device EPM240T100C5 for design \"PBL4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 1 0 "Fitter" 0 -1 1686766854657 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1686766854709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1686766854709 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 1 0 "Fitter" 0 -1 1686766854732 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1686766854734 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686766854764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686766854764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686766854764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686766854764 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686766854764 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 1 0 "Fitter" 0 -1 1686766854764 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL4.sdc " "Synopsys Design Constraints File file not found: 'PBL4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Fitter" 0 -1 1686766854792 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 1 0 "Fitter" 0 -1 1686766854792 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1686766854796 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 1 0 "Fitter" 0 -1 1686766854796 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 28 clocks " "Found 28 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_4\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_5\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_6\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_7\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_7\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_8\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_8\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_9\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_9\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_10\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_10\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_11\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_11\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_12\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_12\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:comb_13\|Q " "   1.000 divisor:comb_8\|flipflopT:comb_13\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl1\|Q " "   1.000 divisor:comb_8\|flipflopT:fl1\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl2\|Q " "   1.000 divisor:comb_8\|flipflopT:fl2\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl3\|Q " "   1.000 divisor:comb_8\|flipflopT:fl3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl4\|Q " "   1.000 divisor:comb_8\|flipflopT:fl4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl5\|Q " "   1.000 divisor:comb_8\|flipflopT:fl5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl6\|Q " "   1.000 divisor:comb_8\|flipflopT:fl6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl7\|Q " "   1.000 divisor:comb_8\|flipflopT:fl7\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl8\|Q " "   1.000 divisor:comb_8\|flipflopT:fl8\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl9\|Q " "   1.000 divisor:comb_8\|flipflopT:fl9\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl10\|Q " "   1.000 divisor:comb_8\|flipflopT:fl10\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl11\|Q " "   1.000 divisor:comb_8\|flipflopT:fl11\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl13\|Q " "   1.000 divisor:comb_8\|flipflopT:fl13\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl14\|Q " "   1.000 divisor:comb_8\|flipflopT:fl14\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl15\|Q " "   1.000 divisor:comb_8\|flipflopT:fl15\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl16\|Q " "   1.000 divisor:comb_8\|flipflopT:fl16\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl17\|Q " "   1.000 divisor:comb_8\|flipflopT:fl17\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor:comb_8\|flipflopT:fl18\|Q " "   1.000 divisor:comb_8\|flipflopT:fl18\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686766854796 ""}  } {  } 0 332111 "%1!s!" 1 0 "Fitter" 0 -1 1686766854796 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686766854798 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686766854798 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 1 0 "Fitter" 0 -1 1686766854800 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divisor:comb_8\|flipflopT:fl18\|Q Global clock " "Automatically promoted some destinations of signal \"divisor:comb_8\|flipflopT:fl18\|Q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divisor:comb_8\|flipflopT:fl18\|Q " "Destination \"divisor:comb_8\|flipflopT:fl18\|Q\" may be non-global or may not use global clock" {  } { { "flipflopT.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/flipflopT.v" 3 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "newmaquina3:comb_45\|atual " "Destination \"newmaquina3:comb_45\|atual\" may be non-global or may not use global clock" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""}  } { { "flipflopT.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/flipflopT.v" 3 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 1 0 "Fitter" 0 -1 1686766854803 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "newmaquina3:comb_45\|atual Global clock " "Automatically promoted signal \"newmaquina3:comb_45\|atual\" to use Global clock" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 17 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 1 0 "Fitter" 0 -1 1686766854803 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "maquinaprim:comb_20\|WideAnd1 Global clock " "Automatically promoted some destinations of signal \"maquinaprim:comb_20\|WideAnd1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "segmentos:comb_17\|mux4_1:comb_5\|WideOr0~0 " "Destination \"segmentos:comb_17\|mux4_1:comb_5\|WideOr0~0\" may be non-global or may not use global clock" {  } { { "mux4_1.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/mux4_1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "segmentos:comb_17\|mux4_1:comb_6\|WideOr0~1 " "Destination \"segmentos:comb_17\|mux4_1:comb_6\|WideOr0~1\" may be non-global or may not use global clock" {  } { { "mux4_1.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/mux4_1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "segmentos:comb_17\|mux4_1:comb_8\|WideOr0~1 " "Destination \"segmentos:comb_17\|mux4_1:comb_8\|WideOr0~1\" may be non-global or may not use global clock" {  } { { "mux4_1.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/mux4_1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "newmaquina3:comb_45\|atual~0 " "Destination \"newmaquina3:comb_45\|atual~0\" may be non-global or may not use global clock" {  } { { "newmaquina3.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/newmaquina3.v" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1686766854803 ""}  } { { "maquinaprim.v" "" { Text "/home/aluno/Downloads/PBL3e4_CD/maquinaprim.v" 34 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 1 0 "Fitter" 0 -1 1686766854803 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 1 0 "Fitter" 0 -1 1686766854803 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 1 0 "Fitter" 0 -1 1686766854804 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1686766854821 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 1 0 "Fitter" 0 -1 1686766854837 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 1 0 "Fitter" 0 -1 1686766854837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1686766854837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 1 0 "Fitter" 0 -1 1686766854837 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "tempo " "Node \"tempo\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tempo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686766854842 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 1 0 "Fitter" 0 -1 1686766854842 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1686766854842 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 1 0 "Fitter" 0 -1 1686766854844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 1 0 "Fitter" 0 -1 1686766854916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1686766854960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 1 0 "Fitter" 0 -1 1686766854961 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 1 0 "Fitter" 0 -1 1686766855177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1686766855177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 1 0 "Fitter" 0 -1 1686766855190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Downloads/PBL3e4_CD/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1686766855261 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 1 0 "Fitter" 0 -1 1686766855261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1686766855319 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 1 0 "Fitter" 0 -1 1686766855319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1686766855320 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 1 0 "Fitter" 0 -1 1686766855328 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1686766855333 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1686766855338 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 1 0 "Fitter" 0 -1 1686766855339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/PBL3e4_CD/output_files/PBL4.fit.smsg " "Generated suppressed messages file /home/aluno/Downloads/PBL3e4_CD/output_files/PBL4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Fitter" 0 -1 1686766855354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "974 " "Peak virtual memory: 974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686766855361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 15:20:55 2023 " "Processing ended: Wed Jun 14 15:20:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686766855361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686766855361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686766855361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Fitter" 0 -1 1686766855361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1686766856479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686766856480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 15:20:56 2023 " "Processing started: Wed Jun 14 15:20:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686766856480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Assembler" 0 -1 1686766856480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PBL4 -c PBL4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 1 0 "Assembler" 0 -1 1686766856480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Assembler" 0 -1 1686766856594 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 1 0 "Assembler" 0 -1 1686766856604 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 1 0 "Assembler" 0 -1 1686766856606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686766856646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 15:20:56 2023 " "Processing ended: Wed Jun 14 15:20:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686766856646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686766856646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686766856646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Assembler" 0 -1 1686766856646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1686766857187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686766857188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 15:20:57 2023 " "Processing started: Wed Jun 14 15:20:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686766857188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Timing Analyzer" 0 -1 1686766857188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PBL4 -c PBL4 " "Command: quartus_sta PBL4 -c PBL4" {  } {  } 0 0 "Command: %1!s!" 1 0 "Timing Analyzer" 0 -1 1686766857188 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 1 0 "Timing Analyzer" 0 0 1686766857216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Timing Analyzer" 0 -1 1686766857262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Timing Analyzer" 0 -1 1686766857262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Timing Analyzer" 0 -1 1686766857312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Timing Analyzer" 0 -1 1686766857312 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 1 0 "Timing Analyzer" 0 -1 1686766857373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 1 0 "Timing Analyzer" 0 -1 1686766857432 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL4.sdc " "Synopsys Design Constraints File file not found: 'PBL4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "Timing Analyzer" 0 -1 1686766857446 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 1 0 "Timing Analyzer" 0 -1 1686766857446 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl18\|Q divisor:comb_8\|flipflopT:fl18\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl18\|Q divisor:comb_8\|flipflopT:fl18\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl17\|Q divisor:comb_8\|flipflopT:fl17\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl17\|Q divisor:comb_8\|flipflopT:fl17\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl16\|Q divisor:comb_8\|flipflopT:fl16\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl16\|Q divisor:comb_8\|flipflopT:fl16\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_12\|Q divisor:comb_8\|flipflopT:comb_12\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_12\|Q divisor:comb_8\|flipflopT:comb_12\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_11\|Q divisor:comb_8\|flipflopT:comb_11\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_11\|Q divisor:comb_8\|flipflopT:comb_11\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_13\|Q divisor:comb_8\|flipflopT:comb_13\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_13\|Q divisor:comb_8\|flipflopT:comb_13\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl15\|Q divisor:comb_8\|flipflopT:fl15\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl15\|Q divisor:comb_8\|flipflopT:fl15\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_10\|Q divisor:comb_8\|flipflopT:comb_10\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_10\|Q divisor:comb_8\|flipflopT:comb_10\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl14\|Q divisor:comb_8\|flipflopT:fl14\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl14\|Q divisor:comb_8\|flipflopT:fl14\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_9\|Q divisor:comb_8\|flipflopT:comb_9\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_9\|Q divisor:comb_8\|flipflopT:comb_9\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl13\|Q divisor:comb_8\|flipflopT:fl13\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl13\|Q divisor:comb_8\|flipflopT:fl13\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_8\|Q divisor:comb_8\|flipflopT:comb_8\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_8\|Q divisor:comb_8\|flipflopT:comb_8\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl11\|Q divisor:comb_8\|flipflopT:fl11\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl11\|Q divisor:comb_8\|flipflopT:fl11\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_7\|Q divisor:comb_8\|flipflopT:comb_7\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_7\|Q divisor:comb_8\|flipflopT:comb_7\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl10\|Q divisor:comb_8\|flipflopT:fl10\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl10\|Q divisor:comb_8\|flipflopT:fl10\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_6\|Q divisor:comb_8\|flipflopT:comb_6\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_6\|Q divisor:comb_8\|flipflopT:comb_6\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl9\|Q divisor:comb_8\|flipflopT:fl9\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl9\|Q divisor:comb_8\|flipflopT:fl9\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_5\|Q divisor:comb_8\|flipflopT:comb_5\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_5\|Q divisor:comb_8\|flipflopT:comb_5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl8\|Q divisor:comb_8\|flipflopT:fl8\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl8\|Q divisor:comb_8\|flipflopT:fl8\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_4\|Q divisor:comb_8\|flipflopT:comb_4\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:comb_4\|Q divisor:comb_8\|flipflopT:comb_4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl7\|Q divisor:comb_8\|flipflopT:fl7\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl7\|Q divisor:comb_8\|flipflopT:fl7\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl6\|Q divisor:comb_8\|flipflopT:fl6\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl6\|Q divisor:comb_8\|flipflopT:fl6\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl5\|Q divisor:comb_8\|flipflopT:fl5\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl5\|Q divisor:comb_8\|flipflopT:fl5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl4\|Q divisor:comb_8\|flipflopT:fl4\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl4\|Q divisor:comb_8\|flipflopT:fl4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl3\|Q divisor:comb_8\|flipflopT:fl3\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl3\|Q divisor:comb_8\|flipflopT:fl3\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl2\|Q divisor:comb_8\|flipflopT:fl2\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl2\|Q divisor:comb_8\|flipflopT:fl2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl1\|Q divisor:comb_8\|flipflopT:fl1\|Q " "create_clock -period 1.000 -name divisor:comb_8\|flipflopT:fl1\|Q divisor:comb_8\|flipflopT:fl1\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1686766857448 ""}  } {  } 0 332105 "%1!s!" 1 0 "Timing Analyzer" 0 -1 1686766857448 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 1 0 "Timing Analyzer" 0 0 1686766857450 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 1 0 "Timing Analyzer" 0 0 1686766857454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 1 0 "Timing Analyzer" 0 -1 1686766857455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.526 " "Worst-case setup slack is -2.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.526             -15.633 divisor:comb_8\|flipflopT:fl18\|Q  " "   -2.526             -15.633 divisor:comb_8\|flipflopT:fl18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.238              -1.238 divisor:comb_8\|flipflopT:comb_13\|Q  " "   -1.238              -1.238 divisor:comb_8\|flipflopT:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 divisor:comb_8\|flipflopT:fl17\|Q  " "    0.449               0.000 divisor:comb_8\|flipflopT:fl17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:comb_12\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:comb_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:comb_4\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:fl14\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:fl14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:fl1\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:fl1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:fl5\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:fl5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor:comb_8\|flipflopT:fl9\|Q  " "    0.466               0.000 divisor:comb_8\|flipflopT:fl9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor:comb_8\|flipflopT:comb_6\|Q  " "    0.467               0.000 divisor:comb_8\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor:comb_8\|flipflopT:fl3\|Q  " "    0.467               0.000 divisor:comb_8\|flipflopT:fl3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor:comb_8\|flipflopT:fl7\|Q  " "    0.467               0.000 divisor:comb_8\|flipflopT:fl7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 divisor:comb_8\|flipflopT:comb_10\|Q  " "    0.568               0.000 divisor:comb_8\|flipflopT:comb_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 divisor:comb_8\|flipflopT:fl6\|Q  " "    0.808               0.000 divisor:comb_8\|flipflopT:fl6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 divisor:comb_8\|flipflopT:comb_8\|Q  " "    0.819               0.000 divisor:comb_8\|flipflopT:comb_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 divisor:comb_8\|flipflopT:comb_7\|Q  " "    0.826               0.000 divisor:comb_8\|flipflopT:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 divisor:comb_8\|flipflopT:fl10\|Q  " "    0.842               0.000 divisor:comb_8\|flipflopT:fl10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.843               0.000 divisor:comb_8\|flipflopT:fl15\|Q  " "    0.843               0.000 divisor:comb_8\|flipflopT:fl15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 divisor:comb_8\|flipflopT:comb_5\|Q  " "    0.853               0.000 divisor:comb_8\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 divisor:comb_8\|flipflopT:fl11\|Q  " "    0.853               0.000 divisor:comb_8\|flipflopT:fl11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 divisor:comb_8\|flipflopT:fl8\|Q  " "    1.090               0.000 divisor:comb_8\|flipflopT:fl8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121               0.000 divisor:comb_8\|flipflopT:fl4\|Q  " "    1.121               0.000 divisor:comb_8\|flipflopT:fl4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 divisor:comb_8\|flipflopT:fl16\|Q  " "    1.171               0.000 divisor:comb_8\|flipflopT:fl16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.178               0.000 divisor:comb_8\|flipflopT:comb_11\|Q  " "    1.178               0.000 divisor:comb_8\|flipflopT:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.260               0.000 divisor:comb_8\|flipflopT:fl13\|Q  " "    1.260               0.000 divisor:comb_8\|flipflopT:fl13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.477               0.000 divisor:comb_8\|flipflopT:fl2\|Q  " "    1.477               0.000 divisor:comb_8\|flipflopT:fl2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.669               0.000 divisor:comb_8\|flipflopT:comb_9\|Q  " "    1.669               0.000 divisor:comb_8\|flipflopT:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.938               0.000 clk  " "    2.938               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1686766857456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.992 " "Worst-case hold slack is -2.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.992              -2.992 clk  " "   -2.992              -2.992 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.778              -7.087 divisor:comb_8\|flipflopT:fl18\|Q  " "   -2.778              -7.087 divisor:comb_8\|flipflopT:fl18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.723              -1.723 divisor:comb_8\|flipflopT:comb_9\|Q  " "   -1.723              -1.723 divisor:comb_8\|flipflopT:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.531              -1.531 divisor:comb_8\|flipflopT:fl2\|Q  " "   -1.531              -1.531 divisor:comb_8\|flipflopT:fl2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.314              -1.314 divisor:comb_8\|flipflopT:fl13\|Q  " "   -1.314              -1.314 divisor:comb_8\|flipflopT:fl13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.232              -1.232 divisor:comb_8\|flipflopT:comb_11\|Q  " "   -1.232              -1.232 divisor:comb_8\|flipflopT:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.225              -1.225 divisor:comb_8\|flipflopT:fl16\|Q  " "   -1.225              -1.225 divisor:comb_8\|flipflopT:fl16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.175              -1.175 divisor:comb_8\|flipflopT:fl4\|Q  " "   -1.175              -1.175 divisor:comb_8\|flipflopT:fl4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.144              -1.144 divisor:comb_8\|flipflopT:fl8\|Q  " "   -1.144              -1.144 divisor:comb_8\|flipflopT:fl8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -0.907 divisor:comb_8\|flipflopT:comb_5\|Q  " "   -0.907              -0.907 divisor:comb_8\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -0.907 divisor:comb_8\|flipflopT:fl11\|Q  " "   -0.907              -0.907 divisor:comb_8\|flipflopT:fl11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897              -0.897 divisor:comb_8\|flipflopT:fl15\|Q  " "   -0.897              -0.897 divisor:comb_8\|flipflopT:fl15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.896              -0.896 divisor:comb_8\|flipflopT:fl10\|Q  " "   -0.896              -0.896 divisor:comb_8\|flipflopT:fl10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.880              -0.880 divisor:comb_8\|flipflopT:comb_7\|Q  " "   -0.880              -0.880 divisor:comb_8\|flipflopT:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 divisor:comb_8\|flipflopT:comb_8\|Q  " "   -0.873              -0.873 divisor:comb_8\|flipflopT:comb_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 divisor:comb_8\|flipflopT:fl6\|Q  " "   -0.862              -0.862 divisor:comb_8\|flipflopT:fl6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.622              -0.622 divisor:comb_8\|flipflopT:comb_10\|Q  " "   -0.622              -0.622 divisor:comb_8\|flipflopT:comb_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor:comb_8\|flipflopT:comb_6\|Q  " "   -0.521              -0.521 divisor:comb_8\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor:comb_8\|flipflopT:fl3\|Q  " "   -0.521              -0.521 divisor:comb_8\|flipflopT:fl3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor:comb_8\|flipflopT:fl7\|Q  " "   -0.521              -0.521 divisor:comb_8\|flipflopT:fl7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:comb_12\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:comb_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:comb_4\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl14\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl1\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl5\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl9\|Q  " "   -0.520              -0.520 divisor:comb_8\|flipflopT:fl9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.503              -0.503 divisor:comb_8\|flipflopT:fl17\|Q  " "   -0.503              -0.503 divisor:comb_8\|flipflopT:fl17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.684               0.000 divisor:comb_8\|flipflopT:comb_13\|Q  " "    1.684               0.000 divisor:comb_8\|flipflopT:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1686766857458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Timing Analyzer" 0 -1 1686766857458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Timing Analyzer" 0 -1 1686766857459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_10\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_11\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_12\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_13\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_4\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_5\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_6\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_7\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_8\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:comb_9\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:comb_9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl10\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl11\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl13\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl14\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl15\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl16\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl17\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl18\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl1\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl2\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl3\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl4\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl5\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl6\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl7\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl8\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor:comb_8\|flipflopT:fl9\|Q  " "    0.234               0.000 divisor:comb_8\|flipflopT:fl9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686766857460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Timing Analyzer" 0 -1 1686766857460 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 1 0 "Timing Analyzer" 0 -1 1686766857510 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "Timing Analyzer" 0 -1 1686766857517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "Timing Analyzer" 0 -1 1686766857517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686766857531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 15:20:57 2023 " "Processing ended: Wed Jun 14 15:20:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686766857531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686766857531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686766857531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Timing Analyzer" 0 -1 1686766857531 ""}
