{"id":62,"date":"2020-10-08T22:27:41","date_gmt":"2020-10-08T22:27:41","guid":{"rendered":"http:\/\/localhost\/Jash-Shah.me\/?page_id=62"},"modified":"2020-10-10T20:36:26","modified_gmt":"2020-10-10T20:36:26","slug":"electronics-embedded-systems","status":"publish","type":"page","link":"http:\/\/localhost\/Jash-Shah.me\/electronics-embedded-systems\/","title":{"rendered":"Electronics and Embedded Systems"},"content":{"rendered":"\n<hr class=\"wp-block-separator has-text-color has-background has-cyan-bluish-gray-background-color has-cyan-bluish-gray-color is-style-default\"\/>\n\n\n\n<div class=\"wp-block-cover alignwide has-background-dim is-position-center-center\" style=\"background-image:url(http:\/\/localhost\/Jash-Shah.me\/wp-content\/uploads\/2020\/10\/IMG-20201004-WA0013-1.jpg);background-position:52% 76%;min-height:246px\"><div class=\"wp-block-cover__inner-container\">\n<p class=\"has-text-align-center has-large-font-size\"><strong>Digital VLSI Design Project<\/strong><\/p>\n\n\n\n<div class=\"wp-block-columns\">\n<div class=\"wp-block-column\">\n<p class=\"has-text-align-center\"><strong>Oysters Lab, BITS Pilani<\/strong><\/p>\n<\/div>\n\n\n\n<div class=\"wp-block-column\">\n<p class=\"has-text-align-center\"><strong><a href=\"https:\/\/www.bits-pilani.ac.in\/Pilani\/anug\/profile\" data-type=\"URL\" data-id=\"https:\/\/www.bits-pilani.ac.in\/Pilani\/anug\/profile\" target=\"_blank\" rel=\"noreferrer noopener\"><span class=\"has-inline-color has-white-color\">Dr. Anu Gupta<\/span><\/a><\/strong><\/p>\n<\/div>\n\n\n\n<div class=\"wp-block-column\">\n<p class=\"has-text-align-center\"><strong>October 2020<\/strong><\/p>\n<\/div>\n<\/div>\n\n\n\n<p class=\"has-text-align-center\"><strong>                 Tech Stack : Microwind \/ Cadence, LTSpice, VLSI design<\/strong><\/p>\n<\/div><\/div>\n\n\n\n<p><\/p>\n\n\n\n<p class=\"has-black-color has-text-color has-normal-font-size\">India has very limited number of<span class=\"has-inline-color has-vivid-cyan-blue-color\"> <a rel=\"noreferrer noopener\" href=\"https:\/\/www.bitsaa.org\/page\/oyster-lab\" data-type=\"URL\" data-id=\"https:\/\/www.bitsaa.org\/page\/oyster-lab\" target=\"_blank\">O-Labs<\/a>,<\/span> that support full Analog and Digital chip design flow and has best EDA tools.<br><\/p>\n\n\n\n<p class=\"has-black-color has-text-color has-normal-font-size\">As part of the project, my team and I successfully designed a 4 input PSUDO NMOS NOR logic for 180  SCL technology. The report included the calculations using both Differential method and Logical effort method. The design was tested for PEX, DRC and timing analysis. The cover pic shows a part of our circuit. *<em><a rel=\"noreferrer noopener\" href=\"https:\/\/github.com\/Jash-2000\/Analog-and-Digital-VLSI-Design\" data-type=\"URL\" data-id=\"https:\/\/github.com\/Jash-2000\/Analog-and-Digital-VLSI-Design\" target=\"_blank\">Link to the report<\/a><\/em><\/p>\n\n\n\n<hr class=\"wp-block-separator has-text-color has-background has-black-background-color has-black-color is-style-wide\"\/>\n\n\n\n<div class=\"wp-block-cover alignwide has-background-dim is-position-center-center\" style=\"background-image:url(http:\/\/localhost\/Jash-Shah.me\/wp-content\/uploads\/2020\/10\/IMG-20201004-WA0013.jpg);background-position:59% 66%;min-height:246px\"><div class=\"wp-block-cover__inner-container\">\n<p class=\"has-text-align-center has-large-font-size\"><strong>Synchronous ALU design<\/strong><\/p>\n\n\n\n<div class=\"wp-block-columns\">\n<div class=\"wp-block-column\">\n<p class=\"has-text-align-center\"><strong>Digital Design Lab, BITS Pilani<\/strong><\/p>\n<\/div>\n\n\n\n<div class=\"wp-block-column\">\n<p class=\"has-text-align-center\"><strong><a href=\"https:\/\/www.bits-pilani.ac.in\/pilani\/sguru\/profile\" data-type=\"URL\" data-id=\"https:\/\/www.bits-pilani.ac.in\/pilani\/sguru\/profile\" target=\"_blank\" rel=\"noreferrer noopener\"><span class=\"has-inline-color has-white-color\">Dr. S.Gurunarayan<\/span><\/a><\/strong><\/p>\n<\/div>\n\n\n\n<div class=\"wp-block-column\">\n<p class=\"has-text-align-center\"><strong>November 2019<\/strong><\/p>\n<\/div>\n<\/div>\n\n\n\n<p class=\"has-text-align-center\"><strong>                 Tech Stack : IC Technology, Digital design<\/strong><\/p>\n<\/div><\/div>\n\n\n\n<p><\/p>\n\n\n\n<p>India has very limited number of <a rel=\"noreferrer noopener\" href=\"https:\/\/www.bitsaa.org\/page\/oyster-lab\" data-type=\"URL\" data-id=\"https:\/\/www.bitsaa.org\/page\/oyster-lab\" target=\"_blank\">O-Labs<\/a>, that support full Analog and Digital chip design flow and has best EDA tools.<br><\/p>\n\n\n\n<p class=\"has-black-color has-text-color has-normal-font-size\">As part of the project, my team and I successfully designed a 4 input PSUDO NMOS NOR logic for 180  SCL technology. The report included the calculations using both Differential method and Logical effort method. The design was tested for PEX, DRC and timing analysis. The cover pic shows a part of our circuit. *<em><a rel=\"noreferrer noopener\" href=\"https:\/\/github.com\/Jash-2000\/Analog-and-Digital-VLSI-Design\" data-type=\"URL\" data-id=\"https:\/\/github.com\/Jash-2000\/Analog-and-Digital-VLSI-Design\" target=\"_blank\">Link to the report<\/a><\/em><\/p>\n\n\n\n<hr class=\"wp-block-separator has-text-color has-background has-black-background-color has-black-color is-style-wide\"\/>\n\n\n\n<div class=\"wp-block-cover alignleft has-background-dim is-position-center-center\" style=\"background-image:url(http:\/\/localhost\/Jash-Shah.me\/wp-content\/uploads\/2020\/10\/CAN-Bus-Voltage-levels-500x155-1.png);background-position:0% 37%;min-height:214px\"><div class=\"wp-block-cover__inner-container\">\n<p class=\"has-text-align-left has-large-font-size\"><\/p>\n<\/div><\/div>\n\n\n\n<p class=\"has-large-font-size\"><span class=\"has-inline-color has-black-color\"><strong>Starvation Free Application Layer Protocol for CAN Drivers<\/strong><\/span><\/p>\n\n\n\n<div class=\"wp-block-columns\">\n<div class=\"wp-block-column\">\n<p class=\"has-medium-font-size\">IKR &#8211; FS <\/p>\n<\/div>\n\n\n\n<div class=\"wp-block-column\">\n<p class=\"has-medium-font-size\">Jan 2020 &#8211; Present<\/p>\n<\/div>\n<\/div>\n\n\n\n<p><span class=\"has-inline-color has-black-color\">This is an ongoing <strong>research project<\/strong>, wherein the entire team is developing an unique application layer protocol to combat the starvation in CAN based networks. We are planning to add this protocol to our CAN controller that we have used in our Electric Vehicle.<\/span><\/p>\n\n\n\n<p class=\"has-black-color has-text-color has-normal-font-size\">Priority based CSMA\/CR communication protocol that is used in CAN, is bound to starvation of certain low priority nodes, and this can be very dangerous in EVs. Available solutions include using multiple networks and using sampled signals. Our software based protocol will help in solving the issue without compromising the bandwidth.<\/p>\n\n\n\n<hr class=\"wp-block-separator has-text-color has-background has-black-background-color has-black-color is-style-wide\"\/>\n\n\n\n<div class=\"wp-block-cover alignwide has-background-dim is-position-center-center\" style=\"background-image:url(http:\/\/localhost\/Jash-Shah.me\/wp-content\/uploads\/2020\/10\/IMG-20201004-WA0013.jpg);background-position:59% 66%;min-height:246px\"><div class=\"wp-block-cover__inner-container\">\n<p class=\"has-text-align-center has-large-font-size\"><strong>Digital VLSI Design Project<\/strong><\/p>\n\n\n\n<div class=\"wp-block-columns\">\n<div class=\"wp-block-column\">\n<p class=\"has-text-align-center\"><strong>Oysters Lab, BITS Pilani<\/strong><\/p>\n<\/div>\n\n\n\n<div class=\"wp-block-column\">\n<p class=\"has-text-align-center\"><strong>Dr. Anu Gupta<\/strong><\/p>\n<\/div>\n\n\n\n<div class=\"wp-block-column\">\n<p class=\"has-text-align-center\"><strong>October 2020<\/strong><\/p>\n<\/div>\n<\/div>\n\n\n\n<p class=\"has-text-align-center\"><strong>                 Tech Stack : Microwind \/ Cadence, LTSpice, VLSI design<\/strong><\/p>\n<\/div><\/div>\n\n\n\n<p class=\"has-black-color has-text-color has-normal-font-size\">India has very limited number of <a href=\"https:\/\/www.bitsaa.org\/page\/oyster-lab\" data-type=\"URL\" data-id=\"https:\/\/www.bitsaa.org\/page\/oyster-lab\" target=\"_blank\" rel=\"noreferrer noopener\">O-Labs<\/a>, that support full Analog and Digital chip design flow and has best EDA tools.<br><\/p>\n\n\n\n<p class=\"has-black-color has-text-color has-normal-font-size\">As part of the project, my team and I successfully designed a 4 input PSUDO NMOS NOR logic for 180  SCL technology. The report included the calculations using both Differential method and Logical effort method. The design was tested for PEX, DRC and timing analysis. The cover pic shows a part of our circuit. *<em><a rel=\"noreferrer noopener\" href=\"https:\/\/github.com\/Jash-2000\/Analog-and-Digital-VLSI-Design\" data-type=\"URL\" data-id=\"https:\/\/github.com\/Jash-2000\/Analog-and-Digital-VLSI-Design\" target=\"_blank\">Link to the report<\/a><\/em><\/p>\n\n\n\n<hr class=\"wp-block-separator has-text-color has-background has-black-background-color has-black-color is-style-wide\"\/>\n\n\n\n<p><\/p>\n","protected":false},"excerpt":{"rendered":"<p>India has very limited number of O-Labs, that support full Analog and Digital chip design flow and has best EDA tools. As part of the project, my team and I successfully designed a 4 input PSUDO NMOS NOR logic for&hellip;<\/p>\n<div class=\"link-more\"><a href=\"http:\/\/localhost\/Jash-Shah.me\/electronics-embedded-systems\/#more-62\" class=\"more-link\">Continue reading &#10142; <span class=\"screen-reader-text\">Electronics and Embedded Systems<\/span><\/a><\/div>","protected":false},"author":1,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"","meta":[],"_links":{"self":[{"href":"http:\/\/localhost\/Jash-Shah.me\/wp-json\/wp\/v2\/pages\/62"}],"collection":[{"href":"http:\/\/localhost\/Jash-Shah.me\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"http:\/\/localhost\/Jash-Shah.me\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"http:\/\/localhost\/Jash-Shah.me\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"http:\/\/localhost\/Jash-Shah.me\/wp-json\/wp\/v2\/comments?post=62"}],"version-history":[{"count":26,"href":"http:\/\/localhost\/Jash-Shah.me\/wp-json\/wp\/v2\/pages\/62\/revisions"}],"predecessor-version":[{"id":239,"href":"http:\/\/localhost\/Jash-Shah.me\/wp-json\/wp\/v2\/pages\/62\/revisions\/239"}],"wp:attachment":[{"href":"http:\/\/localhost\/Jash-Shah.me\/wp-json\/wp\/v2\/media?parent=62"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}