Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 20:53:57 2025
| Host         : DESKTOP-403USDT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file metronome_timing_summary_routed.rpt -pb metronome_timing_summary_routed.pb -rpx metronome_timing_summary_routed.rpx -warn_on_violation
| Design       : metronome
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.828        0.000                      0                  399        0.164        0.000                      0                  399        4.500        0.000                       0                   293  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.828        0.000                      0                  399        0.164        0.000                      0                  399        4.500        0.000                       0                   293  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 3.689ns (51.550%)  route 3.467ns (48.449%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[1]/Q
                         net (fo=11, routed)          0.624     6.155    gen/Q[1]
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.279 r  gen/millesecond_accumulator[0]_i_13/O
                         net (fo=1, routed)           0.000     6.279    gen/millesecond_accumulator[0]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.829 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.829    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.142 r  gen/millesecond_accumulator_reg[4]_i_11/O[3]
                         net (fo=3, routed)           0.974     8.116    gen/millesecond_accumulator2[7]
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.306     8.422 r  gen/beat_tick_i_8/O
                         net (fo=1, routed)           0.444     8.866    gen/beat_tick_i_8_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.990 r  gen/beat_tick_i_5/O
                         net (fo=1, routed)           0.594     9.584    gen/beat_tick_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.708 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.821    10.529    gen/load
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.124    10.653 r  gen/millesecond_accumulator[0]_i_8/O
                         net (fo=1, routed)           0.000    10.653    adjust_bpm/S[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.203    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    gen/CO[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.431    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.545    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.659    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.773    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  gen/millesecond_accumulator_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.896    gen/millesecond_accumulator_reg[24]_i_1_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.230 r  gen/millesecond_accumulator_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.230    gen/millesecond_accumulator_reg[28]_i_1_n_6
    SLICE_X40Y25         FDRE                                         r  gen/millesecond_accumulator_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.430    14.771    gen/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  gen/millesecond_accumulator_reg[29]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.062    15.058    gen/millesecond_accumulator_reg[29]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.135ns  (logic 3.668ns (51.408%)  route 3.467ns (48.592%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[1]/Q
                         net (fo=11, routed)          0.624     6.155    gen/Q[1]
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.279 r  gen/millesecond_accumulator[0]_i_13/O
                         net (fo=1, routed)           0.000     6.279    gen/millesecond_accumulator[0]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.829 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.829    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.142 r  gen/millesecond_accumulator_reg[4]_i_11/O[3]
                         net (fo=3, routed)           0.974     8.116    gen/millesecond_accumulator2[7]
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.306     8.422 r  gen/beat_tick_i_8/O
                         net (fo=1, routed)           0.444     8.866    gen/beat_tick_i_8_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.990 r  gen/beat_tick_i_5/O
                         net (fo=1, routed)           0.594     9.584    gen/beat_tick_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.708 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.821    10.529    gen/load
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.124    10.653 r  gen/millesecond_accumulator[0]_i_8/O
                         net (fo=1, routed)           0.000    10.653    adjust_bpm/S[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.203    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    gen/CO[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.431    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.545    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.659    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.773    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  gen/millesecond_accumulator_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.896    gen/millesecond_accumulator_reg[24]_i_1_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.209 r  gen/millesecond_accumulator_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.209    gen/millesecond_accumulator_reg[28]_i_1_n_4
    SLICE_X40Y25         FDRE                                         r  gen/millesecond_accumulator_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.430    14.771    gen/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  gen/millesecond_accumulator_reg[31]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.062    15.058    gen/millesecond_accumulator_reg[31]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 3.594ns (50.899%)  route 3.467ns (49.101%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[1]/Q
                         net (fo=11, routed)          0.624     6.155    gen/Q[1]
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.279 r  gen/millesecond_accumulator[0]_i_13/O
                         net (fo=1, routed)           0.000     6.279    gen/millesecond_accumulator[0]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.829 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.829    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.142 r  gen/millesecond_accumulator_reg[4]_i_11/O[3]
                         net (fo=3, routed)           0.974     8.116    gen/millesecond_accumulator2[7]
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.306     8.422 r  gen/beat_tick_i_8/O
                         net (fo=1, routed)           0.444     8.866    gen/beat_tick_i_8_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.990 r  gen/beat_tick_i_5/O
                         net (fo=1, routed)           0.594     9.584    gen/beat_tick_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.708 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.821    10.529    gen/load
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.124    10.653 r  gen/millesecond_accumulator[0]_i_8/O
                         net (fo=1, routed)           0.000    10.653    adjust_bpm/S[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.203    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    gen/CO[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.431    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.545    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.659    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.773    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  gen/millesecond_accumulator_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.896    gen/millesecond_accumulator_reg[24]_i_1_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.135 r  gen/millesecond_accumulator_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.135    gen/millesecond_accumulator_reg[28]_i_1_n_5
    SLICE_X40Y25         FDRE                                         r  gen/millesecond_accumulator_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.430    14.771    gen/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  gen/millesecond_accumulator_reg[30]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.062    15.058    gen/millesecond_accumulator_reg[30]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -12.135    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 3.578ns (50.787%)  route 3.467ns (49.213%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[1]/Q
                         net (fo=11, routed)          0.624     6.155    gen/Q[1]
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.279 r  gen/millesecond_accumulator[0]_i_13/O
                         net (fo=1, routed)           0.000     6.279    gen/millesecond_accumulator[0]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.829 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.829    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.142 r  gen/millesecond_accumulator_reg[4]_i_11/O[3]
                         net (fo=3, routed)           0.974     8.116    gen/millesecond_accumulator2[7]
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.306     8.422 r  gen/beat_tick_i_8/O
                         net (fo=1, routed)           0.444     8.866    gen/beat_tick_i_8_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.990 r  gen/beat_tick_i_5/O
                         net (fo=1, routed)           0.594     9.584    gen/beat_tick_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.708 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.821    10.529    gen/load
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.124    10.653 r  gen/millesecond_accumulator[0]_i_8/O
                         net (fo=1, routed)           0.000    10.653    adjust_bpm/S[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.203    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    gen/CO[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.431    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.545    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.659    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.773    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.887 r  gen/millesecond_accumulator_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.896    gen/millesecond_accumulator_reg[24]_i_1_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.119 r  gen/millesecond_accumulator_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.119    gen/millesecond_accumulator_reg[28]_i_1_n_7
    SLICE_X40Y25         FDRE                                         r  gen/millesecond_accumulator_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.430    14.771    gen/clk_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  gen/millesecond_accumulator_reg[28]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.062    15.058    gen/millesecond_accumulator_reg[28]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 3.575ns (50.831%)  route 3.458ns (49.169%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[1]/Q
                         net (fo=11, routed)          0.624     6.155    gen/Q[1]
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.279 r  gen/millesecond_accumulator[0]_i_13/O
                         net (fo=1, routed)           0.000     6.279    gen/millesecond_accumulator[0]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.829 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.829    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.142 r  gen/millesecond_accumulator_reg[4]_i_11/O[3]
                         net (fo=3, routed)           0.974     8.116    gen/millesecond_accumulator2[7]
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.306     8.422 r  gen/beat_tick_i_8/O
                         net (fo=1, routed)           0.444     8.866    gen/beat_tick_i_8_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.990 r  gen/beat_tick_i_5/O
                         net (fo=1, routed)           0.594     9.584    gen/beat_tick_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.708 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.821    10.529    gen/load
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.124    10.653 r  gen/millesecond_accumulator[0]_i_8/O
                         net (fo=1, routed)           0.000    10.653    adjust_bpm/S[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.203    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    gen/CO[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.431    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.545    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.659    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.773    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.107 r  gen/millesecond_accumulator_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.107    gen/millesecond_accumulator_reg[24]_i_1_n_6
    SLICE_X40Y24         FDRE                                         r  gen/millesecond_accumulator_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.430    14.771    gen/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  gen/millesecond_accumulator_reg[25]/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X40Y24         FDRE (Setup_fdre_C_D)        0.062    15.072    gen/millesecond_accumulator_reg[25]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.012ns  (logic 3.554ns (50.684%)  route 3.458ns (49.316%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[1]/Q
                         net (fo=11, routed)          0.624     6.155    gen/Q[1]
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.279 r  gen/millesecond_accumulator[0]_i_13/O
                         net (fo=1, routed)           0.000     6.279    gen/millesecond_accumulator[0]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.829 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.829    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.142 r  gen/millesecond_accumulator_reg[4]_i_11/O[3]
                         net (fo=3, routed)           0.974     8.116    gen/millesecond_accumulator2[7]
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.306     8.422 r  gen/beat_tick_i_8/O
                         net (fo=1, routed)           0.444     8.866    gen/beat_tick_i_8_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.990 r  gen/beat_tick_i_5/O
                         net (fo=1, routed)           0.594     9.584    gen/beat_tick_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.708 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.821    10.529    gen/load
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.124    10.653 r  gen/millesecond_accumulator[0]_i_8/O
                         net (fo=1, routed)           0.000    10.653    adjust_bpm/S[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.203    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    gen/CO[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.431    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.545    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.659    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.773    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.086 r  gen/millesecond_accumulator_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.086    gen/millesecond_accumulator_reg[24]_i_1_n_4
    SLICE_X40Y24         FDRE                                         r  gen/millesecond_accumulator_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.430    14.771    gen/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  gen/millesecond_accumulator_reg[27]/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X40Y24         FDRE (Setup_fdre_C_D)        0.062    15.072    gen/millesecond_accumulator_reg[27]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -12.086    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 3.480ns (50.158%)  route 3.458ns (49.842%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[1]/Q
                         net (fo=11, routed)          0.624     6.155    gen/Q[1]
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.279 r  gen/millesecond_accumulator[0]_i_13/O
                         net (fo=1, routed)           0.000     6.279    gen/millesecond_accumulator[0]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.829 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.829    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.142 r  gen/millesecond_accumulator_reg[4]_i_11/O[3]
                         net (fo=3, routed)           0.974     8.116    gen/millesecond_accumulator2[7]
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.306     8.422 r  gen/beat_tick_i_8/O
                         net (fo=1, routed)           0.444     8.866    gen/beat_tick_i_8_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.990 r  gen/beat_tick_i_5/O
                         net (fo=1, routed)           0.594     9.584    gen/beat_tick_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.708 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.821    10.529    gen/load
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.124    10.653 r  gen/millesecond_accumulator[0]_i_8/O
                         net (fo=1, routed)           0.000    10.653    adjust_bpm/S[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.203    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    gen/CO[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.431    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.545    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.659    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.773    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.012 r  gen/millesecond_accumulator_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.012    gen/millesecond_accumulator_reg[24]_i_1_n_5
    SLICE_X40Y24         FDRE                                         r  gen/millesecond_accumulator_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.430    14.771    gen/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  gen/millesecond_accumulator_reg[26]/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X40Y24         FDRE (Setup_fdre_C_D)        0.062    15.072    gen/millesecond_accumulator_reg[26]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.922ns  (logic 3.464ns (50.043%)  route 3.458ns (49.957%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[1]/Q
                         net (fo=11, routed)          0.624     6.155    gen/Q[1]
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.279 r  gen/millesecond_accumulator[0]_i_13/O
                         net (fo=1, routed)           0.000     6.279    gen/millesecond_accumulator[0]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.829 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.829    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.142 r  gen/millesecond_accumulator_reg[4]_i_11/O[3]
                         net (fo=3, routed)           0.974     8.116    gen/millesecond_accumulator2[7]
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.306     8.422 r  gen/beat_tick_i_8/O
                         net (fo=1, routed)           0.444     8.866    gen/beat_tick_i_8_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.990 r  gen/beat_tick_i_5/O
                         net (fo=1, routed)           0.594     9.584    gen/beat_tick_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.708 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.821    10.529    gen/load
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.124    10.653 r  gen/millesecond_accumulator[0]_i_8/O
                         net (fo=1, routed)           0.000    10.653    adjust_bpm/S[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.203    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    gen/CO[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.431    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.545    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.659    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.773 r  gen/millesecond_accumulator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.773    gen/millesecond_accumulator_reg[20]_i_1_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.996 r  gen/millesecond_accumulator_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.996    gen/millesecond_accumulator_reg[24]_i_1_n_7
    SLICE_X40Y24         FDRE                                         r  gen/millesecond_accumulator_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.430    14.771    gen/clk_IBUF_BUFG
    SLICE_X40Y24         FDRE                                         r  gen/millesecond_accumulator_reg[24]/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X40Y24         FDRE (Setup_fdre_C_D)        0.062    15.072    gen/millesecond_accumulator_reg[24]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.919ns  (logic 3.461ns (50.021%)  route 3.458ns (49.979%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[1]/Q
                         net (fo=11, routed)          0.624     6.155    gen/Q[1]
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.279 r  gen/millesecond_accumulator[0]_i_13/O
                         net (fo=1, routed)           0.000     6.279    gen/millesecond_accumulator[0]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.829 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.829    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.142 r  gen/millesecond_accumulator_reg[4]_i_11/O[3]
                         net (fo=3, routed)           0.974     8.116    gen/millesecond_accumulator2[7]
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.306     8.422 r  gen/beat_tick_i_8/O
                         net (fo=1, routed)           0.444     8.866    gen/beat_tick_i_8_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.990 r  gen/beat_tick_i_5/O
                         net (fo=1, routed)           0.594     9.584    gen/beat_tick_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.708 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.821    10.529    gen/load
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.124    10.653 r  gen/millesecond_accumulator[0]_i_8/O
                         net (fo=1, routed)           0.000    10.653    adjust_bpm/S[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.203    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    gen/CO[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.431    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.545    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.659    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.993 r  gen/millesecond_accumulator_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.993    gen/millesecond_accumulator_reg[20]_i_1_n_6
    SLICE_X40Y23         FDRE                                         r  gen/millesecond_accumulator_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.432    14.773    gen/clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  gen/millesecond_accumulator_reg[21]/C
                         clock pessimism              0.274    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y23         FDRE (Setup_fdre_C_D)        0.062    15.074    gen/millesecond_accumulator_reg[21]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 adjust_bpm/bpm_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen/millesecond_accumulator_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 3.440ns (49.869%)  route 3.458ns (50.131%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[1]/Q
                         net (fo=11, routed)          0.624     6.155    gen/Q[1]
    SLICE_X41Y18         LUT2 (Prop_lut2_I1_O)        0.124     6.279 r  gen/millesecond_accumulator[0]_i_13/O
                         net (fo=1, routed)           0.000     6.279    gen/millesecond_accumulator[0]_i_13_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.829 r  gen/millesecond_accumulator_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.829    gen/millesecond_accumulator_reg[0]_i_10_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.142 r  gen/millesecond_accumulator_reg[4]_i_11/O[3]
                         net (fo=3, routed)           0.974     8.116    gen/millesecond_accumulator2[7]
    SLICE_X38Y20         LUT6 (Prop_lut6_I3_O)        0.306     8.422 r  gen/beat_tick_i_8/O
                         net (fo=1, routed)           0.444     8.866    gen/beat_tick_i_8_n_0
    SLICE_X38Y21         LUT5 (Prop_lut5_I3_O)        0.124     8.990 r  gen/beat_tick_i_5/O
                         net (fo=1, routed)           0.594     9.584    gen/beat_tick_i_5_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.708 r  gen/beat_tick_i_2/O
                         net (fo=41, routed)          0.821    10.529    gen/load
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.124    10.653 r  gen/millesecond_accumulator[0]_i_8/O
                         net (fo=1, routed)           0.000    10.653    adjust_bpm/S[1]
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.203 r  adjust_bpm/millesecond_accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.203    adjust_bpm/millesecond_accumulator_reg[0]_i_1_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.317 r  adjust_bpm/millesecond_accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.317    gen/CO[0]
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.431 r  gen/millesecond_accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.431    gen/millesecond_accumulator_reg[8]_i_1_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.545 r  gen/millesecond_accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.545    gen/millesecond_accumulator_reg[12]_i_1_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.659 r  gen/millesecond_accumulator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.659    gen/millesecond_accumulator_reg[16]_i_1_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.972 r  gen/millesecond_accumulator_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.972    gen/millesecond_accumulator_reg[20]_i_1_n_4
    SLICE_X40Y23         FDRE                                         r  gen/millesecond_accumulator_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.432    14.773    gen/clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  gen/millesecond_accumulator_reg[23]/C
                         clock pessimism              0.274    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X40Y23         FDRE (Setup_fdre_C_D)        0.062    15.074    gen/millesecond_accumulator_reg[23]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                  3.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bpm_button_up_debounced/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bpm_button_up_debounced/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.469%)  route 0.112ns (37.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.561     1.444    bpm_button_up_debounced/clk_IBUF_BUFG
    SLICE_X47Y12         FDCE                                         r  bpm_button_up_debounced/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  bpm_button_up_debounced/button_ff2_reg/Q
                         net (fo=34, routed)          0.112     1.697    bpm_button_up_debounced/button_ff2
    SLICE_X46Y12         LUT5 (Prop_lut5_I2_O)        0.045     1.742 r  bpm_button_up_debounced/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.742    bpm_button_up_debounced/count[2]_i_1_n_0
    SLICE_X46Y12         FDCE                                         r  bpm_button_up_debounced/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.830     1.957    bpm_button_up_debounced/clk_IBUF_BUFG
    SLICE_X46Y12         FDCE                                         r  bpm_button_up_debounced/count_reg[2]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X46Y12         FDCE (Hold_fdce_C_D)         0.121     1.578    bpm_button_up_debounced/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bpm_button_up_debounced/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bpm_button_up_debounced/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.052%)  route 0.114ns (37.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.561     1.444    bpm_button_up_debounced/clk_IBUF_BUFG
    SLICE_X47Y12         FDCE                                         r  bpm_button_up_debounced/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  bpm_button_up_debounced/button_ff2_reg/Q
                         net (fo=34, routed)          0.114     1.699    bpm_button_up_debounced/button_ff2
    SLICE_X46Y12         LUT5 (Prop_lut5_I2_O)        0.045     1.744 r  bpm_button_up_debounced/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.744    bpm_button_up_debounced/count[1]_i_1_n_0
    SLICE_X46Y12         FDCE                                         r  bpm_button_up_debounced/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.830     1.957    bpm_button_up_debounced/clk_IBUF_BUFG
    SLICE_X46Y12         FDCE                                         r  bpm_button_up_debounced/count_reg[1]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X46Y12         FDCE (Hold_fdce_C_D)         0.120     1.577    bpm_button_up_debounced/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 beats_per_measure_button_up_debounced/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beats_per_measure_button_up_debounced/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.745%)  route 0.093ns (33.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.559     1.442    beats_per_measure_button_up_debounced/clk_IBUF_BUFG
    SLICE_X33Y15         FDCE                                         r  beats_per_measure_button_up_debounced/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  beats_per_measure_button_up_debounced/button_ff2_reg/Q
                         net (fo=34, routed)          0.093     1.676    beats_per_measure_button_up_debounced/button_ff2
    SLICE_X32Y15         LUT5 (Prop_lut5_I2_O)        0.045     1.721 r  beats_per_measure_button_up_debounced/count[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.721    beats_per_measure_button_up_debounced/count[12]_i_1__1_n_0
    SLICE_X32Y15         FDCE                                         r  beats_per_measure_button_up_debounced/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.826     1.953    beats_per_measure_button_up_debounced/clk_IBUF_BUFG
    SLICE_X32Y15         FDCE                                         r  beats_per_measure_button_up_debounced/count_reg[12]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X32Y15         FDCE (Hold_fdce_C_D)         0.092     1.547    beats_per_measure_button_up_debounced/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 activate_button_debounced/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            activate_button_debounced/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.375%)  route 0.103ns (35.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.560     1.443    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X29Y12         FDCE                                         r  activate_button_debounced/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  activate_button_debounced/button_ff2_reg/Q
                         net (fo=34, routed)          0.103     1.687    activate_button_debounced/button_ff2
    SLICE_X28Y12         LUT5 (Prop_lut5_I2_O)        0.045     1.732 r  activate_button_debounced/count[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.732    activate_button_debounced/count[2]_i_1__3_n_0
    SLICE_X28Y12         FDCE                                         r  activate_button_debounced/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.829     1.956    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X28Y12         FDCE                                         r  activate_button_debounced/count_reg[2]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X28Y12         FDCE (Hold_fdce_C_D)         0.092     1.548    activate_button_debounced/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 activate_button_debounced/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            activate_button_debounced/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.153%)  route 0.104ns (35.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.560     1.443    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X29Y12         FDCE                                         r  activate_button_debounced/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  activate_button_debounced/button_ff2_reg/Q
                         net (fo=34, routed)          0.104     1.688    activate_button_debounced/button_ff2
    SLICE_X28Y12         LUT5 (Prop_lut5_I2_O)        0.045     1.733 r  activate_button_debounced/count[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.733    activate_button_debounced/count[1]_i_1__3_n_0
    SLICE_X28Y12         FDCE                                         r  activate_button_debounced/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.829     1.956    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X28Y12         FDCE                                         r  activate_button_debounced/count_reg[1]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X28Y12         FDCE (Hold_fdce_C_D)         0.091     1.547    activate_button_debounced/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 beats_per_measure_button_down_debounced/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beats_per_measure_button_down_debounced/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.185%)  route 0.157ns (45.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.560     1.443    beats_per_measure_button_down_debounced/clk_IBUF_BUFG
    SLICE_X43Y12         FDCE                                         r  beats_per_measure_button_down_debounced/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  beats_per_measure_button_down_debounced/button_ff2_reg/Q
                         net (fo=34, routed)          0.157     1.741    beats_per_measure_button_down_debounced/button_ff2
    SLICE_X38Y12         LUT5 (Prop_lut5_I2_O)        0.045     1.786 r  beats_per_measure_button_down_debounced/count[15]_i_1__2/O
                         net (fo=1, routed)           0.000     1.786    beats_per_measure_button_down_debounced/count[15]_i_1__2_n_0
    SLICE_X38Y12         FDCE                                         r  beats_per_measure_button_down_debounced/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.828     1.955    beats_per_measure_button_down_debounced/clk_IBUF_BUFG
    SLICE_X38Y12         FDCE                                         r  beats_per_measure_button_down_debounced/count_reg[15]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X38Y12         FDCE (Hold_fdce_C_D)         0.121     1.598    beats_per_measure_button_down_debounced/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 bpm_button_down_debounced/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bpm_button_down_debounced/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.576%)  route 0.137ns (42.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.559     1.442    bpm_button_down_debounced/clk_IBUF_BUFG
    SLICE_X43Y15         FDCE                                         r  bpm_button_down_debounced/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  bpm_button_down_debounced/button_ff2_reg/Q
                         net (fo=34, routed)          0.137     1.720    bpm_button_down_debounced/button_ff2
    SLICE_X42Y15         LUT5 (Prop_lut5_I2_O)        0.045     1.765 r  bpm_button_down_debounced/count[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.765    bpm_button_down_debounced/count[20]_i_1__0_n_0
    SLICE_X42Y15         FDCE                                         r  bpm_button_down_debounced/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.827     1.954    bpm_button_down_debounced/clk_IBUF_BUFG
    SLICE_X42Y15         FDCE                                         r  bpm_button_down_debounced/count_reg[20]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X42Y15         FDCE (Hold_fdce_C_D)         0.121     1.576    bpm_button_down_debounced/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 beats_per_measure_button_down_debounced/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beats_per_measure_button_down_debounced/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.871%)  route 0.159ns (46.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.560     1.443    beats_per_measure_button_down_debounced/clk_IBUF_BUFG
    SLICE_X43Y12         FDCE                                         r  beats_per_measure_button_down_debounced/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  beats_per_measure_button_down_debounced/button_ff2_reg/Q
                         net (fo=34, routed)          0.159     1.743    beats_per_measure_button_down_debounced/button_ff2
    SLICE_X38Y12         LUT5 (Prop_lut5_I2_O)        0.045     1.788 r  beats_per_measure_button_down_debounced/count[14]_i_1__2/O
                         net (fo=1, routed)           0.000     1.788    beats_per_measure_button_down_debounced/count[14]_i_1__2_n_0
    SLICE_X38Y12         FDCE                                         r  beats_per_measure_button_down_debounced/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.828     1.955    beats_per_measure_button_down_debounced/clk_IBUF_BUFG
    SLICE_X38Y12         FDCE                                         r  beats_per_measure_button_down_debounced/count_reg[14]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X38Y12         FDCE (Hold_fdce_C_D)         0.120     1.597    beats_per_measure_button_down_debounced/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 bpm_button_up_debounced/button_ff2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bpm_button_up_debounced/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.855%)  route 0.180ns (49.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.561     1.444    bpm_button_up_debounced/clk_IBUF_BUFG
    SLICE_X47Y12         FDCE                                         r  bpm_button_up_debounced/button_ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  bpm_button_up_debounced/button_ff2_reg/Q
                         net (fo=34, routed)          0.180     1.765    bpm_button_up_debounced/button_ff2
    SLICE_X46Y12         LUT5 (Prop_lut5_I2_O)        0.045     1.810 r  bpm_button_up_debounced/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    bpm_button_up_debounced/count[4]_i_1_n_0
    SLICE_X46Y12         FDCE                                         r  bpm_button_up_debounced/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.830     1.957    bpm_button_up_debounced/clk_IBUF_BUFG
    SLICE_X46Y12         FDCE                                         r  bpm_button_up_debounced/count_reg[4]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X46Y12         FDCE (Hold_fdce_C_D)         0.121     1.578    bpm_button_up_debounced/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 bpm_button_up_debounced/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bpm_button_up_debounced/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.287%)  route 0.169ns (44.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.556     1.439    bpm_button_up_debounced/clk_IBUF_BUFG
    SLICE_X46Y19         FDCE                                         r  bpm_button_up_debounced/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  bpm_button_up_debounced/count_reg[0]/Q
                         net (fo=35, routed)          0.169     1.772    bpm_button_up_debounced/count_reg_n_0_[0]
    SLICE_X46Y18         LUT5 (Prop_lut5_I1_O)        0.045     1.817 r  bpm_button_up_debounced/count[26]_i_1/O
                         net (fo=1, routed)           0.000     1.817    bpm_button_up_debounced/count[26]_i_1_n_0
    SLICE_X46Y18         FDCE                                         r  bpm_button_up_debounced/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.825     1.952    bpm_button_up_debounced/clk_IBUF_BUFG
    SLICE_X46Y18         FDCE                                         r  bpm_button_up_debounced/count_reg[26]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X46Y18         FDCE (Hold_fdce_C_D)         0.121     1.575    bpm_button_up_debounced/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X32Y21   state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y12   activate_button_debounced/button_ff1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y12   activate_button_debounced/button_ff2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y18   activate_button_debounced/button_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y18   activate_button_debounced/button_prev_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y18   activate_button_debounced/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y14   activate_button_debounced/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y14   activate_button_debounced/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X28Y14   activate_button_debounced/count_reg[12]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y21   state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y21   state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y12   activate_button_debounced/button_ff1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y12   activate_button_debounced/button_ff1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y12   activate_button_debounced/button_ff2_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y12   activate_button_debounced/button_ff2_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y18   activate_button_debounced/button_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y18   activate_button_debounced/button_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y18   activate_button_debounced/button_prev_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y18   activate_button_debounced/button_prev_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y21   state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y21   state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y12   activate_button_debounced/button_ff1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y12   activate_button_debounced/button_ff1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y12   activate_button_debounced/button_ff2_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y12   activate_button_debounced/button_ff2_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y18   activate_button_debounced/button_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y18   activate_button_debounced/button_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y18   activate_button_debounced/button_prev_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y18   activate_button_debounced/button_prev_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.930ns  (logic 5.348ns (41.362%)  route 7.582ns (58.638%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          2.766     4.222    frontend/u_front/u_disp/beats_per_measure_minute_switcher_IBUF
    SLICE_X43Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.346 f  frontend/u_front/u_disp/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.779     5.126    frontend/u_front/u_disp/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.250 r  frontend/u_front/u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.535     6.784    adjust_bpm/seg[0][0]
    SLICE_X45Y16         LUT6 (Prop_lut6_I5_O)        0.124     6.908 r  adjust_bpm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.502     9.410    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.930 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.930    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.497ns  (logic 5.360ns (42.886%)  route 7.138ns (57.113%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          2.766     4.222    frontend/u_front/u_disp/beats_per_measure_minute_switcher_IBUF
    SLICE_X43Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.346 f  frontend/u_front/u_disp/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.779     5.126    frontend/u_front/u_disp/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.250 r  frontend/u_front/u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.033     6.282    adjust_bpm/seg[0][0]
    SLICE_X45Y16         LUT6 (Prop_lut6_I3_O)        0.124     6.406 r  adjust_bpm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.559     8.966    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.497 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.497    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.230ns  (logic 5.363ns (43.853%)  route 6.867ns (56.147%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          3.163     4.620    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X45Y17         LUT6 (Prop_lut6_I1_O)        0.124     4.744 r  adjust_bpm/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.294     5.038    adjust_bpm/frontend/u_front/d0[1]
    SLICE_X45Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.162 r  adjust_bpm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.836     5.998    adjust_bpm/frontend/sel0[1]
    SLICE_X45Y19         LUT6 (Prop_lut6_I4_O)        0.124     6.122 r  adjust_bpm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.573     8.695    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.230 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.230    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.211ns  (logic 5.357ns (43.874%)  route 6.854ns (56.126%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          2.766     4.222    frontend/u_front/u_disp/beats_per_measure_minute_switcher_IBUF
    SLICE_X43Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.346 f  frontend/u_front/u_disp/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.779     5.126    frontend/u_front/u_disp/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I1_O)        0.124     5.250 r  frontend/u_front/u_disp/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.752     6.001    adjust_bpm/seg[0][0]
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.125 r  adjust_bpm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.556     8.682    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.211 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.211    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.193ns  (logic 5.339ns (43.787%)  route 6.854ns (56.213%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          3.163     4.620    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X45Y17         LUT6 (Prop_lut6_I1_O)        0.124     4.744 r  adjust_bpm/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.294     5.038    adjust_bpm/frontend/u_front/d0[1]
    SLICE_X45Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.162 r  adjust_bpm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.836     5.998    adjust_bpm/frontend/sel0[1]
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.122 r  adjust_bpm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.560     8.682    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.193 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.193    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.159ns  (logic 5.364ns (44.112%)  route 6.796ns (55.888%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          3.163     4.620    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X45Y17         LUT6 (Prop_lut6_I1_O)        0.124     4.744 r  adjust_bpm/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.294     5.038    adjust_bpm/frontend/u_front/d0[1]
    SLICE_X45Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.162 r  adjust_bpm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.838     6.000    adjust_bpm/frontend/sel0[1]
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.124 r  adjust_bpm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.500     8.624    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.159 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.159    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.103ns  (logic 5.333ns (44.061%)  route 6.770ns (55.939%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          3.163     4.620    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X45Y17         LUT6 (Prop_lut6_I1_O)        0.124     4.744 r  adjust_bpm/seg_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.294     5.038    adjust_bpm/frontend/u_front/d0[1]
    SLICE_X45Y18         LUT6 (Prop_lut6_I1_O)        0.124     5.162 r  adjust_bpm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.947     6.109    adjust_bpm/frontend/sel0[1]
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.124     6.233 r  adjust_bpm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.365     8.598    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.103 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.103    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.476ns  (logic 1.506ns (43.314%)  route 1.971ns (56.686%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          1.228     1.452    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X45Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.497 r  adjust_bpm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.743     2.240    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.476 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.476    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.493ns  (logic 1.505ns (43.093%)  route 1.988ns (56.907%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          1.201     1.425    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X45Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.470 r  adjust_bpm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.787     2.257    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.493 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.493    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.560ns  (logic 1.481ns (41.604%)  route 2.079ns (58.396%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          1.287     1.511    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X45Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.556 r  adjust_bpm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.792     2.348    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.560 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.560    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.561ns  (logic 1.490ns (41.843%)  route 2.071ns (58.157%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          1.309     1.534    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.579 r  adjust_bpm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.762     2.340    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.561 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.561    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.573ns  (logic 1.499ns (41.957%)  route 2.074ns (58.043%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          1.287     1.511    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X45Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.556 r  adjust_bpm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.787     2.343    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.573 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.573    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.610ns  (logic 1.475ns (40.859%)  route 2.135ns (59.141%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          1.426     1.651    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X45Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.696 r  adjust_bpm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.708     2.404    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.610 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.610    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beats_per_measure_minute_switcher
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.772ns  (logic 1.502ns (39.805%)  route 2.271ns (60.195%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  beats_per_measure_minute_switcher (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_minute_switcher
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  beats_per_measure_minute_switcher_IBUF_inst/O
                         net (fo=14, routed)          1.483     1.708    adjust_bpm/beats_per_measure_minute_switcher_IBUF
    SLICE_X45Y16         LUT6 (Prop_lut6_I1_O)        0.045     1.753 r  adjust_bpm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.787     2.540    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.772 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.772    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.571ns  (logic 5.871ns (40.294%)  route 8.700ns (59.706%))
  Logic Levels:           9  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[2]/Q
                         net (fo=21, routed)          1.377     6.907    adjust_bpm/Q[2]
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  adjust_bpm/q0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.031    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_30[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.611 r  frontend/u_front/u_fmt/u_bpm/q0_carry/O[2]
                         net (fo=2, routed)           0.827     8.438    adjust_bpm/seg_OBUF[6]_inst_i_17_0[2]
    SLICE_X45Y18         LUT6 (Prop_lut6_I2_O)        0.302     8.740 r  adjust_bpm/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.851     9.591    adjust_bpm/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.715 r  adjust_bpm/seg_OBUF[6]_inst_i_23/O
                         net (fo=5, routed)           1.268    10.983    adjust_bpm/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.107 r  adjust_bpm/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819    11.926    adjust_bpm/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.050 r  adjust_bpm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.050    adjust_bpm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    12.259 r  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.999    13.258    adjust_bpm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I2_O)        0.297    13.555 r  adjust_bpm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.559    16.114    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    19.646 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.646    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.497ns  (logic 5.860ns (40.421%)  route 8.637ns (59.579%))
  Logic Levels:           9  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[2]/Q
                         net (fo=21, routed)          1.377     6.907    adjust_bpm/Q[2]
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  adjust_bpm/q0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.031    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_30[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.611 r  frontend/u_front/u_fmt/u_bpm/q0_carry/O[2]
                         net (fo=2, routed)           0.827     8.438    adjust_bpm/seg_OBUF[6]_inst_i_17_0[2]
    SLICE_X45Y18         LUT6 (Prop_lut6_I2_O)        0.302     8.740 r  adjust_bpm/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.851     9.591    adjust_bpm/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.715 r  adjust_bpm/seg_OBUF[6]_inst_i_23/O
                         net (fo=5, routed)           1.268    10.983    adjust_bpm/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.107 r  adjust_bpm/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819    11.926    adjust_bpm/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.050 f  adjust_bpm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.050    adjust_bpm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    12.259 f  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.994    13.253    adjust_bpm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I2_O)        0.297    13.550 r  adjust_bpm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.502    16.051    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    19.571 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.571    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.384ns  (logic 5.875ns (40.844%)  route 8.509ns (59.156%))
  Logic Levels:           9  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[2]/Q
                         net (fo=21, routed)          1.377     6.907    adjust_bpm/Q[2]
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  adjust_bpm/q0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.031    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_30[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.611 r  frontend/u_front/u_fmt/u_bpm/q0_carry/O[2]
                         net (fo=2, routed)           0.827     8.438    adjust_bpm/seg_OBUF[6]_inst_i_17_0[2]
    SLICE_X45Y18         LUT6 (Prop_lut6_I2_O)        0.302     8.740 r  adjust_bpm/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.851     9.591    adjust_bpm/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.715 r  adjust_bpm/seg_OBUF[6]_inst_i_23/O
                         net (fo=5, routed)           1.268    10.983    adjust_bpm/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.107 r  adjust_bpm/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819    11.926    adjust_bpm/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.050 f  adjust_bpm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.050    adjust_bpm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    12.259 f  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.794    13.053    adjust_bpm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I2_O)        0.297    13.350 r  adjust_bpm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.573    15.923    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    19.459 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.459    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.225ns  (logic 5.876ns (41.305%)  route 8.349ns (58.695%))
  Logic Levels:           9  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[2]/Q
                         net (fo=21, routed)          1.377     6.907    adjust_bpm/Q[2]
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  adjust_bpm/q0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.031    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_30[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.611 r  frontend/u_front/u_fmt/u_bpm/q0_carry/O[2]
                         net (fo=2, routed)           0.827     8.438    adjust_bpm/seg_OBUF[6]_inst_i_17_0[2]
    SLICE_X45Y18         LUT6 (Prop_lut6_I2_O)        0.302     8.740 r  adjust_bpm/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.851     9.591    adjust_bpm/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.715 r  adjust_bpm/seg_OBUF[6]_inst_i_23/O
                         net (fo=5, routed)           1.268    10.983    adjust_bpm/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.107 r  adjust_bpm/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819    11.926    adjust_bpm/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.050 r  adjust_bpm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.050    adjust_bpm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    12.259 r  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.708    12.967    adjust_bpm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I2_O)        0.297    13.264 r  adjust_bpm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.500    15.764    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    19.299 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.299    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.083ns  (logic 5.869ns (41.677%)  route 8.213ns (58.323%))
  Logic Levels:           9  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[2]/Q
                         net (fo=21, routed)          1.377     6.907    adjust_bpm/Q[2]
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  adjust_bpm/q0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.031    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_30[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.611 r  frontend/u_front/u_fmt/u_bpm/q0_carry/O[2]
                         net (fo=2, routed)           0.827     8.438    adjust_bpm/seg_OBUF[6]_inst_i_17_0[2]
    SLICE_X45Y18         LUT6 (Prop_lut6_I2_O)        0.302     8.740 r  adjust_bpm/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.851     9.591    adjust_bpm/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.715 r  adjust_bpm/seg_OBUF[6]_inst_i_23/O
                         net (fo=5, routed)           1.268    10.983    adjust_bpm/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.107 r  adjust_bpm/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819    11.926    adjust_bpm/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.050 f  adjust_bpm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.050    adjust_bpm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    12.259 f  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.515    12.774    adjust_bpm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I2_O)        0.297    13.071 r  adjust_bpm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.556    15.628    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    19.157 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.157    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.071ns  (logic 5.851ns (41.580%)  route 8.220ns (58.420%))
  Logic Levels:           9  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[2]/Q
                         net (fo=21, routed)          1.377     6.907    adjust_bpm/Q[2]
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  adjust_bpm/q0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.031    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_30[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.611 r  frontend/u_front/u_fmt/u_bpm/q0_carry/O[2]
                         net (fo=2, routed)           0.827     8.438    adjust_bpm/seg_OBUF[6]_inst_i_17_0[2]
    SLICE_X45Y18         LUT6 (Prop_lut6_I2_O)        0.302     8.740 r  adjust_bpm/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.851     9.591    adjust_bpm/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.715 r  adjust_bpm/seg_OBUF[6]_inst_i_23/O
                         net (fo=5, routed)           1.268    10.983    adjust_bpm/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.107 r  adjust_bpm/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819    11.926    adjust_bpm/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.050 r  adjust_bpm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.050    adjust_bpm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    12.259 r  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.518    12.777    adjust_bpm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I2_O)        0.297    13.074 r  adjust_bpm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.560    15.634    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    19.145 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.145    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjust_bpm/bpm_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.700ns  (logic 5.844ns (42.660%)  route 7.856ns (57.340%))
  Logic Levels:           9  (CARRY4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.553     5.074    adjust_bpm/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  adjust_bpm/bpm_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  adjust_bpm/bpm_out_reg[2]/Q
                         net (fo=21, routed)          1.377     6.907    adjust_bpm/Q[2]
    SLICE_X44Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  adjust_bpm/q0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.031    frontend/u_front/u_fmt/u_bpm/seg_OBUF[6]_inst_i_30[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.611 r  frontend/u_front/u_fmt/u_bpm/q0_carry/O[2]
                         net (fo=2, routed)           0.827     8.438    adjust_bpm/seg_OBUF[6]_inst_i_17_0[2]
    SLICE_X45Y18         LUT6 (Prop_lut6_I2_O)        0.302     8.740 r  adjust_bpm/seg_OBUF[6]_inst_i_30/O
                         net (fo=1, routed)           0.851     9.591    adjust_bpm/seg_OBUF[6]_inst_i_30_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I3_O)        0.124     9.715 r  adjust_bpm/seg_OBUF[6]_inst_i_23/O
                         net (fo=5, routed)           1.268    10.983    adjust_bpm/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I2_O)        0.124    11.107 r  adjust_bpm/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.819    11.926    adjust_bpm/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I1_O)        0.124    12.050 r  adjust_bpm/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000    12.050    adjust_bpm/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X42Y16         MUXF7 (Prop_muxf7_I0_O)      0.209    12.259 r  adjust_bpm/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.349    12.608    adjust_bpm/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I2_O)        0.297    12.905 r  adjust_bpm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.365    15.270    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.774 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.774    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.523ns  (logic 4.287ns (37.209%)  route 7.235ns (62.791%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.552     5.073    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  frontend/u_front/u_ledflash/tmr_reg[5]/Q
                         net (fo=2, routed)           0.840     6.431    frontend/u_front/u_ledflash/tmr_reg[5]
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.555 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.939     7.494    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_2_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.618 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          5.456    13.074    led_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.521    16.596 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.596    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.260ns  (logic 4.273ns (37.953%)  route 6.986ns (62.047%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.552     5.073    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  frontend/u_front/u_ledflash/tmr_reg[5]/Q
                         net (fo=2, routed)           0.840     6.431    frontend/u_front/u_ledflash/tmr_reg[5]
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.555 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.939     7.494    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_2_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.618 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          5.208    12.825    led_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.507    16.333 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.333    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.129ns  (logic 4.284ns (38.494%)  route 6.845ns (61.506%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.552     5.073    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  frontend/u_front/u_ledflash/tmr_reg[5]/Q
                         net (fo=2, routed)           0.840     6.431    frontend/u_front/u_ledflash/tmr_reg[5]
    SLICE_X35Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.555 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.939     7.494    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_2_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.618 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          5.066    12.684    led_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.518    16.203 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.203    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.410ns (56.349%)  route 1.092ns (43.651%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.555     1.438    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  frontend/u_front/u_disp/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.309     1.888    frontend/u_front/u_disp/digit_select_reg[0]_1
    SLICE_X45Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.933 r  frontend/u_front/u_disp/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.783     2.716    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.940 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.940    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.397ns (55.152%)  route 1.136ns (44.848%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.555     1.438    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  frontend/u_front/u_disp/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.311     1.890    frontend/u_front/u_disp/digit_select_reg[0]_1
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.935 r  frontend/u_front/u_disp/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.825     2.760    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.972 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.972    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.464ns (57.709%)  route 1.073ns (42.291%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.552     1.435    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  frontend/u_front/u_ledflash/tmr_reg[14]/Q
                         net (fo=2, routed)           0.062     1.661    frontend/u_front/u_ledflash/tmr_reg[14]
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.706 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.082     1.789    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_4_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.834 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          0.928     2.762    led_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.972 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.972    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.439ns (56.777%)  route 1.095ns (43.223%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.555     1.438    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  frontend/u_front/u_disp/digit_select_reg[1]/Q
                         net (fo=18, routed)          0.303     1.869    adjust_bpm/digit_select[1]
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.099     1.968 r  adjust_bpm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.792     2.760    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.972 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.972    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.457ns (57.170%)  route 1.092ns (42.830%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.555     1.438    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  frontend/u_front/u_disp/digit_select_reg[1]/Q
                         net (fo=18, routed)          0.304     1.870    adjust_bpm/digit_select[1]
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.099     1.969 r  adjust_bpm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.787     2.757    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.987 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.987    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.582ns  (logic 1.456ns (56.393%)  route 1.126ns (43.607%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.552     1.435    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  frontend/u_front/u_ledflash/tmr_reg[14]/Q
                         net (fo=2, routed)           0.062     1.661    frontend/u_front/u_ledflash/tmr_reg[14]
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.706 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.082     1.789    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_4_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.834 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          0.981     2.815    led_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.017 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.017    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.445ns (56.034%)  route 1.134ns (43.966%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.555     1.438    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  frontend/u_front/u_disp/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.309     1.888    frontend/u_front/u_disp/digit_select_reg[0]_1
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.042     1.930 r  frontend/u_front/u_disp/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.825     2.755    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     4.017 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.017    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_ledflash/tmr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.464ns (56.090%)  route 1.146ns (43.910%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.552     1.435    frontend/u_front/u_ledflash/clk_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  frontend/u_front/u_ledflash/tmr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  frontend/u_front/u_ledflash/tmr_reg[14]/Q
                         net (fo=2, routed)           0.062     1.661    frontend/u_front/u_ledflash/tmr_reg[14]
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.706 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.082     1.789    frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_4_n_0
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.834 r  frontend/u_front/u_ledflash/led_OBUF[15]_inst_i_1/O
                         net (fo=40, routed)          1.001     2.835    led_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.045 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.045    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.613ns  (logic 1.448ns (55.409%)  route 1.165ns (44.591%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.555     1.438    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  frontend/u_front/u_disp/digit_select_reg[1]/Q
                         net (fo=18, routed)          0.403     1.970    adjust_bpm/digit_select[1]
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.099     2.069 r  adjust_bpm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.762     2.830    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.051 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.051    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frontend/u_front/u_disp/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.452ns (55.105%)  route 1.183ns (44.895%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.555     1.438    frontend/u_front/u_disp/clk_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  frontend/u_front/u_disp/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y20         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  frontend/u_front/u_disp/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.247     1.826    frontend/u_front/u_disp/digit_select_reg[0]_1
    SLICE_X43Y19         LUT2 (Prop_lut2_I1_O)        0.042     1.868 r  frontend/u_front/u_disp/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.936     2.804    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.269     4.073 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.073    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           254 Endpoints
Min Delay           254 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/tick/ms_div_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.897ns  (logic 1.453ns (14.679%)  route 8.444ns (85.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=249, routed)         8.444     9.897    gen/tick/AR[0]
    SLICE_X37Y28         FDCE                                         f  gen/tick/ms_div_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.433     4.774    gen/tick/clk_IBUF_BUFG
    SLICE_X37Y28         FDCE                                         r  gen/tick/ms_div_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/tick/ms_div_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.897ns  (logic 1.453ns (14.679%)  route 8.444ns (85.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=249, routed)         8.444     9.897    gen/tick/AR[0]
    SLICE_X37Y28         FDCE                                         f  gen/tick/ms_div_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.433     4.774    gen/tick/clk_IBUF_BUFG
    SLICE_X37Y28         FDCE                                         r  gen/tick/ms_div_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/tick/ms_div_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.897ns  (logic 1.453ns (14.679%)  route 8.444ns (85.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=249, routed)         8.444     9.897    gen/tick/AR[0]
    SLICE_X37Y28         FDCE                                         f  gen/tick/ms_div_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.433     4.774    gen/tick/clk_IBUF_BUFG
    SLICE_X37Y28         FDCE                                         r  gen/tick/ms_div_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/tick/ms_div_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.897ns  (logic 1.453ns (14.679%)  route 8.444ns (85.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=249, routed)         8.444     9.897    gen/tick/AR[0]
    SLICE_X37Y28         FDCE                                         f  gen/tick/ms_div_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.433     4.774    gen/tick/clk_IBUF_BUFG
    SLICE_X37Y28         FDCE                                         r  gen/tick/ms_div_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/tick/ms_div_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.759ns  (logic 1.453ns (14.887%)  route 8.306ns (85.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=249, routed)         8.306     9.759    gen/tick/AR[0]
    SLICE_X37Y27         FDCE                                         f  gen/tick/ms_div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.431     4.772    gen/tick/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  gen/tick/ms_div_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/tick/ms_div_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.759ns  (logic 1.453ns (14.887%)  route 8.306ns (85.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=249, routed)         8.306     9.759    gen/tick/AR[0]
    SLICE_X37Y27         FDCE                                         f  gen/tick/ms_div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.431     4.772    gen/tick/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  gen/tick/ms_div_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/tick/ms_div_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.759ns  (logic 1.453ns (14.887%)  route 8.306ns (85.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=249, routed)         8.306     9.759    gen/tick/AR[0]
    SLICE_X37Y27         FDCE                                         f  gen/tick/ms_div_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.431     4.772    gen/tick/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  gen/tick/ms_div_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/tick/ms_div_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.759ns  (logic 1.453ns (14.887%)  route 8.306ns (85.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=249, routed)         8.306     9.759    gen/tick/AR[0]
    SLICE_X37Y27         FDCE                                         f  gen/tick/ms_div_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.431     4.772    gen/tick/clk_IBUF_BUFG
    SLICE_X37Y27         FDCE                                         r  gen/tick/ms_div_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/tick/ms_div_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.611ns  (logic 1.453ns (15.117%)  route 8.158ns (84.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=249, routed)         8.158     9.611    gen/tick/AR[0]
    SLICE_X37Y26         FDCE                                         f  gen/tick/ms_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.430     4.771    gen/tick/clk_IBUF_BUFG
    SLICE_X37Y26         FDCE                                         r  gen/tick/ms_div_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            gen/tick/ms_div_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.611ns  (logic 1.453ns (15.117%)  route 8.158ns (84.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=249, routed)         8.158     9.611    gen/tick/AR[0]
    SLICE_X37Y26         FDCE                                         f  gen/tick/ms_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.430     4.771    gen/tick/clk_IBUF_BUFG
    SLICE_X37Y26         FDCE                                         r  gen/tick/ms_div_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beats_per_measure_button_up
                            (input port)
  Destination:            beats_per_measure_button_up_debounced/button_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.222ns (21.309%)  route 0.819ns (78.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  beats_per_measure_button_up (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_button_up
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  beats_per_measure_button_up_IBUF_inst/O
                         net (fo=1, routed)           0.819     1.041    beats_per_measure_button_up_debounced/button_in
    SLICE_X33Y15         FDCE                                         r  beats_per_measure_button_up_debounced/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.826     1.953    beats_per_measure_button_up_debounced/clk_IBUF_BUFG
    SLICE_X33Y15         FDCE                                         r  beats_per_measure_button_up_debounced/button_ff1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            activate_button_debounced/button_ff1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.221ns (20.228%)  route 0.871ns (79.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=249, routed)         0.871     1.092    activate_button_debounced/AR[0]
    SLICE_X29Y12         FDCE                                         f  activate_button_debounced/button_ff1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.829     1.956    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X29Y12         FDCE                                         r  activate_button_debounced/button_ff1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            activate_button_debounced/button_ff2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.221ns (20.228%)  route 0.871ns (79.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=249, routed)         0.871     1.092    activate_button_debounced/AR[0]
    SLICE_X29Y12         FDCE                                         f  activate_button_debounced/button_ff2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.829     1.956    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X29Y12         FDCE                                         r  activate_button_debounced/button_ff2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            activate_button_debounced/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.221ns (20.148%)  route 0.876ns (79.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=249, routed)         0.876     1.097    activate_button_debounced/AR[0]
    SLICE_X28Y12         FDCE                                         f  activate_button_debounced/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.829     1.956    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X28Y12         FDCE                                         r  activate_button_debounced/count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            activate_button_debounced/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.221ns (20.148%)  route 0.876ns (79.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=249, routed)         0.876     1.097    activate_button_debounced/AR[0]
    SLICE_X28Y12         FDCE                                         f  activate_button_debounced/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.829     1.956    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X28Y12         FDCE                                         r  activate_button_debounced/count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            activate_button_debounced/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.221ns (20.148%)  route 0.876ns (79.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=249, routed)         0.876     1.097    activate_button_debounced/AR[0]
    SLICE_X28Y12         FDCE                                         f  activate_button_debounced/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.829     1.956    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X28Y12         FDCE                                         r  activate_button_debounced/count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            activate_button_debounced/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.221ns (20.148%)  route 0.876ns (79.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=249, routed)         0.876     1.097    activate_button_debounced/AR[0]
    SLICE_X28Y12         FDCE                                         f  activate_button_debounced/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.829     1.956    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X28Y12         FDCE                                         r  activate_button_debounced/count_reg[4]/C

Slack:                    inf
  Source:                 metronome_activate_button
                            (input port)
  Destination:            activate_button_debounced/button_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.210ns (18.617%)  route 0.916ns (81.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  metronome_activate_button (IN)
                         net (fo=0)                   0.000     0.000    metronome_activate_button
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  metronome_activate_button_IBUF_inst/O
                         net (fo=1, routed)           0.916     1.125    activate_button_debounced/button_in
    SLICE_X29Y12         FDCE                                         r  activate_button_debounced/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.829     1.956    activate_button_debounced/clk_IBUF_BUFG
    SLICE_X29Y12         FDCE                                         r  activate_button_debounced/button_ff1_reg/C

Slack:                    inf
  Source:                 bpm_button_down
                            (input port)
  Destination:            bpm_button_down_debounced/button_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.219ns (18.256%)  route 0.982ns (81.744%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  bpm_button_down (IN)
                         net (fo=0)                   0.000     0.000    bpm_button_down
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  bpm_button_down_IBUF_inst/O
                         net (fo=1, routed)           0.982     1.202    bpm_button_down_debounced/button_in
    SLICE_X43Y15         FDCE                                         r  bpm_button_down_debounced/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.827     1.954    bpm_button_down_debounced/clk_IBUF_BUFG
    SLICE_X43Y15         FDCE                                         r  bpm_button_down_debounced/button_ff1_reg/C

Slack:                    inf
  Source:                 beats_per_measure_button_down
                            (input port)
  Destination:            beats_per_measure_button_down_debounced/button_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.221ns (18.336%)  route 0.982ns (81.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  beats_per_measure_button_down (IN)
                         net (fo=0)                   0.000     0.000    beats_per_measure_button_down
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  beats_per_measure_button_down_IBUF_inst/O
                         net (fo=1, routed)           0.982     1.203    beats_per_measure_button_down_debounced/button_in
    SLICE_X43Y12         FDCE                                         r  beats_per_measure_button_down_debounced/button_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.829     1.956    beats_per_measure_button_down_debounced/clk_IBUF_BUFG
    SLICE_X43Y12         FDCE                                         r  beats_per_measure_button_down_debounced/button_ff1_reg/C





