{"Source Block": ["hdl/library/axi_dacfifo/axi_dacfifo_rd.v@180:214@HdlStmProcess", "  assign axi_arqos = 4'b0000;\n  assign axi_aruser = 4'b0001;\n  assign axi_arlen = AXI_LENGTH;\n  assign axi_arsize = AXI_SIZE;\n\n  always @(posedge axi_clk) begin\n    if (axi_resetn == 1'b0) begin\n      axi_arvalid <= 'd0;\n      axi_araddr <= 'd0;\n      axi_rd_addr_h <= 'd0;\n    end else begin\n      if (axi_arvalid == 1'b1) begin\n        if (axi_arready == 1'b1) begin\n          axi_arvalid <= 1'b0;\n        end\n      end else begin\n        if (axi_rd == 1'b1) begin\n          axi_arvalid <= 1'b1;\n        end\n      end\n      if ((axi_xfer_req_init == 1'b1)) begin\n        axi_araddr <= AXI_ADDRESS;\n        axi_rd_addr_h <= axi_last_raddr;\n      end else if ((axi_xfer_req == 1'b1) &&\n                   (axi_arvalid == 1'b1) &&\n                   (axi_arready == 1'b1)) begin\n        axi_araddr <= (axi_araddr >= axi_rd_addr_h) ? AXI_ADDRESS : axi_araddr + AXI_AWINCR;\n      end\n    end\n  end\n\n  // read data channel\n\n  assign axi_dvalid_s = axi_rvalid & axi_rready;\n\n"], "Clone Blocks": [["hdl/library/axi_adcfifo/axi_adcfifo_rd.v@204:234", "  assign axi_arqos  = 4'b0000;\n  assign axi_aruser  = 4'b0001;\n  assign axi_arlen  = AXI_LENGTH - 1;\n  assign axi_arsize  = AXI_SIZE;\n\n  always @(posedge axi_clk or negedge axi_resetn) begin\n    if (axi_resetn == 1'b0) begin\n      axi_arvalid <= 'd0;\n      axi_araddr <= 'd0;\n    end else begin\n      if (axi_arvalid == 1'b1) begin\n        if (axi_arready == 1'b1) begin\n          axi_arvalid <= 1'b0;\n        end\n      end else begin\n        if (axi_rd == 1'b1) begin\n          axi_arvalid <= 1'b1;\n        end\n      end\n      if (axi_xfer_init == 1'b1) begin\n        axi_araddr <= AXI_ADDRESS;\n      end else if ((axi_arvalid == 1'b1) && (axi_arready == 1'b1)) begin\n        axi_araddr <= axi_araddr + AXI_AWINCR;\n      end\n    end\n  end\n\n  // read data channel\n\n  always @(posedge axi_clk or negedge axi_resetn) begin\n    if (axi_resetn == 1'b0) begin\n"]], "Diff Content": {"Delete": [[196, "        if (axi_rd == 1'b1) begin\n"]], "Add": [[196, "        if (axi_rnext == 1'b1) begin\n"]]}}