
freeRTOSHuerta.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097d4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000338  08009974  08009974  00019974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009cac  08009cac  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08009cac  08009cac  00019cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009cb4  08009cb4  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009cb4  08009cb4  00019cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009cb8  08009cb8  00019cb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08009cbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004410  2000008c  08009d48  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000449c  08009d48  0002449c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019eaa  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000411f  00000000  00000000  00039f66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001810  00000000  00000000  0003e088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001650  00000000  00000000  0003f898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ae47  00000000  00000000  00040ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001be77  00000000  00000000  0005bd2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1781  00000000  00000000  00077ba6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00119327  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068a8  00000000  00000000  00119378  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000008c 	.word	0x2000008c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800995c 	.word	0x0800995c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000090 	.word	0x20000090
 80001dc:	0800995c 	.word	0x0800995c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2uiz>:
 8000a2c:	004a      	lsls	r2, r1, #1
 8000a2e:	d211      	bcs.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d211      	bcs.n	8000a5a <__aeabi_d2uiz+0x2e>
 8000a36:	d50d      	bpl.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d40e      	bmi.n	8000a60 <__aeabi_d2uiz+0x34>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d102      	bne.n	8000a66 <__aeabi_d2uiz+0x3a>
 8000a60:	f04f 30ff 	mov.w	r0, #4294967295
 8000a64:	4770      	bx	lr
 8000a66:	f04f 0000 	mov.w	r0, #0
 8000a6a:	4770      	bx	lr

08000a6c <__aeabi_uldivmod>:
 8000a6c:	b953      	cbnz	r3, 8000a84 <__aeabi_uldivmod+0x18>
 8000a6e:	b94a      	cbnz	r2, 8000a84 <__aeabi_uldivmod+0x18>
 8000a70:	2900      	cmp	r1, #0
 8000a72:	bf08      	it	eq
 8000a74:	2800      	cmpeq	r0, #0
 8000a76:	bf1c      	itt	ne
 8000a78:	f04f 31ff 	movne.w	r1, #4294967295
 8000a7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a80:	f000 b974 	b.w	8000d6c <__aeabi_idiv0>
 8000a84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a8c:	f000 f806 	bl	8000a9c <__udivmoddi4>
 8000a90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a98:	b004      	add	sp, #16
 8000a9a:	4770      	bx	lr

08000a9c <__udivmoddi4>:
 8000a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa0:	9d08      	ldr	r5, [sp, #32]
 8000aa2:	4604      	mov	r4, r0
 8000aa4:	468e      	mov	lr, r1
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d14d      	bne.n	8000b46 <__udivmoddi4+0xaa>
 8000aaa:	428a      	cmp	r2, r1
 8000aac:	4694      	mov	ip, r2
 8000aae:	d969      	bls.n	8000b84 <__udivmoddi4+0xe8>
 8000ab0:	fab2 f282 	clz	r2, r2
 8000ab4:	b152      	cbz	r2, 8000acc <__udivmoddi4+0x30>
 8000ab6:	fa01 f302 	lsl.w	r3, r1, r2
 8000aba:	f1c2 0120 	rsb	r1, r2, #32
 8000abe:	fa20 f101 	lsr.w	r1, r0, r1
 8000ac2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ac6:	ea41 0e03 	orr.w	lr, r1, r3
 8000aca:	4094      	lsls	r4, r2
 8000acc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ad0:	0c21      	lsrs	r1, r4, #16
 8000ad2:	fbbe f6f8 	udiv	r6, lr, r8
 8000ad6:	fa1f f78c 	uxth.w	r7, ip
 8000ada:	fb08 e316 	mls	r3, r8, r6, lr
 8000ade:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000ae2:	fb06 f107 	mul.w	r1, r6, r7
 8000ae6:	4299      	cmp	r1, r3
 8000ae8:	d90a      	bls.n	8000b00 <__udivmoddi4+0x64>
 8000aea:	eb1c 0303 	adds.w	r3, ip, r3
 8000aee:	f106 30ff 	add.w	r0, r6, #4294967295
 8000af2:	f080 811f 	bcs.w	8000d34 <__udivmoddi4+0x298>
 8000af6:	4299      	cmp	r1, r3
 8000af8:	f240 811c 	bls.w	8000d34 <__udivmoddi4+0x298>
 8000afc:	3e02      	subs	r6, #2
 8000afe:	4463      	add	r3, ip
 8000b00:	1a5b      	subs	r3, r3, r1
 8000b02:	b2a4      	uxth	r4, r4
 8000b04:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b08:	fb08 3310 	mls	r3, r8, r0, r3
 8000b0c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b10:	fb00 f707 	mul.w	r7, r0, r7
 8000b14:	42a7      	cmp	r7, r4
 8000b16:	d90a      	bls.n	8000b2e <__udivmoddi4+0x92>
 8000b18:	eb1c 0404 	adds.w	r4, ip, r4
 8000b1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b20:	f080 810a 	bcs.w	8000d38 <__udivmoddi4+0x29c>
 8000b24:	42a7      	cmp	r7, r4
 8000b26:	f240 8107 	bls.w	8000d38 <__udivmoddi4+0x29c>
 8000b2a:	4464      	add	r4, ip
 8000b2c:	3802      	subs	r0, #2
 8000b2e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b32:	1be4      	subs	r4, r4, r7
 8000b34:	2600      	movs	r6, #0
 8000b36:	b11d      	cbz	r5, 8000b40 <__udivmoddi4+0xa4>
 8000b38:	40d4      	lsrs	r4, r2
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b40:	4631      	mov	r1, r6
 8000b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b46:	428b      	cmp	r3, r1
 8000b48:	d909      	bls.n	8000b5e <__udivmoddi4+0xc2>
 8000b4a:	2d00      	cmp	r5, #0
 8000b4c:	f000 80ef 	beq.w	8000d2e <__udivmoddi4+0x292>
 8000b50:	2600      	movs	r6, #0
 8000b52:	e9c5 0100 	strd	r0, r1, [r5]
 8000b56:	4630      	mov	r0, r6
 8000b58:	4631      	mov	r1, r6
 8000b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b5e:	fab3 f683 	clz	r6, r3
 8000b62:	2e00      	cmp	r6, #0
 8000b64:	d14a      	bne.n	8000bfc <__udivmoddi4+0x160>
 8000b66:	428b      	cmp	r3, r1
 8000b68:	d302      	bcc.n	8000b70 <__udivmoddi4+0xd4>
 8000b6a:	4282      	cmp	r2, r0
 8000b6c:	f200 80f9 	bhi.w	8000d62 <__udivmoddi4+0x2c6>
 8000b70:	1a84      	subs	r4, r0, r2
 8000b72:	eb61 0303 	sbc.w	r3, r1, r3
 8000b76:	2001      	movs	r0, #1
 8000b78:	469e      	mov	lr, r3
 8000b7a:	2d00      	cmp	r5, #0
 8000b7c:	d0e0      	beq.n	8000b40 <__udivmoddi4+0xa4>
 8000b7e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b82:	e7dd      	b.n	8000b40 <__udivmoddi4+0xa4>
 8000b84:	b902      	cbnz	r2, 8000b88 <__udivmoddi4+0xec>
 8000b86:	deff      	udf	#255	; 0xff
 8000b88:	fab2 f282 	clz	r2, r2
 8000b8c:	2a00      	cmp	r2, #0
 8000b8e:	f040 8092 	bne.w	8000cb6 <__udivmoddi4+0x21a>
 8000b92:	eba1 010c 	sub.w	r1, r1, ip
 8000b96:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b9a:	fa1f fe8c 	uxth.w	lr, ip
 8000b9e:	2601      	movs	r6, #1
 8000ba0:	0c20      	lsrs	r0, r4, #16
 8000ba2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ba6:	fb07 1113 	mls	r1, r7, r3, r1
 8000baa:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bae:	fb0e f003 	mul.w	r0, lr, r3
 8000bb2:	4288      	cmp	r0, r1
 8000bb4:	d908      	bls.n	8000bc8 <__udivmoddi4+0x12c>
 8000bb6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bba:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bbe:	d202      	bcs.n	8000bc6 <__udivmoddi4+0x12a>
 8000bc0:	4288      	cmp	r0, r1
 8000bc2:	f200 80cb 	bhi.w	8000d5c <__udivmoddi4+0x2c0>
 8000bc6:	4643      	mov	r3, r8
 8000bc8:	1a09      	subs	r1, r1, r0
 8000bca:	b2a4      	uxth	r4, r4
 8000bcc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bd0:	fb07 1110 	mls	r1, r7, r0, r1
 8000bd4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000bd8:	fb0e fe00 	mul.w	lr, lr, r0
 8000bdc:	45a6      	cmp	lr, r4
 8000bde:	d908      	bls.n	8000bf2 <__udivmoddi4+0x156>
 8000be0:	eb1c 0404 	adds.w	r4, ip, r4
 8000be4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000be8:	d202      	bcs.n	8000bf0 <__udivmoddi4+0x154>
 8000bea:	45a6      	cmp	lr, r4
 8000bec:	f200 80bb 	bhi.w	8000d66 <__udivmoddi4+0x2ca>
 8000bf0:	4608      	mov	r0, r1
 8000bf2:	eba4 040e 	sub.w	r4, r4, lr
 8000bf6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000bfa:	e79c      	b.n	8000b36 <__udivmoddi4+0x9a>
 8000bfc:	f1c6 0720 	rsb	r7, r6, #32
 8000c00:	40b3      	lsls	r3, r6
 8000c02:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c06:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c0a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c0e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c12:	431c      	orrs	r4, r3
 8000c14:	40f9      	lsrs	r1, r7
 8000c16:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c1a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c1e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c22:	0c20      	lsrs	r0, r4, #16
 8000c24:	fa1f fe8c 	uxth.w	lr, ip
 8000c28:	fb09 1118 	mls	r1, r9, r8, r1
 8000c2c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c30:	fb08 f00e 	mul.w	r0, r8, lr
 8000c34:	4288      	cmp	r0, r1
 8000c36:	fa02 f206 	lsl.w	r2, r2, r6
 8000c3a:	d90b      	bls.n	8000c54 <__udivmoddi4+0x1b8>
 8000c3c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c40:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c44:	f080 8088 	bcs.w	8000d58 <__udivmoddi4+0x2bc>
 8000c48:	4288      	cmp	r0, r1
 8000c4a:	f240 8085 	bls.w	8000d58 <__udivmoddi4+0x2bc>
 8000c4e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c52:	4461      	add	r1, ip
 8000c54:	1a09      	subs	r1, r1, r0
 8000c56:	b2a4      	uxth	r4, r4
 8000c58:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c5c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c60:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c64:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c68:	458e      	cmp	lr, r1
 8000c6a:	d908      	bls.n	8000c7e <__udivmoddi4+0x1e2>
 8000c6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c70:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c74:	d26c      	bcs.n	8000d50 <__udivmoddi4+0x2b4>
 8000c76:	458e      	cmp	lr, r1
 8000c78:	d96a      	bls.n	8000d50 <__udivmoddi4+0x2b4>
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	4461      	add	r1, ip
 8000c7e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c82:	fba0 9402 	umull	r9, r4, r0, r2
 8000c86:	eba1 010e 	sub.w	r1, r1, lr
 8000c8a:	42a1      	cmp	r1, r4
 8000c8c:	46c8      	mov	r8, r9
 8000c8e:	46a6      	mov	lr, r4
 8000c90:	d356      	bcc.n	8000d40 <__udivmoddi4+0x2a4>
 8000c92:	d053      	beq.n	8000d3c <__udivmoddi4+0x2a0>
 8000c94:	b15d      	cbz	r5, 8000cae <__udivmoddi4+0x212>
 8000c96:	ebb3 0208 	subs.w	r2, r3, r8
 8000c9a:	eb61 010e 	sbc.w	r1, r1, lr
 8000c9e:	fa01 f707 	lsl.w	r7, r1, r7
 8000ca2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ca6:	40f1      	lsrs	r1, r6
 8000ca8:	431f      	orrs	r7, r3
 8000caa:	e9c5 7100 	strd	r7, r1, [r5]
 8000cae:	2600      	movs	r6, #0
 8000cb0:	4631      	mov	r1, r6
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	f1c2 0320 	rsb	r3, r2, #32
 8000cba:	40d8      	lsrs	r0, r3
 8000cbc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cc0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cc4:	4091      	lsls	r1, r2
 8000cc6:	4301      	orrs	r1, r0
 8000cc8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ccc:	fa1f fe8c 	uxth.w	lr, ip
 8000cd0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000cd4:	fb07 3610 	mls	r6, r7, r0, r3
 8000cd8:	0c0b      	lsrs	r3, r1, #16
 8000cda:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cde:	fb00 f60e 	mul.w	r6, r0, lr
 8000ce2:	429e      	cmp	r6, r3
 8000ce4:	fa04 f402 	lsl.w	r4, r4, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x260>
 8000cea:	eb1c 0303 	adds.w	r3, ip, r3
 8000cee:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cf2:	d22f      	bcs.n	8000d54 <__udivmoddi4+0x2b8>
 8000cf4:	429e      	cmp	r6, r3
 8000cf6:	d92d      	bls.n	8000d54 <__udivmoddi4+0x2b8>
 8000cf8:	3802      	subs	r0, #2
 8000cfa:	4463      	add	r3, ip
 8000cfc:	1b9b      	subs	r3, r3, r6
 8000cfe:	b289      	uxth	r1, r1
 8000d00:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d04:	fb07 3316 	mls	r3, r7, r6, r3
 8000d08:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d0c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d10:	428b      	cmp	r3, r1
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x28a>
 8000d14:	eb1c 0101 	adds.w	r1, ip, r1
 8000d18:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d1c:	d216      	bcs.n	8000d4c <__udivmoddi4+0x2b0>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d914      	bls.n	8000d4c <__udivmoddi4+0x2b0>
 8000d22:	3e02      	subs	r6, #2
 8000d24:	4461      	add	r1, ip
 8000d26:	1ac9      	subs	r1, r1, r3
 8000d28:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d2c:	e738      	b.n	8000ba0 <__udivmoddi4+0x104>
 8000d2e:	462e      	mov	r6, r5
 8000d30:	4628      	mov	r0, r5
 8000d32:	e705      	b.n	8000b40 <__udivmoddi4+0xa4>
 8000d34:	4606      	mov	r6, r0
 8000d36:	e6e3      	b.n	8000b00 <__udivmoddi4+0x64>
 8000d38:	4618      	mov	r0, r3
 8000d3a:	e6f8      	b.n	8000b2e <__udivmoddi4+0x92>
 8000d3c:	454b      	cmp	r3, r9
 8000d3e:	d2a9      	bcs.n	8000c94 <__udivmoddi4+0x1f8>
 8000d40:	ebb9 0802 	subs.w	r8, r9, r2
 8000d44:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d48:	3801      	subs	r0, #1
 8000d4a:	e7a3      	b.n	8000c94 <__udivmoddi4+0x1f8>
 8000d4c:	4646      	mov	r6, r8
 8000d4e:	e7ea      	b.n	8000d26 <__udivmoddi4+0x28a>
 8000d50:	4620      	mov	r0, r4
 8000d52:	e794      	b.n	8000c7e <__udivmoddi4+0x1e2>
 8000d54:	4640      	mov	r0, r8
 8000d56:	e7d1      	b.n	8000cfc <__udivmoddi4+0x260>
 8000d58:	46d0      	mov	r8, sl
 8000d5a:	e77b      	b.n	8000c54 <__udivmoddi4+0x1b8>
 8000d5c:	3b02      	subs	r3, #2
 8000d5e:	4461      	add	r1, ip
 8000d60:	e732      	b.n	8000bc8 <__udivmoddi4+0x12c>
 8000d62:	4630      	mov	r0, r6
 8000d64:	e709      	b.n	8000b7a <__udivmoddi4+0xde>
 8000d66:	4464      	add	r4, ip
 8000d68:	3802      	subs	r0, #2
 8000d6a:	e742      	b.n	8000bf2 <__udivmoddi4+0x156>

08000d6c <__aeabi_idiv0>:
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop

08000d70 <delay>:
uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
uint16_t SUM; uint8_t Presence = 0;

#include "DHT.h"

__STATIC_INLINE void delay(volatile uint16_t microseconds) {
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	80fb      	strh	r3, [r7, #6]
    delay_us(microseconds);
 8000d7a:	88fb      	ldrh	r3, [r7, #6]
 8000d7c:	b29b      	uxth	r3, r3
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f000 f9aa 	bl	80010d8 <delay_us>
}
 8000d84:	bf00      	nop
 8000d86:	3708      	adds	r7, #8
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b088      	sub	sp, #32
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	460b      	mov	r3, r1
 8000d96:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d98:	f107 030c 	add.w	r3, r7, #12
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	605a      	str	r2, [r3, #4]
 8000da2:	609a      	str	r2, [r3, #8]
 8000da4:	60da      	str	r2, [r3, #12]
 8000da6:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000da8:	887b      	ldrh	r3, [r7, #2]
 8000daa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dac:	2301      	movs	r3, #1
 8000dae:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db0:	2300      	movs	r3, #0
 8000db2:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000db4:	f107 030c 	add.w	r3, r7, #12
 8000db8:	4619      	mov	r1, r3
 8000dba:	6878      	ldr	r0, [r7, #4]
 8000dbc:	f003 f91c 	bl	8003ff8 <HAL_GPIO_Init>
}
 8000dc0:	bf00      	nop
 8000dc2:	3720      	adds	r7, #32
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b088      	sub	sp, #32
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	460b      	mov	r3, r1
 8000dd2:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd4:	f107 030c 	add.w	r3, r7, #12
 8000dd8:	2200      	movs	r2, #0
 8000dda:	601a      	str	r2, [r3, #0]
 8000ddc:	605a      	str	r2, [r3, #4]
 8000dde:	609a      	str	r2, [r3, #8]
 8000de0:	60da      	str	r2, [r3, #12]
 8000de2:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000de4:	887b      	ldrh	r3, [r7, #2]
 8000de6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000de8:	2300      	movs	r3, #0
 8000dea:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000df0:	f107 030c 	add.w	r3, r7, #12
 8000df4:	4619      	mov	r1, r3
 8000df6:	6878      	ldr	r0, [r7, #4]
 8000df8:	f003 f8fe 	bl	8003ff8 <HAL_GPIO_Init>
}
 8000dfc:	bf00      	nop
 8000dfe:	3720      	adds	r7, #32
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <DHT_Start>:

/**
 * Iniciamos el proceso de lectura del sensor DHT22
 **/
void DHT_Start (void) {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
    /********  Tbe  ********/
	Set_Pin_Output (DHT_PORT, DHT_PIN);  // set the pin as output
 8000e08:	2101      	movs	r1, #1
 8000e0a:	480a      	ldr	r0, [pc, #40]	; (8000e34 <DHT_Start+0x30>)
 8000e0c:	f7ff ffbe 	bl	8000d8c <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 0);   // pull the pin low
 8000e10:	2200      	movs	r2, #0
 8000e12:	2101      	movs	r1, #1
 8000e14:	4807      	ldr	r0, [pc, #28]	; (8000e34 <DHT_Start+0x30>)
 8000e16:	f003 fa8b 	bl	8004330 <HAL_GPIO_WritePin>
	delay (1200);  // >1ms delay
 8000e1a:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8000e1e:	f7ff ffa7 	bl	8000d70 <delay>

    /********  Tgo  ********/
    Set_Pin_Input(DHT_PORT, DHT_PIN);
 8000e22:	2101      	movs	r1, #1
 8000e24:	4803      	ldr	r0, [pc, #12]	; (8000e34 <DHT_Start+0x30>)
 8000e26:	f7ff ffcf 	bl	8000dc8 <Set_Pin_Input>
    delay (30);   // wait for 30us
 8000e2a:	201e      	movs	r0, #30
 8000e2c:	f7ff ffa0 	bl	8000d70 <delay>
}
 8000e30:	bf00      	nop
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	40020000 	.word	0x40020000

08000e38 <DHT_Check_Response>:


/**
 * Esperamos la respuesta inicial del sensor DHT22
 **/
uint8_t DHT_Check_Response (void) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	71fb      	strb	r3, [r7, #7]
	if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))
 8000e42:	2101      	movs	r1, #1
 8000e44:	4810      	ldr	r0, [pc, #64]	; (8000e88 <DHT_Check_Response+0x50>)
 8000e46:	f003 fa5b 	bl	8004300 <HAL_GPIO_ReadPin>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d10e      	bne.n	8000e6e <DHT_Check_Response+0x36>
	{
		delay (80);
 8000e50:	2050      	movs	r0, #80	; 0x50
 8000e52:	f7ff ff8d 	bl	8000d70 <delay>
		if ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN))) Response = 1;
 8000e56:	2101      	movs	r1, #1
 8000e58:	480b      	ldr	r0, [pc, #44]	; (8000e88 <DHT_Check_Response+0x50>)
 8000e5a:	f003 fa51 	bl	8004300 <HAL_GPIO_ReadPin>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d002      	beq.n	8000e6a <DHT_Check_Response+0x32>
 8000e64:	2301      	movs	r3, #1
 8000e66:	71fb      	strb	r3, [r7, #7]
 8000e68:	e001      	b.n	8000e6e <DHT_Check_Response+0x36>
		else Response = -1;
 8000e6a:	23ff      	movs	r3, #255	; 0xff
 8000e6c:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go low
 8000e6e:	bf00      	nop
 8000e70:	2101      	movs	r1, #1
 8000e72:	4805      	ldr	r0, [pc, #20]	; (8000e88 <DHT_Check_Response+0x50>)
 8000e74:	f003 fa44 	bl	8004300 <HAL_GPIO_ReadPin>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d1f8      	bne.n	8000e70 <DHT_Check_Response+0x38>

	return Response;
 8000e7e:	79fb      	ldrb	r3, [r7, #7]
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	40020000 	.word	0x40020000

08000e8c <DHT_Read>:


/**
 * Leemos la respuesta del sensor DHT22
 **/
uint8_t DHT_Read (void) {
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 8000e92:	2300      	movs	r3, #0
 8000e94:	71bb      	strb	r3, [r7, #6]
 8000e96:	e037      	b.n	8000f08 <DHT_Read+0x7c>
	{
		while (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go high
 8000e98:	bf00      	nop
 8000e9a:	2101      	movs	r1, #1
 8000e9c:	481e      	ldr	r0, [pc, #120]	; (8000f18 <DHT_Read+0x8c>)
 8000e9e:	f003 fa2f 	bl	8004300 <HAL_GPIO_ReadPin>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d0f8      	beq.n	8000e9a <DHT_Read+0xe>
		delay (35);   // wait for 40 us
 8000ea8:	2023      	movs	r0, #35	; 0x23
 8000eaa:	f7ff ff61 	bl	8000d70 <delay>
		if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))   // if the pin is low
 8000eae:	2101      	movs	r1, #1
 8000eb0:	4819      	ldr	r0, [pc, #100]	; (8000f18 <DHT_Read+0x8c>)
 8000eb2:	f003 fa25 	bl	8004300 <HAL_GPIO_ReadPin>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d10e      	bne.n	8000eda <DHT_Read+0x4e>
		{
			i&= ~(1<<(7-j));   // write 0
 8000ebc:	79bb      	ldrb	r3, [r7, #6]
 8000ebe:	f1c3 0307 	rsb	r3, r3, #7
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec8:	b25b      	sxtb	r3, r3
 8000eca:	43db      	mvns	r3, r3
 8000ecc:	b25a      	sxtb	r2, r3
 8000ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	b25b      	sxtb	r3, r3
 8000ed6:	71fb      	strb	r3, [r7, #7]
 8000ed8:	e00b      	b.n	8000ef2 <DHT_Read+0x66>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8000eda:	79bb      	ldrb	r3, [r7, #6]
 8000edc:	f1c3 0307 	rsb	r3, r3, #7
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee6:	b25a      	sxtb	r2, r3
 8000ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eec:	4313      	orrs	r3, r2
 8000eee:	b25b      	sxtb	r3, r3
 8000ef0:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));  // wait for the pin to go low
 8000ef2:	bf00      	nop
 8000ef4:	2101      	movs	r1, #1
 8000ef6:	4808      	ldr	r0, [pc, #32]	; (8000f18 <DHT_Read+0x8c>)
 8000ef8:	f003 fa02 	bl	8004300 <HAL_GPIO_ReadPin>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d1f8      	bne.n	8000ef4 <DHT_Read+0x68>
	for (j=0;j<8;j++)
 8000f02:	79bb      	ldrb	r3, [r7, #6]
 8000f04:	3301      	adds	r3, #1
 8000f06:	71bb      	strb	r3, [r7, #6]
 8000f08:	79bb      	ldrb	r3, [r7, #6]
 8000f0a:	2b07      	cmp	r3, #7
 8000f0c:	d9c4      	bls.n	8000e98 <DHT_Read+0xc>
	}
	return i;
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	40020000 	.word	0x40020000

08000f1c <DHT_GetData>:

/**
 * Iniciamos la toma de datos y la almacenamos en nuestra estructura basica
 **/
void
DHT_GetData (DHT_DataTypeDef *DHT_Data) {
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
    DHT_Start ();
 8000f24:	f7ff ff6e 	bl	8000e04 <DHT_Start>
	Presence = DHT_Check_Response ();
 8000f28:	f7ff ff86 	bl	8000e38 <DHT_Check_Response>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	461a      	mov	r2, r3
 8000f30:	4b32      	ldr	r3, [pc, #200]	; (8000ffc <DHT_GetData+0xe0>)
 8000f32:	701a      	strb	r2, [r3, #0]
	Rh_byte1 = DHT_Read ();
 8000f34:	f7ff ffaa 	bl	8000e8c <DHT_Read>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	4b30      	ldr	r3, [pc, #192]	; (8001000 <DHT_GetData+0xe4>)
 8000f3e:	701a      	strb	r2, [r3, #0]
	Rh_byte2 = DHT_Read ();
 8000f40:	f7ff ffa4 	bl	8000e8c <DHT_Read>
 8000f44:	4603      	mov	r3, r0
 8000f46:	461a      	mov	r2, r3
 8000f48:	4b2e      	ldr	r3, [pc, #184]	; (8001004 <DHT_GetData+0xe8>)
 8000f4a:	701a      	strb	r2, [r3, #0]
	Temp_byte1 = DHT_Read ();
 8000f4c:	f7ff ff9e 	bl	8000e8c <DHT_Read>
 8000f50:	4603      	mov	r3, r0
 8000f52:	461a      	mov	r2, r3
 8000f54:	4b2c      	ldr	r3, [pc, #176]	; (8001008 <DHT_GetData+0xec>)
 8000f56:	701a      	strb	r2, [r3, #0]
	Temp_byte2 = DHT_Read ();
 8000f58:	f7ff ff98 	bl	8000e8c <DHT_Read>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	461a      	mov	r2, r3
 8000f60:	4b2a      	ldr	r3, [pc, #168]	; (800100c <DHT_GetData+0xf0>)
 8000f62:	701a      	strb	r2, [r3, #0]
	SUM = DHT_Read();
 8000f64:	f7ff ff92 	bl	8000e8c <DHT_Read>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	b29a      	uxth	r2, r3
 8000f6c:	4b28      	ldr	r3, [pc, #160]	; (8001010 <DHT_GetData+0xf4>)
 8000f6e:	801a      	strh	r2, [r3, #0]

	if (SUM == (uint8_t)(Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2)){
 8000f70:	4b23      	ldr	r3, [pc, #140]	; (8001000 <DHT_GetData+0xe4>)
 8000f72:	781a      	ldrb	r2, [r3, #0]
 8000f74:	4b23      	ldr	r3, [pc, #140]	; (8001004 <DHT_GetData+0xe8>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	4413      	add	r3, r2
 8000f7a:	b2da      	uxtb	r2, r3
 8000f7c:	4b22      	ldr	r3, [pc, #136]	; (8001008 <DHT_GetData+0xec>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	4413      	add	r3, r2
 8000f82:	b2da      	uxtb	r2, r3
 8000f84:	4b21      	ldr	r3, [pc, #132]	; (800100c <DHT_GetData+0xf0>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	4413      	add	r3, r2
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	b29a      	uxth	r2, r3
 8000f8e:	4b20      	ldr	r3, [pc, #128]	; (8001010 <DHT_GetData+0xf4>)
 8000f90:	881b      	ldrh	r3, [r3, #0]
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d12d      	bne.n	8000ff2 <DHT_GetData+0xd6>
        DHT_Data->Temperature = ((Temp_byte1<<8)|Temp_byte2) / 10.0;
 8000f96:	4b1c      	ldr	r3, [pc, #112]	; (8001008 <DHT_GetData+0xec>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	021b      	lsls	r3, r3, #8
 8000f9c:	4a1b      	ldr	r2, [pc, #108]	; (800100c <DHT_GetData+0xf0>)
 8000f9e:	7812      	ldrb	r2, [r2, #0]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff fac6 	bl	8000534 <__aeabi_i2d>
 8000fa8:	f04f 0200 	mov.w	r2, #0
 8000fac:	4b19      	ldr	r3, [pc, #100]	; (8001014 <DHT_GetData+0xf8>)
 8000fae:	f7ff fc55 	bl	800085c <__aeabi_ddiv>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	4610      	mov	r0, r2
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f7ff fd37 	bl	8000a2c <__aeabi_d2uiz>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	601a      	str	r2, [r3, #0]
        DHT_Data->Humidity = ((Rh_byte1<<8)|Rh_byte2) / 10.0;
 8000fc4:	4b0e      	ldr	r3, [pc, #56]	; (8001000 <DHT_GetData+0xe4>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	021b      	lsls	r3, r3, #8
 8000fca:	4a0e      	ldr	r2, [pc, #56]	; (8001004 <DHT_GetData+0xe8>)
 8000fcc:	7812      	ldrb	r2, [r2, #0]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff faaf 	bl	8000534 <__aeabi_i2d>
 8000fd6:	f04f 0200 	mov.w	r2, #0
 8000fda:	4b0e      	ldr	r3, [pc, #56]	; (8001014 <DHT_GetData+0xf8>)
 8000fdc:	f7ff fc3e 	bl	800085c <__aeabi_ddiv>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	460b      	mov	r3, r1
 8000fe4:	4610      	mov	r0, r2
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	f7ff fd20 	bl	8000a2c <__aeabi_d2uiz>
 8000fec:	4602      	mov	r2, r0
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	605a      	str	r2, [r3, #4]
	}
}
 8000ff2:	bf00      	nop
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	200000ae 	.word	0x200000ae
 8001000:	200000a8 	.word	0x200000a8
 8001004:	200000a9 	.word	0x200000a9
 8001008:	200000aa 	.word	0x200000aa
 800100c:	200000ab 	.word	0x200000ab
 8001010:	200000ac 	.word	0x200000ac
 8001014:	40240000 	.word	0x40240000

08001018 <TimerDelay_Init>:
volatile static uint32_t gu32_ticks = 0;

void Error_Handler();

void TimerDelay_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
	gu32_ticks = (HAL_RCC_GetHCLKFreq() / 1000000);
 800101e:	f004 fb75 	bl	800570c <HAL_RCC_GetHCLKFreq>
 8001022:	4603      	mov	r3, r0
 8001024:	4a28      	ldr	r2, [pc, #160]	; (80010c8 <TimerDelay_Init+0xb0>)
 8001026:	fba2 2303 	umull	r2, r3, r2, r3
 800102a:	0c9b      	lsrs	r3, r3, #18
 800102c:	4a27      	ldr	r2, [pc, #156]	; (80010cc <TimerDelay_Init+0xb4>)
 800102e:	6013      	str	r3, [r2, #0]
	HTIMx.Instance = TIMER;
 8001030:	4b27      	ldr	r3, [pc, #156]	; (80010d0 <TimerDelay_Init+0xb8>)
 8001032:	4a28      	ldr	r2, [pc, #160]	; (80010d4 <TimerDelay_Init+0xbc>)
 8001034:	601a      	str	r2, [r3, #0]

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001036:	f107 0308 	add.w	r3, r7, #8
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001044:	463b      	mov	r3, r7
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]


    HTIMx.Init.Prescaler = gu32_ticks-1;
 800104c:	4b1f      	ldr	r3, [pc, #124]	; (80010cc <TimerDelay_Init+0xb4>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	3b01      	subs	r3, #1
 8001052:	4a1f      	ldr	r2, [pc, #124]	; (80010d0 <TimerDelay_Init+0xb8>)
 8001054:	6053      	str	r3, [r2, #4]
    HTIMx.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001056:	4b1e      	ldr	r3, [pc, #120]	; (80010d0 <TimerDelay_Init+0xb8>)
 8001058:	2200      	movs	r2, #0
 800105a:	609a      	str	r2, [r3, #8]
    HTIMx.Init.Period = 65535;
 800105c:	4b1c      	ldr	r3, [pc, #112]	; (80010d0 <TimerDelay_Init+0xb8>)
 800105e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001062:	60da      	str	r2, [r3, #12]
    HTIMx.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001064:	4b1a      	ldr	r3, [pc, #104]	; (80010d0 <TimerDelay_Init+0xb8>)
 8001066:	2200      	movs	r2, #0
 8001068:	611a      	str	r2, [r3, #16]
    HTIMx.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800106a:	4b19      	ldr	r3, [pc, #100]	; (80010d0 <TimerDelay_Init+0xb8>)
 800106c:	2280      	movs	r2, #128	; 0x80
 800106e:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&HTIMx) != HAL_OK)
 8001070:	4817      	ldr	r0, [pc, #92]	; (80010d0 <TimerDelay_Init+0xb8>)
 8001072:	f005 f887 	bl	8006184 <HAL_TIM_Base_Init>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <TimerDelay_Init+0x68>
    {
      Error_Handler();
 800107c:	f000 fd24 	bl	8001ac8 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001080:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001084:	60bb      	str	r3, [r7, #8]
    if (HAL_TIM_ConfigClockSource(&HTIMx, &sClockSourceConfig) != HAL_OK)
 8001086:	f107 0308 	add.w	r3, r7, #8
 800108a:	4619      	mov	r1, r3
 800108c:	4810      	ldr	r0, [pc, #64]	; (80010d0 <TimerDelay_Init+0xb8>)
 800108e:	f005 fb21 	bl	80066d4 <HAL_TIM_ConfigClockSource>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <TimerDelay_Init+0x84>
    {
      Error_Handler();
 8001098:	f000 fd16 	bl	8001ac8 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800109c:	2300      	movs	r3, #0
 800109e:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010a0:	2300      	movs	r3, #0
 80010a2:	607b      	str	r3, [r7, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&HTIMx, &sMasterConfig) != HAL_OK)
 80010a4:	463b      	mov	r3, r7
 80010a6:	4619      	mov	r1, r3
 80010a8:	4809      	ldr	r0, [pc, #36]	; (80010d0 <TimerDelay_Init+0xb8>)
 80010aa:	f005 fecb 	bl	8006e44 <HAL_TIMEx_MasterConfigSynchronization>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <TimerDelay_Init+0xa0>
    {
      Error_Handler();
 80010b4:	f000 fd08 	bl	8001ac8 <Error_Handler>
    }

    HAL_TIM_Base_Start(&HTIMx);
 80010b8:	4805      	ldr	r0, [pc, #20]	; (80010d0 <TimerDelay_Init+0xb8>)
 80010ba:	f005 f88e 	bl	80061da <HAL_TIM_Base_Start>

}
 80010be:	bf00      	nop
 80010c0:	3718      	adds	r7, #24
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	431bde83 	.word	0x431bde83
 80010cc:	200000f0 	.word	0x200000f0
 80010d0:	200000b0 	.word	0x200000b0
 80010d4:	40000400 	.word	0x40000400

080010d8 <delay_us>:

void delay_us(volatile uint16_t au16_us)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	80fb      	strh	r3, [r7, #6]
	HTIMx.Instance->CNT = 0;
 80010e2:	4b09      	ldr	r3, [pc, #36]	; (8001108 <delay_us+0x30>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2200      	movs	r2, #0
 80010e8:	625a      	str	r2, [r3, #36]	; 0x24
	while (HTIMx.Instance->CNT < au16_us);
 80010ea:	bf00      	nop
 80010ec:	4b06      	ldr	r3, [pc, #24]	; (8001108 <delay_us+0x30>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010f2:	88fa      	ldrh	r2, [r7, #6]
 80010f4:	b292      	uxth	r2, r2
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d3f8      	bcc.n	80010ec <delay_us+0x14>
}
 80010fa:	bf00      	nop
 80010fc:	bf00      	nop
 80010fe:	370c      	adds	r7, #12
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr
 8001108:	200000b0 	.word	0x200000b0

0800110c <delay_ms>:

void delay_ms(volatile uint16_t au16_ms)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	80fb      	strh	r3, [r7, #6]
	while(au16_ms > 0)
 8001116:	e00f      	b.n	8001138 <delay_ms+0x2c>
	{
		HTIMx.Instance->CNT = 0;
 8001118:	4b0d      	ldr	r3, [pc, #52]	; (8001150 <delay_ms+0x44>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2200      	movs	r2, #0
 800111e:	625a      	str	r2, [r3, #36]	; 0x24
		au16_ms--;
 8001120:	88fb      	ldrh	r3, [r7, #6]
 8001122:	b29b      	uxth	r3, r3
 8001124:	3b01      	subs	r3, #1
 8001126:	b29b      	uxth	r3, r3
 8001128:	80fb      	strh	r3, [r7, #6]
		while (HTIMx.Instance->CNT < 1000);
 800112a:	bf00      	nop
 800112c:	4b08      	ldr	r3, [pc, #32]	; (8001150 <delay_ms+0x44>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001132:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001136:	d3f9      	bcc.n	800112c <delay_ms+0x20>
	while(au16_ms > 0)
 8001138:	88fb      	ldrh	r3, [r7, #6]
 800113a:	b29b      	uxth	r3, r3
 800113c:	2b00      	cmp	r3, #0
 800113e:	d1eb      	bne.n	8001118 <delay_ms+0xc>
	}
}
 8001140:	bf00      	nop
 8001142:	bf00      	nop
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	200000b0 	.word	0x200000b0

08001154 <BSP_Init>:
static void MX_TIM3_Init(void);
static void MX_ADC1_Init(void);
static void MX_TIM2_Init(void);
static void MX_RTC_Init(void);

void BSP_Init() {
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
    HAL_Init();
 8001158:	f001 ff40 	bl	8002fdc <HAL_Init>
    SystemClock_Config();
 800115c:	f000 f940 	bl	80013e0 <SystemClock_Config>
    MX_GPIO_Init();
 8001160:	f000 fbb2 	bl	80018c8 <MX_GPIO_Init>
    MX_DMA_Init();
 8001164:	f000 fb90 	bl	8001888 <MX_DMA_Init>
    MX_I2C1_Init();
 8001168:	f000 fa10 	bl	800158c <MX_I2C1_Init>
    MX_TIM3_Init();
 800116c:	f000 fb3e 	bl	80017ec <MX_TIM3_Init>
    MX_ADC1_Init();
 8001170:	f000 f9ba 	bl	80014e8 <MX_ADC1_Init>
    MX_TIM2_Init();
 8001174:	f000 fac4 	bl	8001700 <MX_TIM2_Init>
    MX_RTC_Init();
 8001178:	f000 fa36 	bl	80015e8 <MX_RTC_Init>
    TimerDelay_Init();
 800117c:	f7ff ff4c 	bl	8001018 <TimerDelay_Init>
    LCD_Init();
 8001180:	f001 f8cc 	bl	800231c <LCD_Init>
    keypad_init();
 8001184:	f000 fcc2 	bl	8001b0c <keypad_init>
    //BSP_Output_Init();

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // Init PWM
 8001188:	2100      	movs	r1, #0
 800118a:	4808      	ldr	r0, [pc, #32]	; (80011ac <BSP_Init+0x58>)
 800118c:	f005 f8a2 	bl	80062d4 <HAL_TIM_PWM_Start>

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET); //  ENA1
 8001190:	2200      	movs	r2, #0
 8001192:	2110      	movs	r1, #16
 8001194:	4806      	ldr	r0, [pc, #24]	; (80011b0 <BSP_Init+0x5c>)
 8001196:	f003 f8cb 	bl	8004330 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET); //  ENA2
 800119a:	2200      	movs	r2, #0
 800119c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011a0:	4804      	ldr	r0, [pc, #16]	; (80011b4 <BSP_Init+0x60>)
 80011a2:	f003 f8c5 	bl	8004330 <HAL_GPIO_WritePin>
}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000210 	.word	0x20000210
 80011b0:	40020c00 	.word	0x40020c00
 80011b4:	40020800 	.word	0x40020800

080011b8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){  //Duda si anda este callback
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
    static uint32_t App_1000msTimeout = 1000;
    static uint32_t App_100msTimeout = 100;
    static uint32_t App_10msTimeout = 10;
    static uint32_t App_10sTimeout = 10000;

    if(htim->Instance == TIM5){
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a25      	ldr	r2, [pc, #148]	; (800125c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d10c      	bne.n	80011e4 <HAL_TIM_PeriodElapsedCallback+0x2c>
    	HAL_IncTick();
 80011ca:	f001 ff29 	bl	8003020 <HAL_IncTick>
        if(App_100msTimeout){
 80011ce:	4b24      	ldr	r3, [pc, #144]	; (8001260 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d006      	beq.n	80011e4 <HAL_TIM_PeriodElapsedCallback+0x2c>
            App_100msTimeout--;
 80011d6:	4b22      	ldr	r3, [pc, #136]	; (8001260 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	3b01      	subs	r3, #1
 80011dc:	4a20      	ldr	r2, [pc, #128]	; (8001260 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80011de:	6013      	str	r3, [r2, #0]
            APP_Timer100ms();
 80011e0:	f001 fc49 	bl	8002a76 <APP_Timer100ms>

            //codigo
        }
    }
    if(App_10msTimeout){
 80011e4:	4b1f      	ldr	r3, [pc, #124]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d00d      	beq.n	8001208 <HAL_TIM_PeriodElapsedCallback+0x50>
        App_10msTimeout--;
 80011ec:	4b1d      	ldr	r3, [pc, #116]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	3b01      	subs	r3, #1
 80011f2:	4a1c      	ldr	r2, [pc, #112]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80011f4:	6013      	str	r3, [r2, #0]
        if(App_10msTimeout == 0){
 80011f6:	4b1b      	ldr	r3, [pc, #108]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d104      	bne.n	8001208 <HAL_TIM_PeriodElapsedCallback+0x50>
            App_10msTimeout = 10;
 80011fe:	4b19      	ldr	r3, [pc, #100]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001200:	220a      	movs	r2, #10
 8001202:	601a      	str	r2, [r3, #0]
            APP_Timer10ms();
 8001204:	f001 fc30 	bl	8002a68 <APP_Timer10ms>
        }
    }
    if(App_1000msTimeout){
 8001208:	4b17      	ldr	r3, [pc, #92]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d00e      	beq.n	800122e <HAL_TIM_PeriodElapsedCallback+0x76>
        App_1000msTimeout--;
 8001210:	4b15      	ldr	r3, [pc, #84]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	3b01      	subs	r3, #1
 8001216:	4a14      	ldr	r2, [pc, #80]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001218:	6013      	str	r3, [r2, #0]
        if(App_1000msTimeout == 0){
 800121a:	4b13      	ldr	r3, [pc, #76]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d105      	bne.n	800122e <HAL_TIM_PeriodElapsedCallback+0x76>
            App_1000msTimeout = 1000;
 8001222:	4b11      	ldr	r3, [pc, #68]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001224:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001228:	601a      	str	r2, [r3, #0]
            APP_Timer1000ms();
 800122a:	f001 fc2b 	bl	8002a84 <APP_Timer1000ms>
        }
    }
    if(App_10sTimeout){
 800122e:	4b0f      	ldr	r3, [pc, #60]	; (800126c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d00e      	beq.n	8001254 <HAL_TIM_PeriodElapsedCallback+0x9c>
        App_10sTimeout--;
 8001236:	4b0d      	ldr	r3, [pc, #52]	; (800126c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	3b01      	subs	r3, #1
 800123c:	4a0b      	ldr	r2, [pc, #44]	; (800126c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800123e:	6013      	str	r3, [r2, #0]
        if(App_10sTimeout == 0){
 8001240:	4b0a      	ldr	r3, [pc, #40]	; (800126c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d105      	bne.n	8001254 <HAL_TIM_PeriodElapsedCallback+0x9c>
            App_10sTimeout = 10000;
 8001248:	4b08      	ldr	r3, [pc, #32]	; (800126c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800124a:	f242 7210 	movw	r2, #10000	; 0x2710
 800124e:	601a      	str	r2, [r3, #0]
            APP_Timer10s();
 8001250:	f001 fc1f 	bl	8002a92 <APP_Timer10s>
        }
    }
}
 8001254:	bf00      	nop
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	40000c00 	.word	0x40000c00
 8001260:	20000000 	.word	0x20000000
 8001264:	20000004 	.word	0x20000004
 8001268:	20000008 	.word	0x20000008
 800126c:	2000000c 	.word	0x2000000c

08001270 <BSP_Delay>:

void BSP_Delay(uint16_t Delay){
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	80fb      	strh	r3, [r7, #6]
    delay_ms(Delay);
 800127a:	88fb      	ldrh	r3, [r7, #6]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ff45 	bl	800110c <delay_ms>
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <BSP_LCD_Temperature>:

void BSP_LCD_Temperature(uint32_t temperatura) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
    LCD_SetCursor(1, 4);
 8001294:	2104      	movs	r1, #4
 8001296:	2001      	movs	r0, #1
 8001298:	f000 ff26 	bl	80020e8 <LCD_SetCursor>
    LCD_Print("Grados:%1uC", temperatura);
 800129c:	6879      	ldr	r1, [r7, #4]
 800129e:	4803      	ldr	r0, [pc, #12]	; (80012ac <BSP_LCD_Temperature+0x20>)
 80012a0:	f001 f808 	bl	80022b4 <LCD_Print>
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	08009974 	.word	0x08009974

080012b0 <BSP_LCD_Humidity>:

void BSP_LCD_Humidity(uint32_t humedad) {
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
    LCD_SetCursor(2, 1);
 80012b8:	2101      	movs	r1, #1
 80012ba:	2002      	movs	r0, #2
 80012bc:	f000 ff14 	bl	80020e8 <LCD_SetCursor>
    LCD_Print("HA:%1u%%", humedad);
 80012c0:	6879      	ldr	r1, [r7, #4]
 80012c2:	4803      	ldr	r0, [pc, #12]	; (80012d0 <BSP_LCD_Humidity+0x20>)
 80012c4:	f000 fff6 	bl	80022b4 <LCD_Print>
}
 80012c8:	bf00      	nop
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	08009980 	.word	0x08009980

080012d4 <BSP_LCD_SoilHumidity>:

void BSP_LCD_SoilHumidity(uint32_t soilHumidity){
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
	LCD_SetCursor(2, 10);
 80012dc:	210a      	movs	r1, #10
 80012de:	2002      	movs	r0, #2
 80012e0:	f000 ff02 	bl	80020e8 <LCD_SetCursor>
	LCD_Print("HS:%1u%%", soilHumidity);
 80012e4:	6879      	ldr	r1, [r7, #4]
 80012e6:	4803      	ldr	r0, [pc, #12]	; (80012f4 <BSP_LCD_SoilHumidity+0x20>)
 80012e8:	f000 ffe4 	bl	80022b4 <LCD_Print>
}
 80012ec:	bf00      	nop
 80012ee:	3708      	adds	r7, #8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	0800998c 	.word	0x0800998c

080012f8 <BSP_Get_percentageHS>:


uint32_t BSP_Get_percentageHS(uint32_t value){
 80012f8:	b480      	push	{r7}
 80012fa:	b087      	sub	sp, #28
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
    int hummin = 4095;                      //REVISAR TIPO DE DATO
 8001300:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001304:	617b      	str	r3, [r7, #20]
    int hummax = 2300;                      //REVISAR Maximo y Minimo en especial maximo
 8001306:	f640 03fc 	movw	r3, #2300	; 0x8fc
 800130a:	613b      	str	r3, [r7, #16]
//#define humminp = 0
    int hummaxp = 100;
 800130c:	2364      	movs	r3, #100	; 0x64
 800130e:	60fb      	str	r3, [r7, #12]
    if (value > hummin)
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	429a      	cmp	r2, r3
 8001316:	d901      	bls.n	800131c <BSP_Get_percentageHS+0x24>
        value = hummin;
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	607b      	str	r3, [r7, #4]
    if (value <= hummax)
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	429a      	cmp	r2, r3
 8001322:	d802      	bhi.n	800132a <BSP_Get_percentageHS+0x32>
        value = hummax + 1;
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	3301      	adds	r3, #1
 8001328:	607b      	str	r3, [r7, #4]
    value = value - hummax;
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	607b      	str	r3, [r7, #4]
    return 100 - ((value * hummaxp) / (hummin - hummax));
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	fb02 f303 	mul.w	r3, r2, r3
 800133a:	6979      	ldr	r1, [r7, #20]
 800133c:	693a      	ldr	r2, [r7, #16]
 800133e:	1a8a      	subs	r2, r1, r2
 8001340:	fbb3 f3f2 	udiv	r3, r3, r2
 8001344:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
}
 8001348:	4618      	mov	r0, r3
 800134a:	371c      	adds	r7, #28
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr

08001354 <BSP_SoilHumidity>:
            estado_cortina = 0;                                                    //cambio de estado
        }
    }
}

uint32_t BSP_SoilHumidity(){
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
	uint32_t value_adc[3];
    HAL_ADC_Start(&hadc1);
 800135a:	480e      	ldr	r0, [pc, #56]	; (8001394 <BSP_SoilHumidity+0x40>)
 800135c:	f001 fee8 	bl	8003130 <HAL_ADC_Start>
    if(HAL_ADC_PollForConversion(&hadc1, 5) == HAL_OK){     //incilur esta parte en el solenoide para hecr while?
 8001360:	2105      	movs	r1, #5
 8001362:	480c      	ldr	r0, [pc, #48]	; (8001394 <BSP_SoilHumidity+0x40>)
 8001364:	f001 ffbd 	bl	80032e2 <HAL_ADC_PollForConversion>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d10d      	bne.n	800138a <BSP_SoilHumidity+0x36>
        value_adc[0] = HAL_ADC_GetValue(&hadc1);
 800136e:	4809      	ldr	r0, [pc, #36]	; (8001394 <BSP_SoilHumidity+0x40>)
 8001370:	f002 f83b 	bl	80033ea <HAL_ADC_GetValue>
 8001374:	4603      	mov	r3, r0
 8001376:	607b      	str	r3, [r7, #4]
        value_adc[0] = BSP_Get_percentageHS(value_adc[0]);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff ffbc 	bl	80012f8 <BSP_Get_percentageHS>
 8001380:	4603      	mov	r3, r0
 8001382:	607b      	str	r3, [r7, #4]
        HAL_ADC_Stop(&hadc1);
 8001384:	4803      	ldr	r0, [pc, #12]	; (8001394 <BSP_SoilHumidity+0x40>)
 8001386:	f001 ff79 	bl	800327c <HAL_ADC_Stop>
    }
    return value_adc[0];
 800138a:	687b      	ldr	r3, [r7, #4]
}
 800138c:	4618      	mov	r0, r3
 800138e:	3710      	adds	r7, #16
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	200000f4 	.word	0x200000f4

08001398 <BSP_TurnOn_Valve>:
    }
    while (value_adc[0] <= rangohmax && value_adc[0] >= rangohmin);
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET); //  ENA
}

void BSP_TurnOn_Valve(){
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);   //  ENA
 800139c:	2201      	movs	r2, #1
 800139e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013a2:	4808      	ldr	r0, [pc, #32]	; (80013c4 <BSP_TurnOn_Valve+0x2c>)
 80013a4:	f002 ffc4 	bl	8004330 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_SET);   //  IN1
 80013a8:	2201      	movs	r2, #1
 80013aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013ae:	4805      	ldr	r0, [pc, #20]	; (80013c4 <BSP_TurnOn_Valve+0x2c>)
 80013b0:	f002 ffbe 	bl	8004330 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET); //  IN2
 80013b4:	2200      	movs	r2, #0
 80013b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013ba:	4802      	ldr	r0, [pc, #8]	; (80013c4 <BSP_TurnOn_Valve+0x2c>)
 80013bc:	f002 ffb8 	bl	8004330 <HAL_GPIO_WritePin>
}
 80013c0:	bf00      	nop
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40020800 	.word	0x40020800

080013c8 <BSP_TurnOff_Valve>:

void BSP_TurnOff_Valve(){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET); //  ENA
 80013cc:	2200      	movs	r2, #0
 80013ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013d2:	4802      	ldr	r0, [pc, #8]	; (80013dc <BSP_TurnOff_Valve+0x14>)
 80013d4:	f002 ffac 	bl	8004330 <HAL_GPIO_WritePin>
}
 80013d8:	bf00      	nop
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40020800 	.word	0x40020800

080013e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b09a      	sub	sp, #104	; 0x68
 80013e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80013ea:	2230      	movs	r2, #48	; 0x30
 80013ec:	2100      	movs	r1, #0
 80013ee:	4618      	mov	r0, r3
 80013f0:	f007 fe4c 	bl	800908c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	60da      	str	r2, [r3, #12]
 8001402:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001404:	f107 030c 	add.w	r3, r7, #12
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]
 8001412:	611a      	str	r2, [r3, #16]
 8001414:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001416:	2300      	movs	r3, #0
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	4b31      	ldr	r3, [pc, #196]	; (80014e0 <SystemClock_Config+0x100>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141e:	4a30      	ldr	r2, [pc, #192]	; (80014e0 <SystemClock_Config+0x100>)
 8001420:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001424:	6413      	str	r3, [r2, #64]	; 0x40
 8001426:	4b2e      	ldr	r3, [pc, #184]	; (80014e0 <SystemClock_Config+0x100>)
 8001428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800142e:	60bb      	str	r3, [r7, #8]
 8001430:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001432:	2300      	movs	r3, #0
 8001434:	607b      	str	r3, [r7, #4]
 8001436:	4b2b      	ldr	r3, [pc, #172]	; (80014e4 <SystemClock_Config+0x104>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a2a      	ldr	r2, [pc, #168]	; (80014e4 <SystemClock_Config+0x104>)
 800143c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001440:	6013      	str	r3, [r2, #0]
 8001442:	4b28      	ldr	r3, [pc, #160]	; (80014e4 <SystemClock_Config+0x104>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800144a:	607b      	str	r3, [r7, #4]
 800144c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800144e:	230a      	movs	r3, #10
 8001450:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001452:	2301      	movs	r3, #1
 8001454:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001456:	2310      	movs	r3, #16
 8001458:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800145a:	2301      	movs	r3, #1
 800145c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800145e:	2302      	movs	r3, #2
 8001460:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001462:	2300      	movs	r3, #0
 8001464:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001466:	2308      	movs	r3, #8
 8001468:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 100;
 800146a:	2364      	movs	r3, #100	; 0x64
 800146c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800146e:	2302      	movs	r3, #2
 8001470:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001472:	2308      	movs	r3, #8
 8001474:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001476:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800147a:	4618      	mov	r0, r3
 800147c:	f003 fcec 	bl	8004e58 <HAL_RCC_OscConfig>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001486:	f000 fb1f 	bl	8001ac8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800148a:	230f      	movs	r3, #15
 800148c:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800148e:	2302      	movs	r3, #2
 8001490:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001492:	2300      	movs	r3, #0
 8001494:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001496:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800149a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800149c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014a0:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80014a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014a6:	2103      	movs	r1, #3
 80014a8:	4618      	mov	r0, r3
 80014aa:	f003 ff43 	bl	8005334 <HAL_RCC_ClockConfig>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 80014b4:	f000 fb08 	bl	8001ac8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80014b8:	2302      	movs	r3, #2
 80014ba:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80014bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014c0:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014c2:	f107 030c 	add.w	r3, r7, #12
 80014c6:	4618      	mov	r0, r3
 80014c8:	f004 f972 	bl	80057b0 <HAL_RCCEx_PeriphCLKConfig>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 80014d2:	f000 faf9 	bl	8001ac8 <Error_Handler>
  }
}
 80014d6:	bf00      	nop
 80014d8:	3768      	adds	r7, #104	; 0x68
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40023800 	.word	0x40023800
 80014e4:	40007000 	.word	0x40007000

080014e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig = {0};
 80014ee:	463b      	mov	r3, r7
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	609a      	str	r2, [r3, #8]
 80014f8:	60da      	str	r2, [r3, #12]
    /* USER CODE BEGIN ADC1_Init 1 */

    /* USER CODE END ADC1_Init 1 */
    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
    */
    hadc1.Instance = ADC1;
 80014fa:	4b21      	ldr	r3, [pc, #132]	; (8001580 <MX_ADC1_Init+0x98>)
 80014fc:	4a21      	ldr	r2, [pc, #132]	; (8001584 <MX_ADC1_Init+0x9c>)
 80014fe:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001500:	4b1f      	ldr	r3, [pc, #124]	; (8001580 <MX_ADC1_Init+0x98>)
 8001502:	2200      	movs	r2, #0
 8001504:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001506:	4b1e      	ldr	r3, [pc, #120]	; (8001580 <MX_ADC1_Init+0x98>)
 8001508:	2200      	movs	r2, #0
 800150a:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = ENABLE;
 800150c:	4b1c      	ldr	r3, [pc, #112]	; (8001580 <MX_ADC1_Init+0x98>)
 800150e:	2201      	movs	r2, #1
 8001510:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8001512:	4b1b      	ldr	r3, [pc, #108]	; (8001580 <MX_ADC1_Init+0x98>)
 8001514:	2200      	movs	r2, #0
 8001516:	761a      	strb	r2, [r3, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001518:	4b19      	ldr	r3, [pc, #100]	; (8001580 <MX_ADC1_Init+0x98>)
 800151a:	2200      	movs	r2, #0
 800151c:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001520:	4b17      	ldr	r3, [pc, #92]	; (8001580 <MX_ADC1_Init+0x98>)
 8001522:	2200      	movs	r2, #0
 8001524:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001526:	4b16      	ldr	r3, [pc, #88]	; (8001580 <MX_ADC1_Init+0x98>)
 8001528:	4a17      	ldr	r2, [pc, #92]	; (8001588 <MX_ADC1_Init+0xa0>)
 800152a:	629a      	str	r2, [r3, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800152c:	4b14      	ldr	r3, [pc, #80]	; (8001580 <MX_ADC1_Init+0x98>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 1;
 8001532:	4b13      	ldr	r3, [pc, #76]	; (8001580 <MX_ADC1_Init+0x98>)
 8001534:	2201      	movs	r2, #1
 8001536:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8001538:	4b11      	ldr	r3, [pc, #68]	; (8001580 <MX_ADC1_Init+0x98>)
 800153a:	2200      	movs	r2, #0
 800153c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001540:	4b0f      	ldr	r3, [pc, #60]	; (8001580 <MX_ADC1_Init+0x98>)
 8001542:	2201      	movs	r2, #1
 8001544:	615a      	str	r2, [r3, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001546:	480e      	ldr	r0, [pc, #56]	; (8001580 <MX_ADC1_Init+0x98>)
 8001548:	f001 fdae 	bl	80030a8 <HAL_ADC_Init>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_ADC1_Init+0x6e>
    {
        Error_Handler();
 8001552:	f000 fab9 	bl	8001ac8 <Error_Handler>
    }
    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
    sConfig.Channel = ADC_CHANNEL_1;
 8001556:	2301      	movs	r3, #1
 8001558:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 1;
 800155a:	2301      	movs	r3, #1
 800155c:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800155e:	2300      	movs	r3, #0
 8001560:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001562:	463b      	mov	r3, r7
 8001564:	4619      	mov	r1, r3
 8001566:	4806      	ldr	r0, [pc, #24]	; (8001580 <MX_ADC1_Init+0x98>)
 8001568:	f001 ff4c 	bl	8003404 <HAL_ADC_ConfigChannel>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_ADC1_Init+0x8e>
    {
        Error_Handler();
 8001572:	f000 faa9 	bl	8001ac8 <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */

}
 8001576:	bf00      	nop
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	200000f4 	.word	0x200000f4
 8001584:	40012000 	.word	0x40012000
 8001588:	0f000001 	.word	0x0f000001

0800158c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
    /* USER CODE END I2C1_Init 0 */

    /* USER CODE BEGIN I2C1_Init 1 */

    /* USER CODE END I2C1_Init 1 */
    hi2c1.Instance = I2C1;
 8001590:	4b12      	ldr	r3, [pc, #72]	; (80015dc <MX_I2C1_Init+0x50>)
 8001592:	4a13      	ldr	r2, [pc, #76]	; (80015e0 <MX_I2C1_Init+0x54>)
 8001594:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 100000;
 8001596:	4b11      	ldr	r3, [pc, #68]	; (80015dc <MX_I2C1_Init+0x50>)
 8001598:	4a12      	ldr	r2, [pc, #72]	; (80015e4 <MX_I2C1_Init+0x58>)
 800159a:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800159c:	4b0f      	ldr	r3, [pc, #60]	; (80015dc <MX_I2C1_Init+0x50>)
 800159e:	2200      	movs	r2, #0
 80015a0:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 80015a2:	4b0e      	ldr	r3, [pc, #56]	; (80015dc <MX_I2C1_Init+0x50>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015a8:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <MX_I2C1_Init+0x50>)
 80015aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015ae:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015b0:	4b0a      	ldr	r3, [pc, #40]	; (80015dc <MX_I2C1_Init+0x50>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 80015b6:	4b09      	ldr	r3, [pc, #36]	; (80015dc <MX_I2C1_Init+0x50>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015bc:	4b07      	ldr	r3, [pc, #28]	; (80015dc <MX_I2C1_Init+0x50>)
 80015be:	2200      	movs	r2, #0
 80015c0:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015c2:	4b06      	ldr	r3, [pc, #24]	; (80015dc <MX_I2C1_Init+0x50>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015c8:	4804      	ldr	r0, [pc, #16]	; (80015dc <MX_I2C1_Init+0x50>)
 80015ca:	f002 fecb 	bl	8004364 <HAL_I2C_Init>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_I2C1_Init+0x4c>
    {
        Error_Handler();
 80015d4:	f000 fa78 	bl	8001ac8 <Error_Handler>
    }
    /* USER CODE BEGIN I2C1_Init 2 */

    /* USER CODE END I2C1_Init 2 */

}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	2000019c 	.word	0x2000019c
 80015e0:	40005400 	.word	0x40005400
 80015e4:	000186a0 	.word	0x000186a0

080015e8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b090      	sub	sp, #64	; 0x40
 80015ec:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN RTC_Init 0 */

    /* USER CODE END RTC_Init 0 */

    RTC_TimeTypeDef sTime = {0};
 80015ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	609a      	str	r2, [r3, #8]
 80015fa:	60da      	str	r2, [r3, #12]
 80015fc:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 80015fe:	2300      	movs	r3, #0
 8001600:	62bb      	str	r3, [r7, #40]	; 0x28
    RTC_AlarmTypeDef sAlarm = {0};
 8001602:	463b      	mov	r3, r7
 8001604:	2228      	movs	r2, #40	; 0x28
 8001606:	2100      	movs	r1, #0
 8001608:	4618      	mov	r0, r3
 800160a:	f007 fd3f 	bl	800908c <memset>
    /* USER CODE BEGIN RTC_Init 1 */

    /* USER CODE END RTC_Init 1 */
    /** Initialize RTC Only
    */
    hrtc.Instance = RTC;
 800160e:	4b3a      	ldr	r3, [pc, #232]	; (80016f8 <MX_RTC_Init+0x110>)
 8001610:	4a3a      	ldr	r2, [pc, #232]	; (80016fc <MX_RTC_Init+0x114>)
 8001612:	601a      	str	r2, [r3, #0]
    hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001614:	4b38      	ldr	r3, [pc, #224]	; (80016f8 <MX_RTC_Init+0x110>)
 8001616:	2200      	movs	r2, #0
 8001618:	605a      	str	r2, [r3, #4]
    hrtc.Init.AsynchPrediv = 127;
 800161a:	4b37      	ldr	r3, [pc, #220]	; (80016f8 <MX_RTC_Init+0x110>)
 800161c:	227f      	movs	r2, #127	; 0x7f
 800161e:	609a      	str	r2, [r3, #8]
    hrtc.Init.SynchPrediv = 255;
 8001620:	4b35      	ldr	r3, [pc, #212]	; (80016f8 <MX_RTC_Init+0x110>)
 8001622:	22ff      	movs	r2, #255	; 0xff
 8001624:	60da      	str	r2, [r3, #12]
    hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001626:	4b34      	ldr	r3, [pc, #208]	; (80016f8 <MX_RTC_Init+0x110>)
 8001628:	2200      	movs	r2, #0
 800162a:	611a      	str	r2, [r3, #16]
    hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800162c:	4b32      	ldr	r3, [pc, #200]	; (80016f8 <MX_RTC_Init+0x110>)
 800162e:	2200      	movs	r2, #0
 8001630:	615a      	str	r2, [r3, #20]
    hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001632:	4b31      	ldr	r3, [pc, #196]	; (80016f8 <MX_RTC_Init+0x110>)
 8001634:	2200      	movs	r2, #0
 8001636:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001638:	482f      	ldr	r0, [pc, #188]	; (80016f8 <MX_RTC_Init+0x110>)
 800163a:	f004 f9a9 	bl	8005990 <HAL_RTC_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_RTC_Init+0x60>
    {
        Error_Handler();
 8001644:	f000 fa40 	bl	8001ac8 <Error_Handler>

    /* USER CODE END Check_RTC_BKUP */

    /** Initialize RTC and set the Time and Date
    */
    sTime.Hours = 23;
 8001648:	2317      	movs	r3, #23
 800164a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    sTime.Minutes = 59;
 800164e:	233b      	movs	r3, #59	; 0x3b
 8001650:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    sTime.Seconds = 45;
 8001654:	232d      	movs	r3, #45	; 0x2d
 8001656:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800165a:	2300      	movs	r3, #0
 800165c:	63bb      	str	r3, [r7, #56]	; 0x38
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800165e:	2300      	movs	r3, #0
 8001660:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001662:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001666:	2200      	movs	r2, #0
 8001668:	4619      	mov	r1, r3
 800166a:	4823      	ldr	r0, [pc, #140]	; (80016f8 <MX_RTC_Init+0x110>)
 800166c:	f004 fa21 	bl	8005ab2 <HAL_RTC_SetTime>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <MX_RTC_Init+0x92>
    {
        Error_Handler();
 8001676:	f000 fa27 	bl	8001ac8 <Error_Handler>
    }
    sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 800167a:	2303      	movs	r3, #3
 800167c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    sDate.Month = RTC_MONTH_OCTOBER;
 8001680:	2310      	movs	r3, #16
 8001682:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    sDate.Date = 28;
 8001686:	231c      	movs	r3, #28
 8001688:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    sDate.Year = 0;
 800168c:	2300      	movs	r3, #0
 800168e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001692:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001696:	2200      	movs	r2, #0
 8001698:	4619      	mov	r1, r3
 800169a:	4817      	ldr	r0, [pc, #92]	; (80016f8 <MX_RTC_Init+0x110>)
 800169c:	f004 fac6 	bl	8005c2c <HAL_RTC_SetDate>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_RTC_Init+0xc2>
    {
        Error_Handler();
 80016a6:	f000 fa0f 	bl	8001ac8 <Error_Handler>
    }
    /** Enable the Alarm A
    */
    sAlarm.AlarmTime.Hours = 0;
 80016aa:	2300      	movs	r3, #0
 80016ac:	703b      	strb	r3, [r7, #0]
    sAlarm.AlarmTime.Minutes = 0;
 80016ae:	2300      	movs	r3, #0
 80016b0:	707b      	strb	r3, [r7, #1]
    sAlarm.AlarmTime.Seconds = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	70bb      	strb	r3, [r7, #2]
    sAlarm.AlarmTime.SubSeconds = 0;
 80016b6:	2300      	movs	r3, #0
 80016b8:	607b      	str	r3, [r7, #4]
    sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80016ba:	2300      	movs	r3, #0
 80016bc:	60fb      	str	r3, [r7, #12]
    sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80016be:	2300      	movs	r3, #0
 80016c0:	613b      	str	r3, [r7, #16]
    sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80016c2:	2300      	movs	r3, #0
 80016c4:	617b      	str	r3, [r7, #20]
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80016c6:	2300      	movs	r3, #0
 80016c8:	61bb      	str	r3, [r7, #24]
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80016ca:	2300      	movs	r3, #0
 80016cc:	61fb      	str	r3, [r7, #28]
    sAlarm.AlarmDateWeekDay = 1;
 80016ce:	2301      	movs	r3, #1
 80016d0:	f887 3020 	strb.w	r3, [r7, #32]
    sAlarm.Alarm = RTC_ALARM_A;
 80016d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016d8:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80016da:	463b      	mov	r3, r7
 80016dc:	2200      	movs	r2, #0
 80016de:	4619      	mov	r1, r3
 80016e0:	4805      	ldr	r0, [pc, #20]	; (80016f8 <MX_RTC_Init+0x110>)
 80016e2:	f004 fb4b 	bl	8005d7c <HAL_RTC_SetAlarm_IT>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_RTC_Init+0x108>
    {
        Error_Handler();
 80016ec:	f000 f9ec 	bl	8001ac8 <Error_Handler>
    }
    /* USER CODE BEGIN RTC_Init 2 */

    /* USER CODE END RTC_Init 2 */

}
 80016f0:	bf00      	nop
 80016f2:	3740      	adds	r7, #64	; 0x40
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	200001f0 	.word	0x200001f0
 80016fc:	40002800 	.word	0x40002800

08001700 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b08e      	sub	sp, #56	; 0x38
 8001704:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM2_Init 0 */

    /* USER CODE END TIM2_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001706:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800170a:	2200      	movs	r2, #0
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	605a      	str	r2, [r3, #4]
 8001710:	609a      	str	r2, [r3, #8]
 8001712:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001714:	f107 0320 	add.w	r3, r7, #32
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 800171e:	1d3b      	adds	r3, r7, #4
 8001720:	2200      	movs	r2, #0
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	605a      	str	r2, [r3, #4]
 8001726:	609a      	str	r2, [r3, #8]
 8001728:	60da      	str	r2, [r3, #12]
 800172a:	611a      	str	r2, [r3, #16]
 800172c:	615a      	str	r2, [r3, #20]
 800172e:	619a      	str	r2, [r3, #24]

    /* USER CODE BEGIN TIM2_Init 1 */

    /* USER CODE END TIM2_Init 1 */
    htim2.Instance = TIM2;
 8001730:	4b2d      	ldr	r3, [pc, #180]	; (80017e8 <MX_TIM2_Init+0xe8>)
 8001732:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001736:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 1000-1;
 8001738:	4b2b      	ldr	r3, [pc, #172]	; (80017e8 <MX_TIM2_Init+0xe8>)
 800173a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800173e:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001740:	4b29      	ldr	r3, [pc, #164]	; (80017e8 <MX_TIM2_Init+0xe8>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 1000-1;
 8001746:	4b28      	ldr	r3, [pc, #160]	; (80017e8 <MX_TIM2_Init+0xe8>)
 8001748:	f240 32e7 	movw	r2, #999	; 0x3e7
 800174c:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174e:	4b26      	ldr	r3, [pc, #152]	; (80017e8 <MX_TIM2_Init+0xe8>)
 8001750:	2200      	movs	r2, #0
 8001752:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001754:	4b24      	ldr	r3, [pc, #144]	; (80017e8 <MX_TIM2_Init+0xe8>)
 8001756:	2200      	movs	r2, #0
 8001758:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800175a:	4823      	ldr	r0, [pc, #140]	; (80017e8 <MX_TIM2_Init+0xe8>)
 800175c:	f004 fd12 	bl	8006184 <HAL_TIM_Base_Init>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_TIM2_Init+0x6a>
    {
        Error_Handler();
 8001766:	f000 f9af 	bl	8001ac8 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800176a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800176e:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001770:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001774:	4619      	mov	r1, r3
 8001776:	481c      	ldr	r0, [pc, #112]	; (80017e8 <MX_TIM2_Init+0xe8>)
 8001778:	f004 ffac 	bl	80066d4 <HAL_TIM_ConfigClockSource>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_TIM2_Init+0x86>
    {
        Error_Handler();
 8001782:	f000 f9a1 	bl	8001ac8 <Error_Handler>
    }
    if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001786:	4818      	ldr	r0, [pc, #96]	; (80017e8 <MX_TIM2_Init+0xe8>)
 8001788:	f004 fd6f 	bl	800626a <HAL_TIM_PWM_Init>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_TIM2_Init+0x96>
    {
        Error_Handler();
 8001792:	f000 f999 	bl	8001ac8 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001796:	2300      	movs	r3, #0
 8001798:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800179a:	2300      	movs	r3, #0
 800179c:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800179e:	f107 0320 	add.w	r3, r7, #32
 80017a2:	4619      	mov	r1, r3
 80017a4:	4810      	ldr	r0, [pc, #64]	; (80017e8 <MX_TIM2_Init+0xe8>)
 80017a6:	f005 fb4d 	bl	8006e44 <HAL_TIMEx_MasterConfigSynchronization>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM2_Init+0xb4>
    {
        Error_Handler();
 80017b0:	f000 f98a 	bl	8001ac8 <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017b4:	2360      	movs	r3, #96	; 0x60
 80017b6:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = 0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017bc:	2300      	movs	r3, #0
 80017be:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
    if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017c4:	1d3b      	adds	r3, r7, #4
 80017c6:	2200      	movs	r2, #0
 80017c8:	4619      	mov	r1, r3
 80017ca:	4807      	ldr	r0, [pc, #28]	; (80017e8 <MX_TIM2_Init+0xe8>)
 80017cc:	f004 febc 	bl	8006548 <HAL_TIM_PWM_ConfigChannel>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_TIM2_Init+0xda>
    {
        Error_Handler();
 80017d6:	f000 f977 	bl	8001ac8 <Error_Handler>
    }
    /* USER CODE BEGIN TIM2_Init 2 */

    /* USER CODE END TIM2_Init 2 */
    HAL_TIM_MspPostInit(&htim2);
 80017da:	4803      	ldr	r0, [pc, #12]	; (80017e8 <MX_TIM2_Init+0xe8>)
 80017dc:	f001 fabe 	bl	8002d5c <HAL_TIM_MspPostInit>

}
 80017e0:	bf00      	nop
 80017e2:	3738      	adds	r7, #56	; 0x38
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20000210 	.word	0x20000210

080017ec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b086      	sub	sp, #24
 80017f0:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM3_Init 0 */

    /* USER CODE END TIM3_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017f2:	f107 0308 	add.w	r3, r7, #8
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	605a      	str	r2, [r3, #4]
 80017fc:	609a      	str	r2, [r3, #8]
 80017fe:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001800:	463b      	mov	r3, r7
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]

    /* USER CODE BEGIN TIM3_Init 1 */

    /* USER CODE END TIM3_Init 1 */
    htim3.Instance = TIM3;
 8001808:	4b1d      	ldr	r3, [pc, #116]	; (8001880 <MX_TIM3_Init+0x94>)
 800180a:	4a1e      	ldr	r2, [pc, #120]	; (8001884 <MX_TIM3_Init+0x98>)
 800180c:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 0;
 800180e:	4b1c      	ldr	r3, [pc, #112]	; (8001880 <MX_TIM3_Init+0x94>)
 8001810:	2200      	movs	r2, #0
 8001812:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001814:	4b1a      	ldr	r3, [pc, #104]	; (8001880 <MX_TIM3_Init+0x94>)
 8001816:	2200      	movs	r2, #0
 8001818:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = 65535;
 800181a:	4b19      	ldr	r3, [pc, #100]	; (8001880 <MX_TIM3_Init+0x94>)
 800181c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001820:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001822:	4b17      	ldr	r3, [pc, #92]	; (8001880 <MX_TIM3_Init+0x94>)
 8001824:	2200      	movs	r2, #0
 8001826:	611a      	str	r2, [r3, #16]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001828:	4b15      	ldr	r3, [pc, #84]	; (8001880 <MX_TIM3_Init+0x94>)
 800182a:	2200      	movs	r2, #0
 800182c:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800182e:	4814      	ldr	r0, [pc, #80]	; (8001880 <MX_TIM3_Init+0x94>)
 8001830:	f004 fca8 	bl	8006184 <HAL_TIM_Base_Init>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d001      	beq.n	800183e <MX_TIM3_Init+0x52>
    {
        Error_Handler();
 800183a:	f000 f945 	bl	8001ac8 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800183e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001842:	60bb      	str	r3, [r7, #8]
    if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001844:	f107 0308 	add.w	r3, r7, #8
 8001848:	4619      	mov	r1, r3
 800184a:	480d      	ldr	r0, [pc, #52]	; (8001880 <MX_TIM3_Init+0x94>)
 800184c:	f004 ff42 	bl	80066d4 <HAL_TIM_ConfigClockSource>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <MX_TIM3_Init+0x6e>
    {
        Error_Handler();
 8001856:	f000 f937 	bl	8001ac8 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800185a:	2300      	movs	r3, #0
 800185c:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800185e:	2300      	movs	r3, #0
 8001860:	607b      	str	r3, [r7, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001862:	463b      	mov	r3, r7
 8001864:	4619      	mov	r1, r3
 8001866:	4806      	ldr	r0, [pc, #24]	; (8001880 <MX_TIM3_Init+0x94>)
 8001868:	f005 faec 	bl	8006e44 <HAL_TIMEx_MasterConfigSynchronization>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <MX_TIM3_Init+0x8a>
    {
        Error_Handler();
 8001872:	f000 f929 	bl	8001ac8 <Error_Handler>
    }
    /* USER CODE BEGIN TIM3_Init 2 */

    /* USER CODE END TIM3_Init 2 */

}
 8001876:	bf00      	nop
 8001878:	3718      	adds	r7, #24
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	20000250 	.word	0x20000250
 8001884:	40000400 	.word	0x40000400

08001888 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0

    /* DMA controller clock enable */
    __HAL_RCC_DMA2_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	607b      	str	r3, [r7, #4]
 8001892:	4b0c      	ldr	r3, [pc, #48]	; (80018c4 <MX_DMA_Init+0x3c>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	4a0b      	ldr	r2, [pc, #44]	; (80018c4 <MX_DMA_Init+0x3c>)
 8001898:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800189c:	6313      	str	r3, [r2, #48]	; 0x30
 800189e:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <MX_DMA_Init+0x3c>)
 80018a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018a6:	607b      	str	r3, [r7, #4]
 80018a8:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init */
    /* DMA2_Stream0_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80018aa:	2200      	movs	r2, #0
 80018ac:	2100      	movs	r1, #0
 80018ae:	2038      	movs	r0, #56	; 0x38
 80018b0:	f002 f88e 	bl	80039d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80018b4:	2038      	movs	r0, #56	; 0x38
 80018b6:	f002 f8a7 	bl	8003a08 <HAL_NVIC_EnableIRQ>

}
 80018ba:	bf00      	nop
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40023800 	.word	0x40023800

080018c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b08c      	sub	sp, #48	; 0x30
 80018cc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ce:	f107 031c 	add.w	r3, r7, #28
 80018d2:	2200      	movs	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	605a      	str	r2, [r3, #4]
 80018d8:	609a      	str	r2, [r3, #8]
 80018da:	60da      	str	r2, [r3, #12]
 80018dc:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	61bb      	str	r3, [r7, #24]
 80018e2:	4b73      	ldr	r3, [pc, #460]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	4a72      	ldr	r2, [pc, #456]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 80018e8:	f043 0310 	orr.w	r3, r3, #16
 80018ec:	6313      	str	r3, [r2, #48]	; 0x30
 80018ee:	4b70      	ldr	r3, [pc, #448]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	f003 0310 	and.w	r3, r3, #16
 80018f6:	61bb      	str	r3, [r7, #24]
 80018f8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	617b      	str	r3, [r7, #20]
 80018fe:	4b6c      	ldr	r3, [pc, #432]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	4a6b      	ldr	r2, [pc, #428]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 8001904:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001908:	6313      	str	r3, [r2, #48]	; 0x30
 800190a:	4b69      	ldr	r3, [pc, #420]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001912:	617b      	str	r3, [r7, #20]
 8001914:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	613b      	str	r3, [r7, #16]
 800191a:	4b65      	ldr	r3, [pc, #404]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	4a64      	ldr	r2, [pc, #400]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 8001920:	f043 0304 	orr.w	r3, r3, #4
 8001924:	6313      	str	r3, [r2, #48]	; 0x30
 8001926:	4b62      	ldr	r3, [pc, #392]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192a:	f003 0304 	and.w	r3, r3, #4
 800192e:	613b      	str	r3, [r7, #16]
 8001930:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001932:	2300      	movs	r3, #0
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	4b5e      	ldr	r3, [pc, #376]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	4a5d      	ldr	r2, [pc, #372]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 800193c:	f043 0301 	orr.w	r3, r3, #1
 8001940:	6313      	str	r3, [r2, #48]	; 0x30
 8001942:	4b5b      	ldr	r3, [pc, #364]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001946:	f003 0301 	and.w	r3, r3, #1
 800194a:	60fb      	str	r3, [r7, #12]
 800194c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	60bb      	str	r3, [r7, #8]
 8001952:	4b57      	ldr	r3, [pc, #348]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	4a56      	ldr	r2, [pc, #344]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 8001958:	f043 0302 	orr.w	r3, r3, #2
 800195c:	6313      	str	r3, [r2, #48]	; 0x30
 800195e:	4b54      	ldr	r3, [pc, #336]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	60bb      	str	r3, [r7, #8]
 8001968:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
 800196e:	4b50      	ldr	r3, [pc, #320]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	4a4f      	ldr	r2, [pc, #316]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 8001974:	f043 0308 	orr.w	r3, r3, #8
 8001978:	6313      	str	r3, [r2, #48]	; 0x30
 800197a:	4b4d      	ldr	r3, [pc, #308]	; (8001ab0 <MX_GPIO_Init+0x1e8>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197e:	f003 0308 	and.w	r3, r3, #8
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001986:	2200      	movs	r2, #0
 8001988:	f641 4108 	movw	r1, #7176	; 0x1c08
 800198c:	4849      	ldr	r0, [pc, #292]	; (8001ab4 <MX_GPIO_Init+0x1ec>)
 800198e:	f002 fccf 	bl	8004330 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14, GPIO_PIN_RESET);
 8001992:	2200      	movs	r2, #0
 8001994:	f44f 41a8 	mov.w	r1, #21504	; 0x5400
 8001998:	4847      	ldr	r0, [pc, #284]	; (8001ab8 <MX_GPIO_Init+0x1f0>)
 800199a:	f002 fcc9 	bl	8004330 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 800199e:	2200      	movs	r2, #0
 80019a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019a4:	4845      	ldr	r0, [pc, #276]	; (8001abc <MX_GPIO_Init+0x1f4>)
 80019a6:	f002 fcc3 	bl	8004330 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOD, LD4_Pin|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 80019aa:	2200      	movs	r2, #0
 80019ac:	f241 011c 	movw	r1, #4124	; 0x101c
 80019b0:	4843      	ldr	r0, [pc, #268]	; (8001ac0 <MX_GPIO_Init+0x1f8>)
 80019b2:	f002 fcbd 	bl	8004330 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : PE3 PE5 */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80019b6:	2328      	movs	r3, #40	; 0x28
 80019b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ba:	2300      	movs	r3, #0
 80019bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019c2:	f107 031c 	add.w	r3, r7, #28
 80019c6:	4619      	mov	r1, r3
 80019c8:	483b      	ldr	r0, [pc, #236]	; (8001ab8 <MX_GPIO_Init+0x1f0>)
 80019ca:	f002 fb15 	bl	8003ff8 <HAL_GPIO_Init>

    /*Configure GPIO pins : PC3 PC10 PC11 PC12 */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80019ce:	f641 4308 	movw	r3, #7176	; 0x1c08
 80019d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d4:	2301      	movs	r3, #1
 80019d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d8:	2300      	movs	r3, #0
 80019da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019dc:	2300      	movs	r3, #0
 80019de:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019e0:	f107 031c 	add.w	r3, r7, #28
 80019e4:	4619      	mov	r1, r3
 80019e6:	4833      	ldr	r0, [pc, #204]	; (8001ab4 <MX_GPIO_Init+0x1ec>)
 80019e8:	f002 fb06 	bl	8003ff8 <HAL_GPIO_Init>

    /*Configure GPIO pins : PA0 PA2 */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 80019ec:	2305      	movs	r3, #5
 80019ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019f0:	2300      	movs	r3, #0
 80019f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f8:	f107 031c 	add.w	r3, r7, #28
 80019fc:	4619      	mov	r1, r3
 80019fe:	4831      	ldr	r0, [pc, #196]	; (8001ac4 <MX_GPIO_Init+0x1fc>)
 8001a00:	f002 fafa 	bl	8003ff8 <HAL_GPIO_Init>

    /*Configure GPIO pin : PC4 */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a04:	2310      	movs	r3, #16
 8001a06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a10:	f107 031c 	add.w	r3, r7, #28
 8001a14:	4619      	mov	r1, r3
 8001a16:	4827      	ldr	r0, [pc, #156]	; (8001ab4 <MX_GPIO_Init+0x1ec>)
 8001a18:	f002 faee 	bl	8003ff8 <HAL_GPIO_Init>

    /*Configure GPIO pins : PB0 PB2 */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8001a1c:	2305      	movs	r3, #5
 8001a1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a20:	2300      	movs	r3, #0
 8001a22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a24:	2301      	movs	r3, #1
 8001a26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a28:	f107 031c 	add.w	r3, r7, #28
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4823      	ldr	r0, [pc, #140]	; (8001abc <MX_GPIO_Init+0x1f4>)
 8001a30:	f002 fae2 	bl	8003ff8 <HAL_GPIO_Init>

    /*Configure GPIO pin : PE8 */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001a34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a42:	f107 031c 	add.w	r3, r7, #28
 8001a46:	4619      	mov	r1, r3
 8001a48:	481b      	ldr	r0, [pc, #108]	; (8001ab8 <MX_GPIO_Init+0x1f0>)
 8001a4a:	f002 fad5 	bl	8003ff8 <HAL_GPIO_Init>

    /*Configure GPIO pins : PE10 PE12 PE14 */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14;
 8001a4e:	f44f 43a8 	mov.w	r3, #21504	; 0x5400
 8001a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a54:	2301      	movs	r3, #1
 8001a56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a60:	f107 031c 	add.w	r3, r7, #28
 8001a64:	4619      	mov	r1, r3
 8001a66:	4814      	ldr	r0, [pc, #80]	; (8001ab8 <MX_GPIO_Init+0x1f0>)
 8001a68:	f002 fac6 	bl	8003ff8 <HAL_GPIO_Init>

    /*Configure GPIO pin : PB10 */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a72:	2301      	movs	r3, #1
 8001a74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a7e:	f107 031c 	add.w	r3, r7, #28
 8001a82:	4619      	mov	r1, r3
 8001a84:	480d      	ldr	r0, [pc, #52]	; (8001abc <MX_GPIO_Init+0x1f4>)
 8001a86:	f002 fab7 	bl	8003ff8 <HAL_GPIO_Init>

    /*Configure GPIO pins : LD4_Pin PD2 PD3 PD4 */
    GPIO_InitStruct.Pin = LD4_Pin|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8001a8a:	f241 031c 	movw	r3, #4124	; 0x101c
 8001a8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a90:	2301      	movs	r3, #1
 8001a92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a9c:	f107 031c 	add.w	r3, r7, #28
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4807      	ldr	r0, [pc, #28]	; (8001ac0 <MX_GPIO_Init+0x1f8>)
 8001aa4:	f002 faa8 	bl	8003ff8 <HAL_GPIO_Init>

}
 8001aa8:	bf00      	nop
 8001aaa:	3730      	adds	r7, #48	; 0x30
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	40020800 	.word	0x40020800
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40020400 	.word	0x40020400
 8001ac0:	40020c00 	.word	0x40020c00
 8001ac4:	40020000 	.word	0x40020000

08001ac8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */

    /* USER CODE END Error_Handler_Debug */
}
 8001acc:	bf00      	nop
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
	...

08001ad8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b085      	sub	sp, #20
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	4a07      	ldr	r2, [pc, #28]	; (8001b04 <vApplicationGetIdleTaskMemory+0x2c>)
 8001ae8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	4a06      	ldr	r2, [pc, #24]	; (8001b08 <vApplicationGetIdleTaskMemory+0x30>)
 8001aee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2280      	movs	r2, #128	; 0x80
 8001af4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001af6:	bf00      	nop
 8001af8:	3714      	adds	r7, #20
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	20000290 	.word	0x20000290
 8001b08:	200002e4 	.word	0x200002e4

08001b0c <keypad_init>:
#include "stm32f4xx_hal.h"
#include "keypad.h"

void keypad_init(void){
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b088      	sub	sp, #32
 8001b10:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	60bb      	str	r3, [r7, #8]
 8001b16:	4b51      	ldr	r3, [pc, #324]	; (8001c5c <keypad_init+0x150>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	4a50      	ldr	r2, [pc, #320]	; (8001c5c <keypad_init+0x150>)
 8001b1c:	f043 0301 	orr.w	r3, r3, #1
 8001b20:	6313      	str	r3, [r2, #48]	; 0x30
 8001b22:	4b4e      	ldr	r3, [pc, #312]	; (8001c5c <keypad_init+0x150>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	607b      	str	r3, [r7, #4]
 8001b32:	4b4a      	ldr	r3, [pc, #296]	; (8001c5c <keypad_init+0x150>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b36:	4a49      	ldr	r2, [pc, #292]	; (8001c5c <keypad_init+0x150>)
 8001b38:	f043 0302 	orr.w	r3, r3, #2
 8001b3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b3e:	4b47      	ldr	r3, [pc, #284]	; (8001c5c <keypad_init+0x150>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b42:	f003 0302 	and.w	r3, r3, #2
 8001b46:	607b      	str	r3, [r7, #4]
 8001b48:	687b      	ldr	r3, [r7, #4]
	
	
  GPIO_InitStruct.Pin 	= ROW1_PIN;
 8001b4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 8001b50:	2301      	movs	r3, #1
 8001b52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ROW1_PORT, &GPIO_InitStruct);
 8001b5c:	f107 030c 	add.w	r3, r7, #12
 8001b60:	4619      	mov	r1, r3
 8001b62:	483f      	ldr	r0, [pc, #252]	; (8001c60 <keypad_init+0x154>)
 8001b64:	f002 fa48 	bl	8003ff8 <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= ROW2_PIN;
 8001b68:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 8001b72:	2300      	movs	r3, #0
 8001b74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ROW2_PORT, &GPIO_InitStruct);
 8001b7a:	f107 030c 	add.w	r3, r7, #12
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4838      	ldr	r0, [pc, #224]	; (8001c64 <keypad_init+0x158>)
 8001b82:	f002 fa39 	bl	8003ff8 <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= ROW3_PIN;
 8001b86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b94:	2300      	movs	r3, #0
 8001b96:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ROW3_PORT, &GPIO_InitStruct);
 8001b98:	f107 030c 	add.w	r3, r7, #12
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4831      	ldr	r0, [pc, #196]	; (8001c64 <keypad_init+0x158>)
 8001ba0:	f002 fa2a 	bl	8003ff8 <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= ROW4_PIN;
 8001ba4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ba8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 8001baa:	2301      	movs	r3, #1
 8001bac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ROW4_PORT, &GPIO_InitStruct);
 8001bb6:	f107 030c 	add.w	r3, r7, #12
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4829      	ldr	r0, [pc, #164]	; (8001c64 <keypad_init+0x158>)
 8001bbe:	f002 fa1b 	bl	8003ff8 <HAL_GPIO_Init>
	
	HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN, GPIO_PIN_RESET);
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bc8:	4825      	ldr	r0, [pc, #148]	; (8001c60 <keypad_init+0x154>)
 8001bca:	f002 fbb1 	bl	8004330 <HAL_GPIO_WritePin>
	
  HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN, GPIO_PIN_RESET);
 8001bce:	2200      	movs	r2, #0
 8001bd0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bd4:	4823      	ldr	r0, [pc, #140]	; (8001c64 <keypad_init+0x158>)
 8001bd6:	f002 fbab 	bl	8004330 <HAL_GPIO_WritePin>
	
	HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN, GPIO_PIN_RESET);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001be0:	4820      	ldr	r0, [pc, #128]	; (8001c64 <keypad_init+0x158>)
 8001be2:	f002 fba5 	bl	8004330 <HAL_GPIO_WritePin>
	
	HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN, GPIO_PIN_RESET);
 8001be6:	2200      	movs	r2, #0
 8001be8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bec:	481d      	ldr	r0, [pc, #116]	; (8001c64 <keypad_init+0x158>)
 8001bee:	f002 fb9f 	bl	8004330 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin 	= COL1_PIN;
 8001bf2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bf6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(COL1_PORT, &GPIO_InitStruct);
 8001c00:	f107 030c 	add.w	r3, r7, #12
 8001c04:	4619      	mov	r1, r3
 8001c06:	4817      	ldr	r0, [pc, #92]	; (8001c64 <keypad_init+0x158>)
 8001c08:	f002 f9f6 	bl	8003ff8 <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= COL2_PIN;
 8001c0c:	2304      	movs	r3, #4
 8001c0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 8001c10:	2300      	movs	r3, #0
 8001c12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 8001c14:	2301      	movs	r3, #1
 8001c16:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(COL2_PORT, &GPIO_InitStruct);
 8001c18:	f107 030c 	add.w	r3, r7, #12
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4810      	ldr	r0, [pc, #64]	; (8001c60 <keypad_init+0x154>)
 8001c20:	f002 f9ea 	bl	8003ff8 <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= COL3_PIN;
 8001c24:	2301      	movs	r3, #1
 8001c26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(COL3_PORT, &GPIO_InitStruct);
 8001c30:	f107 030c 	add.w	r3, r7, #12
 8001c34:	4619      	mov	r1, r3
 8001c36:	480a      	ldr	r0, [pc, #40]	; (8001c60 <keypad_init+0x154>)
 8001c38:	f002 f9de 	bl	8003ff8 <HAL_GPIO_Init>
	
	GPIO_InitStruct.Pin 	= COL4_PIN;
 8001c3c:	2310      	movs	r3, #16
 8001c3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode 	= GPIO_MODE_INPUT;
 8001c40:	2300      	movs	r3, #0
 8001c42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull 	= GPIO_PULLUP;
 8001c44:	2301      	movs	r3, #1
 8001c46:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(COL4_PORT, &GPIO_InitStruct);
 8001c48:	f107 030c 	add.w	r3, r7, #12
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	4806      	ldr	r0, [pc, #24]	; (8001c68 <keypad_init+0x15c>)
 8001c50:	f002 f9d2 	bl	8003ff8 <HAL_GPIO_Init>
		
}
 8001c54:	bf00      	nop
 8001c56:	3720      	adds	r7, #32
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	40020400 	.word	0x40020400
 8001c64:	40021000 	.word	0x40021000
 8001c68:	40020800 	.word	0x40020800

08001c6c <keypad_read>:

char keypad_read(void){
 8001c6c:	b590      	push	{r4, r7, lr}
 8001c6e:	b087      	sub	sp, #28
 8001c70:	af00      	add	r7, sp, #0
	char letras[4][4]={	{'1','2','3','A'},
 8001c72:	4b9a      	ldr	r3, [pc, #616]	; (8001edc <keypad_read+0x270>)
 8001c74:	463c      	mov	r4, r7
 8001c76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                      {'4','5','6','B'},
                      {'7','8','9','C'},
                      {'*','0','#','D'}};
	int  i=0;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	617b      	str	r3, [r7, #20]
	char valor=0;
 8001c80:	2300      	movs	r3, #0
 8001c82:	74fb      	strb	r3, [r7, #19]


	for(i=0;i<4;i++){
 8001c84:	2300      	movs	r3, #0
 8001c86:	617b      	str	r3, [r7, #20]
 8001c88:	e11e      	b.n	8001ec8 <keypad_read+0x25c>
		if(i==0){
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d143      	bne.n	8001d18 <keypad_read+0xac>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,  GPIO_PIN_SET);
 8001c90:	2201      	movs	r2, #1
 8001c92:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c96:	4892      	ldr	r0, [pc, #584]	; (8001ee0 <keypad_read+0x274>)
 8001c98:	f002 fb4a 	bl	8004330 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,	GPIO_PIN_SET);
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ca2:	488f      	ldr	r0, [pc, #572]	; (8001ee0 <keypad_read+0x274>)
 8001ca4:	f002 fb44 	bl	8004330 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_SET);
 8001ca8:	2201      	movs	r2, #1
 8001caa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001cae:	488c      	ldr	r0, [pc, #560]	; (8001ee0 <keypad_read+0x274>)
 8001cb0:	f002 fb3e 	bl	8004330 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_RESET);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001cba:	488a      	ldr	r0, [pc, #552]	; (8001ee4 <keypad_read+0x278>)
 8001cbc:	f002 fb38 	bl	8004330 <HAL_GPIO_WritePin>
			
			HAL_Delay(10);
 8001cc0:	200a      	movs	r0, #10
 8001cc2:	f001 f9cd 	bl	8003060 <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[0][0];}	//1
 8001cc6:	e001      	b.n	8001ccc <keypad_read+0x60>
 8001cc8:	783b      	ldrb	r3, [r7, #0]
 8001cca:	74fb      	strb	r3, [r7, #19]
 8001ccc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001cd0:	4883      	ldr	r0, [pc, #524]	; (8001ee0 <keypad_read+0x274>)
 8001cd2:	f002 fb15 	bl	8004300 <HAL_GPIO_ReadPin>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d0f5      	beq.n	8001cc8 <keypad_read+0x5c>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[0][1];}	//2
 8001cdc:	e001      	b.n	8001ce2 <keypad_read+0x76>
 8001cde:	787b      	ldrb	r3, [r7, #1]
 8001ce0:	74fb      	strb	r3, [r7, #19]
 8001ce2:	2104      	movs	r1, #4
 8001ce4:	487f      	ldr	r0, [pc, #508]	; (8001ee4 <keypad_read+0x278>)
 8001ce6:	f002 fb0b 	bl	8004300 <HAL_GPIO_ReadPin>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d0f6      	beq.n	8001cde <keypad_read+0x72>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[0][2];}	//3
 8001cf0:	e001      	b.n	8001cf6 <keypad_read+0x8a>
 8001cf2:	78bb      	ldrb	r3, [r7, #2]
 8001cf4:	74fb      	strb	r3, [r7, #19]
 8001cf6:	2101      	movs	r1, #1
 8001cf8:	487a      	ldr	r0, [pc, #488]	; (8001ee4 <keypad_read+0x278>)
 8001cfa:	f002 fb01 	bl	8004300 <HAL_GPIO_ReadPin>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d0f6      	beq.n	8001cf2 <keypad_read+0x86>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[0][3];}	//A
 8001d04:	e001      	b.n	8001d0a <keypad_read+0x9e>
 8001d06:	78fb      	ldrb	r3, [r7, #3]
 8001d08:	74fb      	strb	r3, [r7, #19]
 8001d0a:	2110      	movs	r1, #16
 8001d0c:	4876      	ldr	r0, [pc, #472]	; (8001ee8 <keypad_read+0x27c>)
 8001d0e:	f002 faf7 	bl	8004300 <HAL_GPIO_ReadPin>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d0f6      	beq.n	8001d06 <keypad_read+0x9a>
		}

		if(i==1){
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d143      	bne.n	8001da6 <keypad_read+0x13a>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_SET);
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d24:	486f      	ldr	r0, [pc, #444]	; (8001ee4 <keypad_read+0x278>)
 8001d26:	f002 fb03 	bl	8004330 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,	GPIO_PIN_SET);
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d30:	486b      	ldr	r0, [pc, #428]	; (8001ee0 <keypad_read+0x274>)
 8001d32:	f002 fafd 	bl	8004330 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_SET);
 8001d36:	2201      	movs	r2, #1
 8001d38:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d3c:	4868      	ldr	r0, [pc, #416]	; (8001ee0 <keypad_read+0x274>)
 8001d3e:	f002 faf7 	bl	8004330 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,  GPIO_PIN_RESET);
 8001d42:	2200      	movs	r2, #0
 8001d44:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d48:	4865      	ldr	r0, [pc, #404]	; (8001ee0 <keypad_read+0x274>)
 8001d4a:	f002 faf1 	bl	8004330 <HAL_GPIO_WritePin>

			HAL_Delay(10);
 8001d4e:	200a      	movs	r0, #10
 8001d50:	f001 f986 	bl	8003060 <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[1][0];}	//4
 8001d54:	e001      	b.n	8001d5a <keypad_read+0xee>
 8001d56:	793b      	ldrb	r3, [r7, #4]
 8001d58:	74fb      	strb	r3, [r7, #19]
 8001d5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d5e:	4860      	ldr	r0, [pc, #384]	; (8001ee0 <keypad_read+0x274>)
 8001d60:	f002 face 	bl	8004300 <HAL_GPIO_ReadPin>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d0f5      	beq.n	8001d56 <keypad_read+0xea>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[1][1];}	//5
 8001d6a:	e001      	b.n	8001d70 <keypad_read+0x104>
 8001d6c:	797b      	ldrb	r3, [r7, #5]
 8001d6e:	74fb      	strb	r3, [r7, #19]
 8001d70:	2104      	movs	r1, #4
 8001d72:	485c      	ldr	r0, [pc, #368]	; (8001ee4 <keypad_read+0x278>)
 8001d74:	f002 fac4 	bl	8004300 <HAL_GPIO_ReadPin>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d0f6      	beq.n	8001d6c <keypad_read+0x100>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[1][2];}	//6
 8001d7e:	e001      	b.n	8001d84 <keypad_read+0x118>
 8001d80:	79bb      	ldrb	r3, [r7, #6]
 8001d82:	74fb      	strb	r3, [r7, #19]
 8001d84:	2101      	movs	r1, #1
 8001d86:	4857      	ldr	r0, [pc, #348]	; (8001ee4 <keypad_read+0x278>)
 8001d88:	f002 faba 	bl	8004300 <HAL_GPIO_ReadPin>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d0f6      	beq.n	8001d80 <keypad_read+0x114>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[1][3];}	//B
 8001d92:	e001      	b.n	8001d98 <keypad_read+0x12c>
 8001d94:	79fb      	ldrb	r3, [r7, #7]
 8001d96:	74fb      	strb	r3, [r7, #19]
 8001d98:	2110      	movs	r1, #16
 8001d9a:	4853      	ldr	r0, [pc, #332]	; (8001ee8 <keypad_read+0x27c>)
 8001d9c:	f002 fab0 	bl	8004300 <HAL_GPIO_ReadPin>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d0f6      	beq.n	8001d94 <keypad_read+0x128>
		}

		if(i==2){
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	2b02      	cmp	r3, #2
 8001daa:	d143      	bne.n	8001e34 <keypad_read+0x1c8>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_SET);
 8001dac:	2201      	movs	r2, #1
 8001dae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001db2:	484c      	ldr	r0, [pc, #304]	; (8001ee4 <keypad_read+0x278>)
 8001db4:	f002 fabc 	bl	8004330 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,	GPIO_PIN_SET);
 8001db8:	2201      	movs	r2, #1
 8001dba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001dbe:	4848      	ldr	r0, [pc, #288]	; (8001ee0 <keypad_read+0x274>)
 8001dc0:	f002 fab6 	bl	8004330 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_SET);
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001dca:	4845      	ldr	r0, [pc, #276]	; (8001ee0 <keypad_read+0x274>)
 8001dcc:	f002 fab0 	bl	8004330 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,  GPIO_PIN_RESET);
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dd6:	4842      	ldr	r0, [pc, #264]	; (8001ee0 <keypad_read+0x274>)
 8001dd8:	f002 faaa 	bl	8004330 <HAL_GPIO_WritePin>
			
			HAL_Delay(10);
 8001ddc:	200a      	movs	r0, #10
 8001dde:	f001 f93f 	bl	8003060 <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[2][0];}	//7
 8001de2:	e001      	b.n	8001de8 <keypad_read+0x17c>
 8001de4:	7a3b      	ldrb	r3, [r7, #8]
 8001de6:	74fb      	strb	r3, [r7, #19]
 8001de8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dec:	483c      	ldr	r0, [pc, #240]	; (8001ee0 <keypad_read+0x274>)
 8001dee:	f002 fa87 	bl	8004300 <HAL_GPIO_ReadPin>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d0f5      	beq.n	8001de4 <keypad_read+0x178>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[2][1];}	//8
 8001df8:	e001      	b.n	8001dfe <keypad_read+0x192>
 8001dfa:	7a7b      	ldrb	r3, [r7, #9]
 8001dfc:	74fb      	strb	r3, [r7, #19]
 8001dfe:	2104      	movs	r1, #4
 8001e00:	4838      	ldr	r0, [pc, #224]	; (8001ee4 <keypad_read+0x278>)
 8001e02:	f002 fa7d 	bl	8004300 <HAL_GPIO_ReadPin>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d0f6      	beq.n	8001dfa <keypad_read+0x18e>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[2][2];}	//9
 8001e0c:	e001      	b.n	8001e12 <keypad_read+0x1a6>
 8001e0e:	7abb      	ldrb	r3, [r7, #10]
 8001e10:	74fb      	strb	r3, [r7, #19]
 8001e12:	2101      	movs	r1, #1
 8001e14:	4833      	ldr	r0, [pc, #204]	; (8001ee4 <keypad_read+0x278>)
 8001e16:	f002 fa73 	bl	8004300 <HAL_GPIO_ReadPin>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0f6      	beq.n	8001e0e <keypad_read+0x1a2>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[2][3];}	//C
 8001e20:	e001      	b.n	8001e26 <keypad_read+0x1ba>
 8001e22:	7afb      	ldrb	r3, [r7, #11]
 8001e24:	74fb      	strb	r3, [r7, #19]
 8001e26:	2110      	movs	r1, #16
 8001e28:	482f      	ldr	r0, [pc, #188]	; (8001ee8 <keypad_read+0x27c>)
 8001e2a:	f002 fa69 	bl	8004300 <HAL_GPIO_ReadPin>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d0f6      	beq.n	8001e22 <keypad_read+0x1b6>
		}

		if(i==3){
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	2b03      	cmp	r3, #3
 8001e38:	d143      	bne.n	8001ec2 <keypad_read+0x256>
			HAL_GPIO_WritePin(ROW1_PORT, ROW1_PIN,  GPIO_PIN_SET);
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e40:	4828      	ldr	r0, [pc, #160]	; (8001ee4 <keypad_read+0x278>)
 8001e42:	f002 fa75 	bl	8004330 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW2_PORT, ROW2_PIN,	GPIO_PIN_SET);
 8001e46:	2201      	movs	r2, #1
 8001e48:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e4c:	4824      	ldr	r0, [pc, #144]	; (8001ee0 <keypad_read+0x274>)
 8001e4e:	f002 fa6f 	bl	8004330 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW3_PORT, ROW3_PIN,  GPIO_PIN_SET);
 8001e52:	2201      	movs	r2, #1
 8001e54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e58:	4821      	ldr	r0, [pc, #132]	; (8001ee0 <keypad_read+0x274>)
 8001e5a:	f002 fa69 	bl	8004330 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROW4_PORT, ROW4_PIN,  GPIO_PIN_RESET);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e64:	481e      	ldr	r0, [pc, #120]	; (8001ee0 <keypad_read+0x274>)
 8001e66:	f002 fa63 	bl	8004330 <HAL_GPIO_WritePin>
			
			HAL_Delay(10);
 8001e6a:	200a      	movs	r0, #10
 8001e6c:	f001 f8f8 	bl	8003060 <HAL_Delay>
			while ( ( HAL_GPIO_ReadPin(COL1_PORT, COL1_PIN) ) == 0 ){valor=letras[3][0];}	//*
 8001e70:	e001      	b.n	8001e76 <keypad_read+0x20a>
 8001e72:	7b3b      	ldrb	r3, [r7, #12]
 8001e74:	74fb      	strb	r3, [r7, #19]
 8001e76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e7a:	4819      	ldr	r0, [pc, #100]	; (8001ee0 <keypad_read+0x274>)
 8001e7c:	f002 fa40 	bl	8004300 <HAL_GPIO_ReadPin>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d0f5      	beq.n	8001e72 <keypad_read+0x206>
			while ( ( HAL_GPIO_ReadPin(COL2_PORT, COL2_PIN) ) == 0 ){valor=letras[3][1];}	//0
 8001e86:	e001      	b.n	8001e8c <keypad_read+0x220>
 8001e88:	7b7b      	ldrb	r3, [r7, #13]
 8001e8a:	74fb      	strb	r3, [r7, #19]
 8001e8c:	2104      	movs	r1, #4
 8001e8e:	4815      	ldr	r0, [pc, #84]	; (8001ee4 <keypad_read+0x278>)
 8001e90:	f002 fa36 	bl	8004300 <HAL_GPIO_ReadPin>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d0f6      	beq.n	8001e88 <keypad_read+0x21c>
			while ( ( HAL_GPIO_ReadPin(COL3_PORT, COL3_PIN) ) == 0 ){valor=letras[3][2];}	//+
 8001e9a:	e001      	b.n	8001ea0 <keypad_read+0x234>
 8001e9c:	7bbb      	ldrb	r3, [r7, #14]
 8001e9e:	74fb      	strb	r3, [r7, #19]
 8001ea0:	2101      	movs	r1, #1
 8001ea2:	4810      	ldr	r0, [pc, #64]	; (8001ee4 <keypad_read+0x278>)
 8001ea4:	f002 fa2c 	bl	8004300 <HAL_GPIO_ReadPin>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d0f6      	beq.n	8001e9c <keypad_read+0x230>
			while ( ( HAL_GPIO_ReadPin(COL4_PORT, COL4_PIN) ) == 0 ){valor=letras[3][3];}	//D
 8001eae:	e001      	b.n	8001eb4 <keypad_read+0x248>
 8001eb0:	7bfb      	ldrb	r3, [r7, #15]
 8001eb2:	74fb      	strb	r3, [r7, #19]
 8001eb4:	2110      	movs	r1, #16
 8001eb6:	480c      	ldr	r0, [pc, #48]	; (8001ee8 <keypad_read+0x27c>)
 8001eb8:	f002 fa22 	bl	8004300 <HAL_GPIO_ReadPin>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d0f6      	beq.n	8001eb0 <keypad_read+0x244>
	for(i=0;i<4;i++){
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	617b      	str	r3, [r7, #20]
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	2b03      	cmp	r3, #3
 8001ecc:	f77f aedd 	ble.w	8001c8a <keypad_read+0x1e>
		}
	}
	
	return valor;
 8001ed0:	7cfb      	ldrb	r3, [r7, #19]
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	371c      	adds	r7, #28
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd90      	pop	{r4, r7, pc}
 8001eda:	bf00      	nop
 8001edc:	08009a80 	.word	0x08009a80
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	40020400 	.word	0x40020400
 8001ee8:	40020800 	.word	0x40020800

08001eec <hi2cx_define>:
*/
I2C_HandleTypeDef hi2cx;
extern I2C_HandleTypeDef hi2c1; //* Change "hi2c1" like hi2c2, hi2c3... according to which i2c type(i2c1,i2c2...) you use, default is hi2c1.
                                //That I2C_HandleTypeDef hi2c1 comes from main.c*.
static void hi2cx_define(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
	hi2cx = hi2c1;	//* Change "hi2c1" like hi2c2, hi2c3... according to which i2c type you use, default is hi2c1.
 8001ef0:	4a04      	ldr	r2, [pc, #16]	; (8001f04 <hi2cx_define+0x18>)
 8001ef2:	4b05      	ldr	r3, [pc, #20]	; (8001f08 <hi2cx_define+0x1c>)
 8001ef4:	4610      	mov	r0, r2
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	2354      	movs	r3, #84	; 0x54
 8001efa:	461a      	mov	r2, r3
 8001efc:	f007 f8b8 	bl	8009070 <memcpy>
}
 8001f00:	bf00      	nop
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	200004e4 	.word	0x200004e4
 8001f08:	2000019c 	.word	0x2000019c

08001f0c <LCD_i2cDeviceCheck>:
/**
*@brief: Lcd i2c device check.
*@retval: none
*/
void LCD_i2cDeviceCheck(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
	/* Checks if target device is ready for communication. */
	/* 3 is number of trials, 1000ms is timeout */
	HAL_Delay(50);
 8001f10:	2032      	movs	r0, #50	; 0x32
 8001f12:	f001 f8a5 	bl	8003060 <HAL_Delay>
	hi2cx_define();
 8001f16:	f7ff ffe9 	bl	8001eec <hi2cx_define>
	while (HAL_I2C_IsDeviceReady(&hi2cx, i2cDeviceAddr, 3, 1000) != HAL_OK) 
 8001f1a:	bf00      	nop
 8001f1c:	4b07      	ldr	r3, [pc, #28]	; (8001f3c <LCD_i2cDeviceCheck+0x30>)
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	b299      	uxth	r1, r3
 8001f22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f26:	2203      	movs	r2, #3
 8001f28:	4805      	ldr	r0, [pc, #20]	; (8001f40 <LCD_i2cDeviceCheck+0x34>)
 8001f2a:	f002 fc5d 	bl	80047e8 <HAL_I2C_IsDeviceReady>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d1f3      	bne.n	8001f1c <LCD_i2cDeviceCheck+0x10>
	{	
		
	}
}
 8001f34:	bf00      	nop
 8001f36:	bf00      	nop
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	20000010 	.word	0x20000010
 8001f40:	200004e4 	.word	0x200004e4

08001f44 <LCD_Set_Command>:
/**
*@brief: Send commands to lcd.
*@retval: none
*/
void LCD_Set_Command(uint8_t cmd)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af02      	add	r7, sp, #8
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	71fb      	strb	r3, [r7, #7]
	data_M = cmd & Mask_Data;        //Most significant bit
 8001f4e:	4b24      	ldr	r3, [pc, #144]	; (8001fe0 <LCD_Set_Command+0x9c>)
 8001f50:	781a      	ldrb	r2, [r3, #0]
 8001f52:	79fb      	ldrb	r3, [r7, #7]
 8001f54:	4013      	ands	r3, r2
 8001f56:	b2da      	uxtb	r2, r3
 8001f58:	4b22      	ldr	r3, [pc, #136]	; (8001fe4 <LCD_Set_Command+0xa0>)
 8001f5a:	701a      	strb	r2, [r3, #0]
	data_L = (cmd << 4) & Mask_Data; //Least significant bit
 8001f5c:	79fb      	ldrb	r3, [r7, #7]
 8001f5e:	011b      	lsls	r3, r3, #4
 8001f60:	b25a      	sxtb	r2, r3
 8001f62:	4b1f      	ldr	r3, [pc, #124]	; (8001fe0 <LCD_Set_Command+0x9c>)
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	b25b      	sxtb	r3, r3
 8001f68:	4013      	ands	r3, r2
 8001f6a:	b25b      	sxtb	r3, r3
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	4b1e      	ldr	r3, [pc, #120]	; (8001fe8 <LCD_Set_Command+0xa4>)
 8001f70:	701a      	strb	r2, [r3, #0]
	
	//For backlight On/off
	data_M |= data_BL;
 8001f72:	4b1c      	ldr	r3, [pc, #112]	; (8001fe4 <LCD_Set_Command+0xa0>)
 8001f74:	781a      	ldrb	r2, [r3, #0]
 8001f76:	4b1d      	ldr	r3, [pc, #116]	; (8001fec <LCD_Set_Command+0xa8>)
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	b2da      	uxtb	r2, r3
 8001f7e:	4b19      	ldr	r3, [pc, #100]	; (8001fe4 <LCD_Set_Command+0xa0>)
 8001f80:	701a      	strb	r2, [r3, #0]
	data_L |= data_BL;
 8001f82:	4b19      	ldr	r3, [pc, #100]	; (8001fe8 <LCD_Set_Command+0xa4>)
 8001f84:	781a      	ldrb	r2, [r3, #0]
 8001f86:	4b19      	ldr	r3, [pc, #100]	; (8001fec <LCD_Set_Command+0xa8>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	b2da      	uxtb	r2, r3
 8001f8e:	4b16      	ldr	r3, [pc, #88]	; (8001fe8 <LCD_Set_Command+0xa4>)
 8001f90:	701a      	strb	r2, [r3, #0]
	
	data[0] = data_M | LCD_E;  //Enable E pin, RS=0
 8001f92:	4b14      	ldr	r3, [pc, #80]	; (8001fe4 <LCD_Set_Command+0xa0>)
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	f043 0304 	orr.w	r3, r3, #4
 8001f9a:	b2da      	uxtb	r2, r3
 8001f9c:	4b14      	ldr	r3, [pc, #80]	; (8001ff0 <LCD_Set_Command+0xac>)
 8001f9e:	701a      	strb	r2, [r3, #0]
	data[1] = data_M;          //Disable E pin, RS=0
 8001fa0:	4b10      	ldr	r3, [pc, #64]	; (8001fe4 <LCD_Set_Command+0xa0>)
 8001fa2:	781a      	ldrb	r2, [r3, #0]
 8001fa4:	4b12      	ldr	r3, [pc, #72]	; (8001ff0 <LCD_Set_Command+0xac>)
 8001fa6:	705a      	strb	r2, [r3, #1]
	data[2] = data_L | LCD_E;
 8001fa8:	4b0f      	ldr	r3, [pc, #60]	; (8001fe8 <LCD_Set_Command+0xa4>)
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	f043 0304 	orr.w	r3, r3, #4
 8001fb0:	b2da      	uxtb	r2, r3
 8001fb2:	4b0f      	ldr	r3, [pc, #60]	; (8001ff0 <LCD_Set_Command+0xac>)
 8001fb4:	709a      	strb	r2, [r3, #2]
  data[3] = data_L;
 8001fb6:	4b0c      	ldr	r3, [pc, #48]	; (8001fe8 <LCD_Set_Command+0xa4>)
 8001fb8:	781a      	ldrb	r2, [r3, #0]
 8001fba:	4b0d      	ldr	r3, [pc, #52]	; (8001ff0 <LCD_Set_Command+0xac>)
 8001fbc:	70da      	strb	r2, [r3, #3]
	
	hi2cx_define();	
 8001fbe:	f7ff ff95 	bl	8001eec <hi2cx_define>
	HAL_I2C_Master_Transmit(&hi2cx, i2cDeviceAddr, (uint8_t*)data, 4, 200);
 8001fc2:	4b0c      	ldr	r3, [pc, #48]	; (8001ff4 <LCD_Set_Command+0xb0>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	b299      	uxth	r1, r3
 8001fc8:	23c8      	movs	r3, #200	; 0xc8
 8001fca:	9300      	str	r3, [sp, #0]
 8001fcc:	2304      	movs	r3, #4
 8001fce:	4a08      	ldr	r2, [pc, #32]	; (8001ff0 <LCD_Set_Command+0xac>)
 8001fd0:	4809      	ldr	r0, [pc, #36]	; (8001ff8 <LCD_Set_Command+0xb4>)
 8001fd2:	f002 fb0b 	bl	80045ec <HAL_I2C_Master_Transmit>
}
 8001fd6:	bf00      	nop
 8001fd8:	3708      	adds	r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	20000011 	.word	0x20000011
 8001fe4:	2000053c 	.word	0x2000053c
 8001fe8:	2000053d 	.word	0x2000053d
 8001fec:	2000053e 	.word	0x2000053e
 8001ff0:	20000538 	.word	0x20000538
 8001ff4:	20000010 	.word	0x20000010
 8001ff8:	200004e4 	.word	0x200004e4

08001ffc <LCD_Write_Data>:
/**
*@brief: Write data to lcd.
*@retval: none
*/
void LCD_Write_Data(uint8_t datax)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af02      	add	r7, sp, #8
 8002002:	4603      	mov	r3, r0
 8002004:	71fb      	strb	r3, [r7, #7]
	data_M = datax & Mask_Data;        //Most significant bit
 8002006:	4b27      	ldr	r3, [pc, #156]	; (80020a4 <LCD_Write_Data+0xa8>)
 8002008:	781a      	ldrb	r2, [r3, #0]
 800200a:	79fb      	ldrb	r3, [r7, #7]
 800200c:	4013      	ands	r3, r2
 800200e:	b2da      	uxtb	r2, r3
 8002010:	4b25      	ldr	r3, [pc, #148]	; (80020a8 <LCD_Write_Data+0xac>)
 8002012:	701a      	strb	r2, [r3, #0]
	data_L = (datax << 4) & Mask_Data; //Least significant bit
 8002014:	79fb      	ldrb	r3, [r7, #7]
 8002016:	011b      	lsls	r3, r3, #4
 8002018:	b25a      	sxtb	r2, r3
 800201a:	4b22      	ldr	r3, [pc, #136]	; (80020a4 <LCD_Write_Data+0xa8>)
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	b25b      	sxtb	r3, r3
 8002020:	4013      	ands	r3, r2
 8002022:	b25b      	sxtb	r3, r3
 8002024:	b2da      	uxtb	r2, r3
 8002026:	4b21      	ldr	r3, [pc, #132]	; (80020ac <LCD_Write_Data+0xb0>)
 8002028:	701a      	strb	r2, [r3, #0]
	
	//For backlight On/off
	data_M |= data_BL;
 800202a:	4b1f      	ldr	r3, [pc, #124]	; (80020a8 <LCD_Write_Data+0xac>)
 800202c:	781a      	ldrb	r2, [r3, #0]
 800202e:	4b20      	ldr	r3, [pc, #128]	; (80020b0 <LCD_Write_Data+0xb4>)
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	4313      	orrs	r3, r2
 8002034:	b2da      	uxtb	r2, r3
 8002036:	4b1c      	ldr	r3, [pc, #112]	; (80020a8 <LCD_Write_Data+0xac>)
 8002038:	701a      	strb	r2, [r3, #0]
	data_L |= data_BL;
 800203a:	4b1c      	ldr	r3, [pc, #112]	; (80020ac <LCD_Write_Data+0xb0>)
 800203c:	781a      	ldrb	r2, [r3, #0]
 800203e:	4b1c      	ldr	r3, [pc, #112]	; (80020b0 <LCD_Write_Data+0xb4>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	4313      	orrs	r3, r2
 8002044:	b2da      	uxtb	r2, r3
 8002046:	4b19      	ldr	r3, [pc, #100]	; (80020ac <LCD_Write_Data+0xb0>)
 8002048:	701a      	strb	r2, [r3, #0]
	 	
	data[0] = data_M | LCD_E|LCD_RS;  //Enable E pin, RS=1
 800204a:	4b17      	ldr	r3, [pc, #92]	; (80020a8 <LCD_Write_Data+0xac>)
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	f043 0305 	orr.w	r3, r3, #5
 8002052:	b2da      	uxtb	r2, r3
 8002054:	4b17      	ldr	r3, [pc, #92]	; (80020b4 <LCD_Write_Data+0xb8>)
 8002056:	701a      	strb	r2, [r3, #0]
	data[1] = data_M | LCD_RS;        //Disable E pin, RS=1
 8002058:	4b13      	ldr	r3, [pc, #76]	; (80020a8 <LCD_Write_Data+0xac>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	f043 0301 	orr.w	r3, r3, #1
 8002060:	b2da      	uxtb	r2, r3
 8002062:	4b14      	ldr	r3, [pc, #80]	; (80020b4 <LCD_Write_Data+0xb8>)
 8002064:	705a      	strb	r2, [r3, #1]
	data[2] = data_L | LCD_E|LCD_RS;
 8002066:	4b11      	ldr	r3, [pc, #68]	; (80020ac <LCD_Write_Data+0xb0>)
 8002068:	781b      	ldrb	r3, [r3, #0]
 800206a:	f043 0305 	orr.w	r3, r3, #5
 800206e:	b2da      	uxtb	r2, r3
 8002070:	4b10      	ldr	r3, [pc, #64]	; (80020b4 <LCD_Write_Data+0xb8>)
 8002072:	709a      	strb	r2, [r3, #2]
  data[3] = data_L | LCD_RS;  
 8002074:	4b0d      	ldr	r3, [pc, #52]	; (80020ac <LCD_Write_Data+0xb0>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	f043 0301 	orr.w	r3, r3, #1
 800207c:	b2da      	uxtb	r2, r3
 800207e:	4b0d      	ldr	r3, [pc, #52]	; (80020b4 <LCD_Write_Data+0xb8>)
 8002080:	70da      	strb	r2, [r3, #3]
	
	hi2cx_define();
 8002082:	f7ff ff33 	bl	8001eec <hi2cx_define>
	HAL_I2C_Master_Transmit(&hi2cx, i2cDeviceAddr, (uint8_t*)data, 4, 200);
 8002086:	4b0c      	ldr	r3, [pc, #48]	; (80020b8 <LCD_Write_Data+0xbc>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	b299      	uxth	r1, r3
 800208c:	23c8      	movs	r3, #200	; 0xc8
 800208e:	9300      	str	r3, [sp, #0]
 8002090:	2304      	movs	r3, #4
 8002092:	4a08      	ldr	r2, [pc, #32]	; (80020b4 <LCD_Write_Data+0xb8>)
 8002094:	4809      	ldr	r0, [pc, #36]	; (80020bc <LCD_Write_Data+0xc0>)
 8002096:	f002 faa9 	bl	80045ec <HAL_I2C_Master_Transmit>
}
 800209a:	bf00      	nop
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	20000011 	.word	0x20000011
 80020a8:	2000053c 	.word	0x2000053c
 80020ac:	2000053d 	.word	0x2000053d
 80020b0:	2000053e 	.word	0x2000053e
 80020b4:	20000538 	.word	0x20000538
 80020b8:	20000010 	.word	0x20000010
 80020bc:	200004e4 	.word	0x200004e4

080020c0 <LCD_Clear>:
/**
*@brief: Clear lcd display.
*@retval: none
*/
void LCD_Clear(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
	LCD_Set_Command(LCD_CLEAR_DISPLAY);
 80020c4:	2001      	movs	r0, #1
 80020c6:	f7ff ff3d 	bl	8001f44 <LCD_Set_Command>
	HAL_Delay(10);
 80020ca:	200a      	movs	r0, #10
 80020cc:	f000 ffc8 	bl	8003060 <HAL_Delay>
	str_len = 0;
 80020d0:	4b03      	ldr	r3, [pc, #12]	; (80020e0 <LCD_Clear+0x20>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	701a      	strb	r2, [r3, #0]
	line_pos = 1;
 80020d6:	4b03      	ldr	r3, [pc, #12]	; (80020e4 <LCD_Clear+0x24>)
 80020d8:	2201      	movs	r2, #1
 80020da:	701a      	strb	r2, [r3, #0]
}
 80020dc:	bf00      	nop
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	2000053f 	.word	0x2000053f
 80020e4:	20000012 	.word	0x20000012

080020e8 <LCD_SetCursor>:
*@brief: Set lcd cursor position.
*@param: line_x: line no, chr_x: character no.
*@retval: none
*/
void LCD_SetCursor(int line_x, int chr_x)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
  line_pos = line_x; //hold line position.	
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	b2da      	uxtb	r2, r3
 80020f6:	4b12      	ldr	r3, [pc, #72]	; (8002140 <LCD_SetCursor+0x58>)
 80020f8:	701a      	strb	r2, [r3, #0]
	
	if(((line_x >=1 && line_x <= line_MAX) && (chr_x >=1 && chr_x <= chr_MAX)))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	dd1b      	ble.n	8002138 <LCD_SetCursor+0x50>
 8002100:	2302      	movs	r3, #2
 8002102:	461a      	mov	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4293      	cmp	r3, r2
 8002108:	dc16      	bgt.n	8002138 <LCD_SetCursor+0x50>
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	2b00      	cmp	r3, #0
 800210e:	dd13      	ble.n	8002138 <LCD_SetCursor+0x50>
 8002110:	2310      	movs	r3, #16
 8002112:	461a      	mov	r2, r3
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	4293      	cmp	r3, r2
 8002118:	dc0e      	bgt.n	8002138 <LCD_SetCursor+0x50>
	{		
		LCD_Set_Command(LCD_SET_DDRAMADDR | Cursor_Data[line_x - 1][chr_x - 1]);		
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	1e5a      	subs	r2, r3, #1
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	3b01      	subs	r3, #1
 8002122:	4908      	ldr	r1, [pc, #32]	; (8002144 <LCD_SetCursor+0x5c>)
 8002124:	0112      	lsls	r2, r2, #4
 8002126:	440a      	add	r2, r1
 8002128:	4413      	add	r3, r2
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002130:	b2db      	uxtb	r3, r3
 8002132:	4618      	mov	r0, r3
 8002134:	f7ff ff06 	bl	8001f44 <LCD_Set_Command>
	}
}
 8002138:	bf00      	nop
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	20000012 	.word	0x20000012
 8002144:	08009c38 	.word	0x08009c38

08002148 <LCD_Send_String>:
*@brief: Send string data to lcd.
*@param: str[]: string array, mode: str slide/noslide.
*@retval: none
*/
void LCD_Send_String(char str[], uint8_t mode)
{	 
 8002148:	b580      	push	{r7, lr}
 800214a:	b084      	sub	sp, #16
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	460b      	mov	r3, r1
 8002152:	70fb      	strb	r3, [r7, #3]
	static char *buffer[100];
	static uint8_t i[4] = {chr_MAX,chr_MAX,chr_MAX,chr_MAX}; //i follows the ch position while sliding.
  static uint8_t c[4] = {0, 0, 0, 0}; //c follows the each ch of the str buffer while sliding.
  static uint8_t ch_len = 0; //follow the string lenght.
  str_len = 0;
 8002154:	4b51      	ldr	r3, [pc, #324]	; (800229c <LCD_Send_String+0x154>)
 8002156:	2200      	movs	r2, #0
 8002158:	701a      	strb	r2, [r3, #0]
	

	switch(mode)
 800215a:	78fb      	ldrb	r3, [r7, #3]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d01e      	beq.n	800219e <LCD_Send_String+0x56>
 8002160:	2b01      	cmp	r3, #1
 8002162:	d021      	beq.n	80021a8 <LCD_Send_String+0x60>
					}												
			}
		 			
			break;	 
	}	
}
 8002164:	e096      	b.n	8002294 <LCD_Send_String+0x14c>
				LCD_Write_Data (*str++);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	1c5a      	adds	r2, r3, #1
 800216a:	607a      	str	r2, [r7, #4]
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff ff44 	bl	8001ffc <LCD_Write_Data>
				str_len++;
 8002174:	4b49      	ldr	r3, [pc, #292]	; (800229c <LCD_Send_String+0x154>)
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	3301      	adds	r3, #1
 800217a:	b2da      	uxtb	r2, r3
 800217c:	4b47      	ldr	r3, [pc, #284]	; (800229c <LCD_Send_String+0x154>)
 800217e:	701a      	strb	r2, [r3, #0]
				if(str_len == chr_MAX)
 8002180:	4b46      	ldr	r3, [pc, #280]	; (800229c <LCD_Send_String+0x154>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	2210      	movs	r2, #16
 8002186:	4293      	cmp	r3, r2
 8002188:	d109      	bne.n	800219e <LCD_Send_String+0x56>
					LCD_SetCursor(line_pos + 1, 1);
 800218a:	4b45      	ldr	r3, [pc, #276]	; (80022a0 <LCD_Send_String+0x158>)
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	3301      	adds	r3, #1
 8002190:	2101      	movs	r1, #1
 8002192:	4618      	mov	r0, r3
 8002194:	f7ff ffa8 	bl	80020e8 <LCD_SetCursor>
					str_len = 0;
 8002198:	4b40      	ldr	r3, [pc, #256]	; (800229c <LCD_Send_String+0x154>)
 800219a:	2200      	movs	r2, #0
 800219c:	701a      	strb	r2, [r3, #0]
			while (*str) 
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d1df      	bne.n	8002166 <LCD_Send_String+0x1e>
			break;
 80021a6:	e075      	b.n	8002294 <LCD_Send_String+0x14c>
		  for(int a = 0; a < BFR_MAX; a++)
 80021a8:	2300      	movs	r3, #0
 80021aa:	60fb      	str	r3, [r7, #12]
 80021ac:	e009      	b.n	80021c2 <LCD_Send_String+0x7a>
		  buffer[a]=str++;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	1c5a      	adds	r2, r3, #1
 80021b2:	607a      	str	r2, [r7, #4]
 80021b4:	493b      	ldr	r1, [pc, #236]	; (80022a4 <LCD_Send_String+0x15c>)
 80021b6:	68fa      	ldr	r2, [r7, #12]
 80021b8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
		  for(int a = 0; a < BFR_MAX; a++)
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	3301      	adds	r3, #1
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	2364      	movs	r3, #100	; 0x64
 80021c4:	461a      	mov	r2, r3
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	4293      	cmp	r3, r2
 80021ca:	dbf0      	blt.n	80021ae <LCD_Send_String+0x66>
			ch_len = strlen(*buffer);
 80021cc:	4b35      	ldr	r3, [pc, #212]	; (80022a4 <LCD_Send_String+0x15c>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7fe f805 	bl	80001e0 <strlen>
 80021d6:	4603      	mov	r3, r0
 80021d8:	b2da      	uxtb	r2, r3
 80021da:	4b33      	ldr	r3, [pc, #204]	; (80022a8 <LCD_Send_String+0x160>)
 80021dc:	701a      	strb	r2, [r3, #0]
			LCD_SetCursor(line_pos, i[line_pos - 1]);	
 80021de:	4b30      	ldr	r3, [pc, #192]	; (80022a0 <LCD_Send_String+0x158>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	4618      	mov	r0, r3
 80021e4:	4b2e      	ldr	r3, [pc, #184]	; (80022a0 <LCD_Send_String+0x158>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	3b01      	subs	r3, #1
 80021ea:	4a30      	ldr	r2, [pc, #192]	; (80022ac <LCD_Send_String+0x164>)
 80021ec:	5cd3      	ldrb	r3, [r2, r3]
 80021ee:	4619      	mov	r1, r3
 80021f0:	f7ff ff7a 	bl	80020e8 <LCD_SetCursor>
			for(int k = c[line_pos - 1];k < ch_len; k++) 
 80021f4:	4b2a      	ldr	r3, [pc, #168]	; (80022a0 <LCD_Send_String+0x158>)
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	3b01      	subs	r3, #1
 80021fa:	4a2d      	ldr	r2, [pc, #180]	; (80022b0 <LCD_Send_String+0x168>)
 80021fc:	5cd3      	ldrb	r3, [r2, r3]
 80021fe:	60bb      	str	r3, [r7, #8]
 8002200:	e00a      	b.n	8002218 <LCD_Send_String+0xd0>
			LCD_Write_Data (*buffer[k]);
 8002202:	4a28      	ldr	r2, [pc, #160]	; (80022a4 <LCD_Send_String+0x15c>)
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff fef5 	bl	8001ffc <LCD_Write_Data>
			for(int k = c[line_pos - 1];k < ch_len; k++) 
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	3301      	adds	r3, #1
 8002216:	60bb      	str	r3, [r7, #8]
 8002218:	4b23      	ldr	r3, [pc, #140]	; (80022a8 <LCD_Send_String+0x160>)
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	461a      	mov	r2, r3
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	4293      	cmp	r3, r2
 8002222:	dbee      	blt.n	8002202 <LCD_Send_String+0xba>
			i[line_pos - 1]--;
 8002224:	4b1e      	ldr	r3, [pc, #120]	; (80022a0 <LCD_Send_String+0x158>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	3b01      	subs	r3, #1
 800222a:	4a20      	ldr	r2, [pc, #128]	; (80022ac <LCD_Send_String+0x164>)
 800222c:	5cd2      	ldrb	r2, [r2, r3]
 800222e:	3a01      	subs	r2, #1
 8002230:	b2d1      	uxtb	r1, r2
 8002232:	4a1e      	ldr	r2, [pc, #120]	; (80022ac <LCD_Send_String+0x164>)
 8002234:	54d1      	strb	r1, [r2, r3]
			if(i[line_pos -1] == 0)
 8002236:	4b1a      	ldr	r3, [pc, #104]	; (80022a0 <LCD_Send_String+0x158>)
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	3b01      	subs	r3, #1
 800223c:	4a1b      	ldr	r2, [pc, #108]	; (80022ac <LCD_Send_String+0x164>)
 800223e:	5cd3      	ldrb	r3, [r2, r3]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d126      	bne.n	8002292 <LCD_Send_String+0x14a>
				i[line_pos - 1] = 1;
 8002244:	4b16      	ldr	r3, [pc, #88]	; (80022a0 <LCD_Send_String+0x158>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	3b01      	subs	r3, #1
 800224a:	4a18      	ldr	r2, [pc, #96]	; (80022ac <LCD_Send_String+0x164>)
 800224c:	2101      	movs	r1, #1
 800224e:	54d1      	strb	r1, [r2, r3]
				c[line_pos - 1]++;
 8002250:	4b13      	ldr	r3, [pc, #76]	; (80022a0 <LCD_Send_String+0x158>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	3b01      	subs	r3, #1
 8002256:	4a16      	ldr	r2, [pc, #88]	; (80022b0 <LCD_Send_String+0x168>)
 8002258:	5cd2      	ldrb	r2, [r2, r3]
 800225a:	3201      	adds	r2, #1
 800225c:	b2d1      	uxtb	r1, r2
 800225e:	4a14      	ldr	r2, [pc, #80]	; (80022b0 <LCD_Send_String+0x168>)
 8002260:	54d1      	strb	r1, [r2, r3]
        if(c[line_pos - 1] == ch_len)
 8002262:	4b0f      	ldr	r3, [pc, #60]	; (80022a0 <LCD_Send_String+0x158>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	3b01      	subs	r3, #1
 8002268:	4a11      	ldr	r2, [pc, #68]	; (80022b0 <LCD_Send_String+0x168>)
 800226a:	5cd2      	ldrb	r2, [r2, r3]
 800226c:	4b0e      	ldr	r3, [pc, #56]	; (80022a8 <LCD_Send_String+0x160>)
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	429a      	cmp	r2, r3
 8002272:	d10e      	bne.n	8002292 <LCD_Send_String+0x14a>
						i[line_pos - 1] = chr_MAX;
 8002274:	4b0a      	ldr	r3, [pc, #40]	; (80022a0 <LCD_Send_String+0x158>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	3b01      	subs	r3, #1
 800227a:	2110      	movs	r1, #16
 800227c:	4a0b      	ldr	r2, [pc, #44]	; (80022ac <LCD_Send_String+0x164>)
 800227e:	54d1      	strb	r1, [r2, r3]
						c[line_pos - 1] = 0;
 8002280:	4b07      	ldr	r3, [pc, #28]	; (80022a0 <LCD_Send_String+0x158>)
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	3b01      	subs	r3, #1
 8002286:	4a0a      	ldr	r2, [pc, #40]	; (80022b0 <LCD_Send_String+0x168>)
 8002288:	2100      	movs	r1, #0
 800228a:	54d1      	strb	r1, [r2, r3]
						ch_len = 0;						
 800228c:	4b06      	ldr	r3, [pc, #24]	; (80022a8 <LCD_Send_String+0x160>)
 800228e:	2200      	movs	r2, #0
 8002290:	701a      	strb	r2, [r3, #0]
			break;	 
 8002292:	bf00      	nop
}
 8002294:	bf00      	nop
 8002296:	3710      	adds	r7, #16
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	2000053f 	.word	0x2000053f
 80022a0:	20000012 	.word	0x20000012
 80022a4:	20000540 	.word	0x20000540
 80022a8:	200006d0 	.word	0x200006d0
 80022ac:	20000014 	.word	0x20000014
 80022b0:	200006d4 	.word	0x200006d4

080022b4 <LCD_Print>:
*@brief: Print value, ch to lcd.
*@param: *ch: "string + %f", value: float data variable
*@retval: none
*/
void LCD_Print(char const *ch, uint32_t value)       //antes estaba en float lo cambie
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b09c      	sub	sp, #112	; 0x70
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
	char data_ch[100]; //default data size:100.
	
	sprintf(data_ch, ch, value);
 80022be:	f107 030c 	add.w	r3, r7, #12
 80022c2:	683a      	ldr	r2, [r7, #0]
 80022c4:	6879      	ldr	r1, [r7, #4]
 80022c6:	4618      	mov	r0, r3
 80022c8:	f006 fee8 	bl	800909c <siprintf>
	LCD_Send_String(data_ch, STR_NOSLIDE);	
 80022cc:	f107 030c 	add.w	r3, r7, #12
 80022d0:	2100      	movs	r1, #0
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7ff ff38 	bl	8002148 <LCD_Send_String>
}
 80022d8:	bf00      	nop
 80022da:	3770      	adds	r7, #112	; 0x70
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}

080022e0 <LCD_BackLight>:
*@brief: Backlight control
*@param: light_state: BL on/off
*@retval: none
*/
void LCD_BackLight(uint8_t light_state)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	4603      	mov	r3, r0
 80022e8:	71fb      	strb	r3, [r7, #7]
	if(light_state == LCD_BL_ON)
 80022ea:	79fb      	ldrb	r3, [r7, #7]
 80022ec:	2b08      	cmp	r3, #8
 80022ee:	d106      	bne.n	80022fe <LCD_BackLight+0x1e>
	{
    data_BL = LCD_BL_ON;		
 80022f0:	4b09      	ldr	r3, [pc, #36]	; (8002318 <LCD_BackLight+0x38>)
 80022f2:	2208      	movs	r2, #8
 80022f4:	701a      	strb	r2, [r3, #0]
		LCD_Write_Data(0x20); //Empty character
 80022f6:	2020      	movs	r0, #32
 80022f8:	f7ff fe80 	bl	8001ffc <LCD_Write_Data>
	else if (light_state == LCD_BL_OFF)
	{
		data_BL = LCD_BL_OFF;
		LCD_Write_Data(0x20);
	}
}
 80022fc:	e008      	b.n	8002310 <LCD_BackLight+0x30>
	else if (light_state == LCD_BL_OFF)
 80022fe:	79fb      	ldrb	r3, [r7, #7]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d105      	bne.n	8002310 <LCD_BackLight+0x30>
		data_BL = LCD_BL_OFF;
 8002304:	4b04      	ldr	r3, [pc, #16]	; (8002318 <LCD_BackLight+0x38>)
 8002306:	2200      	movs	r2, #0
 8002308:	701a      	strb	r2, [r3, #0]
		LCD_Write_Data(0x20);
 800230a:	2020      	movs	r0, #32
 800230c:	f7ff fe76 	bl	8001ffc <LCD_Write_Data>
}
 8002310:	bf00      	nop
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	2000053e 	.word	0x2000053e

0800231c <LCD_Init>:
/**
*@brief: Lcd initiliazing settings.
*@retval: none
*/
void LCD_Init(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
	LCD_Set_Command(LCD_CLEAR_DISPLAY);
 8002320:	2001      	movs	r0, #1
 8002322:	f7ff fe0f 	bl	8001f44 <LCD_Set_Command>
	HAL_Delay(1000);
 8002326:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800232a:	f000 fe99 	bl	8003060 <HAL_Delay>
	LCD_Set_Command(LCD_RETURN_HOME);
 800232e:	2002      	movs	r0, #2
 8002330:	f7ff fe08 	bl	8001f44 <LCD_Set_Command>
	HAL_Delay(5);
 8002334:	2005      	movs	r0, #5
 8002336:	f000 fe93 	bl	8003060 <HAL_Delay>
	LCD_Set_Command(LCD_FUNCTION_SET|MODE_4B|MODE_2L|MODE_5X8_DOTS);
 800233a:	2028      	movs	r0, #40	; 0x28
 800233c:	f7ff fe02 	bl	8001f44 <LCD_Set_Command>
	HAL_Delay(5);
 8002340:	2005      	movs	r0, #5
 8002342:	f000 fe8d 	bl	8003060 <HAL_Delay>
	LCD_Set_Command(LCD_DISPLAY_CONTROL|DISPLAY_ON|CURSOR_OFF|BLINK_OFF);
 8002346:	200c      	movs	r0, #12
 8002348:	f7ff fdfc 	bl	8001f44 <LCD_Set_Command>
	HAL_Delay(5);
 800234c:	2005      	movs	r0, #5
 800234e:	f000 fe87 	bl	8003060 <HAL_Delay>
	LCD_Set_Command(LCD_SET_DDRAMADDR);
 8002352:	2080      	movs	r0, #128	; 0x80
 8002354:	f7ff fdf6 	bl	8001f44 <LCD_Set_Command>
	HAL_Delay(500);
 8002358:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800235c:	f000 fe80 	bl	8003060 <HAL_Delay>
}
 8002360:	bf00      	nop
 8002362:	bd80      	pop	{r7, pc}

08002364 <main>:
void AutomaticControlTask(void const * argument);



int main(void)
{
 8002364:	b5b0      	push	{r4, r5, r7, lr}
 8002366:	b09c      	sub	sp, #112	; 0x70
 8002368:	af00      	add	r7, sp, #0

    BSP_Init();
 800236a:	f7fe fef3 	bl	8001154 <BSP_Init>
    APP_Show_SystemIntro();
 800236e:	f000 fb97 	bl	8002aa0 <APP_Show_SystemIntro>


  Queue1Handle = xQueueCreate(100, sizeof(LCD_DataTypeDef));
 8002372:	2200      	movs	r2, #0
 8002374:	210c      	movs	r1, #12
 8002376:	2064      	movs	r0, #100	; 0x64
 8002378:	f004 ff82 	bl	8007280 <xQueueGenericCreate>
 800237c:	4603      	mov	r3, r0
 800237e:	4a3a      	ldr	r2, [pc, #232]	; (8002468 <main+0x104>)
 8002380:	6013      	str	r3, [r2, #0]
  Queue3Handle = xQueueCreate(100, sizeof(int));
 8002382:	2200      	movs	r2, #0
 8002384:	2104      	movs	r1, #4
 8002386:	2064      	movs	r0, #100	; 0x64
 8002388:	f004 ff7a 	bl	8007280 <xQueueGenericCreate>
 800238c:	4603      	mov	r3, r0
 800238e:	4a37      	ldr	r2, [pc, #220]	; (800246c <main+0x108>)
 8002390:	6013      	str	r3, [r2, #0]
  Queue4Handle = xQueueCreate(100, sizeof(Output_DataTypeDef));
 8002392:	2200      	movs	r2, #0
 8002394:	210c      	movs	r1, #12
 8002396:	2064      	movs	r0, #100	; 0x64
 8002398:	f004 ff72 	bl	8007280 <xQueueGenericCreate>
 800239c:	4603      	mov	r3, r0
 800239e:	4a34      	ldr	r2, [pc, #208]	; (8002470 <main+0x10c>)
 80023a0:	6013      	str	r3, [r2, #0]

  QueueSetHandle = xQueueCreateSet(210); // revisar si no es mucho
 80023a2:	20d2      	movs	r0, #210	; 0xd2
 80023a4:	f005 fae8 	bl	8007978 <xQueueCreateSet>
 80023a8:	4603      	mov	r3, r0
 80023aa:	4a32      	ldr	r2, [pc, #200]	; (8002474 <main+0x110>)
 80023ac:	6013      	str	r3, [r2, #0]

  xQueueAddToSet(Queue1Handle, QueueSetHandle);
 80023ae:	4b2e      	ldr	r3, [pc, #184]	; (8002468 <main+0x104>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a30      	ldr	r2, [pc, #192]	; (8002474 <main+0x110>)
 80023b4:	6812      	ldr	r2, [r2, #0]
 80023b6:	4611      	mov	r1, r2
 80023b8:	4618      	mov	r0, r3
 80023ba:	f005 faec 	bl	8007996 <xQueueAddToSet>
  xQueueAddToSet(Queue3Handle, QueueSetHandle);
 80023be:	4b2b      	ldr	r3, [pc, #172]	; (800246c <main+0x108>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a2c      	ldr	r2, [pc, #176]	; (8002474 <main+0x110>)
 80023c4:	6812      	ldr	r2, [r2, #0]
 80023c6:	4611      	mov	r1, r2
 80023c8:	4618      	mov	r0, r3
 80023ca:	f005 fae4 	bl	8007996 <xQueueAddToSet>

  osThreadDef(KeypadTask, KeypadTask, osPriorityLow, 0, 128);
 80023ce:	4b2a      	ldr	r3, [pc, #168]	; (8002478 <main+0x114>)
 80023d0:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80023d4:	461d      	mov	r5, r3
 80023d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80023de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  KeypadTaskHandle = osThreadCreate(osThread(KeypadTask), NULL);
 80023e2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80023e6:	2100      	movs	r1, #0
 80023e8:	4618      	mov	r0, r3
 80023ea:	f004 fdcc 	bl	8006f86 <osThreadCreate>
 80023ee:	4603      	mov	r3, r0
 80023f0:	4a22      	ldr	r2, [pc, #136]	; (800247c <main+0x118>)
 80023f2:	6013      	str	r3, [r2, #0]


  osThreadDef(SensorsTask, SensorsTask, osPriorityBelowNormal, 0, 128);
 80023f4:	4b22      	ldr	r3, [pc, #136]	; (8002480 <main+0x11c>)
 80023f6:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80023fa:	461d      	mov	r5, r3
 80023fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002400:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002404:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorsTaskHandle = osThreadCreate(osThread(SensorsTask), NULL);
 8002408:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800240c:	2100      	movs	r1, #0
 800240e:	4618      	mov	r0, r3
 8002410:	f004 fdb9 	bl	8006f86 <osThreadCreate>
 8002414:	4603      	mov	r3, r0
 8002416:	4a1b      	ldr	r2, [pc, #108]	; (8002484 <main+0x120>)
 8002418:	6013      	str	r3, [r2, #0]

  osThreadDef(UserInterfaceTask, UserInterfaceTask, osPriorityNormal, 0, 128);
 800241a:	4b1b      	ldr	r3, [pc, #108]	; (8002488 <main+0x124>)
 800241c:	f107 041c 	add.w	r4, r7, #28
 8002420:	461d      	mov	r5, r3
 8002422:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002424:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002426:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800242a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UserInterfaceTaskHandle = osThreadCreate(osThread(UserInterfaceTask), NULL);
 800242e:	f107 031c 	add.w	r3, r7, #28
 8002432:	2100      	movs	r1, #0
 8002434:	4618      	mov	r0, r3
 8002436:	f004 fda6 	bl	8006f86 <osThreadCreate>
 800243a:	4603      	mov	r3, r0
 800243c:	4a13      	ldr	r2, [pc, #76]	; (800248c <main+0x128>)
 800243e:	6013      	str	r3, [r2, #0]

  osThreadDef(AutomaticControlTask, AutomaticControlTask, osPriorityHigh, 0, 128);
 8002440:	4b13      	ldr	r3, [pc, #76]	; (8002490 <main+0x12c>)
 8002442:	463c      	mov	r4, r7
 8002444:	461d      	mov	r5, r3
 8002446:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002448:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800244a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800244e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  AutomaticControlTaskHandle = osThreadCreate(osThread(AutomaticControlTask), NULL);
 8002452:	463b      	mov	r3, r7
 8002454:	2100      	movs	r1, #0
 8002456:	4618      	mov	r0, r3
 8002458:	f004 fd95 	bl	8006f86 <osThreadCreate>
 800245c:	4603      	mov	r3, r0
 800245e:	4a0d      	ldr	r2, [pc, #52]	; (8002494 <main+0x130>)
 8002460:	6013      	str	r3, [r2, #0]



  osKernelStart();
 8002462:	f004 fd89 	bl	8006f78 <osKernelStart>


  while (1)
 8002466:	e7fe      	b.n	8002466 <main+0x102>
 8002468:	200006e8 	.word	0x200006e8
 800246c:	200006ec 	.word	0x200006ec
 8002470:	200006f0 	.word	0x200006f0
 8002474:	200006f4 	.word	0x200006f4
 8002478:	08009ad4 	.word	0x08009ad4
 800247c:	200006d8 	.word	0x200006d8
 8002480:	08009af0 	.word	0x08009af0
 8002484:	200006dc 	.word	0x200006dc
 8002488:	08009b0c 	.word	0x08009b0c
 800248c:	200006e0 	.word	0x200006e0
 8002490:	08009b28 	.word	0x08009b28
 8002494:	200006e4 	.word	0x200006e4

08002498 <KeypadTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void KeypadTask(void const * argument)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b084      	sub	sp, #16
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]

	 int key;

  for(;;)
  {
	  key = keypad_read();
 80024a0:	f7ff fbe4 	bl	8001c6c <keypad_read>
 80024a4:	4603      	mov	r3, r0
 80024a6:	60fb      	str	r3, [r7, #12]

	if(key != 0){
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d008      	beq.n	80024c0 <KeypadTask+0x28>

		xQueueSend(Queue3Handle, &key, 5000);  // sacar pormax_delay que es puro bloqueante
 80024ae:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <KeypadTask+0x30>)
 80024b0:	6818      	ldr	r0, [r3, #0]
 80024b2:	f107 010c 	add.w	r1, r7, #12
 80024b6:	2300      	movs	r3, #0
 80024b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80024bc:	f004 ff42 	bl	8007344 <xQueueGenericSend>
	}

    osDelay(10);
 80024c0:	200a      	movs	r0, #10
 80024c2:	f004 fdac 	bl	800701e <osDelay>
	  key = keypad_read();
 80024c6:	e7eb      	b.n	80024a0 <KeypadTask+0x8>
 80024c8:	200006ec 	.word	0x200006ec

080024cc <SensorsTask>:

  }

}

void SensorsTask(void const * argument){
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b088      	sub	sp, #32
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
	LCD_DataTypeDef LCD_Data;


	while(1){

		DHT_GetData(&DHT22);
 80024d4:	f107 0318 	add.w	r3, r7, #24
 80024d8:	4618      	mov	r0, r3
 80024da:	f7fe fd1f 	bl	8000f1c <DHT_GetData>
		LCD_Data.humidity = DHT22.Humidity;
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	613b      	str	r3, [r7, #16]
		LCD_Data.temperature = DHT22.Temperature;
 80024e2:	69bb      	ldr	r3, [r7, #24]
 80024e4:	60fb      	str	r3, [r7, #12]
		LCD_Data.soilHumidity = APP_SoilHumidity();
 80024e6:	f000 faf5 	bl	8002ad4 <APP_SoilHumidity>
 80024ea:	4603      	mov	r3, r0
 80024ec:	617b      	str	r3, [r7, #20]

		//QueueReset(Queue1Handle);



		xQueueSend(Queue1Handle, &LCD_Data, 0);
 80024ee:	4b06      	ldr	r3, [pc, #24]	; (8002508 <SensorsTask+0x3c>)
 80024f0:	6818      	ldr	r0, [r3, #0]
 80024f2:	f107 010c 	add.w	r1, r7, #12
 80024f6:	2300      	movs	r3, #0
 80024f8:	2200      	movs	r2, #0
 80024fa:	f004 ff23 	bl	8007344 <xQueueGenericSend>
		//xQueueSend(Queue1Handle, &LCD_Data.temperature, 1000);
		//xQueueSend(Queue1Handle, &LCD_Data.humidity, 2000);

		osDelay(1000);                //Bajar para testear
 80024fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002502:	f004 fd8c 	bl	800701e <osDelay>
		DHT_GetData(&DHT22);
 8002506:	e7e5      	b.n	80024d4 <SensorsTask+0x8>
 8002508:	200006e8 	.word	0x200006e8

0800250c <UserInterfaceTask>:
	}
}

void UserInterfaceTask(void const * argument){
 800250c:	b580      	push	{r7, lr}
 800250e:	b08e      	sub	sp, #56	; 0x38
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]

	int rx_key;
	LCD_DataTypeDef LCD_Data;
	Output_DataTypeDef Output_Data;
	uint32_t rangohmin = 0;				//Hace falta poner static???????????????????????
 8002514:	2300      	movs	r3, #0
 8002516:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t rangohmax = 80;
 8002518:	2350      	movs	r3, #80	; 0x50
 800251a:	633b      	str	r3, [r7, #48]	; 0x30
	int cortina_manual;

	while(1){


		QueueSetMemberHandle_t who_unblocked = xQueueSelectFromSet(QueueSetHandle, 0); //si no es 0 es se rompe con Hard_Falut interrupt
 800251c:	4bc6      	ldr	r3, [pc, #792]	; (8002838 <UserInterfaceTask+0x32c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2100      	movs	r1, #0
 8002522:	4618      	mov	r0, r3
 8002524:	f005 fa58 	bl	80079d8 <xQueueSelectFromSet>
 8002528:	6278      	str	r0, [r7, #36]	; 0x24
		if(who_unblocked == Queue1Handle){
 800252a:	4bc4      	ldr	r3, [pc, #784]	; (800283c <UserInterfaceTask+0x330>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002530:	429a      	cmp	r2, r3
 8002532:	d120      	bne.n	8002576 <UserInterfaceTask+0x6a>
			if(xQueueReceive(Queue1Handle, &LCD_Data, 0)){
 8002534:	4bc1      	ldr	r3, [pc, #772]	; (800283c <UserInterfaceTask+0x330>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f107 0114 	add.w	r1, r7, #20
 800253c:	2200      	movs	r2, #0
 800253e:	4618      	mov	r0, r3
 8002540:	f005 f81c 	bl	800757c <xQueueReceive>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	f000 8228 	beq.w	800299c <UserInterfaceTask+0x490>

				LCD_Clear();
 800254c:	f7ff fdb8 	bl	80020c0 <LCD_Clear>
				BSP_LCD_Humidity(LCD_Data.humidity);
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	4618      	mov	r0, r3
 8002554:	f7fe feac 	bl	80012b0 <BSP_LCD_Humidity>
				BSP_LCD_Temperature(LCD_Data.temperature);
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	4618      	mov	r0, r3
 800255c:	f7fe fe96 	bl	800128c <BSP_LCD_Temperature>
				BSP_LCD_SoilHumidity(LCD_Data.soilHumidity);
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	4618      	mov	r0, r3
 8002564:	f7fe feb6 	bl	80012d4 <BSP_LCD_SoilHumidity>
				xQueueReset(Queue1Handle);
 8002568:	4bb4      	ldr	r3, [pc, #720]	; (800283c <UserInterfaceTask+0x330>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2100      	movs	r1, #0
 800256e:	4618      	mov	r0, r3
 8002570:	f004 fe1e 	bl	80071b0 <xQueueGenericReset>
 8002574:	e212      	b.n	800299c <UserInterfaceTask+0x490>

			}
		}
		else if(who_unblocked == Queue3Handle){
 8002576:	4bb2      	ldr	r3, [pc, #712]	; (8002840 <UserInterfaceTask+0x334>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800257c:	429a      	cmp	r2, r3
 800257e:	f040 820c 	bne.w	800299a <UserInterfaceTask+0x48e>
			if(xQueueReceive(Queue3Handle, &rx_key, 0) == pdTRUE){
 8002582:	4baf      	ldr	r3, [pc, #700]	; (8002840 <UserInterfaceTask+0x334>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f107 0120 	add.w	r1, r7, #32
 800258a:	2200      	movs	r2, #0
 800258c:	4618      	mov	r0, r3
 800258e:	f004 fff5 	bl	800757c <xQueueReceive>
 8002592:	4603      	mov	r3, r0
 8002594:	2b01      	cmp	r3, #1
 8002596:	f040 8200 	bne.w	800299a <UserInterfaceTask+0x48e>
				switch (rx_key) {
 800259a:	6a3b      	ldr	r3, [r7, #32]
 800259c:	3b30      	subs	r3, #48	; 0x30
 800259e:	2b14      	cmp	r3, #20
 80025a0:	f200 81fc 	bhi.w	800299c <UserInterfaceTask+0x490>
 80025a4:	a201      	add	r2, pc, #4	; (adr r2, 80025ac <UserInterfaceTask+0xa0>)
 80025a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025aa:	bf00      	nop
 80025ac:	08002981 	.word	0x08002981
 80025b0:	08002783 	.word	0x08002783
 80025b4:	0800279d 	.word	0x0800279d
 80025b8:	080027b7 	.word	0x080027b7
 80025bc:	080027d1 	.word	0x080027d1
 80025c0:	080027eb 	.word	0x080027eb
 80025c4:	08002805 	.word	0x08002805
 80025c8:	0800281f 	.word	0x0800281f
 80025cc:	08002871 	.word	0x08002871
 80025d0:	0800288b 	.word	0x0800288b
 80025d4:	0800299d 	.word	0x0800299d
 80025d8:	0800299d 	.word	0x0800299d
 80025dc:	0800299d 	.word	0x0800299d
 80025e0:	0800299d 	.word	0x0800299d
 80025e4:	0800299d 	.word	0x0800299d
 80025e8:	0800299d 	.word	0x0800299d
 80025ec:	0800299d 	.word	0x0800299d
 80025f0:	08002601 	.word	0x08002601
 80025f4:	0800299d 	.word	0x0800299d
 80025f8:	080028a5 	.word	0x080028a5
 80025fc:	080028bf 	.word	0x080028bf
				            case 65:
				                LCD_Clear();
 8002600:	f7ff fd5e 	bl	80020c0 <LCD_Clear>
				                LCD_SetCursor(1, 5);
 8002604:	2105      	movs	r1, #5
 8002606:	2001      	movs	r0, #1
 8002608:	f7ff fd6e 	bl	80020e8 <LCD_SetCursor>
				                LCD_Print("MINIMO:", 1);
 800260c:	2101      	movs	r1, #1
 800260e:	488d      	ldr	r0, [pc, #564]	; (8002844 <UserInterfaceTask+0x338>)
 8002610:	f7ff fe50 	bl	80022b4 <LCD_Print>
				                HAL_Delay(2000);
 8002614:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002618:	f000 fd22 	bl	8003060 <HAL_Delay>

				                	if(xQueueReceive(Queue3Handle, &rx_key, 2000) == pdTRUE) {
 800261c:	4b88      	ldr	r3, [pc, #544]	; (8002840 <UserInterfaceTask+0x334>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f107 0120 	add.w	r1, r7, #32
 8002624:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002628:	4618      	mov	r0, r3
 800262a:	f004 ffa7 	bl	800757c <xQueueReceive>
 800262e:	4603      	mov	r3, r0
 8002630:	2b01      	cmp	r3, #1
 8002632:	d13c      	bne.n	80026ae <UserInterfaceTask+0x1a2>
				                		switch (rx_key) {
 8002634:	6a3b      	ldr	r3, [r7, #32]
 8002636:	3b30      	subs	r3, #48	; 0x30
 8002638:	2b09      	cmp	r3, #9
 800263a:	d835      	bhi.n	80026a8 <UserInterfaceTask+0x19c>
 800263c:	a201      	add	r2, pc, #4	; (adr r2, 8002644 <UserInterfaceTask+0x138>)
 800263e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002642:	bf00      	nop
 8002644:	080026a3 	.word	0x080026a3
 8002648:	0800266d 	.word	0x0800266d
 800264c:	08002673 	.word	0x08002673
 8002650:	08002679 	.word	0x08002679
 8002654:	0800267f 	.word	0x0800267f
 8002658:	08002685 	.word	0x08002685
 800265c:	0800268b 	.word	0x0800268b
 8002660:	08002691 	.word	0x08002691
 8002664:	08002697 	.word	0x08002697
 8002668:	0800269d 	.word	0x0800269d
				                			case 49: rangohmin = 10; break;
 800266c:	230a      	movs	r3, #10
 800266e:	637b      	str	r3, [r7, #52]	; 0x34
 8002670:	e01e      	b.n	80026b0 <UserInterfaceTask+0x1a4>
				                			case 50: rangohmin = 20; break;
 8002672:	2314      	movs	r3, #20
 8002674:	637b      	str	r3, [r7, #52]	; 0x34
 8002676:	e01b      	b.n	80026b0 <UserInterfaceTask+0x1a4>
				                			case 51: rangohmin = 30; break;
 8002678:	231e      	movs	r3, #30
 800267a:	637b      	str	r3, [r7, #52]	; 0x34
 800267c:	e018      	b.n	80026b0 <UserInterfaceTask+0x1a4>
				                			case 52: rangohmin = 40; break;
 800267e:	2328      	movs	r3, #40	; 0x28
 8002680:	637b      	str	r3, [r7, #52]	; 0x34
 8002682:	e015      	b.n	80026b0 <UserInterfaceTask+0x1a4>
				                			case 53: rangohmin = 50; break;
 8002684:	2332      	movs	r3, #50	; 0x32
 8002686:	637b      	str	r3, [r7, #52]	; 0x34
 8002688:	e012      	b.n	80026b0 <UserInterfaceTask+0x1a4>
				                			case 54: rangohmin = 60; break;
 800268a:	233c      	movs	r3, #60	; 0x3c
 800268c:	637b      	str	r3, [r7, #52]	; 0x34
 800268e:	e00f      	b.n	80026b0 <UserInterfaceTask+0x1a4>
				                			case 55: rangohmin = 70; break;
 8002690:	2346      	movs	r3, #70	; 0x46
 8002692:	637b      	str	r3, [r7, #52]	; 0x34
 8002694:	e00c      	b.n	80026b0 <UserInterfaceTask+0x1a4>
				                			case 56: rangohmin = 80; break;
 8002696:	2350      	movs	r3, #80	; 0x50
 8002698:	637b      	str	r3, [r7, #52]	; 0x34
 800269a:	e009      	b.n	80026b0 <UserInterfaceTask+0x1a4>
				                			case 57: rangohmin = 90; break;
 800269c:	235a      	movs	r3, #90	; 0x5a
 800269e:	637b      	str	r3, [r7, #52]	; 0x34
 80026a0:	e006      	b.n	80026b0 <UserInterfaceTask+0x1a4>
				                			case 48: rangohmin =  0; break;
 80026a2:	2300      	movs	r3, #0
 80026a4:	637b      	str	r3, [r7, #52]	; 0x34
 80026a6:	e003      	b.n	80026b0 <UserInterfaceTask+0x1a4>
				                			default: rangohmin = 100;              //FALTA CASO 100
 80026a8:	2364      	movs	r3, #100	; 0x64
 80026aa:	637b      	str	r3, [r7, #52]	; 0x34
 80026ac:	e000      	b.n	80026b0 <UserInterfaceTask+0x1a4>
				                		}
				                	}
 80026ae:	bf00      	nop

				                LCD_SetCursor(1, 5);
 80026b0:	2105      	movs	r1, #5
 80026b2:	2001      	movs	r0, #1
 80026b4:	f7ff fd18 	bl	80020e8 <LCD_SetCursor>
				                LCD_Print("MINIMO:%1u", rangohmin);
 80026b8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80026ba:	4863      	ldr	r0, [pc, #396]	; (8002848 <UserInterfaceTask+0x33c>)
 80026bc:	f7ff fdfa 	bl	80022b4 <LCD_Print>
				                LCD_SetCursor(2, 5);
 80026c0:	2105      	movs	r1, #5
 80026c2:	2002      	movs	r0, #2
 80026c4:	f7ff fd10 	bl	80020e8 <LCD_SetCursor>
				                LCD_Print("MAXIMO:", 1);
 80026c8:	2101      	movs	r1, #1
 80026ca:	4860      	ldr	r0, [pc, #384]	; (800284c <UserInterfaceTask+0x340>)
 80026cc:	f7ff fdf2 	bl	80022b4 <LCD_Print>

				                	if(xQueueReceive(Queue3Handle, &rx_key, 2000) == pdTRUE) {
 80026d0:	4b5b      	ldr	r3, [pc, #364]	; (8002840 <UserInterfaceTask+0x334>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f107 0120 	add.w	r1, r7, #32
 80026d8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80026dc:	4618      	mov	r0, r3
 80026de:	f004 ff4d 	bl	800757c <xQueueReceive>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b01      	cmp	r3, #1
 80026e6:	d13c      	bne.n	8002762 <UserInterfaceTask+0x256>
				                		switch (rx_key) {
 80026e8:	6a3b      	ldr	r3, [r7, #32]
 80026ea:	3b30      	subs	r3, #48	; 0x30
 80026ec:	2b09      	cmp	r3, #9
 80026ee:	d835      	bhi.n	800275c <UserInterfaceTask+0x250>
 80026f0:	a201      	add	r2, pc, #4	; (adr r2, 80026f8 <UserInterfaceTask+0x1ec>)
 80026f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026f6:	bf00      	nop
 80026f8:	08002757 	.word	0x08002757
 80026fc:	08002721 	.word	0x08002721
 8002700:	08002727 	.word	0x08002727
 8002704:	0800272d 	.word	0x0800272d
 8002708:	08002733 	.word	0x08002733
 800270c:	08002739 	.word	0x08002739
 8002710:	0800273f 	.word	0x0800273f
 8002714:	08002745 	.word	0x08002745
 8002718:	0800274b 	.word	0x0800274b
 800271c:	08002751 	.word	0x08002751
				                			case 49: rangohmax = 10; break;
 8002720:	230a      	movs	r3, #10
 8002722:	633b      	str	r3, [r7, #48]	; 0x30
 8002724:	e01e      	b.n	8002764 <UserInterfaceTask+0x258>
				                			case 50: rangohmax = 20; break;
 8002726:	2314      	movs	r3, #20
 8002728:	633b      	str	r3, [r7, #48]	; 0x30
 800272a:	e01b      	b.n	8002764 <UserInterfaceTask+0x258>
				                			case 51: rangohmax = 30; break;
 800272c:	231e      	movs	r3, #30
 800272e:	633b      	str	r3, [r7, #48]	; 0x30
 8002730:	e018      	b.n	8002764 <UserInterfaceTask+0x258>
				                			case 52: rangohmax = 40; break;
 8002732:	2328      	movs	r3, #40	; 0x28
 8002734:	633b      	str	r3, [r7, #48]	; 0x30
 8002736:	e015      	b.n	8002764 <UserInterfaceTask+0x258>
				                			case 53: rangohmax = 50; break;
 8002738:	2332      	movs	r3, #50	; 0x32
 800273a:	633b      	str	r3, [r7, #48]	; 0x30
 800273c:	e012      	b.n	8002764 <UserInterfaceTask+0x258>
				                			case 54: rangohmax = 60; break;
 800273e:	233c      	movs	r3, #60	; 0x3c
 8002740:	633b      	str	r3, [r7, #48]	; 0x30
 8002742:	e00f      	b.n	8002764 <UserInterfaceTask+0x258>
				                			case 55: rangohmax = 70; break;
 8002744:	2346      	movs	r3, #70	; 0x46
 8002746:	633b      	str	r3, [r7, #48]	; 0x30
 8002748:	e00c      	b.n	8002764 <UserInterfaceTask+0x258>
				                			case 56: rangohmax = 80; break;
 800274a:	2350      	movs	r3, #80	; 0x50
 800274c:	633b      	str	r3, [r7, #48]	; 0x30
 800274e:	e009      	b.n	8002764 <UserInterfaceTask+0x258>
				                			case 57: rangohmax = 90; break;
 8002750:	235a      	movs	r3, #90	; 0x5a
 8002752:	633b      	str	r3, [r7, #48]	; 0x30
 8002754:	e006      	b.n	8002764 <UserInterfaceTask+0x258>
				                			case 48: rangohmax =  0; break;
 8002756:	2300      	movs	r3, #0
 8002758:	633b      	str	r3, [r7, #48]	; 0x30
 800275a:	e003      	b.n	8002764 <UserInterfaceTask+0x258>
				                			default: rangohmax = 100;
 800275c:	2364      	movs	r3, #100	; 0x64
 800275e:	633b      	str	r3, [r7, #48]	; 0x30
 8002760:	e000      	b.n	8002764 <UserInterfaceTask+0x258>
				                		}                                           //FALTA CASO ERROR QUE SEA MENOR AL MNIMO
				                	}
 8002762:	bf00      	nop

				                LCD_SetCursor(2, 5);
 8002764:	2105      	movs	r1, #5
 8002766:	2002      	movs	r0, #2
 8002768:	f7ff fcbe 	bl	80020e8 <LCD_SetCursor>
				                LCD_Print("MAXIMO:%1u", rangohmax);
 800276c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800276e:	4838      	ldr	r0, [pc, #224]	; (8002850 <UserInterfaceTask+0x344>)
 8002770:	f7ff fda0 	bl	80022b4 <LCD_Print>
				                HAL_Delay(4000);
 8002774:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8002778:	f000 fc72 	bl	8003060 <HAL_Delay>
				                LCD_Clear();
 800277c:	f7ff fca0 	bl	80020c0 <LCD_Clear>
				                break;
 8002780:	e10c      	b.n	800299c <UserInterfaceTask+0x490>
				            case 49:
				                LCD_SetCursor(2, 1);
 8002782:	2101      	movs	r1, #1
 8002784:	2002      	movs	r0, #2
 8002786:	f7ff fcaf 	bl	80020e8 <LCD_SetCursor>
				                LCD_Print("Ingreso 1", 1);
 800278a:	2101      	movs	r1, #1
 800278c:	4831      	ldr	r0, [pc, #196]	; (8002854 <UserInterfaceTask+0x348>)
 800278e:	f7ff fd91 	bl	80022b4 <LCD_Print>
				                HAL_Delay(2000);  //Falta poner lcd_clear
 8002792:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002796:	f000 fc63 	bl	8003060 <HAL_Delay>
				                break;
 800279a:	e0ff      	b.n	800299c <UserInterfaceTask+0x490>
				            case 50:
				                LCD_SetCursor(2, 1);
 800279c:	2101      	movs	r1, #1
 800279e:	2002      	movs	r0, #2
 80027a0:	f7ff fca2 	bl	80020e8 <LCD_SetCursor>
				                LCD_Print("Ingreso 2", 1);
 80027a4:	2101      	movs	r1, #1
 80027a6:	482c      	ldr	r0, [pc, #176]	; (8002858 <UserInterfaceTask+0x34c>)
 80027a8:	f7ff fd84 	bl	80022b4 <LCD_Print>
				                HAL_Delay(2000);
 80027ac:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80027b0:	f000 fc56 	bl	8003060 <HAL_Delay>
				                break;
 80027b4:	e0f2      	b.n	800299c <UserInterfaceTask+0x490>
				            case 51:
				                LCD_SetCursor(2, 1);
 80027b6:	2101      	movs	r1, #1
 80027b8:	2002      	movs	r0, #2
 80027ba:	f7ff fc95 	bl	80020e8 <LCD_SetCursor>
				                LCD_Print("Ingreso 3", 1);
 80027be:	2101      	movs	r1, #1
 80027c0:	4826      	ldr	r0, [pc, #152]	; (800285c <UserInterfaceTask+0x350>)
 80027c2:	f7ff fd77 	bl	80022b4 <LCD_Print>
				                HAL_Delay(2000);
 80027c6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80027ca:	f000 fc49 	bl	8003060 <HAL_Delay>
				                break;
 80027ce:	e0e5      	b.n	800299c <UserInterfaceTask+0x490>
				            case 52:
				                LCD_SetCursor(2, 1);
 80027d0:	2101      	movs	r1, #1
 80027d2:	2002      	movs	r0, #2
 80027d4:	f7ff fc88 	bl	80020e8 <LCD_SetCursor>
				                LCD_Print("Ingreso 4", 1);
 80027d8:	2101      	movs	r1, #1
 80027da:	4821      	ldr	r0, [pc, #132]	; (8002860 <UserInterfaceTask+0x354>)
 80027dc:	f7ff fd6a 	bl	80022b4 <LCD_Print>
				                HAL_Delay(2000);
 80027e0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80027e4:	f000 fc3c 	bl	8003060 <HAL_Delay>
				                break;
 80027e8:	e0d8      	b.n	800299c <UserInterfaceTask+0x490>
				            case 53:
				                LCD_SetCursor(2, 1);
 80027ea:	2101      	movs	r1, #1
 80027ec:	2002      	movs	r0, #2
 80027ee:	f7ff fc7b 	bl	80020e8 <LCD_SetCursor>
				                LCD_Print("Ingreso 5", 1);
 80027f2:	2101      	movs	r1, #1
 80027f4:	481b      	ldr	r0, [pc, #108]	; (8002864 <UserInterfaceTask+0x358>)
 80027f6:	f7ff fd5d 	bl	80022b4 <LCD_Print>
				                HAL_Delay(2000);
 80027fa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80027fe:	f000 fc2f 	bl	8003060 <HAL_Delay>
				                break;
 8002802:	e0cb      	b.n	800299c <UserInterfaceTask+0x490>
				            case 54:
				                LCD_SetCursor(2, 1);
 8002804:	2101      	movs	r1, #1
 8002806:	2002      	movs	r0, #2
 8002808:	f7ff fc6e 	bl	80020e8 <LCD_SetCursor>
				                LCD_Print("Ingreso 6", 1);
 800280c:	2101      	movs	r1, #1
 800280e:	4816      	ldr	r0, [pc, #88]	; (8002868 <UserInterfaceTask+0x35c>)
 8002810:	f7ff fd50 	bl	80022b4 <LCD_Print>
				                HAL_Delay(2000);
 8002814:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002818:	f000 fc22 	bl	8003060 <HAL_Delay>
				                break;
 800281c:	e0be      	b.n	800299c <UserInterfaceTask+0x490>
				//                if (AMoPM == 2){

				//                }
				                break;
				            case 55:
				                LCD_SetCursor(2, 1);
 800281e:	2101      	movs	r1, #1
 8002820:	2002      	movs	r0, #2
 8002822:	f7ff fc61 	bl	80020e8 <LCD_SetCursor>
				                LCD_Print("Ingreso 7", 1);
 8002826:	2101      	movs	r1, #1
 8002828:	4810      	ldr	r0, [pc, #64]	; (800286c <UserInterfaceTask+0x360>)
 800282a:	f7ff fd43 	bl	80022b4 <LCD_Print>
				                HAL_Delay(2000);
 800282e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002832:	f000 fc15 	bl	8003060 <HAL_Delay>
				                break;
 8002836:	e0b1      	b.n	800299c <UserInterfaceTask+0x490>
 8002838:	200006f4 	.word	0x200006f4
 800283c:	200006e8 	.word	0x200006e8
 8002840:	200006ec 	.word	0x200006ec
 8002844:	08009b44 	.word	0x08009b44
 8002848:	08009b4c 	.word	0x08009b4c
 800284c:	08009b58 	.word	0x08009b58
 8002850:	08009b60 	.word	0x08009b60
 8002854:	08009b6c 	.word	0x08009b6c
 8002858:	08009b78 	.word	0x08009b78
 800285c:	08009b84 	.word	0x08009b84
 8002860:	08009b90 	.word	0x08009b90
 8002864:	08009b9c 	.word	0x08009b9c
 8002868:	08009ba8 	.word	0x08009ba8
 800286c:	08009bb4 	.word	0x08009bb4
				            case 56:
				                LCD_SetCursor(2, 1);
 8002870:	2101      	movs	r1, #1
 8002872:	2002      	movs	r0, #2
 8002874:	f7ff fc38 	bl	80020e8 <LCD_SetCursor>
				                LCD_Print("Ingreso 8", 1);
 8002878:	2101      	movs	r1, #1
 800287a:	4852      	ldr	r0, [pc, #328]	; (80029c4 <UserInterfaceTask+0x4b8>)
 800287c:	f7ff fd1a 	bl	80022b4 <LCD_Print>
				                HAL_Delay(2000);
 8002880:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002884:	f000 fbec 	bl	8003060 <HAL_Delay>
				                break;
 8002888:	e088      	b.n	800299c <UserInterfaceTask+0x490>
				            case 57:
				                LCD_SetCursor(2, 1);
 800288a:	2101      	movs	r1, #1
 800288c:	2002      	movs	r0, #2
 800288e:	f7ff fc2b 	bl	80020e8 <LCD_SetCursor>
				                LCD_Print("Ingreso 9", 1);
 8002892:	2101      	movs	r1, #1
 8002894:	484c      	ldr	r0, [pc, #304]	; (80029c8 <UserInterfaceTask+0x4bc>)
 8002896:	f7ff fd0d 	bl	80022b4 <LCD_Print>
				                HAL_Delay(2000);
 800289a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800289e:	f000 fbdf 	bl	8003060 <HAL_Delay>
				                break;
 80028a2:	e07b      	b.n	800299c <UserInterfaceTask+0x490>
				            case 67:                                             //TECLA 'C'
				                LCD_SetCursor(2, 5);
 80028a4:	2105      	movs	r1, #5
 80028a6:	2002      	movs	r0, #2
 80028a8:	f7ff fc1e 	bl	80020e8 <LCD_SetCursor>
				                LCD_Print("PESTICIDA", 1);
 80028ac:	2101      	movs	r1, #1
 80028ae:	4847      	ldr	r0, [pc, #284]	; (80029cc <UserInterfaceTask+0x4c0>)
 80028b0:	f7ff fd00 	bl	80022b4 <LCD_Print>
				              //  htim2.Instance->CCR1 = 75; //ANGULO 90 GRADOS
				                HAL_Delay(4000);
 80028b4:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80028b8:	f000 fbd2 	bl	8003060 <HAL_Delay>
				                break;
 80028bc:	e06e      	b.n	800299c <UserInterfaceTask+0x490>
				            case 68:                                             //TECLA 'D'
				                if(estado_cortina == 0) {       //flag para ver si la cortina esta abierta o cerrada
 80028be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d12e      	bne.n	8002922 <UserInterfaceTask+0x416>
				                    LCD_SetCursor(2, 1);
 80028c4:	2101      	movs	r1, #1
 80028c6:	2002      	movs	r0, #2
 80028c8:	f7ff fc0e 	bl	80020e8 <LCD_SetCursor>
				                    LCD_Print("CERRANDO CORTINA", 1);
 80028cc:	2101      	movs	r1, #1
 80028ce:	4840      	ldr	r0, [pc, #256]	; (80029d0 <UserInterfaceTask+0x4c4>)
 80028d0:	f7ff fcf0 	bl	80022b4 <LCD_Print>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET); //  ENA
 80028d4:	2201      	movs	r2, #1
 80028d6:	2110      	movs	r1, #16
 80028d8:	483e      	ldr	r0, [pc, #248]	; (80029d4 <UserInterfaceTask+0x4c8>)
 80028da:	f001 fd29 	bl	8004330 <HAL_GPIO_WritePin>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_SET); //  IN1
 80028de:	2201      	movs	r2, #1
 80028e0:	2108      	movs	r1, #8
 80028e2:	483c      	ldr	r0, [pc, #240]	; (80029d4 <UserInterfaceTask+0x4c8>)
 80028e4:	f001 fd24 	bl	8004330 <HAL_GPIO_WritePin>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET); //  IN2
 80028e8:	2200      	movs	r2, #0
 80028ea:	2104      	movs	r1, #4
 80028ec:	4839      	ldr	r0, [pc, #228]	; (80029d4 <UserInterfaceTask+0x4c8>)
 80028ee:	f001 fd1f 	bl	8004330 <HAL_GPIO_WritePin>
				                    while (!HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_5));   //espera hasta que la cortina toque fin de carrera con pull up
 80028f2:	bf00      	nop
 80028f4:	2120      	movs	r1, #32
 80028f6:	4838      	ldr	r0, [pc, #224]	; (80029d8 <UserInterfaceTask+0x4cc>)
 80028f8:	f001 fd02 	bl	8004300 <HAL_GPIO_ReadPin>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d0f8      	beq.n	80028f4 <UserInterfaceTask+0x3e8>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET); //  ENA
 8002902:	2200      	movs	r2, #0
 8002904:	2110      	movs	r1, #16
 8002906:	4833      	ldr	r0, [pc, #204]	; (80029d4 <UserInterfaceTask+0x4c8>)
 8002908:	f001 fd12 	bl	8004330 <HAL_GPIO_WritePin>
				                    estado_cortina = 1;                                                  //cambio de estado
 800290c:	2301      	movs	r3, #1
 800290e:	62fb      	str	r3, [r7, #44]	; 0x2c
				                    if (cortina_manual == 0)   //revisar
 8002910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002912:	2b00      	cmp	r3, #0
 8002914:	d102      	bne.n	800291c <UserInterfaceTask+0x410>
				                        cortina_manual = 1;        //bandera para saber si se quiere de manera manual la cortina abierta
 8002916:	2301      	movs	r3, #1
 8002918:	62bb      	str	r3, [r7, #40]	; 0x28
				                    if (cortina_manual == 0)   //revisar
				                        cortina_manual = 1;
				                    else
				                        cortina_manual = 0;    //bandera para saber si se quiere de manera manual la cortina abierta
				                }
				                break;
 800291a:	e03f      	b.n	800299c <UserInterfaceTask+0x490>
				                        cortina_manual = 0;
 800291c:	2300      	movs	r3, #0
 800291e:	62bb      	str	r3, [r7, #40]	; 0x28
				                break;
 8002920:	e03c      	b.n	800299c <UserInterfaceTask+0x490>
				                    LCD_SetCursor(2, 1);
 8002922:	2101      	movs	r1, #1
 8002924:	2002      	movs	r0, #2
 8002926:	f7ff fbdf 	bl	80020e8 <LCD_SetCursor>
				                    LCD_Print("ABRIENDO CORTINA", 1);
 800292a:	2101      	movs	r1, #1
 800292c:	482b      	ldr	r0, [pc, #172]	; (80029dc <UserInterfaceTask+0x4d0>)
 800292e:	f7ff fcc1 	bl	80022b4 <LCD_Print>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET); //  ENA
 8002932:	2201      	movs	r2, #1
 8002934:	2110      	movs	r1, #16
 8002936:	4827      	ldr	r0, [pc, #156]	; (80029d4 <UserInterfaceTask+0x4c8>)
 8002938:	f001 fcfa 	bl	8004330 <HAL_GPIO_WritePin>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, GPIO_PIN_RESET); //  IN1
 800293c:	2200      	movs	r2, #0
 800293e:	2108      	movs	r1, #8
 8002940:	4824      	ldr	r0, [pc, #144]	; (80029d4 <UserInterfaceTask+0x4c8>)
 8002942:	f001 fcf5 	bl	8004330 <HAL_GPIO_WritePin>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_SET); //  IN2
 8002946:	2201      	movs	r2, #1
 8002948:	2104      	movs	r1, #4
 800294a:	4822      	ldr	r0, [pc, #136]	; (80029d4 <UserInterfaceTask+0x4c8>)
 800294c:	f001 fcf0 	bl	8004330 <HAL_GPIO_WritePin>
				                    while (!HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3));   //espera hasta que la cortina toque fin de carrera con pull up
 8002950:	bf00      	nop
 8002952:	2108      	movs	r1, #8
 8002954:	4820      	ldr	r0, [pc, #128]	; (80029d8 <UserInterfaceTask+0x4cc>)
 8002956:	f001 fcd3 	bl	8004300 <HAL_GPIO_ReadPin>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d0f8      	beq.n	8002952 <UserInterfaceTask+0x446>
				                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET); //  ENA
 8002960:	2200      	movs	r2, #0
 8002962:	2110      	movs	r1, #16
 8002964:	481b      	ldr	r0, [pc, #108]	; (80029d4 <UserInterfaceTask+0x4c8>)
 8002966:	f001 fce3 	bl	8004330 <HAL_GPIO_WritePin>
				                    estado_cortina = 0;                                           //cambio de estado
 800296a:	2300      	movs	r3, #0
 800296c:	62fb      	str	r3, [r7, #44]	; 0x2c
				                    if (cortina_manual == 0)   //revisar
 800296e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002970:	2b00      	cmp	r3, #0
 8002972:	d102      	bne.n	800297a <UserInterfaceTask+0x46e>
				                        cortina_manual = 1;
 8002974:	2301      	movs	r3, #1
 8002976:	62bb      	str	r3, [r7, #40]	; 0x28
				                break;
 8002978:	e010      	b.n	800299c <UserInterfaceTask+0x490>
				                        cortina_manual = 0;    //bandera para saber si se quiere de manera manual la cortina abierta
 800297a:	2300      	movs	r3, #0
 800297c:	62bb      	str	r3, [r7, #40]	; 0x28
				                break;
 800297e:	e00d      	b.n	800299c <UserInterfaceTask+0x490>
				            case 48:
				                LCD_SetCursor(2, 1);
 8002980:	2101      	movs	r1, #1
 8002982:	2002      	movs	r0, #2
 8002984:	f7ff fbb0 	bl	80020e8 <LCD_SetCursor>
				                LCD_Print("Ingreso 0", 1);
 8002988:	2101      	movs	r1, #1
 800298a:	4815      	ldr	r0, [pc, #84]	; (80029e0 <UserInterfaceTask+0x4d4>)
 800298c:	f7ff fc92 	bl	80022b4 <LCD_Print>
				                HAL_Delay(2000);
 8002990:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002994:	f000 fb64 	bl	8003060 <HAL_Delay>
				                break;
 8002998:	e000      	b.n	800299c <UserInterfaceTask+0x490>
				        }
			}
 800299a:	bf00      	nop
		}

		Output_Data.rangohmin = rangohmin;
 800299c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800299e:	60bb      	str	r3, [r7, #8]
		Output_Data.rangohmax = rangohmax;
 80029a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029a2:	60fb      	str	r3, [r7, #12]
		Output_Data.soilHumidity = LCD_Data.soilHumidity;
 80029a4:	69fb      	ldr	r3, [r7, #28]
 80029a6:	613b      	str	r3, [r7, #16]

		xQueueSend(Queue4Handle, &Output_Data, 3000);
 80029a8:	4b0e      	ldr	r3, [pc, #56]	; (80029e4 <UserInterfaceTask+0x4d8>)
 80029aa:	6818      	ldr	r0, [r3, #0]
 80029ac:	f107 0108 	add.w	r1, r7, #8
 80029b0:	2300      	movs	r3, #0
 80029b2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80029b6:	f004 fcc5 	bl	8007344 <xQueueGenericSend>

		osDelay(5000);
 80029ba:	f241 3088 	movw	r0, #5000	; 0x1388
 80029be:	f004 fb2e 	bl	800701e <osDelay>
	while(1){
 80029c2:	e5ab      	b.n	800251c <UserInterfaceTask+0x10>
 80029c4:	08009bc0 	.word	0x08009bc0
 80029c8:	08009bcc 	.word	0x08009bcc
 80029cc:	08009bd8 	.word	0x08009bd8
 80029d0:	08009be4 	.word	0x08009be4
 80029d4:	40020c00 	.word	0x40020c00
 80029d8:	40021000 	.word	0x40021000
 80029dc:	08009bf8 	.word	0x08009bf8
 80029e0:	08009c0c 	.word	0x08009c0c
 80029e4:	200006f0 	.word	0x200006f0

080029e8 <AutomaticControlTask>:

	}

}

void AutomaticControlTask(void const * argument){
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b086      	sub	sp, #24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]

	Output_DataTypeDef Output_Data;

	while(1){
		if(xQueueReceive(Queue4Handle, &Output_Data, portMAX_DELAY) == pdTRUE){
 80029f0:	4b1b      	ldr	r3, [pc, #108]	; (8002a60 <AutomaticControlTask+0x78>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f107 010c 	add.w	r1, r7, #12
 80029f8:	f04f 32ff 	mov.w	r2, #4294967295
 80029fc:	4618      	mov	r0, r3
 80029fe:	f004 fdbd 	bl	800757c <xQueueReceive>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d126      	bne.n	8002a56 <AutomaticControlTask+0x6e>



					if (Output_Data.soilHumidity < Output_Data.rangohmax && Output_Data.soilHumidity > Output_Data.rangohmin){
 8002a08:	697a      	ldr	r2, [r7, #20]
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d222      	bcs.n	8002a56 <AutomaticControlTask+0x6e>
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d91e      	bls.n	8002a56 <AutomaticControlTask+0x6e>


						LCD_Clear();
 8002a18:	f7ff fb52 	bl	80020c0 <LCD_Clear>

						do {
							xQueueReceive(Queue4Handle, &Output_Data, 2000);//ver caso si se quiere regar durante movimiento
 8002a1c:	4b10      	ldr	r3, [pc, #64]	; (8002a60 <AutomaticControlTask+0x78>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f107 010c 	add.w	r1, r7, #12
 8002a24:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f004 fda7 	bl	800757c <xQueueReceive>
			            	LCD_SetCursor(2, 5);
 8002a2e:	2105      	movs	r1, #5
 8002a30:	2002      	movs	r0, #2
 8002a32:	f7ff fb59 	bl	80020e8 <LCD_SetCursor>
							LCD_Print("REGANDO", 1);
 8002a36:	2101      	movs	r1, #1
 8002a38:	480a      	ldr	r0, [pc, #40]	; (8002a64 <AutomaticControlTask+0x7c>)
 8002a3a:	f7ff fc3b 	bl	80022b4 <LCD_Print>
							BSP_TurnOn_Valve();
 8002a3e:	f7fe fcab 	bl	8001398 <BSP_TurnOn_Valve>

						}
						while (Output_Data.soilHumidity <= Output_Data.rangohmax && Output_Data.soilHumidity >= Output_Data.rangohmin);
 8002a42:	697a      	ldr	r2, [r7, #20]
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d803      	bhi.n	8002a52 <AutomaticControlTask+0x6a>
 8002a4a:	697a      	ldr	r2, [r7, #20]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d2e4      	bcs.n	8002a1c <AutomaticControlTask+0x34>
						BSP_TurnOff_Valve();
 8002a52:	f7fe fcb9 	bl	80013c8 <BSP_TurnOff_Valve>
					}



		}
		osDelay(500);
 8002a56:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002a5a:	f004 fae0 	bl	800701e <osDelay>
		if(xQueueReceive(Queue4Handle, &Output_Data, portMAX_DELAY) == pdTRUE){
 8002a5e:	e7c7      	b.n	80029f0 <AutomaticControlTask+0x8>
 8002a60:	200006f0 	.word	0x200006f0
 8002a64:	08009c18 	.word	0x08009c18

08002a68 <APP_Timer10ms>:
}




void APP_Timer10ms(){ //Borrar
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0

}
 8002a6c:	bf00      	nop
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr

08002a76 <APP_Timer100ms>:
void APP_Timer100ms(){
 8002a76:	b480      	push	{r7}
 8002a78:	af00      	add	r7, sp, #0

}
 8002a7a:	bf00      	nop
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a82:	4770      	bx	lr

08002a84 <APP_Timer1000ms>:
void APP_Timer1000ms(){
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0

}
 8002a88:	bf00      	nop
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <APP_Timer10s>:
void APP_Timer10s(){
 8002a92:	b480      	push	{r7}
 8002a94:	af00      	add	r7, sp, #0

}
 8002a96:	bf00      	nop
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <APP_Show_SystemIntro>:
void APP_Show_SystemIntro(){
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
    LCD_i2cDeviceCheck();
 8002aa4:	f7ff fa32 	bl	8001f0c <LCD_i2cDeviceCheck>
    LCD_BackLight(LCD_BL_ON);
 8002aa8:	2008      	movs	r0, #8
 8002aaa:	f7ff fc19 	bl	80022e0 <LCD_BackLight>
    LCD_SetCursor(1,1);
 8002aae:	2101      	movs	r1, #1
 8002ab0:	2001      	movs	r0, #1
 8002ab2:	f7ff fb19 	bl	80020e8 <LCD_SetCursor>
    LCD_Clear();
 8002ab6:	f7ff fb03 	bl	80020c0 <LCD_Clear>
    LCD_Print("Cargando Datos",1);
 8002aba:	2101      	movs	r1, #1
 8002abc:	4804      	ldr	r0, [pc, #16]	; (8002ad0 <APP_Show_SystemIntro+0x30>)
 8002abe:	f7ff fbf9 	bl	80022b4 <LCD_Print>
    BSP_Delay(2000);
 8002ac2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002ac6:	f7fe fbd3 	bl	8001270 <BSP_Delay>
    //LCD_Clear();
}
 8002aca:	bf00      	nop
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	bf00      	nop
 8002ad0:	08009c20 	.word	0x08009c20

08002ad4 <APP_SoilHumidity>:

void APP_CoverFromTemperature(int estado_cortina, int cortina_manual){
    BSP_CoverFromTemperature(estado_cortina, cortina_manual);
}

uint32_t APP_SoilHumidity(){
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0
	int SoilHumidity;
	SoilHumidity = BSP_SoilHumidity();
 8002ada:	f7fe fc3b 	bl	8001354 <BSP_SoilHumidity>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	607b      	str	r3, [r7, #4]
	return SoilHumidity;
 8002ae2:	687b      	ldr	r3, [r7, #4]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3708      	adds	r7, #8
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002af2:	2300      	movs	r3, #0
 8002af4:	607b      	str	r3, [r7, #4]
 8002af6:	4b10      	ldr	r3, [pc, #64]	; (8002b38 <HAL_MspInit+0x4c>)
 8002af8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002afa:	4a0f      	ldr	r2, [pc, #60]	; (8002b38 <HAL_MspInit+0x4c>)
 8002afc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b00:	6453      	str	r3, [r2, #68]	; 0x44
 8002b02:	4b0d      	ldr	r3, [pc, #52]	; (8002b38 <HAL_MspInit+0x4c>)
 8002b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b0a:	607b      	str	r3, [r7, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b0e:	2300      	movs	r3, #0
 8002b10:	603b      	str	r3, [r7, #0]
 8002b12:	4b09      	ldr	r3, [pc, #36]	; (8002b38 <HAL_MspInit+0x4c>)
 8002b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b16:	4a08      	ldr	r2, [pc, #32]	; (8002b38 <HAL_MspInit+0x4c>)
 8002b18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b1c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b1e:	4b06      	ldr	r3, [pc, #24]	; (8002b38 <HAL_MspInit+0x4c>)
 8002b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b26:	603b      	str	r3, [r7, #0]
 8002b28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b2a:	bf00      	nop
 8002b2c:	370c      	adds	r7, #12
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	40023800 	.word	0x40023800

08002b3c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b08a      	sub	sp, #40	; 0x28
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b44:	f107 0314 	add.w	r3, r7, #20
 8002b48:	2200      	movs	r2, #0
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	605a      	str	r2, [r3, #4]
 8002b4e:	609a      	str	r2, [r3, #8]
 8002b50:	60da      	str	r2, [r3, #12]
 8002b52:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a2e      	ldr	r2, [pc, #184]	; (8002c14 <HAL_ADC_MspInit+0xd8>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d156      	bne.n	8002c0c <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002b5e:	2300      	movs	r3, #0
 8002b60:	613b      	str	r3, [r7, #16]
 8002b62:	4b2d      	ldr	r3, [pc, #180]	; (8002c18 <HAL_ADC_MspInit+0xdc>)
 8002b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b66:	4a2c      	ldr	r2, [pc, #176]	; (8002c18 <HAL_ADC_MspInit+0xdc>)
 8002b68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b6c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b6e:	4b2a      	ldr	r3, [pc, #168]	; (8002c18 <HAL_ADC_MspInit+0xdc>)
 8002b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b76:	613b      	str	r3, [r7, #16]
 8002b78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	60fb      	str	r3, [r7, #12]
 8002b7e:	4b26      	ldr	r3, [pc, #152]	; (8002c18 <HAL_ADC_MspInit+0xdc>)
 8002b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b82:	4a25      	ldr	r2, [pc, #148]	; (8002c18 <HAL_ADC_MspInit+0xdc>)
 8002b84:	f043 0301 	orr.w	r3, r3, #1
 8002b88:	6313      	str	r3, [r2, #48]	; 0x30
 8002b8a:	4b23      	ldr	r3, [pc, #140]	; (8002c18 <HAL_ADC_MspInit+0xdc>)
 8002b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	60fb      	str	r3, [r7, #12]
 8002b94:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 8002b96:	231a      	movs	r3, #26
 8002b98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba2:	f107 0314 	add.w	r3, r7, #20
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	481c      	ldr	r0, [pc, #112]	; (8002c1c <HAL_ADC_MspInit+0xe0>)
 8002baa:	f001 fa25 	bl	8003ff8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002bae:	4b1c      	ldr	r3, [pc, #112]	; (8002c20 <HAL_ADC_MspInit+0xe4>)
 8002bb0:	4a1c      	ldr	r2, [pc, #112]	; (8002c24 <HAL_ADC_MspInit+0xe8>)
 8002bb2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002bb4:	4b1a      	ldr	r3, [pc, #104]	; (8002c20 <HAL_ADC_MspInit+0xe4>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bba:	4b19      	ldr	r3, [pc, #100]	; (8002c20 <HAL_ADC_MspInit+0xe4>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bc0:	4b17      	ldr	r3, [pc, #92]	; (8002c20 <HAL_ADC_MspInit+0xe4>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002bc6:	4b16      	ldr	r3, [pc, #88]	; (8002c20 <HAL_ADC_MspInit+0xe4>)
 8002bc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bcc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002bce:	4b14      	ldr	r3, [pc, #80]	; (8002c20 <HAL_ADC_MspInit+0xe4>)
 8002bd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002bd4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002bd6:	4b12      	ldr	r3, [pc, #72]	; (8002c20 <HAL_ADC_MspInit+0xe4>)
 8002bd8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002bdc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002bde:	4b10      	ldr	r3, [pc, #64]	; (8002c20 <HAL_ADC_MspInit+0xe4>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002be4:	4b0e      	ldr	r3, [pc, #56]	; (8002c20 <HAL_ADC_MspInit+0xe4>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bea:	4b0d      	ldr	r3, [pc, #52]	; (8002c20 <HAL_ADC_MspInit+0xe4>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002bf0:	480b      	ldr	r0, [pc, #44]	; (8002c20 <HAL_ADC_MspInit+0xe4>)
 8002bf2:	f000 ff17 	bl	8003a24 <HAL_DMA_Init>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d001      	beq.n	8002c00 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8002bfc:	f7fe ff64 	bl	8001ac8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a07      	ldr	r2, [pc, #28]	; (8002c20 <HAL_ADC_MspInit+0xe4>)
 8002c04:	639a      	str	r2, [r3, #56]	; 0x38
 8002c06:	4a06      	ldr	r2, [pc, #24]	; (8002c20 <HAL_ADC_MspInit+0xe4>)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002c0c:	bf00      	nop
 8002c0e:	3728      	adds	r7, #40	; 0x28
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	40012000 	.word	0x40012000
 8002c18:	40023800 	.word	0x40023800
 8002c1c:	40020000 	.word	0x40020000
 8002c20:	2000013c 	.word	0x2000013c
 8002c24:	40026410 	.word	0x40026410

08002c28 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b08a      	sub	sp, #40	; 0x28
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c30:	f107 0314 	add.w	r3, r7, #20
 8002c34:	2200      	movs	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	605a      	str	r2, [r3, #4]
 8002c3a:	609a      	str	r2, [r3, #8]
 8002c3c:	60da      	str	r2, [r3, #12]
 8002c3e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a19      	ldr	r2, [pc, #100]	; (8002cac <HAL_I2C_MspInit+0x84>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d12c      	bne.n	8002ca4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	613b      	str	r3, [r7, #16]
 8002c4e:	4b18      	ldr	r3, [pc, #96]	; (8002cb0 <HAL_I2C_MspInit+0x88>)
 8002c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c52:	4a17      	ldr	r2, [pc, #92]	; (8002cb0 <HAL_I2C_MspInit+0x88>)
 8002c54:	f043 0302 	orr.w	r3, r3, #2
 8002c58:	6313      	str	r3, [r2, #48]	; 0x30
 8002c5a:	4b15      	ldr	r3, [pc, #84]	; (8002cb0 <HAL_I2C_MspInit+0x88>)
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	613b      	str	r3, [r7, #16]
 8002c64:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8002c66:	f44f 7310 	mov.w	r3, #576	; 0x240
 8002c6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c6c:	2312      	movs	r3, #18
 8002c6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c70:	2301      	movs	r3, #1
 8002c72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c74:	2300      	movs	r3, #0
 8002c76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c78:	2304      	movs	r3, #4
 8002c7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c7c:	f107 0314 	add.w	r3, r7, #20
 8002c80:	4619      	mov	r1, r3
 8002c82:	480c      	ldr	r0, [pc, #48]	; (8002cb4 <HAL_I2C_MspInit+0x8c>)
 8002c84:	f001 f9b8 	bl	8003ff8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c88:	2300      	movs	r3, #0
 8002c8a:	60fb      	str	r3, [r7, #12]
 8002c8c:	4b08      	ldr	r3, [pc, #32]	; (8002cb0 <HAL_I2C_MspInit+0x88>)
 8002c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c90:	4a07      	ldr	r2, [pc, #28]	; (8002cb0 <HAL_I2C_MspInit+0x88>)
 8002c92:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002c96:	6413      	str	r3, [r2, #64]	; 0x40
 8002c98:	4b05      	ldr	r3, [pc, #20]	; (8002cb0 <HAL_I2C_MspInit+0x88>)
 8002c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ca0:	60fb      	str	r3, [r7, #12]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002ca4:	bf00      	nop
 8002ca6:	3728      	adds	r7, #40	; 0x28
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40005400 	.word	0x40005400
 8002cb0:	40023800 	.word	0x40023800
 8002cb4:	40020400 	.word	0x40020400

08002cb8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a08      	ldr	r2, [pc, #32]	; (8002ce8 <HAL_RTC_MspInit+0x30>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d10a      	bne.n	8002ce0 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002cca:	4b08      	ldr	r3, [pc, #32]	; (8002cec <HAL_RTC_MspInit+0x34>)
 8002ccc:	2201      	movs	r2, #1
 8002cce:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	2100      	movs	r1, #0
 8002cd4:	2029      	movs	r0, #41	; 0x29
 8002cd6:	f000 fe7b 	bl	80039d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002cda:	2029      	movs	r0, #41	; 0x29
 8002cdc:	f000 fe94 	bl	8003a08 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002ce0:	bf00      	nop
 8002ce2:	3708      	adds	r7, #8
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	40002800 	.word	0x40002800
 8002cec:	42470e3c 	.word	0x42470e3c

08002cf0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d00:	d10e      	bne.n	8002d20 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d02:	2300      	movs	r3, #0
 8002d04:	60fb      	str	r3, [r7, #12]
 8002d06:	4b13      	ldr	r3, [pc, #76]	; (8002d54 <HAL_TIM_Base_MspInit+0x64>)
 8002d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0a:	4a12      	ldr	r2, [pc, #72]	; (8002d54 <HAL_TIM_Base_MspInit+0x64>)
 8002d0c:	f043 0301 	orr.w	r3, r3, #1
 8002d10:	6413      	str	r3, [r2, #64]	; 0x40
 8002d12:	4b10      	ldr	r3, [pc, #64]	; (8002d54 <HAL_TIM_Base_MspInit+0x64>)
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	60fb      	str	r3, [r7, #12]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002d1e:	e012      	b.n	8002d46 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a0c      	ldr	r2, [pc, #48]	; (8002d58 <HAL_TIM_Base_MspInit+0x68>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d10d      	bne.n	8002d46 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60bb      	str	r3, [r7, #8]
 8002d2e:	4b09      	ldr	r3, [pc, #36]	; (8002d54 <HAL_TIM_Base_MspInit+0x64>)
 8002d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d32:	4a08      	ldr	r2, [pc, #32]	; (8002d54 <HAL_TIM_Base_MspInit+0x64>)
 8002d34:	f043 0302 	orr.w	r3, r3, #2
 8002d38:	6413      	str	r3, [r2, #64]	; 0x40
 8002d3a:	4b06      	ldr	r3, [pc, #24]	; (8002d54 <HAL_TIM_Base_MspInit+0x64>)
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3e:	f003 0302 	and.w	r3, r3, #2
 8002d42:	60bb      	str	r3, [r7, #8]
 8002d44:	68bb      	ldr	r3, [r7, #8]
}
 8002d46:	bf00      	nop
 8002d48:	3714      	adds	r7, #20
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	40023800 	.word	0x40023800
 8002d58:	40000400 	.word	0x40000400

08002d5c <HAL_TIM_MspPostInit>:
  /* USER CODE END TIM3_MspDeInit 1 */
  }

}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b088      	sub	sp, #32
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d64:	f107 030c 	add.w	r3, r7, #12
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]
 8002d6c:	605a      	str	r2, [r3, #4]
 8002d6e:	609a      	str	r2, [r3, #8]
 8002d70:	60da      	str	r2, [r3, #12]
 8002d72:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d7c:	d11d      	bne.n	8002dba <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60bb      	str	r3, [r7, #8]
 8002d82:	4b10      	ldr	r3, [pc, #64]	; (8002dc4 <HAL_TIM_MspPostInit+0x68>)
 8002d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d86:	4a0f      	ldr	r2, [pc, #60]	; (8002dc4 <HAL_TIM_MspPostInit+0x68>)
 8002d88:	f043 0301 	orr.w	r3, r3, #1
 8002d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d8e:	4b0d      	ldr	r3, [pc, #52]	; (8002dc4 <HAL_TIM_MspPostInit+0x68>)
 8002d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d92:	f003 0301 	and.w	r3, r3, #1
 8002d96:	60bb      	str	r3, [r7, #8]
 8002d98:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002d9a:	2320      	movs	r3, #32
 8002d9c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d9e:	2302      	movs	r3, #2
 8002da0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da2:	2300      	movs	r3, #0
 8002da4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da6:	2300      	movs	r3, #0
 8002da8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002daa:	2301      	movs	r3, #1
 8002dac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dae:	f107 030c 	add.w	r3, r7, #12
 8002db2:	4619      	mov	r1, r3
 8002db4:	4804      	ldr	r0, [pc, #16]	; (8002dc8 <HAL_TIM_MspPostInit+0x6c>)
 8002db6:	f001 f91f 	bl	8003ff8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002dba:	bf00      	nop
 8002dbc:	3720      	adds	r7, #32
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	40023800 	.word	0x40023800
 8002dc8:	40020000 	.word	0x40020000

08002dcc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b08c      	sub	sp, #48	; 0x30
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0);
 8002ddc:	2200      	movs	r2, #0
 8002dde:	6879      	ldr	r1, [r7, #4]
 8002de0:	2032      	movs	r0, #50	; 0x32
 8002de2:	f000 fdf5 	bl	80039d0 <HAL_NVIC_SetPriority>

  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002de6:	2032      	movs	r0, #50	; 0x32
 8002de8:	f000 fe0e 	bl	8003a08 <HAL_NVIC_EnableIRQ>
  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8002dec:	2300      	movs	r3, #0
 8002dee:	60fb      	str	r3, [r7, #12]
 8002df0:	4b1f      	ldr	r3, [pc, #124]	; (8002e70 <HAL_InitTick+0xa4>)
 8002df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df4:	4a1e      	ldr	r2, [pc, #120]	; (8002e70 <HAL_InitTick+0xa4>)
 8002df6:	f043 0308 	orr.w	r3, r3, #8
 8002dfa:	6413      	str	r3, [r2, #64]	; 0x40
 8002dfc:	4b1c      	ldr	r3, [pc, #112]	; (8002e70 <HAL_InitTick+0xa4>)
 8002dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e00:	f003 0308 	and.w	r3, r3, #8
 8002e04:	60fb      	str	r3, [r7, #12]
 8002e06:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002e08:	f107 0210 	add.w	r2, r7, #16
 8002e0c:	f107 0314 	add.w	r3, r7, #20
 8002e10:	4611      	mov	r1, r2
 8002e12:	4618      	mov	r0, r3
 8002e14:	f002 fc9a 	bl	800574c <HAL_RCC_GetClockConfig>

  /* Compute TIM5 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002e18:	f002 fc84 	bl	8005724 <HAL_RCC_GetPCLK1Freq>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e24:	4a13      	ldr	r2, [pc, #76]	; (8002e74 <HAL_InitTick+0xa8>)
 8002e26:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2a:	0c9b      	lsrs	r3, r3, #18
 8002e2c:	3b01      	subs	r3, #1
 8002e2e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8002e30:	4b11      	ldr	r3, [pc, #68]	; (8002e78 <HAL_InitTick+0xac>)
 8002e32:	4a12      	ldr	r2, [pc, #72]	; (8002e7c <HAL_InitTick+0xb0>)
 8002e34:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000 / 1000) - 1;
 8002e36:	4b10      	ldr	r3, [pc, #64]	; (8002e78 <HAL_InitTick+0xac>)
 8002e38:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002e3c:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8002e3e:	4a0e      	ldr	r2, [pc, #56]	; (8002e78 <HAL_InitTick+0xac>)
 8002e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e42:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8002e44:	4b0c      	ldr	r3, [pc, #48]	; (8002e78 <HAL_InitTick+0xac>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e4a:	4b0b      	ldr	r3, [pc, #44]	; (8002e78 <HAL_InitTick+0xac>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 8002e50:	4809      	ldr	r0, [pc, #36]	; (8002e78 <HAL_InitTick+0xac>)
 8002e52:	f003 f997 	bl	8006184 <HAL_TIM_Base_Init>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d104      	bne.n	8002e66 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 8002e5c:	4806      	ldr	r0, [pc, #24]	; (8002e78 <HAL_InitTick+0xac>)
 8002e5e:	f003 f9e0 	bl	8006222 <HAL_TIM_Base_Start_IT>
 8002e62:	4603      	mov	r3, r0
 8002e64:	e000      	b.n	8002e68 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3730      	adds	r7, #48	; 0x30
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	40023800 	.word	0x40023800
 8002e74:	431bde83 	.word	0x431bde83
 8002e78:	200006f8 	.word	0x200006f8
 8002e7c:	40000c00 	.word	0x40000c00

08002e80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002e84:	bf00      	nop
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr

08002e8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e92:	e7fe      	b.n	8002e92 <HardFault_Handler+0x4>

08002e94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e98:	e7fe      	b.n	8002e98 <MemManage_Handler+0x4>

08002e9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e9a:	b480      	push	{r7}
 8002e9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e9e:	e7fe      	b.n	8002e9e <BusFault_Handler+0x4>

08002ea0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ea4:	e7fe      	b.n	8002ea4 <UsageFault_Handler+0x4>

08002ea6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002eaa:	bf00      	nop
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8002eb8:	4802      	ldr	r0, [pc, #8]	; (8002ec4 <RTC_Alarm_IRQHandler+0x10>)
 8002eba:	f003 f897 	bl	8005fec <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8002ebe:	bf00      	nop
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	200001f0 	.word	0x200001f0

08002ec8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002ecc:	4802      	ldr	r0, [pc, #8]	; (8002ed8 <TIM5_IRQHandler+0x10>)
 8002ece:	f003 fa33 	bl	8006338 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002ed2:	bf00      	nop
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	200006f8 	.word	0x200006f8

08002edc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002ee0:	4802      	ldr	r0, [pc, #8]	; (8002eec <DMA2_Stream0_IRQHandler+0x10>)
 8002ee2:	f000 fe4d 	bl	8003b80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002ee6:	bf00      	nop
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	2000013c 	.word	0x2000013c

08002ef0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b086      	sub	sp, #24
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ef8:	4a14      	ldr	r2, [pc, #80]	; (8002f4c <_sbrk+0x5c>)
 8002efa:	4b15      	ldr	r3, [pc, #84]	; (8002f50 <_sbrk+0x60>)
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f04:	4b13      	ldr	r3, [pc, #76]	; (8002f54 <_sbrk+0x64>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d102      	bne.n	8002f12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f0c:	4b11      	ldr	r3, [pc, #68]	; (8002f54 <_sbrk+0x64>)
 8002f0e:	4a12      	ldr	r2, [pc, #72]	; (8002f58 <_sbrk+0x68>)
 8002f10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f12:	4b10      	ldr	r3, [pc, #64]	; (8002f54 <_sbrk+0x64>)
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4413      	add	r3, r2
 8002f1a:	693a      	ldr	r2, [r7, #16]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d207      	bcs.n	8002f30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f20:	f006 f87c 	bl	800901c <__errno>
 8002f24:	4603      	mov	r3, r0
 8002f26:	220c      	movs	r2, #12
 8002f28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f2e:	e009      	b.n	8002f44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f30:	4b08      	ldr	r3, [pc, #32]	; (8002f54 <_sbrk+0x64>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f36:	4b07      	ldr	r3, [pc, #28]	; (8002f54 <_sbrk+0x64>)
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4413      	add	r3, r2
 8002f3e:	4a05      	ldr	r2, [pc, #20]	; (8002f54 <_sbrk+0x64>)
 8002f40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f42:	68fb      	ldr	r3, [r7, #12]
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3718      	adds	r7, #24
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	20020000 	.word	0x20020000
 8002f50:	00000400 	.word	0x00000400
 8002f54:	20000738 	.word	0x20000738
 8002f58:	200044a0 	.word	0x200044a0

08002f5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f60:	4b08      	ldr	r3, [pc, #32]	; (8002f84 <SystemInit+0x28>)
 8002f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f66:	4a07      	ldr	r2, [pc, #28]	; (8002f84 <SystemInit+0x28>)
 8002f68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002f70:	4b04      	ldr	r3, [pc, #16]	; (8002f84 <SystemInit+0x28>)
 8002f72:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f76:	609a      	str	r2, [r3, #8]
#endif
}
 8002f78:	bf00      	nop
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	e000ed00 	.word	0xe000ed00

08002f88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002f88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002fc0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002f8c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002f8e:	e003      	b.n	8002f98 <LoopCopyDataInit>

08002f90 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002f90:	4b0c      	ldr	r3, [pc, #48]	; (8002fc4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002f92:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002f94:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002f96:	3104      	adds	r1, #4

08002f98 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002f98:	480b      	ldr	r0, [pc, #44]	; (8002fc8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002f9a:	4b0c      	ldr	r3, [pc, #48]	; (8002fcc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002f9c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002f9e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002fa0:	d3f6      	bcc.n	8002f90 <CopyDataInit>
  ldr  r2, =_sbss
 8002fa2:	4a0b      	ldr	r2, [pc, #44]	; (8002fd0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002fa4:	e002      	b.n	8002fac <LoopFillZerobss>

08002fa6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002fa6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002fa8:	f842 3b04 	str.w	r3, [r2], #4

08002fac <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002fac:	4b09      	ldr	r3, [pc, #36]	; (8002fd4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002fae:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002fb0:	d3f9      	bcc.n	8002fa6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002fb2:	f7ff ffd3 	bl	8002f5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002fb6:	f006 f837 	bl	8009028 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002fba:	f7ff f9d3 	bl	8002364 <main>
  bx  lr    
 8002fbe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002fc0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002fc4:	08009cbc 	.word	0x08009cbc
  ldr  r0, =_sdata
 8002fc8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002fcc:	2000008c 	.word	0x2000008c
  ldr  r2, =_sbss
 8002fd0:	2000008c 	.word	0x2000008c
  ldr  r3, = _ebss
 8002fd4:	2000449c 	.word	0x2000449c

08002fd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002fd8:	e7fe      	b.n	8002fd8 <ADC_IRQHandler>
	...

08002fdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fe0:	4b0e      	ldr	r3, [pc, #56]	; (800301c <HAL_Init+0x40>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a0d      	ldr	r2, [pc, #52]	; (800301c <HAL_Init+0x40>)
 8002fe6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fec:	4b0b      	ldr	r3, [pc, #44]	; (800301c <HAL_Init+0x40>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a0a      	ldr	r2, [pc, #40]	; (800301c <HAL_Init+0x40>)
 8002ff2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ff6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ff8:	4b08      	ldr	r3, [pc, #32]	; (800301c <HAL_Init+0x40>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a07      	ldr	r2, [pc, #28]	; (800301c <HAL_Init+0x40>)
 8002ffe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003002:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003004:	2003      	movs	r0, #3
 8003006:	f000 fcd8 	bl	80039ba <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800300a:	2000      	movs	r0, #0
 800300c:	f7ff fede 	bl	8002dcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003010:	f7ff fd6c 	bl	8002aec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	40023c00 	.word	0x40023c00

08003020 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003024:	4b06      	ldr	r3, [pc, #24]	; (8003040 <HAL_IncTick+0x20>)
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	461a      	mov	r2, r3
 800302a:	4b06      	ldr	r3, [pc, #24]	; (8003044 <HAL_IncTick+0x24>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4413      	add	r3, r2
 8003030:	4a04      	ldr	r2, [pc, #16]	; (8003044 <HAL_IncTick+0x24>)
 8003032:	6013      	str	r3, [r2, #0]
}
 8003034:	bf00      	nop
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr
 800303e:	bf00      	nop
 8003040:	20000020 	.word	0x20000020
 8003044:	2000073c 	.word	0x2000073c

08003048 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
  return uwTick;
 800304c:	4b03      	ldr	r3, [pc, #12]	; (800305c <HAL_GetTick+0x14>)
 800304e:	681b      	ldr	r3, [r3, #0]
}
 8003050:	4618      	mov	r0, r3
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	2000073c 	.word	0x2000073c

08003060 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003068:	f7ff ffee 	bl	8003048 <HAL_GetTick>
 800306c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003078:	d005      	beq.n	8003086 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800307a:	4b0a      	ldr	r3, [pc, #40]	; (80030a4 <HAL_Delay+0x44>)
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	461a      	mov	r2, r3
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	4413      	add	r3, r2
 8003084:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003086:	bf00      	nop
 8003088:	f7ff ffde 	bl	8003048 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	429a      	cmp	r2, r3
 8003096:	d8f7      	bhi.n	8003088 <HAL_Delay+0x28>
  {
  }
}
 8003098:	bf00      	nop
 800309a:	bf00      	nop
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	20000020 	.word	0x20000020

080030a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030b0:	2300      	movs	r3, #0
 80030b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e033      	b.n	8003126 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d109      	bne.n	80030da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f7ff fd38 	bl	8002b3c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2200      	movs	r2, #0
 80030d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	f003 0310 	and.w	r3, r3, #16
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d118      	bne.n	8003118 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80030ee:	f023 0302 	bic.w	r3, r3, #2
 80030f2:	f043 0202 	orr.w	r2, r3, #2
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 fab4 	bl	8003668 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310a:	f023 0303 	bic.w	r3, r3, #3
 800310e:	f043 0201 	orr.w	r2, r3, #1
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	641a      	str	r2, [r3, #64]	; 0x40
 8003116:	e001      	b.n	800311c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003124:	7bfb      	ldrb	r3, [r7, #15]
}
 8003126:	4618      	mov	r0, r3
 8003128:	3710      	adds	r7, #16
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
	...

08003130 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003130:	b480      	push	{r7}
 8003132:	b085      	sub	sp, #20
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003138:	2300      	movs	r3, #0
 800313a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003142:	2b01      	cmp	r3, #1
 8003144:	d101      	bne.n	800314a <HAL_ADC_Start+0x1a>
 8003146:	2302      	movs	r3, #2
 8003148:	e08a      	b.n	8003260 <HAL_ADC_Start+0x130>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2201      	movs	r2, #1
 800314e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	f003 0301 	and.w	r3, r3, #1
 800315c:	2b01      	cmp	r3, #1
 800315e:	d018      	beq.n	8003192 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	689a      	ldr	r2, [r3, #8]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f042 0201 	orr.w	r2, r2, #1
 800316e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003170:	4b3e      	ldr	r3, [pc, #248]	; (800326c <HAL_ADC_Start+0x13c>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a3e      	ldr	r2, [pc, #248]	; (8003270 <HAL_ADC_Start+0x140>)
 8003176:	fba2 2303 	umull	r2, r3, r2, r3
 800317a:	0c9a      	lsrs	r2, r3, #18
 800317c:	4613      	mov	r3, r2
 800317e:	005b      	lsls	r3, r3, #1
 8003180:	4413      	add	r3, r2
 8003182:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003184:	e002      	b.n	800318c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	3b01      	subs	r3, #1
 800318a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1f9      	bne.n	8003186 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f003 0301 	and.w	r3, r3, #1
 800319c:	2b01      	cmp	r3, #1
 800319e:	d15e      	bne.n	800325e <HAL_ADC_Start+0x12e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80031a8:	f023 0301 	bic.w	r3, r3, #1
 80031ac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d007      	beq.n	80031d2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031ca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031de:	d106      	bne.n	80031ee <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e4:	f023 0206 	bic.w	r2, r3, #6
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	645a      	str	r2, [r3, #68]	; 0x44
 80031ec:	e002      	b.n	80031f4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80031fc:	4b1d      	ldr	r3, [pc, #116]	; (8003274 <HAL_ADC_Start+0x144>)
 80031fe:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003208:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f003 031f 	and.w	r3, r3, #31
 8003212:	2b00      	cmp	r3, #0
 8003214:	d10f      	bne.n	8003236 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d11c      	bne.n	800325e <HAL_ADC_Start+0x12e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689a      	ldr	r2, [r3, #8]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003232:	609a      	str	r2, [r3, #8]
 8003234:	e013      	b.n	800325e <HAL_ADC_Start+0x12e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a0f      	ldr	r2, [pc, #60]	; (8003278 <HAL_ADC_Start+0x148>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d10e      	bne.n	800325e <HAL_ADC_Start+0x12e>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d107      	bne.n	800325e <HAL_ADC_Start+0x12e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	689a      	ldr	r2, [r3, #8]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800325c:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3714      	adds	r7, #20
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr
 800326c:	20000018 	.word	0x20000018
 8003270:	431bde83 	.word	0x431bde83
 8003274:	40012300 	.word	0x40012300
 8003278:	40012000 	.word	0x40012000

0800327c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800328a:	2b01      	cmp	r3, #1
 800328c:	d101      	bne.n	8003292 <HAL_ADC_Stop+0x16>
 800328e:	2302      	movs	r3, #2
 8003290:	e021      	b.n	80032d6 <HAL_ADC_Stop+0x5a>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2201      	movs	r2, #1
 8003296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	689a      	ldr	r2, [r3, #8]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f022 0201 	bic.w	r2, r2, #1
 80032a8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	f003 0301 	and.w	r3, r3, #1
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d109      	bne.n	80032cc <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032bc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80032c0:	f023 0301 	bic.w	r3, r3, #1
 80032c4:	f043 0201 	orr.w	r2, r3, #1
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr

080032e2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80032e2:	b580      	push	{r7, lr}
 80032e4:	b084      	sub	sp, #16
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
 80032ea:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80032ec:	2300      	movs	r3, #0
 80032ee:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032fe:	d113      	bne.n	8003328 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800330a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800330e:	d10b      	bne.n	8003328 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003314:	f043 0220 	orr.w	r2, r3, #32
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e05c      	b.n	80033e2 <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003328:	f7ff fe8e 	bl	8003048 <HAL_GetTick>
 800332c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800332e:	e01a      	b.n	8003366 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003336:	d016      	beq.n	8003366 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d007      	beq.n	800334e <HAL_ADC_PollForConversion+0x6c>
 800333e:	f7ff fe83 	bl	8003048 <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	683a      	ldr	r2, [r7, #0]
 800334a:	429a      	cmp	r2, r3
 800334c:	d20b      	bcs.n	8003366 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003352:	f043 0204 	orr.w	r2, r3, #4
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e03d      	b.n	80033e2 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0302 	and.w	r3, r3, #2
 8003370:	2b02      	cmp	r3, #2
 8003372:	d1dd      	bne.n	8003330 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f06f 0212 	mvn.w	r2, #18
 800337c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003382:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d123      	bne.n	80033e0 <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800339c:	2b00      	cmp	r3, #0
 800339e:	d11f      	bne.n	80033e0 <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d006      	beq.n	80033bc <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d111      	bne.n	80033e0 <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d105      	bne.n	80033e0 <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d8:	f043 0201 	orr.w	r2, r3, #1
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80033ea:	b480      	push	{r7}
 80033ec:	b083      	sub	sp, #12
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003404:	b480      	push	{r7}
 8003406:	b085      	sub	sp, #20
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800340e:	2300      	movs	r3, #0
 8003410:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003418:	2b01      	cmp	r3, #1
 800341a:	d101      	bne.n	8003420 <HAL_ADC_ConfigChannel+0x1c>
 800341c:	2302      	movs	r3, #2
 800341e:	e113      	b.n	8003648 <HAL_ADC_ConfigChannel+0x244>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2b09      	cmp	r3, #9
 800342e:	d925      	bls.n	800347c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68d9      	ldr	r1, [r3, #12]
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	b29b      	uxth	r3, r3
 800343c:	461a      	mov	r2, r3
 800343e:	4613      	mov	r3, r2
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	4413      	add	r3, r2
 8003444:	3b1e      	subs	r3, #30
 8003446:	2207      	movs	r2, #7
 8003448:	fa02 f303 	lsl.w	r3, r2, r3
 800344c:	43da      	mvns	r2, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	400a      	ands	r2, r1
 8003454:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	68d9      	ldr	r1, [r3, #12]
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	689a      	ldr	r2, [r3, #8]
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	b29b      	uxth	r3, r3
 8003466:	4618      	mov	r0, r3
 8003468:	4603      	mov	r3, r0
 800346a:	005b      	lsls	r3, r3, #1
 800346c:	4403      	add	r3, r0
 800346e:	3b1e      	subs	r3, #30
 8003470:	409a      	lsls	r2, r3
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	430a      	orrs	r2, r1
 8003478:	60da      	str	r2, [r3, #12]
 800347a:	e022      	b.n	80034c2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6919      	ldr	r1, [r3, #16]
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	b29b      	uxth	r3, r3
 8003488:	461a      	mov	r2, r3
 800348a:	4613      	mov	r3, r2
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	4413      	add	r3, r2
 8003490:	2207      	movs	r2, #7
 8003492:	fa02 f303 	lsl.w	r3, r2, r3
 8003496:	43da      	mvns	r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	400a      	ands	r2, r1
 800349e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	6919      	ldr	r1, [r3, #16]
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	689a      	ldr	r2, [r3, #8]
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	4618      	mov	r0, r3
 80034b2:	4603      	mov	r3, r0
 80034b4:	005b      	lsls	r3, r3, #1
 80034b6:	4403      	add	r3, r0
 80034b8:	409a      	lsls	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	430a      	orrs	r2, r1
 80034c0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	2b06      	cmp	r3, #6
 80034c8:	d824      	bhi.n	8003514 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	4613      	mov	r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	4413      	add	r3, r2
 80034da:	3b05      	subs	r3, #5
 80034dc:	221f      	movs	r2, #31
 80034de:	fa02 f303 	lsl.w	r3, r2, r3
 80034e2:	43da      	mvns	r2, r3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	400a      	ands	r2, r1
 80034ea:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	4618      	mov	r0, r3
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	685a      	ldr	r2, [r3, #4]
 80034fe:	4613      	mov	r3, r2
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	4413      	add	r3, r2
 8003504:	3b05      	subs	r3, #5
 8003506:	fa00 f203 	lsl.w	r2, r0, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	430a      	orrs	r2, r1
 8003510:	635a      	str	r2, [r3, #52]	; 0x34
 8003512:	e04c      	b.n	80035ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	2b0c      	cmp	r3, #12
 800351a:	d824      	bhi.n	8003566 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	685a      	ldr	r2, [r3, #4]
 8003526:	4613      	mov	r3, r2
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	4413      	add	r3, r2
 800352c:	3b23      	subs	r3, #35	; 0x23
 800352e:	221f      	movs	r2, #31
 8003530:	fa02 f303 	lsl.w	r3, r2, r3
 8003534:	43da      	mvns	r2, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	400a      	ands	r2, r1
 800353c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	b29b      	uxth	r3, r3
 800354a:	4618      	mov	r0, r3
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	4613      	mov	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	4413      	add	r3, r2
 8003556:	3b23      	subs	r3, #35	; 0x23
 8003558:	fa00 f203 	lsl.w	r2, r0, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	430a      	orrs	r2, r1
 8003562:	631a      	str	r2, [r3, #48]	; 0x30
 8003564:	e023      	b.n	80035ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685a      	ldr	r2, [r3, #4]
 8003570:	4613      	mov	r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	4413      	add	r3, r2
 8003576:	3b41      	subs	r3, #65	; 0x41
 8003578:	221f      	movs	r2, #31
 800357a:	fa02 f303 	lsl.w	r3, r2, r3
 800357e:	43da      	mvns	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	400a      	ands	r2, r1
 8003586:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	b29b      	uxth	r3, r3
 8003594:	4618      	mov	r0, r3
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685a      	ldr	r2, [r3, #4]
 800359a:	4613      	mov	r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	4413      	add	r3, r2
 80035a0:	3b41      	subs	r3, #65	; 0x41
 80035a2:	fa00 f203 	lsl.w	r2, r0, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	430a      	orrs	r2, r1
 80035ac:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035ae:	4b29      	ldr	r3, [pc, #164]	; (8003654 <HAL_ADC_ConfigChannel+0x250>)
 80035b0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a28      	ldr	r2, [pc, #160]	; (8003658 <HAL_ADC_ConfigChannel+0x254>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d10f      	bne.n	80035dc <HAL_ADC_ConfigChannel+0x1d8>
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2b12      	cmp	r3, #18
 80035c2:	d10b      	bne.n	80035dc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a1d      	ldr	r2, [pc, #116]	; (8003658 <HAL_ADC_ConfigChannel+0x254>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d12b      	bne.n	800363e <HAL_ADC_ConfigChannel+0x23a>
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a1c      	ldr	r2, [pc, #112]	; (800365c <HAL_ADC_ConfigChannel+0x258>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d003      	beq.n	80035f8 <HAL_ADC_ConfigChannel+0x1f4>
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2b11      	cmp	r3, #17
 80035f6:	d122      	bne.n	800363e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a11      	ldr	r2, [pc, #68]	; (800365c <HAL_ADC_ConfigChannel+0x258>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d111      	bne.n	800363e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800361a:	4b11      	ldr	r3, [pc, #68]	; (8003660 <HAL_ADC_ConfigChannel+0x25c>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a11      	ldr	r2, [pc, #68]	; (8003664 <HAL_ADC_ConfigChannel+0x260>)
 8003620:	fba2 2303 	umull	r2, r3, r2, r3
 8003624:	0c9a      	lsrs	r2, r3, #18
 8003626:	4613      	mov	r3, r2
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	4413      	add	r3, r2
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003630:	e002      	b.n	8003638 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	3b01      	subs	r3, #1
 8003636:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d1f9      	bne.n	8003632 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2200      	movs	r2, #0
 8003642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003646:	2300      	movs	r3, #0
}
 8003648:	4618      	mov	r0, r3
 800364a:	3714      	adds	r7, #20
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr
 8003654:	40012300 	.word	0x40012300
 8003658:	40012000 	.word	0x40012000
 800365c:	10000012 	.word	0x10000012
 8003660:	20000018 	.word	0x20000018
 8003664:	431bde83 	.word	0x431bde83

08003668 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003668:	b480      	push	{r7}
 800366a:	b085      	sub	sp, #20
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003670:	4b79      	ldr	r3, [pc, #484]	; (8003858 <ADC_Init+0x1f0>)
 8003672:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	685a      	ldr	r2, [r3, #4]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	431a      	orrs	r2, r3
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	685a      	ldr	r2, [r3, #4]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800369c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	6859      	ldr	r1, [r3, #4]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	691b      	ldr	r3, [r3, #16]
 80036a8:	021a      	lsls	r2, r3, #8
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	430a      	orrs	r2, r1
 80036b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	685a      	ldr	r2, [r3, #4]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80036c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	6859      	ldr	r1, [r3, #4]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	689a      	ldr	r2, [r3, #8]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	430a      	orrs	r2, r1
 80036d2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	689a      	ldr	r2, [r3, #8]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	6899      	ldr	r1, [r3, #8]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	68da      	ldr	r2, [r3, #12]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	430a      	orrs	r2, r1
 80036f4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036fa:	4a58      	ldr	r2, [pc, #352]	; (800385c <ADC_Init+0x1f4>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d022      	beq.n	8003746 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689a      	ldr	r2, [r3, #8]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800370e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	6899      	ldr	r1, [r3, #8]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	430a      	orrs	r2, r1
 8003720:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689a      	ldr	r2, [r3, #8]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003730:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	6899      	ldr	r1, [r3, #8]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	430a      	orrs	r2, r1
 8003742:	609a      	str	r2, [r3, #8]
 8003744:	e00f      	b.n	8003766 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	689a      	ldr	r2, [r3, #8]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003754:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003764:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	689a      	ldr	r2, [r3, #8]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f022 0202 	bic.w	r2, r2, #2
 8003774:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6899      	ldr	r1, [r3, #8]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	7e1b      	ldrb	r3, [r3, #24]
 8003780:	005a      	lsls	r2, r3, #1
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	430a      	orrs	r2, r1
 8003788:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d01b      	beq.n	80037cc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	685a      	ldr	r2, [r3, #4]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80037a2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	685a      	ldr	r2, [r3, #4]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80037b2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	6859      	ldr	r1, [r3, #4]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037be:	3b01      	subs	r3, #1
 80037c0:	035a      	lsls	r2, r3, #13
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	430a      	orrs	r2, r1
 80037c8:	605a      	str	r2, [r3, #4]
 80037ca:	e007      	b.n	80037dc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	685a      	ldr	r2, [r3, #4]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037da:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80037ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	69db      	ldr	r3, [r3, #28]
 80037f6:	3b01      	subs	r3, #1
 80037f8:	051a      	lsls	r2, r3, #20
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	430a      	orrs	r2, r1
 8003800:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	689a      	ldr	r2, [r3, #8]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003810:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	6899      	ldr	r1, [r3, #8]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800381e:	025a      	lsls	r2, r3, #9
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	430a      	orrs	r2, r1
 8003826:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	689a      	ldr	r2, [r3, #8]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003836:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	6899      	ldr	r1, [r3, #8]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	695b      	ldr	r3, [r3, #20]
 8003842:	029a      	lsls	r2, r3, #10
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	430a      	orrs	r2, r1
 800384a:	609a      	str	r2, [r3, #8]
}
 800384c:	bf00      	nop
 800384e:	3714      	adds	r7, #20
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr
 8003858:	40012300 	.word	0x40012300
 800385c:	0f000001 	.word	0x0f000001

08003860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f003 0307 	and.w	r3, r3, #7
 800386e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003870:	4b0c      	ldr	r3, [pc, #48]	; (80038a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003876:	68ba      	ldr	r2, [r7, #8]
 8003878:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800387c:	4013      	ands	r3, r2
 800387e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003888:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800388c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003892:	4a04      	ldr	r2, [pc, #16]	; (80038a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	60d3      	str	r3, [r2, #12]
}
 8003898:	bf00      	nop
 800389a:	3714      	adds	r7, #20
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr
 80038a4:	e000ed00 	.word	0xe000ed00

080038a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038ac:	4b04      	ldr	r3, [pc, #16]	; (80038c0 <__NVIC_GetPriorityGrouping+0x18>)
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	0a1b      	lsrs	r3, r3, #8
 80038b2:	f003 0307 	and.w	r3, r3, #7
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr
 80038c0:	e000ed00 	.word	0xe000ed00

080038c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	4603      	mov	r3, r0
 80038cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	db0b      	blt.n	80038ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038d6:	79fb      	ldrb	r3, [r7, #7]
 80038d8:	f003 021f 	and.w	r2, r3, #31
 80038dc:	4907      	ldr	r1, [pc, #28]	; (80038fc <__NVIC_EnableIRQ+0x38>)
 80038de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e2:	095b      	lsrs	r3, r3, #5
 80038e4:	2001      	movs	r0, #1
 80038e6:	fa00 f202 	lsl.w	r2, r0, r2
 80038ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80038ee:	bf00      	nop
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	e000e100 	.word	0xe000e100

08003900 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	4603      	mov	r3, r0
 8003908:	6039      	str	r1, [r7, #0]
 800390a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800390c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003910:	2b00      	cmp	r3, #0
 8003912:	db0a      	blt.n	800392a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	b2da      	uxtb	r2, r3
 8003918:	490c      	ldr	r1, [pc, #48]	; (800394c <__NVIC_SetPriority+0x4c>)
 800391a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800391e:	0112      	lsls	r2, r2, #4
 8003920:	b2d2      	uxtb	r2, r2
 8003922:	440b      	add	r3, r1
 8003924:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003928:	e00a      	b.n	8003940 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	b2da      	uxtb	r2, r3
 800392e:	4908      	ldr	r1, [pc, #32]	; (8003950 <__NVIC_SetPriority+0x50>)
 8003930:	79fb      	ldrb	r3, [r7, #7]
 8003932:	f003 030f 	and.w	r3, r3, #15
 8003936:	3b04      	subs	r3, #4
 8003938:	0112      	lsls	r2, r2, #4
 800393a:	b2d2      	uxtb	r2, r2
 800393c:	440b      	add	r3, r1
 800393e:	761a      	strb	r2, [r3, #24]
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr
 800394c:	e000e100 	.word	0xe000e100
 8003950:	e000ed00 	.word	0xe000ed00

08003954 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003954:	b480      	push	{r7}
 8003956:	b089      	sub	sp, #36	; 0x24
 8003958:	af00      	add	r7, sp, #0
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	60b9      	str	r1, [r7, #8]
 800395e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f003 0307 	and.w	r3, r3, #7
 8003966:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	f1c3 0307 	rsb	r3, r3, #7
 800396e:	2b04      	cmp	r3, #4
 8003970:	bf28      	it	cs
 8003972:	2304      	movcs	r3, #4
 8003974:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	3304      	adds	r3, #4
 800397a:	2b06      	cmp	r3, #6
 800397c:	d902      	bls.n	8003984 <NVIC_EncodePriority+0x30>
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	3b03      	subs	r3, #3
 8003982:	e000      	b.n	8003986 <NVIC_EncodePriority+0x32>
 8003984:	2300      	movs	r3, #0
 8003986:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003988:	f04f 32ff 	mov.w	r2, #4294967295
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	fa02 f303 	lsl.w	r3, r2, r3
 8003992:	43da      	mvns	r2, r3
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	401a      	ands	r2, r3
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800399c:	f04f 31ff 	mov.w	r1, #4294967295
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	fa01 f303 	lsl.w	r3, r1, r3
 80039a6:	43d9      	mvns	r1, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039ac:	4313      	orrs	r3, r2
         );
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3724      	adds	r7, #36	; 0x24
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr

080039ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b082      	sub	sp, #8
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f7ff ff4c 	bl	8003860 <__NVIC_SetPriorityGrouping>
}
 80039c8:	bf00      	nop
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b086      	sub	sp, #24
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	4603      	mov	r3, r0
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]
 80039dc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039de:	2300      	movs	r3, #0
 80039e0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039e2:	f7ff ff61 	bl	80038a8 <__NVIC_GetPriorityGrouping>
 80039e6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	68b9      	ldr	r1, [r7, #8]
 80039ec:	6978      	ldr	r0, [r7, #20]
 80039ee:	f7ff ffb1 	bl	8003954 <NVIC_EncodePriority>
 80039f2:	4602      	mov	r2, r0
 80039f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039f8:	4611      	mov	r1, r2
 80039fa:	4618      	mov	r0, r3
 80039fc:	f7ff ff80 	bl	8003900 <__NVIC_SetPriority>
}
 8003a00:	bf00      	nop
 8003a02:	3718      	adds	r7, #24
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	4603      	mov	r3, r0
 8003a10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f7ff ff54 	bl	80038c4 <__NVIC_EnableIRQ>
}
 8003a1c:	bf00      	nop
 8003a1e:	3708      	adds	r7, #8
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a30:	f7ff fb0a 	bl	8003048 <HAL_GetTick>
 8003a34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d101      	bne.n	8003a40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e099      	b.n	8003b74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2202      	movs	r2, #2
 8003a4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f022 0201 	bic.w	r2, r2, #1
 8003a5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a60:	e00f      	b.n	8003a82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a62:	f7ff faf1 	bl	8003048 <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	2b05      	cmp	r3, #5
 8003a6e:	d908      	bls.n	8003a82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2220      	movs	r2, #32
 8003a74:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2203      	movs	r2, #3
 8003a7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e078      	b.n	8003b74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1e8      	bne.n	8003a62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a98:	697a      	ldr	r2, [r7, #20]
 8003a9a:	4b38      	ldr	r3, [pc, #224]	; (8003b7c <HAL_DMA_Init+0x158>)
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003aae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	691b      	ldr	r3, [r3, #16]
 8003ab4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	699b      	ldr	r3, [r3, #24]
 8003ac0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ac6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a1b      	ldr	r3, [r3, #32]
 8003acc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ace:	697a      	ldr	r2, [r7, #20]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad8:	2b04      	cmp	r3, #4
 8003ada:	d107      	bne.n	8003aec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	697a      	ldr	r2, [r7, #20]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	697a      	ldr	r2, [r7, #20]
 8003af2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	f023 0307 	bic.w	r3, r3, #7
 8003b02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b08:	697a      	ldr	r2, [r7, #20]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	d117      	bne.n	8003b46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00e      	beq.n	8003b46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 f9e9 	bl	8003f00 <DMA_CheckFifoParam>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d008      	beq.n	8003b46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2240      	movs	r2, #64	; 0x40
 8003b38:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003b42:	2301      	movs	r3, #1
 8003b44:	e016      	b.n	8003b74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	697a      	ldr	r2, [r7, #20]
 8003b4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f000 f9a0 	bl	8003e94 <DMA_CalcBaseAndBitshift>
 8003b54:	4603      	mov	r3, r0
 8003b56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b5c:	223f      	movs	r2, #63	; 0x3f
 8003b5e:	409a      	lsls	r2, r3
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2200      	movs	r2, #0
 8003b68:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3718      	adds	r7, #24
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	f010803f 	.word	0xf010803f

08003b80 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003b8c:	4b8e      	ldr	r3, [pc, #568]	; (8003dc8 <HAL_DMA_IRQHandler+0x248>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a8e      	ldr	r2, [pc, #568]	; (8003dcc <HAL_DMA_IRQHandler+0x24c>)
 8003b92:	fba2 2303 	umull	r2, r3, r2, r3
 8003b96:	0a9b      	lsrs	r3, r3, #10
 8003b98:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b9e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003baa:	2208      	movs	r2, #8
 8003bac:	409a      	lsls	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d01a      	beq.n	8003bec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0304 	and.w	r3, r3, #4
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d013      	beq.n	8003bec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 0204 	bic.w	r2, r2, #4
 8003bd2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bd8:	2208      	movs	r2, #8
 8003bda:	409a      	lsls	r2, r3
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003be4:	f043 0201 	orr.w	r2, r3, #1
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	409a      	lsls	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d012      	beq.n	8003c22 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	695b      	ldr	r3, [r3, #20]
 8003c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00b      	beq.n	8003c22 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c0e:	2201      	movs	r2, #1
 8003c10:	409a      	lsls	r2, r3
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c1a:	f043 0202 	orr.w	r2, r3, #2
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c26:	2204      	movs	r2, #4
 8003c28:	409a      	lsls	r2, r3
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d012      	beq.n	8003c58 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0302 	and.w	r3, r3, #2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d00b      	beq.n	8003c58 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c44:	2204      	movs	r2, #4
 8003c46:	409a      	lsls	r2, r3
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c50:	f043 0204 	orr.w	r2, r3, #4
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c5c:	2210      	movs	r2, #16
 8003c5e:	409a      	lsls	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	4013      	ands	r3, r2
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d043      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0308 	and.w	r3, r3, #8
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d03c      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c7a:	2210      	movs	r2, #16
 8003c7c:	409a      	lsls	r2, r3
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d018      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d108      	bne.n	8003cb0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d024      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	4798      	blx	r3
 8003cae:	e01f      	b.n	8003cf0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d01b      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	4798      	blx	r3
 8003cc0:	e016      	b.n	8003cf0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d107      	bne.n	8003ce0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 0208 	bic.w	r2, r2, #8
 8003cde:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d003      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cf4:	2220      	movs	r2, #32
 8003cf6:	409a      	lsls	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	f000 808f 	beq.w	8003e20 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0310 	and.w	r3, r3, #16
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	f000 8087 	beq.w	8003e20 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d16:	2220      	movs	r2, #32
 8003d18:	409a      	lsls	r2, r3
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b05      	cmp	r3, #5
 8003d28:	d136      	bne.n	8003d98 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f022 0216 	bic.w	r2, r2, #22
 8003d38:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	695a      	ldr	r2, [r3, #20]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d48:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d103      	bne.n	8003d5a <HAL_DMA_IRQHandler+0x1da>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d007      	beq.n	8003d6a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f022 0208 	bic.w	r2, r2, #8
 8003d68:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d6e:	223f      	movs	r2, #63	; 0x3f
 8003d70:	409a      	lsls	r2, r3
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d07e      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	4798      	blx	r3
        }
        return;
 8003d96:	e079      	b.n	8003e8c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d01d      	beq.n	8003de2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d10d      	bne.n	8003dd0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d031      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	4798      	blx	r3
 8003dc4:	e02c      	b.n	8003e20 <HAL_DMA_IRQHandler+0x2a0>
 8003dc6:	bf00      	nop
 8003dc8:	20000018 	.word	0x20000018
 8003dcc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d023      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	4798      	blx	r3
 8003de0:	e01e      	b.n	8003e20 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d10f      	bne.n	8003e10 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f022 0210 	bic.w	r2, r2, #16
 8003dfe:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d003      	beq.n	8003e20 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d032      	beq.n	8003e8e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d022      	beq.n	8003e7a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2205      	movs	r2, #5
 8003e38:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f022 0201 	bic.w	r2, r2, #1
 8003e4a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	3301      	adds	r3, #1
 8003e50:	60bb      	str	r3, [r7, #8]
 8003e52:	697a      	ldr	r2, [r7, #20]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d307      	bcc.n	8003e68 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0301 	and.w	r3, r3, #1
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1f2      	bne.n	8003e4c <HAL_DMA_IRQHandler+0x2cc>
 8003e66:	e000      	b.n	8003e6a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003e68:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2201      	movs	r2, #1
 8003e76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d005      	beq.n	8003e8e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	4798      	blx	r3
 8003e8a:	e000      	b.n	8003e8e <HAL_DMA_IRQHandler+0x30e>
        return;
 8003e8c:	bf00      	nop
    }
  }
}
 8003e8e:	3718      	adds	r7, #24
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}

08003e94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b085      	sub	sp, #20
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	3b10      	subs	r3, #16
 8003ea4:	4a14      	ldr	r2, [pc, #80]	; (8003ef8 <DMA_CalcBaseAndBitshift+0x64>)
 8003ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eaa:	091b      	lsrs	r3, r3, #4
 8003eac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003eae:	4a13      	ldr	r2, [pc, #76]	; (8003efc <DMA_CalcBaseAndBitshift+0x68>)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2b03      	cmp	r3, #3
 8003ec0:	d909      	bls.n	8003ed6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003eca:	f023 0303 	bic.w	r3, r3, #3
 8003ece:	1d1a      	adds	r2, r3, #4
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	659a      	str	r2, [r3, #88]	; 0x58
 8003ed4:	e007      	b.n	8003ee6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003ede:	f023 0303 	bic.w	r3, r3, #3
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3714      	adds	r7, #20
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop
 8003ef8:	aaaaaaab 	.word	0xaaaaaaab
 8003efc:	08009c70 	.word	0x08009c70

08003f00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b085      	sub	sp, #20
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	699b      	ldr	r3, [r3, #24]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d11f      	bne.n	8003f5a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	2b03      	cmp	r3, #3
 8003f1e:	d856      	bhi.n	8003fce <DMA_CheckFifoParam+0xce>
 8003f20:	a201      	add	r2, pc, #4	; (adr r2, 8003f28 <DMA_CheckFifoParam+0x28>)
 8003f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f26:	bf00      	nop
 8003f28:	08003f39 	.word	0x08003f39
 8003f2c:	08003f4b 	.word	0x08003f4b
 8003f30:	08003f39 	.word	0x08003f39
 8003f34:	08003fcf 	.word	0x08003fcf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d046      	beq.n	8003fd2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f48:	e043      	b.n	8003fd2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f4e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003f52:	d140      	bne.n	8003fd6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f58:	e03d      	b.n	8003fd6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	699b      	ldr	r3, [r3, #24]
 8003f5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f62:	d121      	bne.n	8003fa8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	2b03      	cmp	r3, #3
 8003f68:	d837      	bhi.n	8003fda <DMA_CheckFifoParam+0xda>
 8003f6a:	a201      	add	r2, pc, #4	; (adr r2, 8003f70 <DMA_CheckFifoParam+0x70>)
 8003f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f70:	08003f81 	.word	0x08003f81
 8003f74:	08003f87 	.word	0x08003f87
 8003f78:	08003f81 	.word	0x08003f81
 8003f7c:	08003f99 	.word	0x08003f99
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	73fb      	strb	r3, [r7, #15]
      break;
 8003f84:	e030      	b.n	8003fe8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d025      	beq.n	8003fde <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f96:	e022      	b.n	8003fde <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003fa0:	d11f      	bne.n	8003fe2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003fa6:	e01c      	b.n	8003fe2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d903      	bls.n	8003fb6 <DMA_CheckFifoParam+0xb6>
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	2b03      	cmp	r3, #3
 8003fb2:	d003      	beq.n	8003fbc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003fb4:	e018      	b.n	8003fe8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	73fb      	strb	r3, [r7, #15]
      break;
 8003fba:	e015      	b.n	8003fe8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d00e      	beq.n	8003fe6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	73fb      	strb	r3, [r7, #15]
      break;
 8003fcc:	e00b      	b.n	8003fe6 <DMA_CheckFifoParam+0xe6>
      break;
 8003fce:	bf00      	nop
 8003fd0:	e00a      	b.n	8003fe8 <DMA_CheckFifoParam+0xe8>
      break;
 8003fd2:	bf00      	nop
 8003fd4:	e008      	b.n	8003fe8 <DMA_CheckFifoParam+0xe8>
      break;
 8003fd6:	bf00      	nop
 8003fd8:	e006      	b.n	8003fe8 <DMA_CheckFifoParam+0xe8>
      break;
 8003fda:	bf00      	nop
 8003fdc:	e004      	b.n	8003fe8 <DMA_CheckFifoParam+0xe8>
      break;
 8003fde:	bf00      	nop
 8003fe0:	e002      	b.n	8003fe8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003fe2:	bf00      	nop
 8003fe4:	e000      	b.n	8003fe8 <DMA_CheckFifoParam+0xe8>
      break;
 8003fe6:	bf00      	nop
    }
  } 
  
  return status; 
 8003fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3714      	adds	r7, #20
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop

08003ff8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b089      	sub	sp, #36	; 0x24
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004002:	2300      	movs	r3, #0
 8004004:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004006:	2300      	movs	r3, #0
 8004008:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800400a:	2300      	movs	r3, #0
 800400c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800400e:	2300      	movs	r3, #0
 8004010:	61fb      	str	r3, [r7, #28]
 8004012:	e159      	b.n	80042c8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004014:	2201      	movs	r2, #1
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	fa02 f303 	lsl.w	r3, r2, r3
 800401c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	4013      	ands	r3, r2
 8004026:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004028:	693a      	ldr	r2, [r7, #16]
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	429a      	cmp	r2, r3
 800402e:	f040 8148 	bne.w	80042c2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	2b01      	cmp	r3, #1
 8004038:	d00b      	beq.n	8004052 <HAL_GPIO_Init+0x5a>
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	2b02      	cmp	r3, #2
 8004040:	d007      	beq.n	8004052 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004046:	2b11      	cmp	r3, #17
 8004048:	d003      	beq.n	8004052 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	2b12      	cmp	r3, #18
 8004050:	d130      	bne.n	80040b4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	005b      	lsls	r3, r3, #1
 800405c:	2203      	movs	r2, #3
 800405e:	fa02 f303 	lsl.w	r3, r2, r3
 8004062:	43db      	mvns	r3, r3
 8004064:	69ba      	ldr	r2, [r7, #24]
 8004066:	4013      	ands	r3, r2
 8004068:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	68da      	ldr	r2, [r3, #12]
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	005b      	lsls	r3, r3, #1
 8004072:	fa02 f303 	lsl.w	r3, r2, r3
 8004076:	69ba      	ldr	r2, [r7, #24]
 8004078:	4313      	orrs	r3, r2
 800407a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	69ba      	ldr	r2, [r7, #24]
 8004080:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004088:	2201      	movs	r2, #1
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	fa02 f303 	lsl.w	r3, r2, r3
 8004090:	43db      	mvns	r3, r3
 8004092:	69ba      	ldr	r2, [r7, #24]
 8004094:	4013      	ands	r3, r2
 8004096:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	091b      	lsrs	r3, r3, #4
 800409e:	f003 0201 	and.w	r2, r3, #1
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	fa02 f303 	lsl.w	r3, r2, r3
 80040a8:	69ba      	ldr	r2, [r7, #24]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	69ba      	ldr	r2, [r7, #24]
 80040b2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	005b      	lsls	r3, r3, #1
 80040be:	2203      	movs	r2, #3
 80040c0:	fa02 f303 	lsl.w	r3, r2, r3
 80040c4:	43db      	mvns	r3, r3
 80040c6:	69ba      	ldr	r2, [r7, #24]
 80040c8:	4013      	ands	r3, r2
 80040ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	689a      	ldr	r2, [r3, #8]
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	005b      	lsls	r3, r3, #1
 80040d4:	fa02 f303 	lsl.w	r3, r2, r3
 80040d8:	69ba      	ldr	r2, [r7, #24]
 80040da:	4313      	orrs	r3, r2
 80040dc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	69ba      	ldr	r2, [r7, #24]
 80040e2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	2b02      	cmp	r3, #2
 80040ea:	d003      	beq.n	80040f4 <HAL_GPIO_Init+0xfc>
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	2b12      	cmp	r3, #18
 80040f2:	d123      	bne.n	800413c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040f4:	69fb      	ldr	r3, [r7, #28]
 80040f6:	08da      	lsrs	r2, r3, #3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	3208      	adds	r2, #8
 80040fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004100:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	f003 0307 	and.w	r3, r3, #7
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	220f      	movs	r2, #15
 800410c:	fa02 f303 	lsl.w	r3, r2, r3
 8004110:	43db      	mvns	r3, r3
 8004112:	69ba      	ldr	r2, [r7, #24]
 8004114:	4013      	ands	r3, r2
 8004116:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	691a      	ldr	r2, [r3, #16]
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	f003 0307 	and.w	r3, r3, #7
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	fa02 f303 	lsl.w	r3, r2, r3
 8004128:	69ba      	ldr	r2, [r7, #24]
 800412a:	4313      	orrs	r3, r2
 800412c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	08da      	lsrs	r2, r3, #3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	3208      	adds	r2, #8
 8004136:	69b9      	ldr	r1, [r7, #24]
 8004138:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004142:	69fb      	ldr	r3, [r7, #28]
 8004144:	005b      	lsls	r3, r3, #1
 8004146:	2203      	movs	r2, #3
 8004148:	fa02 f303 	lsl.w	r3, r2, r3
 800414c:	43db      	mvns	r3, r3
 800414e:	69ba      	ldr	r2, [r7, #24]
 8004150:	4013      	ands	r3, r2
 8004152:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f003 0203 	and.w	r2, r3, #3
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	005b      	lsls	r3, r3, #1
 8004160:	fa02 f303 	lsl.w	r3, r2, r3
 8004164:	69ba      	ldr	r2, [r7, #24]
 8004166:	4313      	orrs	r3, r2
 8004168:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	69ba      	ldr	r2, [r7, #24]
 800416e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004178:	2b00      	cmp	r3, #0
 800417a:	f000 80a2 	beq.w	80042c2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800417e:	2300      	movs	r3, #0
 8004180:	60fb      	str	r3, [r7, #12]
 8004182:	4b57      	ldr	r3, [pc, #348]	; (80042e0 <HAL_GPIO_Init+0x2e8>)
 8004184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004186:	4a56      	ldr	r2, [pc, #344]	; (80042e0 <HAL_GPIO_Init+0x2e8>)
 8004188:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800418c:	6453      	str	r3, [r2, #68]	; 0x44
 800418e:	4b54      	ldr	r3, [pc, #336]	; (80042e0 <HAL_GPIO_Init+0x2e8>)
 8004190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004192:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004196:	60fb      	str	r3, [r7, #12]
 8004198:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800419a:	4a52      	ldr	r2, [pc, #328]	; (80042e4 <HAL_GPIO_Init+0x2ec>)
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	089b      	lsrs	r3, r3, #2
 80041a0:	3302      	adds	r3, #2
 80041a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	f003 0303 	and.w	r3, r3, #3
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	220f      	movs	r2, #15
 80041b2:	fa02 f303 	lsl.w	r3, r2, r3
 80041b6:	43db      	mvns	r3, r3
 80041b8:	69ba      	ldr	r2, [r7, #24]
 80041ba:	4013      	ands	r3, r2
 80041bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a49      	ldr	r2, [pc, #292]	; (80042e8 <HAL_GPIO_Init+0x2f0>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d019      	beq.n	80041fa <HAL_GPIO_Init+0x202>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a48      	ldr	r2, [pc, #288]	; (80042ec <HAL_GPIO_Init+0x2f4>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d013      	beq.n	80041f6 <HAL_GPIO_Init+0x1fe>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a47      	ldr	r2, [pc, #284]	; (80042f0 <HAL_GPIO_Init+0x2f8>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d00d      	beq.n	80041f2 <HAL_GPIO_Init+0x1fa>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a46      	ldr	r2, [pc, #280]	; (80042f4 <HAL_GPIO_Init+0x2fc>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d007      	beq.n	80041ee <HAL_GPIO_Init+0x1f6>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	4a45      	ldr	r2, [pc, #276]	; (80042f8 <HAL_GPIO_Init+0x300>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d101      	bne.n	80041ea <HAL_GPIO_Init+0x1f2>
 80041e6:	2304      	movs	r3, #4
 80041e8:	e008      	b.n	80041fc <HAL_GPIO_Init+0x204>
 80041ea:	2307      	movs	r3, #7
 80041ec:	e006      	b.n	80041fc <HAL_GPIO_Init+0x204>
 80041ee:	2303      	movs	r3, #3
 80041f0:	e004      	b.n	80041fc <HAL_GPIO_Init+0x204>
 80041f2:	2302      	movs	r3, #2
 80041f4:	e002      	b.n	80041fc <HAL_GPIO_Init+0x204>
 80041f6:	2301      	movs	r3, #1
 80041f8:	e000      	b.n	80041fc <HAL_GPIO_Init+0x204>
 80041fa:	2300      	movs	r3, #0
 80041fc:	69fa      	ldr	r2, [r7, #28]
 80041fe:	f002 0203 	and.w	r2, r2, #3
 8004202:	0092      	lsls	r2, r2, #2
 8004204:	4093      	lsls	r3, r2
 8004206:	69ba      	ldr	r2, [r7, #24]
 8004208:	4313      	orrs	r3, r2
 800420a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800420c:	4935      	ldr	r1, [pc, #212]	; (80042e4 <HAL_GPIO_Init+0x2ec>)
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	089b      	lsrs	r3, r3, #2
 8004212:	3302      	adds	r3, #2
 8004214:	69ba      	ldr	r2, [r7, #24]
 8004216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800421a:	4b38      	ldr	r3, [pc, #224]	; (80042fc <HAL_GPIO_Init+0x304>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	43db      	mvns	r3, r3
 8004224:	69ba      	ldr	r2, [r7, #24]
 8004226:	4013      	ands	r3, r2
 8004228:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d003      	beq.n	800423e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004236:	69ba      	ldr	r2, [r7, #24]
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	4313      	orrs	r3, r2
 800423c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800423e:	4a2f      	ldr	r2, [pc, #188]	; (80042fc <HAL_GPIO_Init+0x304>)
 8004240:	69bb      	ldr	r3, [r7, #24]
 8004242:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004244:	4b2d      	ldr	r3, [pc, #180]	; (80042fc <HAL_GPIO_Init+0x304>)
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	43db      	mvns	r3, r3
 800424e:	69ba      	ldr	r2, [r7, #24]
 8004250:	4013      	ands	r3, r2
 8004252:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d003      	beq.n	8004268 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004260:	69ba      	ldr	r2, [r7, #24]
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	4313      	orrs	r3, r2
 8004266:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004268:	4a24      	ldr	r2, [pc, #144]	; (80042fc <HAL_GPIO_Init+0x304>)
 800426a:	69bb      	ldr	r3, [r7, #24]
 800426c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800426e:	4b23      	ldr	r3, [pc, #140]	; (80042fc <HAL_GPIO_Init+0x304>)
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	43db      	mvns	r3, r3
 8004278:	69ba      	ldr	r2, [r7, #24]
 800427a:	4013      	ands	r3, r2
 800427c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d003      	beq.n	8004292 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800428a:	69ba      	ldr	r2, [r7, #24]
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	4313      	orrs	r3, r2
 8004290:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004292:	4a1a      	ldr	r2, [pc, #104]	; (80042fc <HAL_GPIO_Init+0x304>)
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004298:	4b18      	ldr	r3, [pc, #96]	; (80042fc <HAL_GPIO_Init+0x304>)
 800429a:	68db      	ldr	r3, [r3, #12]
 800429c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	43db      	mvns	r3, r3
 80042a2:	69ba      	ldr	r2, [r7, #24]
 80042a4:	4013      	ands	r3, r2
 80042a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d003      	beq.n	80042bc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80042b4:	69ba      	ldr	r2, [r7, #24]
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80042bc:	4a0f      	ldr	r2, [pc, #60]	; (80042fc <HAL_GPIO_Init+0x304>)
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	3301      	adds	r3, #1
 80042c6:	61fb      	str	r3, [r7, #28]
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	2b0f      	cmp	r3, #15
 80042cc:	f67f aea2 	bls.w	8004014 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042d0:	bf00      	nop
 80042d2:	bf00      	nop
 80042d4:	3724      	adds	r7, #36	; 0x24
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	40023800 	.word	0x40023800
 80042e4:	40013800 	.word	0x40013800
 80042e8:	40020000 	.word	0x40020000
 80042ec:	40020400 	.word	0x40020400
 80042f0:	40020800 	.word	0x40020800
 80042f4:	40020c00 	.word	0x40020c00
 80042f8:	40021000 	.word	0x40021000
 80042fc:	40013c00 	.word	0x40013c00

08004300 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004300:	b480      	push	{r7}
 8004302:	b085      	sub	sp, #20
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	460b      	mov	r3, r1
 800430a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	691a      	ldr	r2, [r3, #16]
 8004310:	887b      	ldrh	r3, [r7, #2]
 8004312:	4013      	ands	r3, r2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d002      	beq.n	800431e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004318:	2301      	movs	r3, #1
 800431a:	73fb      	strb	r3, [r7, #15]
 800431c:	e001      	b.n	8004322 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800431e:	2300      	movs	r3, #0
 8004320:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004322:	7bfb      	ldrb	r3, [r7, #15]
}
 8004324:	4618      	mov	r0, r3
 8004326:	3714      	adds	r7, #20
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	460b      	mov	r3, r1
 800433a:	807b      	strh	r3, [r7, #2]
 800433c:	4613      	mov	r3, r2
 800433e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004340:	787b      	ldrb	r3, [r7, #1]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d003      	beq.n	800434e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004346:	887a      	ldrh	r2, [r7, #2]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800434c:	e003      	b.n	8004356 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800434e:	887b      	ldrh	r3, [r7, #2]
 8004350:	041a      	lsls	r2, r3, #16
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	619a      	str	r2, [r3, #24]
}
 8004356:	bf00      	nop
 8004358:	370c      	adds	r7, #12
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
	...

08004364 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b084      	sub	sp, #16
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d101      	bne.n	8004376 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e12b      	b.n	80045ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800437c:	b2db      	uxtb	r3, r3
 800437e:	2b00      	cmp	r3, #0
 8004380:	d106      	bne.n	8004390 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	f7fe fc4c 	bl	8002c28 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2224      	movs	r2, #36	; 0x24
 8004394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f022 0201 	bic.w	r2, r2, #1
 80043a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80043b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80043c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80043c8:	f001 f9ac 	bl	8005724 <HAL_RCC_GetPCLK1Freq>
 80043cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	4a81      	ldr	r2, [pc, #516]	; (80045d8 <HAL_I2C_Init+0x274>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d807      	bhi.n	80043e8 <HAL_I2C_Init+0x84>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	4a80      	ldr	r2, [pc, #512]	; (80045dc <HAL_I2C_Init+0x278>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	bf94      	ite	ls
 80043e0:	2301      	movls	r3, #1
 80043e2:	2300      	movhi	r3, #0
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	e006      	b.n	80043f6 <HAL_I2C_Init+0x92>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	4a7d      	ldr	r2, [pc, #500]	; (80045e0 <HAL_I2C_Init+0x27c>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	bf94      	ite	ls
 80043f0:	2301      	movls	r3, #1
 80043f2:	2300      	movhi	r3, #0
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d001      	beq.n	80043fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e0e7      	b.n	80045ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	4a78      	ldr	r2, [pc, #480]	; (80045e4 <HAL_I2C_Init+0x280>)
 8004402:	fba2 2303 	umull	r2, r3, r2, r3
 8004406:	0c9b      	lsrs	r3, r3, #18
 8004408:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	68ba      	ldr	r2, [r7, #8]
 800441a:	430a      	orrs	r2, r1
 800441c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	6a1b      	ldr	r3, [r3, #32]
 8004424:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	4a6a      	ldr	r2, [pc, #424]	; (80045d8 <HAL_I2C_Init+0x274>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d802      	bhi.n	8004438 <HAL_I2C_Init+0xd4>
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	3301      	adds	r3, #1
 8004436:	e009      	b.n	800444c <HAL_I2C_Init+0xe8>
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800443e:	fb02 f303 	mul.w	r3, r2, r3
 8004442:	4a69      	ldr	r2, [pc, #420]	; (80045e8 <HAL_I2C_Init+0x284>)
 8004444:	fba2 2303 	umull	r2, r3, r2, r3
 8004448:	099b      	lsrs	r3, r3, #6
 800444a:	3301      	adds	r3, #1
 800444c:	687a      	ldr	r2, [r7, #4]
 800444e:	6812      	ldr	r2, [r2, #0]
 8004450:	430b      	orrs	r3, r1
 8004452:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	69db      	ldr	r3, [r3, #28]
 800445a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800445e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	495c      	ldr	r1, [pc, #368]	; (80045d8 <HAL_I2C_Init+0x274>)
 8004468:	428b      	cmp	r3, r1
 800446a:	d819      	bhi.n	80044a0 <HAL_I2C_Init+0x13c>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	1e59      	subs	r1, r3, #1
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	fbb1 f3f3 	udiv	r3, r1, r3
 800447a:	1c59      	adds	r1, r3, #1
 800447c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004480:	400b      	ands	r3, r1
 8004482:	2b00      	cmp	r3, #0
 8004484:	d00a      	beq.n	800449c <HAL_I2C_Init+0x138>
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	1e59      	subs	r1, r3, #1
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	fbb1 f3f3 	udiv	r3, r1, r3
 8004494:	3301      	adds	r3, #1
 8004496:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800449a:	e051      	b.n	8004540 <HAL_I2C_Init+0x1dc>
 800449c:	2304      	movs	r3, #4
 800449e:	e04f      	b.n	8004540 <HAL_I2C_Init+0x1dc>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d111      	bne.n	80044cc <HAL_I2C_Init+0x168>
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	1e58      	subs	r0, r3, #1
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6859      	ldr	r1, [r3, #4]
 80044b0:	460b      	mov	r3, r1
 80044b2:	005b      	lsls	r3, r3, #1
 80044b4:	440b      	add	r3, r1
 80044b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80044ba:	3301      	adds	r3, #1
 80044bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	bf0c      	ite	eq
 80044c4:	2301      	moveq	r3, #1
 80044c6:	2300      	movne	r3, #0
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	e012      	b.n	80044f2 <HAL_I2C_Init+0x18e>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	1e58      	subs	r0, r3, #1
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6859      	ldr	r1, [r3, #4]
 80044d4:	460b      	mov	r3, r1
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	440b      	add	r3, r1
 80044da:	0099      	lsls	r1, r3, #2
 80044dc:	440b      	add	r3, r1
 80044de:	fbb0 f3f3 	udiv	r3, r0, r3
 80044e2:	3301      	adds	r3, #1
 80044e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	bf0c      	ite	eq
 80044ec:	2301      	moveq	r3, #1
 80044ee:	2300      	movne	r3, #0
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d001      	beq.n	80044fa <HAL_I2C_Init+0x196>
 80044f6:	2301      	movs	r3, #1
 80044f8:	e022      	b.n	8004540 <HAL_I2C_Init+0x1dc>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d10e      	bne.n	8004520 <HAL_I2C_Init+0x1bc>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	1e58      	subs	r0, r3, #1
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6859      	ldr	r1, [r3, #4]
 800450a:	460b      	mov	r3, r1
 800450c:	005b      	lsls	r3, r3, #1
 800450e:	440b      	add	r3, r1
 8004510:	fbb0 f3f3 	udiv	r3, r0, r3
 8004514:	3301      	adds	r3, #1
 8004516:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800451a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800451e:	e00f      	b.n	8004540 <HAL_I2C_Init+0x1dc>
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	1e58      	subs	r0, r3, #1
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6859      	ldr	r1, [r3, #4]
 8004528:	460b      	mov	r3, r1
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	440b      	add	r3, r1
 800452e:	0099      	lsls	r1, r3, #2
 8004530:	440b      	add	r3, r1
 8004532:	fbb0 f3f3 	udiv	r3, r0, r3
 8004536:	3301      	adds	r3, #1
 8004538:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800453c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004540:	6879      	ldr	r1, [r7, #4]
 8004542:	6809      	ldr	r1, [r1, #0]
 8004544:	4313      	orrs	r3, r2
 8004546:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	69da      	ldr	r2, [r3, #28]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a1b      	ldr	r3, [r3, #32]
 800455a:	431a      	orrs	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	430a      	orrs	r2, r1
 8004562:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800456e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	6911      	ldr	r1, [r2, #16]
 8004576:	687a      	ldr	r2, [r7, #4]
 8004578:	68d2      	ldr	r2, [r2, #12]
 800457a:	4311      	orrs	r1, r2
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	6812      	ldr	r2, [r2, #0]
 8004580:	430b      	orrs	r3, r1
 8004582:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	695a      	ldr	r2, [r3, #20]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	699b      	ldr	r3, [r3, #24]
 8004596:	431a      	orrs	r2, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	430a      	orrs	r2, r1
 800459e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f042 0201 	orr.w	r2, r2, #1
 80045ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2220      	movs	r2, #32
 80045ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	000186a0 	.word	0x000186a0
 80045dc:	001e847f 	.word	0x001e847f
 80045e0:	003d08ff 	.word	0x003d08ff
 80045e4:	431bde83 	.word	0x431bde83
 80045e8:	10624dd3 	.word	0x10624dd3

080045ec <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b088      	sub	sp, #32
 80045f0:	af02      	add	r7, sp, #8
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	607a      	str	r2, [r7, #4]
 80045f6:	461a      	mov	r2, r3
 80045f8:	460b      	mov	r3, r1
 80045fa:	817b      	strh	r3, [r7, #10]
 80045fc:	4613      	mov	r3, r2
 80045fe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004600:	f7fe fd22 	bl	8003048 <HAL_GetTick>
 8004604:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800460c:	b2db      	uxtb	r3, r3
 800460e:	2b20      	cmp	r3, #32
 8004610:	f040 80e0 	bne.w	80047d4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	9300      	str	r3, [sp, #0]
 8004618:	2319      	movs	r3, #25
 800461a:	2201      	movs	r2, #1
 800461c:	4970      	ldr	r1, [pc, #448]	; (80047e0 <HAL_I2C_Master_Transmit+0x1f4>)
 800461e:	68f8      	ldr	r0, [r7, #12]
 8004620:	f000 fa92 	bl	8004b48 <I2C_WaitOnFlagUntilTimeout>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d001      	beq.n	800462e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800462a:	2302      	movs	r3, #2
 800462c:	e0d3      	b.n	80047d6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004634:	2b01      	cmp	r3, #1
 8004636:	d101      	bne.n	800463c <HAL_I2C_Master_Transmit+0x50>
 8004638:	2302      	movs	r3, #2
 800463a:	e0cc      	b.n	80047d6 <HAL_I2C_Master_Transmit+0x1ea>
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 0301 	and.w	r3, r3, #1
 800464e:	2b01      	cmp	r3, #1
 8004650:	d007      	beq.n	8004662 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f042 0201 	orr.w	r2, r2, #1
 8004660:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004670:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2221      	movs	r2, #33	; 0x21
 8004676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2210      	movs	r2, #16
 800467e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2200      	movs	r2, #0
 8004686:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	893a      	ldrh	r2, [r7, #8]
 8004692:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004698:	b29a      	uxth	r2, r3
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	4a50      	ldr	r2, [pc, #320]	; (80047e4 <HAL_I2C_Master_Transmit+0x1f8>)
 80046a2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80046a4:	8979      	ldrh	r1, [r7, #10]
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	6a3a      	ldr	r2, [r7, #32]
 80046aa:	68f8      	ldr	r0, [r7, #12]
 80046ac:	f000 f9ca 	bl	8004a44 <I2C_MasterRequestWrite>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d001      	beq.n	80046ba <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e08d      	b.n	80047d6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046ba:	2300      	movs	r3, #0
 80046bc:	613b      	str	r3, [r7, #16]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	695b      	ldr	r3, [r3, #20]
 80046c4:	613b      	str	r3, [r7, #16]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	699b      	ldr	r3, [r3, #24]
 80046cc:	613b      	str	r3, [r7, #16]
 80046ce:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80046d0:	e066      	b.n	80047a0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046d2:	697a      	ldr	r2, [r7, #20]
 80046d4:	6a39      	ldr	r1, [r7, #32]
 80046d6:	68f8      	ldr	r0, [r7, #12]
 80046d8:	f000 fb0c 	bl	8004cf4 <I2C_WaitOnTXEFlagUntilTimeout>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d00d      	beq.n	80046fe <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e6:	2b04      	cmp	r3, #4
 80046e8:	d107      	bne.n	80046fa <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e06b      	b.n	80047d6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004702:	781a      	ldrb	r2, [r3, #0]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800470e:	1c5a      	adds	r2, r3, #1
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004718:	b29b      	uxth	r3, r3
 800471a:	3b01      	subs	r3, #1
 800471c:	b29a      	uxth	r2, r3
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004726:	3b01      	subs	r3, #1
 8004728:	b29a      	uxth	r2, r3
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	695b      	ldr	r3, [r3, #20]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	2b04      	cmp	r3, #4
 800473a:	d11b      	bne.n	8004774 <HAL_I2C_Master_Transmit+0x188>
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004740:	2b00      	cmp	r3, #0
 8004742:	d017      	beq.n	8004774 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004748:	781a      	ldrb	r2, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004754:	1c5a      	adds	r2, r3, #1
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800475e:	b29b      	uxth	r3, r3
 8004760:	3b01      	subs	r3, #1
 8004762:	b29a      	uxth	r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800476c:	3b01      	subs	r3, #1
 800476e:	b29a      	uxth	r2, r3
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004774:	697a      	ldr	r2, [r7, #20]
 8004776:	6a39      	ldr	r1, [r7, #32]
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 fafc 	bl	8004d76 <I2C_WaitOnBTFFlagUntilTimeout>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d00d      	beq.n	80047a0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004788:	2b04      	cmp	r3, #4
 800478a:	d107      	bne.n	800479c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800479a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e01a      	b.n	80047d6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d194      	bne.n	80046d2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2220      	movs	r2, #32
 80047bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80047d0:	2300      	movs	r3, #0
 80047d2:	e000      	b.n	80047d6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80047d4:	2302      	movs	r3, #2
  }
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3718      	adds	r7, #24
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	00100002 	.word	0x00100002
 80047e4:	ffff0000 	.word	0xffff0000

080047e8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b08a      	sub	sp, #40	; 0x28
 80047ec:	af02      	add	r7, sp, #8
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	607a      	str	r2, [r7, #4]
 80047f2:	603b      	str	r3, [r7, #0]
 80047f4:	460b      	mov	r3, r1
 80047f6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80047f8:	f7fe fc26 	bl	8003048 <HAL_GetTick>
 80047fc:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80047fe:	2301      	movs	r3, #1
 8004800:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b20      	cmp	r3, #32
 800480c:	f040 8111 	bne.w	8004a32 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	9300      	str	r3, [sp, #0]
 8004814:	2319      	movs	r3, #25
 8004816:	2201      	movs	r2, #1
 8004818:	4988      	ldr	r1, [pc, #544]	; (8004a3c <HAL_I2C_IsDeviceReady+0x254>)
 800481a:	68f8      	ldr	r0, [r7, #12]
 800481c:	f000 f994 	bl	8004b48 <I2C_WaitOnFlagUntilTimeout>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d001      	beq.n	800482a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004826:	2302      	movs	r3, #2
 8004828:	e104      	b.n	8004a34 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004830:	2b01      	cmp	r3, #1
 8004832:	d101      	bne.n	8004838 <HAL_I2C_IsDeviceReady+0x50>
 8004834:	2302      	movs	r3, #2
 8004836:	e0fd      	b.n	8004a34 <HAL_I2C_IsDeviceReady+0x24c>
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0301 	and.w	r3, r3, #1
 800484a:	2b01      	cmp	r3, #1
 800484c:	d007      	beq.n	800485e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f042 0201 	orr.w	r2, r2, #1
 800485c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800486c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2224      	movs	r2, #36	; 0x24
 8004872:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	4a70      	ldr	r2, [pc, #448]	; (8004a40 <HAL_I2C_IsDeviceReady+0x258>)
 8004880:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004890:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	9300      	str	r3, [sp, #0]
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	2200      	movs	r2, #0
 800489a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	f000 f952 	bl	8004b48 <I2C_WaitOnFlagUntilTimeout>
 80048a4:	4603      	mov	r3, r0
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00d      	beq.n	80048c6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048b8:	d103      	bne.n	80048c2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048c0:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e0b6      	b.n	8004a34 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80048c6:	897b      	ldrh	r3, [r7, #10]
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	461a      	mov	r2, r3
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80048d4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80048d6:	f7fe fbb7 	bl	8003048 <HAL_GetTick>
 80048da:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	f003 0302 	and.w	r3, r3, #2
 80048e6:	2b02      	cmp	r3, #2
 80048e8:	bf0c      	ite	eq
 80048ea:	2301      	moveq	r3, #1
 80048ec:	2300      	movne	r3, #0
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	695b      	ldr	r3, [r3, #20]
 80048f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004900:	bf0c      	ite	eq
 8004902:	2301      	moveq	r3, #1
 8004904:	2300      	movne	r3, #0
 8004906:	b2db      	uxtb	r3, r3
 8004908:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800490a:	e025      	b.n	8004958 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800490c:	f7fe fb9c 	bl	8003048 <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	69fb      	ldr	r3, [r7, #28]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	683a      	ldr	r2, [r7, #0]
 8004918:	429a      	cmp	r2, r3
 800491a:	d302      	bcc.n	8004922 <HAL_I2C_IsDeviceReady+0x13a>
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d103      	bne.n	800492a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	22a0      	movs	r2, #160	; 0xa0
 8004926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	695b      	ldr	r3, [r3, #20]
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b02      	cmp	r3, #2
 8004936:	bf0c      	ite	eq
 8004938:	2301      	moveq	r3, #1
 800493a:	2300      	movne	r3, #0
 800493c:	b2db      	uxtb	r3, r3
 800493e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	695b      	ldr	r3, [r3, #20]
 8004946:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800494a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800494e:	bf0c      	ite	eq
 8004950:	2301      	moveq	r3, #1
 8004952:	2300      	movne	r3, #0
 8004954:	b2db      	uxtb	r3, r3
 8004956:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800495e:	b2db      	uxtb	r3, r3
 8004960:	2ba0      	cmp	r3, #160	; 0xa0
 8004962:	d005      	beq.n	8004970 <HAL_I2C_IsDeviceReady+0x188>
 8004964:	7dfb      	ldrb	r3, [r7, #23]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d102      	bne.n	8004970 <HAL_I2C_IsDeviceReady+0x188>
 800496a:	7dbb      	ldrb	r3, [r7, #22]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d0cd      	beq.n	800490c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2220      	movs	r2, #32
 8004974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	695b      	ldr	r3, [r3, #20]
 800497e:	f003 0302 	and.w	r3, r3, #2
 8004982:	2b02      	cmp	r3, #2
 8004984:	d129      	bne.n	80049da <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004994:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004996:	2300      	movs	r3, #0
 8004998:	613b      	str	r3, [r7, #16]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	695b      	ldr	r3, [r3, #20]
 80049a0:	613b      	str	r3, [r7, #16]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	699b      	ldr	r3, [r3, #24]
 80049a8:	613b      	str	r3, [r7, #16]
 80049aa:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	9300      	str	r3, [sp, #0]
 80049b0:	2319      	movs	r3, #25
 80049b2:	2201      	movs	r2, #1
 80049b4:	4921      	ldr	r1, [pc, #132]	; (8004a3c <HAL_I2C_IsDeviceReady+0x254>)
 80049b6:	68f8      	ldr	r0, [r7, #12]
 80049b8:	f000 f8c6 	bl	8004b48 <I2C_WaitOnFlagUntilTimeout>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d001      	beq.n	80049c6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e036      	b.n	8004a34 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2220      	movs	r2, #32
 80049ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2200      	movs	r2, #0
 80049d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80049d6:	2300      	movs	r3, #0
 80049d8:	e02c      	b.n	8004a34 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049e8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80049f2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	9300      	str	r3, [sp, #0]
 80049f8:	2319      	movs	r3, #25
 80049fa:	2201      	movs	r2, #1
 80049fc:	490f      	ldr	r1, [pc, #60]	; (8004a3c <HAL_I2C_IsDeviceReady+0x254>)
 80049fe:	68f8      	ldr	r0, [r7, #12]
 8004a00:	f000 f8a2 	bl	8004b48 <I2C_WaitOnFlagUntilTimeout>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d001      	beq.n	8004a0e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e012      	b.n	8004a34 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	3301      	adds	r3, #1
 8004a12:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004a14:	69ba      	ldr	r2, [r7, #24]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	f4ff af32 	bcc.w	8004882 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2220      	movs	r2, #32
 8004a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e000      	b.n	8004a34 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004a32:	2302      	movs	r3, #2
  }
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3720      	adds	r7, #32
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	00100002 	.word	0x00100002
 8004a40:	ffff0000 	.word	0xffff0000

08004a44 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b088      	sub	sp, #32
 8004a48:	af02      	add	r7, sp, #8
 8004a4a:	60f8      	str	r0, [r7, #12]
 8004a4c:	607a      	str	r2, [r7, #4]
 8004a4e:	603b      	str	r3, [r7, #0]
 8004a50:	460b      	mov	r3, r1
 8004a52:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a58:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	2b08      	cmp	r3, #8
 8004a5e:	d006      	beq.n	8004a6e <I2C_MasterRequestWrite+0x2a>
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d003      	beq.n	8004a6e <I2C_MasterRequestWrite+0x2a>
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004a6c:	d108      	bne.n	8004a80 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a7c:	601a      	str	r2, [r3, #0]
 8004a7e:	e00b      	b.n	8004a98 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a84:	2b12      	cmp	r3, #18
 8004a86:	d107      	bne.n	8004a98 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a96:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	9300      	str	r3, [sp, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004aa4:	68f8      	ldr	r0, [r7, #12]
 8004aa6:	f000 f84f 	bl	8004b48 <I2C_WaitOnFlagUntilTimeout>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d00d      	beq.n	8004acc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004abe:	d103      	bne.n	8004ac8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ac6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e035      	b.n	8004b38 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ad4:	d108      	bne.n	8004ae8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ad6:	897b      	ldrh	r3, [r7, #10]
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	461a      	mov	r2, r3
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ae4:	611a      	str	r2, [r3, #16]
 8004ae6:	e01b      	b.n	8004b20 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004ae8:	897b      	ldrh	r3, [r7, #10]
 8004aea:	11db      	asrs	r3, r3, #7
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	f003 0306 	and.w	r3, r3, #6
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	f063 030f 	orn	r3, r3, #15
 8004af8:	b2da      	uxtb	r2, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	490e      	ldr	r1, [pc, #56]	; (8004b40 <I2C_MasterRequestWrite+0xfc>)
 8004b06:	68f8      	ldr	r0, [r7, #12]
 8004b08:	f000 f875 	bl	8004bf6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d001      	beq.n	8004b16 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e010      	b.n	8004b38 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004b16:	897b      	ldrh	r3, [r7, #10]
 8004b18:	b2da      	uxtb	r2, r3
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	4907      	ldr	r1, [pc, #28]	; (8004b44 <I2C_MasterRequestWrite+0x100>)
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	f000 f865 	bl	8004bf6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e000      	b.n	8004b38 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3718      	adds	r7, #24
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	00010008 	.word	0x00010008
 8004b44:	00010002 	.word	0x00010002

08004b48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	60f8      	str	r0, [r7, #12]
 8004b50:	60b9      	str	r1, [r7, #8]
 8004b52:	603b      	str	r3, [r7, #0]
 8004b54:	4613      	mov	r3, r2
 8004b56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b58:	e025      	b.n	8004ba6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b60:	d021      	beq.n	8004ba6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b62:	f7fe fa71 	bl	8003048 <HAL_GetTick>
 8004b66:	4602      	mov	r2, r0
 8004b68:	69bb      	ldr	r3, [r7, #24]
 8004b6a:	1ad3      	subs	r3, r2, r3
 8004b6c:	683a      	ldr	r2, [r7, #0]
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d302      	bcc.n	8004b78 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d116      	bne.n	8004ba6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2220      	movs	r2, #32
 8004b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b92:	f043 0220 	orr.w	r2, r3, #32
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e023      	b.n	8004bee <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	0c1b      	lsrs	r3, r3, #16
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d10d      	bne.n	8004bcc <I2C_WaitOnFlagUntilTimeout+0x84>
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	43da      	mvns	r2, r3
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	4013      	ands	r3, r2
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	bf0c      	ite	eq
 8004bc2:	2301      	moveq	r3, #1
 8004bc4:	2300      	movne	r3, #0
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	461a      	mov	r2, r3
 8004bca:	e00c      	b.n	8004be6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	699b      	ldr	r3, [r3, #24]
 8004bd2:	43da      	mvns	r2, r3
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	bf0c      	ite	eq
 8004bde:	2301      	moveq	r3, #1
 8004be0:	2300      	movne	r3, #0
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	461a      	mov	r2, r3
 8004be6:	79fb      	ldrb	r3, [r7, #7]
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d0b6      	beq.n	8004b5a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004bec:	2300      	movs	r3, #0
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3710      	adds	r7, #16
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004bf6:	b580      	push	{r7, lr}
 8004bf8:	b084      	sub	sp, #16
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	60f8      	str	r0, [r7, #12]
 8004bfe:	60b9      	str	r1, [r7, #8]
 8004c00:	607a      	str	r2, [r7, #4]
 8004c02:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c04:	e051      	b.n	8004caa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	695b      	ldr	r3, [r3, #20]
 8004c0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c14:	d123      	bne.n	8004c5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c24:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004c2e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2200      	movs	r2, #0
 8004c34:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2220      	movs	r2, #32
 8004c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4a:	f043 0204 	orr.w	r2, r3, #4
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2200      	movs	r2, #0
 8004c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e046      	b.n	8004cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c64:	d021      	beq.n	8004caa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c66:	f7fe f9ef 	bl	8003048 <HAL_GetTick>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	1ad3      	subs	r3, r2, r3
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d302      	bcc.n	8004c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d116      	bne.n	8004caa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2220      	movs	r2, #32
 8004c86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c96:	f043 0220 	orr.w	r2, r3, #32
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e020      	b.n	8004cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	0c1b      	lsrs	r3, r3, #16
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d10c      	bne.n	8004cce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	695b      	ldr	r3, [r3, #20]
 8004cba:	43da      	mvns	r2, r3
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	bf14      	ite	ne
 8004cc6:	2301      	movne	r3, #1
 8004cc8:	2300      	moveq	r3, #0
 8004cca:	b2db      	uxtb	r3, r3
 8004ccc:	e00b      	b.n	8004ce6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	699b      	ldr	r3, [r3, #24]
 8004cd4:	43da      	mvns	r2, r3
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	4013      	ands	r3, r2
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	bf14      	ite	ne
 8004ce0:	2301      	movne	r3, #1
 8004ce2:	2300      	moveq	r3, #0
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d18d      	bne.n	8004c06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004cea:	2300      	movs	r3, #0
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3710      	adds	r7, #16
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}

08004cf4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b084      	sub	sp, #16
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	60f8      	str	r0, [r7, #12]
 8004cfc:	60b9      	str	r1, [r7, #8]
 8004cfe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d00:	e02d      	b.n	8004d5e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d02:	68f8      	ldr	r0, [r7, #12]
 8004d04:	f000 f878 	bl	8004df8 <I2C_IsAcknowledgeFailed>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d001      	beq.n	8004d12 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e02d      	b.n	8004d6e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d18:	d021      	beq.n	8004d5e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d1a:	f7fe f995 	bl	8003048 <HAL_GetTick>
 8004d1e:	4602      	mov	r2, r0
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	68ba      	ldr	r2, [r7, #8]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d302      	bcc.n	8004d30 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d116      	bne.n	8004d5e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2200      	movs	r2, #0
 8004d34:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2220      	movs	r2, #32
 8004d3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4a:	f043 0220 	orr.w	r2, r3, #32
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e007      	b.n	8004d6e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	695b      	ldr	r3, [r3, #20]
 8004d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d68:	2b80      	cmp	r3, #128	; 0x80
 8004d6a:	d1ca      	bne.n	8004d02 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	3710      	adds	r7, #16
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}

08004d76 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d76:	b580      	push	{r7, lr}
 8004d78:	b084      	sub	sp, #16
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	60f8      	str	r0, [r7, #12]
 8004d7e:	60b9      	str	r1, [r7, #8]
 8004d80:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d82:	e02d      	b.n	8004de0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d84:	68f8      	ldr	r0, [r7, #12]
 8004d86:	f000 f837 	bl	8004df8 <I2C_IsAcknowledgeFailed>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d001      	beq.n	8004d94 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e02d      	b.n	8004df0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d9a:	d021      	beq.n	8004de0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d9c:	f7fe f954 	bl	8003048 <HAL_GetTick>
 8004da0:	4602      	mov	r2, r0
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	1ad3      	subs	r3, r2, r3
 8004da6:	68ba      	ldr	r2, [r7, #8]
 8004da8:	429a      	cmp	r2, r3
 8004daa:	d302      	bcc.n	8004db2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d116      	bne.n	8004de0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2200      	movs	r2, #0
 8004db6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2220      	movs	r2, #32
 8004dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dcc:	f043 0220 	orr.w	r2, r3, #32
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e007      	b.n	8004df0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	695b      	ldr	r3, [r3, #20]
 8004de6:	f003 0304 	and.w	r3, r3, #4
 8004dea:	2b04      	cmp	r3, #4
 8004dec:	d1ca      	bne.n	8004d84 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3710      	adds	r7, #16
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	695b      	ldr	r3, [r3, #20]
 8004e06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e0e:	d11b      	bne.n	8004e48 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e18:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2220      	movs	r2, #32
 8004e24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e34:	f043 0204 	orr.w	r2, r3, #4
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e000      	b.n	8004e4a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
	...

08004e58 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b086      	sub	sp, #24
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d101      	bne.n	8004e6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	e25e      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 0301 	and.w	r3, r3, #1
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d075      	beq.n	8004f62 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e76:	4b88      	ldr	r3, [pc, #544]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	f003 030c 	and.w	r3, r3, #12
 8004e7e:	2b04      	cmp	r3, #4
 8004e80:	d00c      	beq.n	8004e9c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e82:	4b85      	ldr	r3, [pc, #532]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e8a:	2b08      	cmp	r3, #8
 8004e8c:	d112      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e8e:	4b82      	ldr	r3, [pc, #520]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e9a:	d10b      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e9c:	4b7e      	ldr	r3, [pc, #504]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d05b      	beq.n	8004f60 <HAL_RCC_OscConfig+0x108>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d157      	bne.n	8004f60 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e239      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ebc:	d106      	bne.n	8004ecc <HAL_RCC_OscConfig+0x74>
 8004ebe:	4b76      	ldr	r3, [pc, #472]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a75      	ldr	r2, [pc, #468]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004ec4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ec8:	6013      	str	r3, [r2, #0]
 8004eca:	e01d      	b.n	8004f08 <HAL_RCC_OscConfig+0xb0>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ed4:	d10c      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x98>
 8004ed6:	4b70      	ldr	r3, [pc, #448]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a6f      	ldr	r2, [pc, #444]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004edc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ee0:	6013      	str	r3, [r2, #0]
 8004ee2:	4b6d      	ldr	r3, [pc, #436]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a6c      	ldr	r2, [pc, #432]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004ee8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004eec:	6013      	str	r3, [r2, #0]
 8004eee:	e00b      	b.n	8004f08 <HAL_RCC_OscConfig+0xb0>
 8004ef0:	4b69      	ldr	r3, [pc, #420]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a68      	ldr	r2, [pc, #416]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004ef6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004efa:	6013      	str	r3, [r2, #0]
 8004efc:	4b66      	ldr	r3, [pc, #408]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a65      	ldr	r2, [pc, #404]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004f02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d013      	beq.n	8004f38 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f10:	f7fe f89a 	bl	8003048 <HAL_GetTick>
 8004f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f16:	e008      	b.n	8004f2a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f18:	f7fe f896 	bl	8003048 <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	2b64      	cmp	r3, #100	; 0x64
 8004f24:	d901      	bls.n	8004f2a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f26:	2303      	movs	r3, #3
 8004f28:	e1fe      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f2a:	4b5b      	ldr	r3, [pc, #364]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d0f0      	beq.n	8004f18 <HAL_RCC_OscConfig+0xc0>
 8004f36:	e014      	b.n	8004f62 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f38:	f7fe f886 	bl	8003048 <HAL_GetTick>
 8004f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f3e:	e008      	b.n	8004f52 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f40:	f7fe f882 	bl	8003048 <HAL_GetTick>
 8004f44:	4602      	mov	r2, r0
 8004f46:	693b      	ldr	r3, [r7, #16]
 8004f48:	1ad3      	subs	r3, r2, r3
 8004f4a:	2b64      	cmp	r3, #100	; 0x64
 8004f4c:	d901      	bls.n	8004f52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f4e:	2303      	movs	r3, #3
 8004f50:	e1ea      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f52:	4b51      	ldr	r3, [pc, #324]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d1f0      	bne.n	8004f40 <HAL_RCC_OscConfig+0xe8>
 8004f5e:	e000      	b.n	8004f62 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d063      	beq.n	8005036 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f6e:	4b4a      	ldr	r3, [pc, #296]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	f003 030c 	and.w	r3, r3, #12
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d00b      	beq.n	8004f92 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f7a:	4b47      	ldr	r3, [pc, #284]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f82:	2b08      	cmp	r3, #8
 8004f84:	d11c      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f86:	4b44      	ldr	r3, [pc, #272]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d116      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f92:	4b41      	ldr	r3, [pc, #260]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0302 	and.w	r3, r3, #2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d005      	beq.n	8004faa <HAL_RCC_OscConfig+0x152>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d001      	beq.n	8004faa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e1be      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004faa:	4b3b      	ldr	r3, [pc, #236]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	00db      	lsls	r3, r3, #3
 8004fb8:	4937      	ldr	r1, [pc, #220]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fbe:	e03a      	b.n	8005036 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d020      	beq.n	800500a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fc8:	4b34      	ldr	r3, [pc, #208]	; (800509c <HAL_RCC_OscConfig+0x244>)
 8004fca:	2201      	movs	r2, #1
 8004fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fce:	f7fe f83b 	bl	8003048 <HAL_GetTick>
 8004fd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fd4:	e008      	b.n	8004fe8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fd6:	f7fe f837 	bl	8003048 <HAL_GetTick>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	1ad3      	subs	r3, r2, r3
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d901      	bls.n	8004fe8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e19f      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fe8:	4b2b      	ldr	r3, [pc, #172]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0302 	and.w	r3, r3, #2
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d0f0      	beq.n	8004fd6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ff4:	4b28      	ldr	r3, [pc, #160]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	691b      	ldr	r3, [r3, #16]
 8005000:	00db      	lsls	r3, r3, #3
 8005002:	4925      	ldr	r1, [pc, #148]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 8005004:	4313      	orrs	r3, r2
 8005006:	600b      	str	r3, [r1, #0]
 8005008:	e015      	b.n	8005036 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800500a:	4b24      	ldr	r3, [pc, #144]	; (800509c <HAL_RCC_OscConfig+0x244>)
 800500c:	2200      	movs	r2, #0
 800500e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005010:	f7fe f81a 	bl	8003048 <HAL_GetTick>
 8005014:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005016:	e008      	b.n	800502a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005018:	f7fe f816 	bl	8003048 <HAL_GetTick>
 800501c:	4602      	mov	r2, r0
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	2b02      	cmp	r3, #2
 8005024:	d901      	bls.n	800502a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e17e      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800502a:	4b1b      	ldr	r3, [pc, #108]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 0302 	and.w	r3, r3, #2
 8005032:	2b00      	cmp	r3, #0
 8005034:	d1f0      	bne.n	8005018 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f003 0308 	and.w	r3, r3, #8
 800503e:	2b00      	cmp	r3, #0
 8005040:	d036      	beq.n	80050b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d016      	beq.n	8005078 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800504a:	4b15      	ldr	r3, [pc, #84]	; (80050a0 <HAL_RCC_OscConfig+0x248>)
 800504c:	2201      	movs	r2, #1
 800504e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005050:	f7fd fffa 	bl	8003048 <HAL_GetTick>
 8005054:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005056:	e008      	b.n	800506a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005058:	f7fd fff6 	bl	8003048 <HAL_GetTick>
 800505c:	4602      	mov	r2, r0
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	2b02      	cmp	r3, #2
 8005064:	d901      	bls.n	800506a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005066:	2303      	movs	r3, #3
 8005068:	e15e      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800506a:	4b0b      	ldr	r3, [pc, #44]	; (8005098 <HAL_RCC_OscConfig+0x240>)
 800506c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800506e:	f003 0302 	and.w	r3, r3, #2
 8005072:	2b00      	cmp	r3, #0
 8005074:	d0f0      	beq.n	8005058 <HAL_RCC_OscConfig+0x200>
 8005076:	e01b      	b.n	80050b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005078:	4b09      	ldr	r3, [pc, #36]	; (80050a0 <HAL_RCC_OscConfig+0x248>)
 800507a:	2200      	movs	r2, #0
 800507c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800507e:	f7fd ffe3 	bl	8003048 <HAL_GetTick>
 8005082:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005084:	e00e      	b.n	80050a4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005086:	f7fd ffdf 	bl	8003048 <HAL_GetTick>
 800508a:	4602      	mov	r2, r0
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	1ad3      	subs	r3, r2, r3
 8005090:	2b02      	cmp	r3, #2
 8005092:	d907      	bls.n	80050a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005094:	2303      	movs	r3, #3
 8005096:	e147      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
 8005098:	40023800 	.word	0x40023800
 800509c:	42470000 	.word	0x42470000
 80050a0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80050a4:	4b88      	ldr	r3, [pc, #544]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 80050a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050a8:	f003 0302 	and.w	r3, r3, #2
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d1ea      	bne.n	8005086 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f003 0304 	and.w	r3, r3, #4
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	f000 8097 	beq.w	80051ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050be:	2300      	movs	r3, #0
 80050c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050c2:	4b81      	ldr	r3, [pc, #516]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 80050c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d10f      	bne.n	80050ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050ce:	2300      	movs	r3, #0
 80050d0:	60bb      	str	r3, [r7, #8]
 80050d2:	4b7d      	ldr	r3, [pc, #500]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 80050d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d6:	4a7c      	ldr	r2, [pc, #496]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 80050d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050dc:	6413      	str	r3, [r2, #64]	; 0x40
 80050de:	4b7a      	ldr	r3, [pc, #488]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 80050e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050e6:	60bb      	str	r3, [r7, #8]
 80050e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050ea:	2301      	movs	r3, #1
 80050ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ee:	4b77      	ldr	r3, [pc, #476]	; (80052cc <HAL_RCC_OscConfig+0x474>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d118      	bne.n	800512c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050fa:	4b74      	ldr	r3, [pc, #464]	; (80052cc <HAL_RCC_OscConfig+0x474>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a73      	ldr	r2, [pc, #460]	; (80052cc <HAL_RCC_OscConfig+0x474>)
 8005100:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005104:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005106:	f7fd ff9f 	bl	8003048 <HAL_GetTick>
 800510a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800510c:	e008      	b.n	8005120 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800510e:	f7fd ff9b 	bl	8003048 <HAL_GetTick>
 8005112:	4602      	mov	r2, r0
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	1ad3      	subs	r3, r2, r3
 8005118:	2b02      	cmp	r3, #2
 800511a:	d901      	bls.n	8005120 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e103      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005120:	4b6a      	ldr	r3, [pc, #424]	; (80052cc <HAL_RCC_OscConfig+0x474>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005128:	2b00      	cmp	r3, #0
 800512a:	d0f0      	beq.n	800510e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	2b01      	cmp	r3, #1
 8005132:	d106      	bne.n	8005142 <HAL_RCC_OscConfig+0x2ea>
 8005134:	4b64      	ldr	r3, [pc, #400]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 8005136:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005138:	4a63      	ldr	r2, [pc, #396]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 800513a:	f043 0301 	orr.w	r3, r3, #1
 800513e:	6713      	str	r3, [r2, #112]	; 0x70
 8005140:	e01c      	b.n	800517c <HAL_RCC_OscConfig+0x324>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	2b05      	cmp	r3, #5
 8005148:	d10c      	bne.n	8005164 <HAL_RCC_OscConfig+0x30c>
 800514a:	4b5f      	ldr	r3, [pc, #380]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 800514c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800514e:	4a5e      	ldr	r2, [pc, #376]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 8005150:	f043 0304 	orr.w	r3, r3, #4
 8005154:	6713      	str	r3, [r2, #112]	; 0x70
 8005156:	4b5c      	ldr	r3, [pc, #368]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 8005158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800515a:	4a5b      	ldr	r2, [pc, #364]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 800515c:	f043 0301 	orr.w	r3, r3, #1
 8005160:	6713      	str	r3, [r2, #112]	; 0x70
 8005162:	e00b      	b.n	800517c <HAL_RCC_OscConfig+0x324>
 8005164:	4b58      	ldr	r3, [pc, #352]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 8005166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005168:	4a57      	ldr	r2, [pc, #348]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 800516a:	f023 0301 	bic.w	r3, r3, #1
 800516e:	6713      	str	r3, [r2, #112]	; 0x70
 8005170:	4b55      	ldr	r3, [pc, #340]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 8005172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005174:	4a54      	ldr	r2, [pc, #336]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 8005176:	f023 0304 	bic.w	r3, r3, #4
 800517a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d015      	beq.n	80051b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005184:	f7fd ff60 	bl	8003048 <HAL_GetTick>
 8005188:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800518a:	e00a      	b.n	80051a2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800518c:	f7fd ff5c 	bl	8003048 <HAL_GetTick>
 8005190:	4602      	mov	r2, r0
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	1ad3      	subs	r3, r2, r3
 8005196:	f241 3288 	movw	r2, #5000	; 0x1388
 800519a:	4293      	cmp	r3, r2
 800519c:	d901      	bls.n	80051a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800519e:	2303      	movs	r3, #3
 80051a0:	e0c2      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051a2:	4b49      	ldr	r3, [pc, #292]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 80051a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051a6:	f003 0302 	and.w	r3, r3, #2
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d0ee      	beq.n	800518c <HAL_RCC_OscConfig+0x334>
 80051ae:	e014      	b.n	80051da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051b0:	f7fd ff4a 	bl	8003048 <HAL_GetTick>
 80051b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051b6:	e00a      	b.n	80051ce <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051b8:	f7fd ff46 	bl	8003048 <HAL_GetTick>
 80051bc:	4602      	mov	r2, r0
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d901      	bls.n	80051ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80051ca:	2303      	movs	r3, #3
 80051cc:	e0ac      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051ce:	4b3e      	ldr	r3, [pc, #248]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 80051d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051d2:	f003 0302 	and.w	r3, r3, #2
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1ee      	bne.n	80051b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80051da:	7dfb      	ldrb	r3, [r7, #23]
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d105      	bne.n	80051ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051e0:	4b39      	ldr	r3, [pc, #228]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 80051e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e4:	4a38      	ldr	r2, [pc, #224]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 80051e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051ea:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	699b      	ldr	r3, [r3, #24]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	f000 8098 	beq.w	8005326 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051f6:	4b34      	ldr	r3, [pc, #208]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f003 030c 	and.w	r3, r3, #12
 80051fe:	2b08      	cmp	r3, #8
 8005200:	d05c      	beq.n	80052bc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	2b02      	cmp	r3, #2
 8005208:	d141      	bne.n	800528e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800520a:	4b31      	ldr	r3, [pc, #196]	; (80052d0 <HAL_RCC_OscConfig+0x478>)
 800520c:	2200      	movs	r2, #0
 800520e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005210:	f7fd ff1a 	bl	8003048 <HAL_GetTick>
 8005214:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005216:	e008      	b.n	800522a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005218:	f7fd ff16 	bl	8003048 <HAL_GetTick>
 800521c:	4602      	mov	r2, r0
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	2b02      	cmp	r3, #2
 8005224:	d901      	bls.n	800522a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e07e      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800522a:	4b27      	ldr	r3, [pc, #156]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d1f0      	bne.n	8005218 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	69da      	ldr	r2, [r3, #28]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	431a      	orrs	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005244:	019b      	lsls	r3, r3, #6
 8005246:	431a      	orrs	r2, r3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800524c:	085b      	lsrs	r3, r3, #1
 800524e:	3b01      	subs	r3, #1
 8005250:	041b      	lsls	r3, r3, #16
 8005252:	431a      	orrs	r2, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005258:	061b      	lsls	r3, r3, #24
 800525a:	491b      	ldr	r1, [pc, #108]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 800525c:	4313      	orrs	r3, r2
 800525e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005260:	4b1b      	ldr	r3, [pc, #108]	; (80052d0 <HAL_RCC_OscConfig+0x478>)
 8005262:	2201      	movs	r2, #1
 8005264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005266:	f7fd feef 	bl	8003048 <HAL_GetTick>
 800526a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800526c:	e008      	b.n	8005280 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800526e:	f7fd feeb 	bl	8003048 <HAL_GetTick>
 8005272:	4602      	mov	r2, r0
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	2b02      	cmp	r3, #2
 800527a:	d901      	bls.n	8005280 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800527c:	2303      	movs	r3, #3
 800527e:	e053      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005280:	4b11      	ldr	r3, [pc, #68]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005288:	2b00      	cmp	r3, #0
 800528a:	d0f0      	beq.n	800526e <HAL_RCC_OscConfig+0x416>
 800528c:	e04b      	b.n	8005326 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800528e:	4b10      	ldr	r3, [pc, #64]	; (80052d0 <HAL_RCC_OscConfig+0x478>)
 8005290:	2200      	movs	r2, #0
 8005292:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005294:	f7fd fed8 	bl	8003048 <HAL_GetTick>
 8005298:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800529a:	e008      	b.n	80052ae <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800529c:	f7fd fed4 	bl	8003048 <HAL_GetTick>
 80052a0:	4602      	mov	r2, r0
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d901      	bls.n	80052ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	e03c      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052ae:	4b06      	ldr	r3, [pc, #24]	; (80052c8 <HAL_RCC_OscConfig+0x470>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d1f0      	bne.n	800529c <HAL_RCC_OscConfig+0x444>
 80052ba:	e034      	b.n	8005326 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	699b      	ldr	r3, [r3, #24]
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d107      	bne.n	80052d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e02f      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
 80052c8:	40023800 	.word	0x40023800
 80052cc:	40007000 	.word	0x40007000
 80052d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80052d4:	4b16      	ldr	r3, [pc, #88]	; (8005330 <HAL_RCC_OscConfig+0x4d8>)
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	69db      	ldr	r3, [r3, #28]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d11c      	bne.n	8005322 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d115      	bne.n	8005322 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80052fc:	4013      	ands	r3, r2
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005302:	4293      	cmp	r3, r2
 8005304:	d10d      	bne.n	8005322 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005310:	429a      	cmp	r2, r3
 8005312:	d106      	bne.n	8005322 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800531e:	429a      	cmp	r2, r3
 8005320:	d001      	beq.n	8005326 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e000      	b.n	8005328 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8005326:	2300      	movs	r3, #0
}
 8005328:	4618      	mov	r0, r3
 800532a:	3718      	adds	r7, #24
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}
 8005330:	40023800 	.word	0x40023800

08005334 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d101      	bne.n	8005348 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e0cc      	b.n	80054e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005348:	4b68      	ldr	r3, [pc, #416]	; (80054ec <HAL_RCC_ClockConfig+0x1b8>)
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 030f 	and.w	r3, r3, #15
 8005350:	683a      	ldr	r2, [r7, #0]
 8005352:	429a      	cmp	r2, r3
 8005354:	d90c      	bls.n	8005370 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005356:	4b65      	ldr	r3, [pc, #404]	; (80054ec <HAL_RCC_ClockConfig+0x1b8>)
 8005358:	683a      	ldr	r2, [r7, #0]
 800535a:	b2d2      	uxtb	r2, r2
 800535c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800535e:	4b63      	ldr	r3, [pc, #396]	; (80054ec <HAL_RCC_ClockConfig+0x1b8>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 030f 	and.w	r3, r3, #15
 8005366:	683a      	ldr	r2, [r7, #0]
 8005368:	429a      	cmp	r2, r3
 800536a:	d001      	beq.n	8005370 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	e0b8      	b.n	80054e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0302 	and.w	r3, r3, #2
 8005378:	2b00      	cmp	r3, #0
 800537a:	d020      	beq.n	80053be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0304 	and.w	r3, r3, #4
 8005384:	2b00      	cmp	r3, #0
 8005386:	d005      	beq.n	8005394 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005388:	4b59      	ldr	r3, [pc, #356]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	4a58      	ldr	r2, [pc, #352]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 800538e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005392:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0308 	and.w	r3, r3, #8
 800539c:	2b00      	cmp	r3, #0
 800539e:	d005      	beq.n	80053ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053a0:	4b53      	ldr	r3, [pc, #332]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	4a52      	ldr	r2, [pc, #328]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 80053a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80053aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053ac:	4b50      	ldr	r3, [pc, #320]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	494d      	ldr	r1, [pc, #308]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d044      	beq.n	8005454 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d107      	bne.n	80053e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053d2:	4b47      	ldr	r3, [pc, #284]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d119      	bne.n	8005412 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e07f      	b.n	80054e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d003      	beq.n	80053f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053ee:	2b03      	cmp	r3, #3
 80053f0:	d107      	bne.n	8005402 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053f2:	4b3f      	ldr	r3, [pc, #252]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d109      	bne.n	8005412 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e06f      	b.n	80054e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005402:	4b3b      	ldr	r3, [pc, #236]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0302 	and.w	r3, r3, #2
 800540a:	2b00      	cmp	r3, #0
 800540c:	d101      	bne.n	8005412 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e067      	b.n	80054e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005412:	4b37      	ldr	r3, [pc, #220]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	f023 0203 	bic.w	r2, r3, #3
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	4934      	ldr	r1, [pc, #208]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005420:	4313      	orrs	r3, r2
 8005422:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005424:	f7fd fe10 	bl	8003048 <HAL_GetTick>
 8005428:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800542a:	e00a      	b.n	8005442 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800542c:	f7fd fe0c 	bl	8003048 <HAL_GetTick>
 8005430:	4602      	mov	r2, r0
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	1ad3      	subs	r3, r2, r3
 8005436:	f241 3288 	movw	r2, #5000	; 0x1388
 800543a:	4293      	cmp	r3, r2
 800543c:	d901      	bls.n	8005442 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800543e:	2303      	movs	r3, #3
 8005440:	e04f      	b.n	80054e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005442:	4b2b      	ldr	r3, [pc, #172]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005444:	689b      	ldr	r3, [r3, #8]
 8005446:	f003 020c 	and.w	r2, r3, #12
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	429a      	cmp	r2, r3
 8005452:	d1eb      	bne.n	800542c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005454:	4b25      	ldr	r3, [pc, #148]	; (80054ec <HAL_RCC_ClockConfig+0x1b8>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 030f 	and.w	r3, r3, #15
 800545c:	683a      	ldr	r2, [r7, #0]
 800545e:	429a      	cmp	r2, r3
 8005460:	d20c      	bcs.n	800547c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005462:	4b22      	ldr	r3, [pc, #136]	; (80054ec <HAL_RCC_ClockConfig+0x1b8>)
 8005464:	683a      	ldr	r2, [r7, #0]
 8005466:	b2d2      	uxtb	r2, r2
 8005468:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800546a:	4b20      	ldr	r3, [pc, #128]	; (80054ec <HAL_RCC_ClockConfig+0x1b8>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 030f 	and.w	r3, r3, #15
 8005472:	683a      	ldr	r2, [r7, #0]
 8005474:	429a      	cmp	r2, r3
 8005476:	d001      	beq.n	800547c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e032      	b.n	80054e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 0304 	and.w	r3, r3, #4
 8005484:	2b00      	cmp	r3, #0
 8005486:	d008      	beq.n	800549a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005488:	4b19      	ldr	r3, [pc, #100]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	4916      	ldr	r1, [pc, #88]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 8005496:	4313      	orrs	r3, r2
 8005498:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f003 0308 	and.w	r3, r3, #8
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d009      	beq.n	80054ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054a6:	4b12      	ldr	r3, [pc, #72]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	00db      	lsls	r3, r3, #3
 80054b4:	490e      	ldr	r1, [pc, #56]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 80054b6:	4313      	orrs	r3, r2
 80054b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80054ba:	f000 f821 	bl	8005500 <HAL_RCC_GetSysClockFreq>
 80054be:	4602      	mov	r2, r0
 80054c0:	4b0b      	ldr	r3, [pc, #44]	; (80054f0 <HAL_RCC_ClockConfig+0x1bc>)
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	091b      	lsrs	r3, r3, #4
 80054c6:	f003 030f 	and.w	r3, r3, #15
 80054ca:	490a      	ldr	r1, [pc, #40]	; (80054f4 <HAL_RCC_ClockConfig+0x1c0>)
 80054cc:	5ccb      	ldrb	r3, [r1, r3]
 80054ce:	fa22 f303 	lsr.w	r3, r2, r3
 80054d2:	4a09      	ldr	r2, [pc, #36]	; (80054f8 <HAL_RCC_ClockConfig+0x1c4>)
 80054d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80054d6:	4b09      	ldr	r3, [pc, #36]	; (80054fc <HAL_RCC_ClockConfig+0x1c8>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4618      	mov	r0, r3
 80054dc:	f7fd fc76 	bl	8002dcc <HAL_InitTick>

  return HAL_OK;
 80054e0:	2300      	movs	r3, #0
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3710      	adds	r7, #16
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	bf00      	nop
 80054ec:	40023c00 	.word	0x40023c00
 80054f0:	40023800 	.word	0x40023800
 80054f4:	08009c58 	.word	0x08009c58
 80054f8:	20000018 	.word	0x20000018
 80054fc:	2000001c 	.word	0x2000001c

08005500 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005500:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005504:	b094      	sub	sp, #80	; 0x50
 8005506:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005508:	2300      	movs	r3, #0
 800550a:	647b      	str	r3, [r7, #68]	; 0x44
 800550c:	2300      	movs	r3, #0
 800550e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005510:	2300      	movs	r3, #0
 8005512:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005514:	2300      	movs	r3, #0
 8005516:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005518:	4b79      	ldr	r3, [pc, #484]	; (8005700 <HAL_RCC_GetSysClockFreq+0x200>)
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	f003 030c 	and.w	r3, r3, #12
 8005520:	2b08      	cmp	r3, #8
 8005522:	d00d      	beq.n	8005540 <HAL_RCC_GetSysClockFreq+0x40>
 8005524:	2b08      	cmp	r3, #8
 8005526:	f200 80e1 	bhi.w	80056ec <HAL_RCC_GetSysClockFreq+0x1ec>
 800552a:	2b00      	cmp	r3, #0
 800552c:	d002      	beq.n	8005534 <HAL_RCC_GetSysClockFreq+0x34>
 800552e:	2b04      	cmp	r3, #4
 8005530:	d003      	beq.n	800553a <HAL_RCC_GetSysClockFreq+0x3a>
 8005532:	e0db      	b.n	80056ec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005534:	4b73      	ldr	r3, [pc, #460]	; (8005704 <HAL_RCC_GetSysClockFreq+0x204>)
 8005536:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005538:	e0db      	b.n	80056f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800553a:	4b73      	ldr	r3, [pc, #460]	; (8005708 <HAL_RCC_GetSysClockFreq+0x208>)
 800553c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800553e:	e0d8      	b.n	80056f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005540:	4b6f      	ldr	r3, [pc, #444]	; (8005700 <HAL_RCC_GetSysClockFreq+0x200>)
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005548:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800554a:	4b6d      	ldr	r3, [pc, #436]	; (8005700 <HAL_RCC_GetSysClockFreq+0x200>)
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005552:	2b00      	cmp	r3, #0
 8005554:	d063      	beq.n	800561e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005556:	4b6a      	ldr	r3, [pc, #424]	; (8005700 <HAL_RCC_GetSysClockFreq+0x200>)
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	099b      	lsrs	r3, r3, #6
 800555c:	2200      	movs	r2, #0
 800555e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005560:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005564:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005568:	633b      	str	r3, [r7, #48]	; 0x30
 800556a:	2300      	movs	r3, #0
 800556c:	637b      	str	r3, [r7, #52]	; 0x34
 800556e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005572:	4622      	mov	r2, r4
 8005574:	462b      	mov	r3, r5
 8005576:	f04f 0000 	mov.w	r0, #0
 800557a:	f04f 0100 	mov.w	r1, #0
 800557e:	0159      	lsls	r1, r3, #5
 8005580:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005584:	0150      	lsls	r0, r2, #5
 8005586:	4602      	mov	r2, r0
 8005588:	460b      	mov	r3, r1
 800558a:	4621      	mov	r1, r4
 800558c:	1a51      	subs	r1, r2, r1
 800558e:	6139      	str	r1, [r7, #16]
 8005590:	4629      	mov	r1, r5
 8005592:	eb63 0301 	sbc.w	r3, r3, r1
 8005596:	617b      	str	r3, [r7, #20]
 8005598:	f04f 0200 	mov.w	r2, #0
 800559c:	f04f 0300 	mov.w	r3, #0
 80055a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80055a4:	4659      	mov	r1, fp
 80055a6:	018b      	lsls	r3, r1, #6
 80055a8:	4651      	mov	r1, sl
 80055aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80055ae:	4651      	mov	r1, sl
 80055b0:	018a      	lsls	r2, r1, #6
 80055b2:	4651      	mov	r1, sl
 80055b4:	ebb2 0801 	subs.w	r8, r2, r1
 80055b8:	4659      	mov	r1, fp
 80055ba:	eb63 0901 	sbc.w	r9, r3, r1
 80055be:	f04f 0200 	mov.w	r2, #0
 80055c2:	f04f 0300 	mov.w	r3, #0
 80055c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80055ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80055ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80055d2:	4690      	mov	r8, r2
 80055d4:	4699      	mov	r9, r3
 80055d6:	4623      	mov	r3, r4
 80055d8:	eb18 0303 	adds.w	r3, r8, r3
 80055dc:	60bb      	str	r3, [r7, #8]
 80055de:	462b      	mov	r3, r5
 80055e0:	eb49 0303 	adc.w	r3, r9, r3
 80055e4:	60fb      	str	r3, [r7, #12]
 80055e6:	f04f 0200 	mov.w	r2, #0
 80055ea:	f04f 0300 	mov.w	r3, #0
 80055ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80055f2:	4629      	mov	r1, r5
 80055f4:	024b      	lsls	r3, r1, #9
 80055f6:	4621      	mov	r1, r4
 80055f8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80055fc:	4621      	mov	r1, r4
 80055fe:	024a      	lsls	r2, r1, #9
 8005600:	4610      	mov	r0, r2
 8005602:	4619      	mov	r1, r3
 8005604:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005606:	2200      	movs	r2, #0
 8005608:	62bb      	str	r3, [r7, #40]	; 0x28
 800560a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800560c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005610:	f7fb fa2c 	bl	8000a6c <__aeabi_uldivmod>
 8005614:	4602      	mov	r2, r0
 8005616:	460b      	mov	r3, r1
 8005618:	4613      	mov	r3, r2
 800561a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800561c:	e058      	b.n	80056d0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800561e:	4b38      	ldr	r3, [pc, #224]	; (8005700 <HAL_RCC_GetSysClockFreq+0x200>)
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	099b      	lsrs	r3, r3, #6
 8005624:	2200      	movs	r2, #0
 8005626:	4618      	mov	r0, r3
 8005628:	4611      	mov	r1, r2
 800562a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800562e:	623b      	str	r3, [r7, #32]
 8005630:	2300      	movs	r3, #0
 8005632:	627b      	str	r3, [r7, #36]	; 0x24
 8005634:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005638:	4642      	mov	r2, r8
 800563a:	464b      	mov	r3, r9
 800563c:	f04f 0000 	mov.w	r0, #0
 8005640:	f04f 0100 	mov.w	r1, #0
 8005644:	0159      	lsls	r1, r3, #5
 8005646:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800564a:	0150      	lsls	r0, r2, #5
 800564c:	4602      	mov	r2, r0
 800564e:	460b      	mov	r3, r1
 8005650:	4641      	mov	r1, r8
 8005652:	ebb2 0a01 	subs.w	sl, r2, r1
 8005656:	4649      	mov	r1, r9
 8005658:	eb63 0b01 	sbc.w	fp, r3, r1
 800565c:	f04f 0200 	mov.w	r2, #0
 8005660:	f04f 0300 	mov.w	r3, #0
 8005664:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005668:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800566c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005670:	ebb2 040a 	subs.w	r4, r2, sl
 8005674:	eb63 050b 	sbc.w	r5, r3, fp
 8005678:	f04f 0200 	mov.w	r2, #0
 800567c:	f04f 0300 	mov.w	r3, #0
 8005680:	00eb      	lsls	r3, r5, #3
 8005682:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005686:	00e2      	lsls	r2, r4, #3
 8005688:	4614      	mov	r4, r2
 800568a:	461d      	mov	r5, r3
 800568c:	4643      	mov	r3, r8
 800568e:	18e3      	adds	r3, r4, r3
 8005690:	603b      	str	r3, [r7, #0]
 8005692:	464b      	mov	r3, r9
 8005694:	eb45 0303 	adc.w	r3, r5, r3
 8005698:	607b      	str	r3, [r7, #4]
 800569a:	f04f 0200 	mov.w	r2, #0
 800569e:	f04f 0300 	mov.w	r3, #0
 80056a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80056a6:	4629      	mov	r1, r5
 80056a8:	028b      	lsls	r3, r1, #10
 80056aa:	4621      	mov	r1, r4
 80056ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80056b0:	4621      	mov	r1, r4
 80056b2:	028a      	lsls	r2, r1, #10
 80056b4:	4610      	mov	r0, r2
 80056b6:	4619      	mov	r1, r3
 80056b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056ba:	2200      	movs	r2, #0
 80056bc:	61bb      	str	r3, [r7, #24]
 80056be:	61fa      	str	r2, [r7, #28]
 80056c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056c4:	f7fb f9d2 	bl	8000a6c <__aeabi_uldivmod>
 80056c8:	4602      	mov	r2, r0
 80056ca:	460b      	mov	r3, r1
 80056cc:	4613      	mov	r3, r2
 80056ce:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80056d0:	4b0b      	ldr	r3, [pc, #44]	; (8005700 <HAL_RCC_GetSysClockFreq+0x200>)
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	0c1b      	lsrs	r3, r3, #16
 80056d6:	f003 0303 	and.w	r3, r3, #3
 80056da:	3301      	adds	r3, #1
 80056dc:	005b      	lsls	r3, r3, #1
 80056de:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80056e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80056e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80056e8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80056ea:	e002      	b.n	80056f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80056ec:	4b05      	ldr	r3, [pc, #20]	; (8005704 <HAL_RCC_GetSysClockFreq+0x204>)
 80056ee:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80056f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3750      	adds	r7, #80	; 0x50
 80056f8:	46bd      	mov	sp, r7
 80056fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056fe:	bf00      	nop
 8005700:	40023800 	.word	0x40023800
 8005704:	00f42400 	.word	0x00f42400
 8005708:	007a1200 	.word	0x007a1200

0800570c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800570c:	b480      	push	{r7}
 800570e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005710:	4b03      	ldr	r3, [pc, #12]	; (8005720 <HAL_RCC_GetHCLKFreq+0x14>)
 8005712:	681b      	ldr	r3, [r3, #0]
}
 8005714:	4618      	mov	r0, r3
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop
 8005720:	20000018 	.word	0x20000018

08005724 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005728:	f7ff fff0 	bl	800570c <HAL_RCC_GetHCLKFreq>
 800572c:	4602      	mov	r2, r0
 800572e:	4b05      	ldr	r3, [pc, #20]	; (8005744 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	0a9b      	lsrs	r3, r3, #10
 8005734:	f003 0307 	and.w	r3, r3, #7
 8005738:	4903      	ldr	r1, [pc, #12]	; (8005748 <HAL_RCC_GetPCLK1Freq+0x24>)
 800573a:	5ccb      	ldrb	r3, [r1, r3]
 800573c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005740:	4618      	mov	r0, r3
 8005742:	bd80      	pop	{r7, pc}
 8005744:	40023800 	.word	0x40023800
 8005748:	08009c68 	.word	0x08009c68

0800574c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	220f      	movs	r2, #15
 800575a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800575c:	4b12      	ldr	r3, [pc, #72]	; (80057a8 <HAL_RCC_GetClockConfig+0x5c>)
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f003 0203 	and.w	r2, r3, #3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005768:	4b0f      	ldr	r3, [pc, #60]	; (80057a8 <HAL_RCC_GetClockConfig+0x5c>)
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005774:	4b0c      	ldr	r3, [pc, #48]	; (80057a8 <HAL_RCC_GetClockConfig+0x5c>)
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005780:	4b09      	ldr	r3, [pc, #36]	; (80057a8 <HAL_RCC_GetClockConfig+0x5c>)
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	08db      	lsrs	r3, r3, #3
 8005786:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800578e:	4b07      	ldr	r3, [pc, #28]	; (80057ac <HAL_RCC_GetClockConfig+0x60>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f003 020f 	and.w	r2, r3, #15
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	601a      	str	r2, [r3, #0]
}
 800579a:	bf00      	nop
 800579c:	370c      	adds	r7, #12
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr
 80057a6:	bf00      	nop
 80057a8:	40023800 	.word	0x40023800
 80057ac:	40023c00 	.word	0x40023c00

080057b0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b086      	sub	sp, #24
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80057b8:	2300      	movs	r3, #0
 80057ba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80057bc:	2300      	movs	r3, #0
 80057be:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 0301 	and.w	r3, r3, #1
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d105      	bne.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d038      	beq.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80057d8:	4b68      	ldr	r3, [pc, #416]	; (800597c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80057da:	2200      	movs	r2, #0
 80057dc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80057de:	f7fd fc33 	bl	8003048 <HAL_GetTick>
 80057e2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80057e4:	e008      	b.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80057e6:	f7fd fc2f 	bl	8003048 <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	d901      	bls.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80057f4:	2303      	movs	r3, #3
 80057f6:	e0bd      	b.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80057f8:	4b61      	ldr	r3, [pc, #388]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005800:	2b00      	cmp	r3, #0
 8005802:	d1f0      	bne.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685a      	ldr	r2, [r3, #4]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	019b      	lsls	r3, r3, #6
 800580e:	431a      	orrs	r2, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	071b      	lsls	r3, r3, #28
 8005816:	495a      	ldr	r1, [pc, #360]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005818:	4313      	orrs	r3, r2
 800581a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800581e:	4b57      	ldr	r3, [pc, #348]	; (800597c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005820:	2201      	movs	r2, #1
 8005822:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005824:	f7fd fc10 	bl	8003048 <HAL_GetTick>
 8005828:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800582a:	e008      	b.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800582c:	f7fd fc0c 	bl	8003048 <HAL_GetTick>
 8005830:	4602      	mov	r2, r0
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	1ad3      	subs	r3, r2, r3
 8005836:	2b02      	cmp	r3, #2
 8005838:	d901      	bls.n	800583e <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800583a:	2303      	movs	r3, #3
 800583c:	e09a      	b.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800583e:	4b50      	ldr	r3, [pc, #320]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005846:	2b00      	cmp	r3, #0
 8005848:	d0f0      	beq.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f003 0302 	and.w	r3, r3, #2
 8005852:	2b00      	cmp	r3, #0
 8005854:	f000 8083 	beq.w	800595e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005858:	2300      	movs	r3, #0
 800585a:	60fb      	str	r3, [r7, #12]
 800585c:	4b48      	ldr	r3, [pc, #288]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800585e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005860:	4a47      	ldr	r2, [pc, #284]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005862:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005866:	6413      	str	r3, [r2, #64]	; 0x40
 8005868:	4b45      	ldr	r3, [pc, #276]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800586a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005870:	60fb      	str	r3, [r7, #12]
 8005872:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005874:	4b43      	ldr	r3, [pc, #268]	; (8005984 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a42      	ldr	r2, [pc, #264]	; (8005984 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800587a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800587e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005880:	f7fd fbe2 	bl	8003048 <HAL_GetTick>
 8005884:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005886:	e008      	b.n	800589a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005888:	f7fd fbde 	bl	8003048 <HAL_GetTick>
 800588c:	4602      	mov	r2, r0
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	1ad3      	subs	r3, r2, r3
 8005892:	2b02      	cmp	r3, #2
 8005894:	d901      	bls.n	800589a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e06c      	b.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800589a:	4b3a      	ldr	r3, [pc, #232]	; (8005984 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d0f0      	beq.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80058a6:	4b36      	ldr	r3, [pc, #216]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058ae:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d02f      	beq.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	691b      	ldr	r3, [r3, #16]
 80058ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058be:	693a      	ldr	r2, [r7, #16]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d028      	beq.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80058c4:	4b2e      	ldr	r3, [pc, #184]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058cc:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80058ce:	4b2e      	ldr	r3, [pc, #184]	; (8005988 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80058d0:	2201      	movs	r2, #1
 80058d2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80058d4:	4b2c      	ldr	r3, [pc, #176]	; (8005988 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80058d6:	2200      	movs	r2, #0
 80058d8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80058da:	4a29      	ldr	r2, [pc, #164]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80058e0:	4b27      	ldr	r3, [pc, #156]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80058e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058e4:	f003 0301 	and.w	r3, r3, #1
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d114      	bne.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80058ec:	f7fd fbac 	bl	8003048 <HAL_GetTick>
 80058f0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058f2:	e00a      	b.n	800590a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058f4:	f7fd fba8 	bl	8003048 <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005902:	4293      	cmp	r3, r2
 8005904:	d901      	bls.n	800590a <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e034      	b.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800590a:	4b1d      	ldr	r3, [pc, #116]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800590c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800590e:	f003 0302 	and.w	r3, r3, #2
 8005912:	2b00      	cmp	r3, #0
 8005914:	d0ee      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	691b      	ldr	r3, [r3, #16]
 800591a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800591e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005922:	d10d      	bne.n	8005940 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8005924:	4b16      	ldr	r3, [pc, #88]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	691b      	ldr	r3, [r3, #16]
 8005930:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005934:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005938:	4911      	ldr	r1, [pc, #68]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800593a:	4313      	orrs	r3, r2
 800593c:	608b      	str	r3, [r1, #8]
 800593e:	e005      	b.n	800594c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005940:	4b0f      	ldr	r3, [pc, #60]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	4a0e      	ldr	r2, [pc, #56]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005946:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800594a:	6093      	str	r3, [r2, #8]
 800594c:	4b0c      	ldr	r3, [pc, #48]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800594e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	691b      	ldr	r3, [r3, #16]
 8005954:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005958:	4909      	ldr	r1, [pc, #36]	; (8005980 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800595a:	4313      	orrs	r3, r2
 800595c:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 0308 	and.w	r3, r3, #8
 8005966:	2b00      	cmp	r3, #0
 8005968:	d003      	beq.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	7d1a      	ldrb	r2, [r3, #20]
 800596e:	4b07      	ldr	r3, [pc, #28]	; (800598c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005970:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005972:	2300      	movs	r3, #0
}
 8005974:	4618      	mov	r0, r3
 8005976:	3718      	adds	r7, #24
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}
 800597c:	42470068 	.word	0x42470068
 8005980:	40023800 	.word	0x40023800
 8005984:	40007000 	.word	0x40007000
 8005988:	42470e40 	.word	0x42470e40
 800598c:	424711e0 	.word	0x424711e0

08005990 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b082      	sub	sp, #8
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d101      	bne.n	80059a2 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	e083      	b.n	8005aaa <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	7f5b      	ldrb	r3, [r3, #29]
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d105      	bne.n	80059b8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f7fd f980 	bl	8002cb8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2202      	movs	r2, #2
 80059bc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	22ca      	movs	r2, #202	; 0xca
 80059c4:	625a      	str	r2, [r3, #36]	; 0x24
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2253      	movs	r2, #83	; 0x53
 80059cc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 fb84 	bl	80060dc <RTC_EnterInitMode>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d008      	beq.n	80059ec <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	22ff      	movs	r2, #255	; 0xff
 80059e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2204      	movs	r2, #4
 80059e6:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	e05e      	b.n	8005aaa <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	687a      	ldr	r2, [r7, #4]
 80059f4:	6812      	ldr	r2, [r2, #0]
 80059f6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80059fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059fe:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	6899      	ldr	r1, [r3, #8]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	685a      	ldr	r2, [r3, #4]
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	691b      	ldr	r3, [r3, #16]
 8005a0e:	431a      	orrs	r2, r3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	695b      	ldr	r3, [r3, #20]
 8005a14:	431a      	orrs	r2, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	687a      	ldr	r2, [r7, #4]
 8005a24:	68d2      	ldr	r2, [r2, #12]
 8005a26:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	6919      	ldr	r1, [r3, #16]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	041a      	lsls	r2, r3, #16
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	430a      	orrs	r2, r1
 8005a3a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68da      	ldr	r2, [r3, #12]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a4a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f003 0320 	and.w	r3, r3, #32
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d10e      	bne.n	8005a78 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f000 fb16 	bl	800608c <HAL_RTC_WaitForSynchro>
 8005a60:	4603      	mov	r3, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d008      	beq.n	8005a78 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	22ff      	movs	r2, #255	; 0xff
 8005a6c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2204      	movs	r2, #4
 8005a72:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e018      	b.n	8005aaa <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005a86:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	699a      	ldr	r2, [r3, #24]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	430a      	orrs	r2, r1
 8005a98:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	22ff      	movs	r2, #255	; 0xff
 8005aa0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005aa8:	2300      	movs	r3, #0
  }
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3708      	adds	r7, #8
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}

08005ab2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005ab2:	b590      	push	{r4, r7, lr}
 8005ab4:	b087      	sub	sp, #28
 8005ab6:	af00      	add	r7, sp, #0
 8005ab8:	60f8      	str	r0, [r7, #12]
 8005aba:	60b9      	str	r1, [r7, #8]
 8005abc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	7f1b      	ldrb	r3, [r3, #28]
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d101      	bne.n	8005ace <HAL_RTC_SetTime+0x1c>
 8005aca:	2302      	movs	r3, #2
 8005acc:	e0aa      	b.n	8005c24 <HAL_RTC_SetTime+0x172>
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2202      	movs	r2, #2
 8005ad8:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d126      	bne.n	8005b2e <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d102      	bne.n	8005af4 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	2200      	movs	r2, #0
 8005af2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	781b      	ldrb	r3, [r3, #0]
 8005af8:	4618      	mov	r0, r3
 8005afa:	f000 fb1b 	bl	8006134 <RTC_ByteToBcd2>
 8005afe:	4603      	mov	r3, r0
 8005b00:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	785b      	ldrb	r3, [r3, #1]
 8005b06:	4618      	mov	r0, r3
 8005b08:	f000 fb14 	bl	8006134 <RTC_ByteToBcd2>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005b10:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	789b      	ldrb	r3, [r3, #2]
 8005b16:	4618      	mov	r0, r3
 8005b18:	f000 fb0c 	bl	8006134 <RTC_ByteToBcd2>
 8005b1c:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005b1e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	78db      	ldrb	r3, [r3, #3]
 8005b26:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	617b      	str	r3, [r7, #20]
 8005b2c:	e018      	b.n	8005b60 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d102      	bne.n	8005b42 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	781b      	ldrb	r3, [r3, #0]
 8005b46:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	785b      	ldrb	r3, [r3, #1]
 8005b4c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005b4e:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005b50:	68ba      	ldr	r2, [r7, #8]
 8005b52:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005b54:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	78db      	ldrb	r3, [r3, #3]
 8005b5a:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	22ca      	movs	r2, #202	; 0xca
 8005b66:	625a      	str	r2, [r3, #36]	; 0x24
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2253      	movs	r2, #83	; 0x53
 8005b6e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005b70:	68f8      	ldr	r0, [r7, #12]
 8005b72:	f000 fab3 	bl	80060dc <RTC_EnterInitMode>
 8005b76:	4603      	mov	r3, r0
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d00b      	beq.n	8005b94 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	22ff      	movs	r2, #255	; 0xff
 8005b82:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2204      	movs	r2, #4
 8005b88:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e047      	b.n	8005c24 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005b9e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005ba2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	689a      	ldr	r2, [r3, #8]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005bb2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	6899      	ldr	r1, [r3, #8]
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	68da      	ldr	r2, [r3, #12]
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	691b      	ldr	r3, [r3, #16]
 8005bc2:	431a      	orrs	r2, r3
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	430a      	orrs	r2, r1
 8005bca:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68da      	ldr	r2, [r3, #12]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bda:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f003 0320 	and.w	r3, r3, #32
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d111      	bne.n	8005c0e <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005bea:	68f8      	ldr	r0, [r7, #12]
 8005bec:	f000 fa4e 	bl	800608c <HAL_RTC_WaitForSynchro>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00b      	beq.n	8005c0e <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	22ff      	movs	r2, #255	; 0xff
 8005bfc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2204      	movs	r2, #4
 8005c02:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2200      	movs	r2, #0
 8005c08:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e00a      	b.n	8005c24 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	22ff      	movs	r2, #255	; 0xff
 8005c14:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2201      	movs	r2, #1
 8005c1a:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8005c22:	2300      	movs	r3, #0
  }
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	371c      	adds	r7, #28
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd90      	pop	{r4, r7, pc}

08005c2c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005c2c:	b590      	push	{r4, r7, lr}
 8005c2e:	b087      	sub	sp, #28
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	60b9      	str	r1, [r7, #8]
 8005c36:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	7f1b      	ldrb	r3, [r3, #28]
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d101      	bne.n	8005c48 <HAL_RTC_SetDate+0x1c>
 8005c44:	2302      	movs	r3, #2
 8005c46:	e094      	b.n	8005d72 <HAL_RTC_SetDate+0x146>
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2202      	movs	r2, #2
 8005c52:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d10e      	bne.n	8005c78 <HAL_RTC_SetDate+0x4c>
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	785b      	ldrb	r3, [r3, #1]
 8005c5e:	f003 0310 	and.w	r3, r3, #16
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d008      	beq.n	8005c78 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	785b      	ldrb	r3, [r3, #1]
 8005c6a:	f023 0310 	bic.w	r3, r3, #16
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	330a      	adds	r3, #10
 8005c72:	b2da      	uxtb	r2, r3
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d11c      	bne.n	8005cb8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	78db      	ldrb	r3, [r3, #3]
 8005c82:	4618      	mov	r0, r3
 8005c84:	f000 fa56 	bl	8006134 <RTC_ByteToBcd2>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	785b      	ldrb	r3, [r3, #1]
 8005c90:	4618      	mov	r0, r3
 8005c92:	f000 fa4f 	bl	8006134 <RTC_ByteToBcd2>
 8005c96:	4603      	mov	r3, r0
 8005c98:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005c9a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	789b      	ldrb	r3, [r3, #2]
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f000 fa47 	bl	8006134 <RTC_ByteToBcd2>
 8005ca6:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005ca8:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	781b      	ldrb	r3, [r3, #0]
 8005cb0:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	617b      	str	r3, [r7, #20]
 8005cb6:	e00e      	b.n	8005cd6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	78db      	ldrb	r3, [r3, #3]
 8005cbc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	785b      	ldrb	r3, [r3, #1]
 8005cc2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005cc4:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8005cc6:	68ba      	ldr	r2, [r7, #8]
 8005cc8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8005cca:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	22ca      	movs	r2, #202	; 0xca
 8005cdc:	625a      	str	r2, [r3, #36]	; 0x24
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	2253      	movs	r2, #83	; 0x53
 8005ce4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005ce6:	68f8      	ldr	r0, [r7, #12]
 8005ce8:	f000 f9f8 	bl	80060dc <RTC_EnterInitMode>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00b      	beq.n	8005d0a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	22ff      	movs	r2, #255	; 0xff
 8005cf8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2204      	movs	r2, #4
 8005cfe:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2200      	movs	r2, #0
 8005d04:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005d06:	2301      	movs	r3, #1
 8005d08:	e033      	b.n	8005d72 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	697b      	ldr	r3, [r7, #20]
 8005d10:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005d14:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005d18:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	68da      	ldr	r2, [r3, #12]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d28:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	f003 0320 	and.w	r3, r3, #32
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d111      	bne.n	8005d5c <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005d38:	68f8      	ldr	r0, [r7, #12]
 8005d3a:	f000 f9a7 	bl	800608c <HAL_RTC_WaitForSynchro>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d00b      	beq.n	8005d5c <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	22ff      	movs	r2, #255	; 0xff
 8005d4a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2204      	movs	r2, #4
 8005d50:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2200      	movs	r2, #0
 8005d56:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005d58:	2301      	movs	r3, #1
 8005d5a:	e00a      	b.n	8005d72 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	22ff      	movs	r2, #255	; 0xff
 8005d62:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2201      	movs	r2, #1
 8005d68:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005d70:	2300      	movs	r3, #0
  }
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	371c      	adds	r7, #28
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd90      	pop	{r4, r7, pc}
	...

08005d7c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005d7c:	b590      	push	{r4, r7, lr}
 8005d7e:	b089      	sub	sp, #36	; 0x24
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	60f8      	str	r0, [r7, #12]
 8005d84:	60b9      	str	r1, [r7, #8]
 8005d86:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	61fb      	str	r3, [r7, #28]
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 8005d90:	4b93      	ldr	r3, [pc, #588]	; (8005fe0 <HAL_RTC_SetAlarm_IT+0x264>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a93      	ldr	r2, [pc, #588]	; (8005fe4 <HAL_RTC_SetAlarm_IT+0x268>)
 8005d96:	fba2 2303 	umull	r2, r3, r2, r3
 8005d9a:	0adb      	lsrs	r3, r3, #11
 8005d9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005da0:	fb02 f303 	mul.w	r3, r2, r3
 8005da4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	7f1b      	ldrb	r3, [r3, #28]
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d101      	bne.n	8005db2 <HAL_RTC_SetAlarm_IT+0x36>
 8005dae:	2302      	movs	r3, #2
 8005db0:	e111      	b.n	8005fd6 <HAL_RTC_SetAlarm_IT+0x25a>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2201      	movs	r2, #1
 8005db6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2202      	movs	r2, #2
 8005dbc:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d137      	bne.n	8005e34 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d102      	bne.n	8005dd8 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	781b      	ldrb	r3, [r3, #0]
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f000 f9a9 	bl	8006134 <RTC_ByteToBcd2>
 8005de2:	4603      	mov	r3, r0
 8005de4:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	785b      	ldrb	r3, [r3, #1]
 8005dea:	4618      	mov	r0, r3
 8005dec:	f000 f9a2 	bl	8006134 <RTC_ByteToBcd2>
 8005df0:	4603      	mov	r3, r0
 8005df2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005df4:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	789b      	ldrb	r3, [r3, #2]
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f000 f99a 	bl	8006134 <RTC_ByteToBcd2>
 8005e00:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005e02:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	78db      	ldrb	r3, [r3, #3]
 8005e0a:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8005e0c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e16:	4618      	mov	r0, r3
 8005e18:	f000 f98c 	bl	8006134 <RTC_ByteToBcd2>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005e20:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005e28:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	61fb      	str	r3, [r7, #28]
 8005e32:	e023      	b.n	8005e7c <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d102      	bne.n	8005e48 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	2200      	movs	r2, #0
 8005e46:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	781b      	ldrb	r3, [r3, #0]
 8005e4c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	785b      	ldrb	r3, [r3, #1]
 8005e52:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005e54:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005e56:	68ba      	ldr	r2, [r7, #8]
 8005e58:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005e5a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	78db      	ldrb	r3, [r3, #3]
 8005e60:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005e62:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e6a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005e6c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005e72:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	685a      	ldr	r2, [r3, #4]
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	699b      	ldr	r3, [r3, #24]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	22ca      	movs	r2, #202	; 0xca
 8005e8e:	625a      	str	r2, [r3, #36]	; 0x24
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2253      	movs	r2, #83	; 0x53
 8005e96:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ea0:	d141      	bne.n	8005f26 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	689a      	ldr	r2, [r3, #8]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005eb0:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	68db      	ldr	r3, [r3, #12]
 8005eb8:	b2da      	uxtb	r2, r3
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8005ec2:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	1e5a      	subs	r2, r3, #1
 8005ec8:	617a      	str	r2, [r7, #20]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d10b      	bne.n	8005ee6 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	22ff      	movs	r2, #255	; 0xff
 8005ed4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	2203      	movs	r2, #3
 8005eda:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e077      	b.n	8005fd6 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	f003 0301 	and.w	r3, r3, #1
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d0e7      	beq.n	8005ec4 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	69fa      	ldr	r2, [r7, #28]
 8005efa:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	69ba      	ldr	r2, [r7, #24]
 8005f02:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	689a      	ldr	r2, [r3, #8]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f12:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	689a      	ldr	r2, [r3, #8]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f22:	609a      	str	r2, [r3, #8]
 8005f24:	e040      	b.n	8005fa8 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	689a      	ldr	r2, [r3, #8]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005f34:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	b2da      	uxtb	r2, r3
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f462 7220 	orn	r2, r2, #640	; 0x280
 8005f46:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	1e5a      	subs	r2, r3, #1
 8005f4c:	617a      	str	r2, [r7, #20]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d10b      	bne.n	8005f6a <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	22ff      	movs	r2, #255	; 0xff
 8005f58:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	2203      	movs	r2, #3
 8005f5e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005f66:	2303      	movs	r3, #3
 8005f68:	e035      	b.n	8005fd6 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	f003 0302 	and.w	r3, r3, #2
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d0e7      	beq.n	8005f48 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	69fa      	ldr	r2, [r7, #28]
 8005f7e:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	69ba      	ldr	r2, [r7, #24]
 8005f86:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	689a      	ldr	r2, [r3, #8]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f96:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	689a      	ldr	r2, [r3, #8]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005fa6:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005fa8:	4b0f      	ldr	r3, [pc, #60]	; (8005fe8 <HAL_RTC_SetAlarm_IT+0x26c>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a0e      	ldr	r2, [pc, #56]	; (8005fe8 <HAL_RTC_SetAlarm_IT+0x26c>)
 8005fae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005fb2:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 8005fb4:	4b0c      	ldr	r3, [pc, #48]	; (8005fe8 <HAL_RTC_SetAlarm_IT+0x26c>)
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	4a0b      	ldr	r2, [pc, #44]	; (8005fe8 <HAL_RTC_SetAlarm_IT+0x26c>)
 8005fba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005fbe:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	22ff      	movs	r2, #255	; 0xff
 8005fc6:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2201      	movs	r2, #1
 8005fcc:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3724      	adds	r7, #36	; 0x24
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd90      	pop	{r4, r7, pc}
 8005fde:	bf00      	nop
 8005fe0:	20000018 	.word	0x20000018
 8005fe4:	10624dd3 	.word	0x10624dd3
 8005fe8:	40013c00 	.word	0x40013c00

08005fec <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b082      	sub	sp, #8
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d012      	beq.n	8006028 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800600c:	2b00      	cmp	r3, #0
 800600e:	d00b      	beq.n	8006028 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f000 f831 	bl	8006078 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	b2da      	uxtb	r2, r3
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8006026:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006032:	2b00      	cmp	r3, #0
 8006034:	d012      	beq.n	800605c <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006040:	2b00      	cmp	r3, #0
 8006042:	d00b      	beq.n	800605c <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f000 f893 	bl	8006170 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	68db      	ldr	r3, [r3, #12]
 8006050:	b2da      	uxtb	r2, r3
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f462 7220 	orn	r2, r2, #640	; 0x280
 800605a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800605c:	4b05      	ldr	r3, [pc, #20]	; (8006074 <HAL_RTC_AlarmIRQHandler+0x88>)
 800605e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006062:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	775a      	strb	r2, [r3, #29]
}
 800606a:	bf00      	nop
 800606c:	3708      	adds	r7, #8
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}
 8006072:	bf00      	nop
 8006074:	40013c00 	.word	0x40013c00

08006078 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8006080:	bf00      	nop
 8006082:	370c      	adds	r7, #12
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006094:	2300      	movs	r3, #0
 8006096:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	68da      	ldr	r2, [r3, #12]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80060a6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80060a8:	f7fc ffce 	bl	8003048 <HAL_GetTick>
 80060ac:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80060ae:	e009      	b.n	80060c4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80060b0:	f7fc ffca 	bl	8003048 <HAL_GetTick>
 80060b4:	4602      	mov	r2, r0
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	1ad3      	subs	r3, r2, r3
 80060ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80060be:	d901      	bls.n	80060c4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80060c0:	2303      	movs	r3, #3
 80060c2:	e007      	b.n	80060d4 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	f003 0320 	and.w	r3, r3, #32
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d0ee      	beq.n	80060b0 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80060d2:	2300      	movs	r3, #0
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3710      	adds	r7, #16
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}

080060dc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80060e4:	2300      	movs	r3, #0
 80060e6:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d119      	bne.n	800612a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f04f 32ff 	mov.w	r2, #4294967295
 80060fe:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006100:	f7fc ffa2 	bl	8003048 <HAL_GetTick>
 8006104:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006106:	e009      	b.n	800611c <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006108:	f7fc ff9e 	bl	8003048 <HAL_GetTick>
 800610c:	4602      	mov	r2, r0
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	1ad3      	subs	r3, r2, r3
 8006112:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006116:	d901      	bls.n	800611c <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8006118:	2303      	movs	r3, #3
 800611a:	e007      	b.n	800612c <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006126:	2b00      	cmp	r3, #0
 8006128:	d0ee      	beq.n	8006108 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800612a:	2300      	movs	r3, #0
}
 800612c:	4618      	mov	r0, r3
 800612e:	3710      	adds	r7, #16
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006134:	b480      	push	{r7}
 8006136:	b085      	sub	sp, #20
 8006138:	af00      	add	r7, sp, #0
 800613a:	4603      	mov	r3, r0
 800613c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800613e:	2300      	movs	r3, #0
 8006140:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8006142:	e005      	b.n	8006150 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	3301      	adds	r3, #1
 8006148:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800614a:	79fb      	ldrb	r3, [r7, #7]
 800614c:	3b0a      	subs	r3, #10
 800614e:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8006150:	79fb      	ldrb	r3, [r7, #7]
 8006152:	2b09      	cmp	r3, #9
 8006154:	d8f6      	bhi.n	8006144 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	b2db      	uxtb	r3, r3
 800615a:	011b      	lsls	r3, r3, #4
 800615c:	b2da      	uxtb	r2, r3
 800615e:	79fb      	ldrb	r3, [r7, #7]
 8006160:	4313      	orrs	r3, r2
 8006162:	b2db      	uxtb	r3, r3
}
 8006164:	4618      	mov	r0, r3
 8006166:	3714      	adds	r7, #20
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006170:	b480      	push	{r7}
 8006172:	b083      	sub	sp, #12
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 8006178:	bf00      	nop
 800617a:	370c      	adds	r7, #12
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr

08006184 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b082      	sub	sp, #8
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d101      	bne.n	8006196 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e01d      	b.n	80061d2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800619c:	b2db      	uxtb	r3, r3
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d106      	bne.n	80061b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f7fc fda0 	bl	8002cf0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2202      	movs	r2, #2
 80061b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	3304      	adds	r3, #4
 80061c0:	4619      	mov	r1, r3
 80061c2:	4610      	mov	r0, r2
 80061c4:	f000 fb72 	bl	80068ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2201      	movs	r2, #1
 80061cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061d0:	2300      	movs	r3, #0
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3708      	adds	r7, #8
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}

080061da <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80061da:	b480      	push	{r7}
 80061dc:	b085      	sub	sp, #20
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2202      	movs	r2, #2
 80061e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	f003 0307 	and.w	r3, r3, #7
 80061f4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2b06      	cmp	r3, #6
 80061fa:	d007      	beq.n	800620c <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f042 0201 	orr.w	r2, r2, #1
 800620a:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006214:	2300      	movs	r3, #0
}
 8006216:	4618      	mov	r0, r3
 8006218:	3714      	adds	r7, #20
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr

08006222 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006222:	b480      	push	{r7}
 8006224:	b085      	sub	sp, #20
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68da      	ldr	r2, [r3, #12]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f042 0201 	orr.w	r2, r2, #1
 8006238:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	f003 0307 	and.w	r3, r3, #7
 8006244:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2b06      	cmp	r3, #6
 800624a:	d007      	beq.n	800625c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	681a      	ldr	r2, [r3, #0]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f042 0201 	orr.w	r2, r2, #1
 800625a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800625c:	2300      	movs	r3, #0
}
 800625e:	4618      	mov	r0, r3
 8006260:	3714      	adds	r7, #20
 8006262:	46bd      	mov	sp, r7
 8006264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006268:	4770      	bx	lr

0800626a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800626a:	b580      	push	{r7, lr}
 800626c:	b082      	sub	sp, #8
 800626e:	af00      	add	r7, sp, #0
 8006270:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d101      	bne.n	800627c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e01d      	b.n	80062b8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006282:	b2db      	uxtb	r3, r3
 8006284:	2b00      	cmp	r3, #0
 8006286:	d106      	bne.n	8006296 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f000 f815 	bl	80062c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2202      	movs	r2, #2
 800629a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	3304      	adds	r3, #4
 80062a6:	4619      	mov	r1, r3
 80062a8:	4610      	mov	r0, r2
 80062aa:	f000 faff 	bl	80068ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2201      	movs	r2, #1
 80062b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062b6:	2300      	movs	r3, #0
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	3708      	adds	r7, #8
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b083      	sub	sp, #12
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80062c8:	bf00      	nop
 80062ca:	370c      	adds	r7, #12
 80062cc:	46bd      	mov	sp, r7
 80062ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d2:	4770      	bx	lr

080062d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b084      	sub	sp, #16
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	2201      	movs	r2, #1
 80062e4:	6839      	ldr	r1, [r7, #0]
 80062e6:	4618      	mov	r0, r3
 80062e8:	f000 fd86 	bl	8006df8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a10      	ldr	r2, [pc, #64]	; (8006334 <HAL_TIM_PWM_Start+0x60>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d107      	bne.n	8006306 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006304:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	f003 0307 	and.w	r3, r3, #7
 8006310:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2b06      	cmp	r3, #6
 8006316:	d007      	beq.n	8006328 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f042 0201 	orr.w	r2, r2, #1
 8006326:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	3710      	adds	r7, #16
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	40010000 	.word	0x40010000

08006338 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b082      	sub	sp, #8
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	f003 0302 	and.w	r3, r3, #2
 800634a:	2b02      	cmp	r3, #2
 800634c:	d122      	bne.n	8006394 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	68db      	ldr	r3, [r3, #12]
 8006354:	f003 0302 	and.w	r3, r3, #2
 8006358:	2b02      	cmp	r3, #2
 800635a:	d11b      	bne.n	8006394 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f06f 0202 	mvn.w	r2, #2
 8006364:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2201      	movs	r2, #1
 800636a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	699b      	ldr	r3, [r3, #24]
 8006372:	f003 0303 	and.w	r3, r3, #3
 8006376:	2b00      	cmp	r3, #0
 8006378:	d003      	beq.n	8006382 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 fa78 	bl	8006870 <HAL_TIM_IC_CaptureCallback>
 8006380:	e005      	b.n	800638e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 fa6a 	bl	800685c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f000 fa7b 	bl	8006884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	f003 0304 	and.w	r3, r3, #4
 800639e:	2b04      	cmp	r3, #4
 80063a0:	d122      	bne.n	80063e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	f003 0304 	and.w	r3, r3, #4
 80063ac:	2b04      	cmp	r3, #4
 80063ae:	d11b      	bne.n	80063e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f06f 0204 	mvn.w	r2, #4
 80063b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2202      	movs	r2, #2
 80063be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	699b      	ldr	r3, [r3, #24]
 80063c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d003      	beq.n	80063d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f000 fa4e 	bl	8006870 <HAL_TIM_IC_CaptureCallback>
 80063d4:	e005      	b.n	80063e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f000 fa40 	bl	800685c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f000 fa51 	bl	8006884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	691b      	ldr	r3, [r3, #16]
 80063ee:	f003 0308 	and.w	r3, r3, #8
 80063f2:	2b08      	cmp	r3, #8
 80063f4:	d122      	bne.n	800643c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	68db      	ldr	r3, [r3, #12]
 80063fc:	f003 0308 	and.w	r3, r3, #8
 8006400:	2b08      	cmp	r3, #8
 8006402:	d11b      	bne.n	800643c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f06f 0208 	mvn.w	r2, #8
 800640c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2204      	movs	r2, #4
 8006412:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	69db      	ldr	r3, [r3, #28]
 800641a:	f003 0303 	and.w	r3, r3, #3
 800641e:	2b00      	cmp	r3, #0
 8006420:	d003      	beq.n	800642a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 fa24 	bl	8006870 <HAL_TIM_IC_CaptureCallback>
 8006428:	e005      	b.n	8006436 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f000 fa16 	bl	800685c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f000 fa27 	bl	8006884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2200      	movs	r2, #0
 800643a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	691b      	ldr	r3, [r3, #16]
 8006442:	f003 0310 	and.w	r3, r3, #16
 8006446:	2b10      	cmp	r3, #16
 8006448:	d122      	bne.n	8006490 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	f003 0310 	and.w	r3, r3, #16
 8006454:	2b10      	cmp	r3, #16
 8006456:	d11b      	bne.n	8006490 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f06f 0210 	mvn.w	r2, #16
 8006460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2208      	movs	r2, #8
 8006466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	69db      	ldr	r3, [r3, #28]
 800646e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006472:	2b00      	cmp	r3, #0
 8006474:	d003      	beq.n	800647e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 f9fa 	bl	8006870 <HAL_TIM_IC_CaptureCallback>
 800647c:	e005      	b.n	800648a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 f9ec 	bl	800685c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f000 f9fd 	bl	8006884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	691b      	ldr	r3, [r3, #16]
 8006496:	f003 0301 	and.w	r3, r3, #1
 800649a:	2b01      	cmp	r3, #1
 800649c:	d10e      	bne.n	80064bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	f003 0301 	and.w	r3, r3, #1
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d107      	bne.n	80064bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f06f 0201 	mvn.w	r2, #1
 80064b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f7fa fe7e 	bl	80011b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	691b      	ldr	r3, [r3, #16]
 80064c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064c6:	2b80      	cmp	r3, #128	; 0x80
 80064c8:	d10e      	bne.n	80064e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	68db      	ldr	r3, [r3, #12]
 80064d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064d4:	2b80      	cmp	r3, #128	; 0x80
 80064d6:	d107      	bne.n	80064e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80064e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f000 fd26 	bl	8006f34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	691b      	ldr	r3, [r3, #16]
 80064ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064f2:	2b40      	cmp	r3, #64	; 0x40
 80064f4:	d10e      	bne.n	8006514 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	68db      	ldr	r3, [r3, #12]
 80064fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006500:	2b40      	cmp	r3, #64	; 0x40
 8006502:	d107      	bne.n	8006514 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800650c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f000 f9c2 	bl	8006898 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	691b      	ldr	r3, [r3, #16]
 800651a:	f003 0320 	and.w	r3, r3, #32
 800651e:	2b20      	cmp	r3, #32
 8006520:	d10e      	bne.n	8006540 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	f003 0320 	and.w	r3, r3, #32
 800652c:	2b20      	cmp	r3, #32
 800652e:	d107      	bne.n	8006540 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f06f 0220 	mvn.w	r2, #32
 8006538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 fcf0 	bl	8006f20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006540:	bf00      	nop
 8006542:	3708      	adds	r7, #8
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}

08006548 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	60f8      	str	r0, [r7, #12]
 8006550:	60b9      	str	r1, [r7, #8]
 8006552:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800655a:	2b01      	cmp	r3, #1
 800655c:	d101      	bne.n	8006562 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800655e:	2302      	movs	r3, #2
 8006560:	e0b4      	b.n	80066cc <HAL_TIM_PWM_ConfigChannel+0x184>
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2201      	movs	r2, #1
 8006566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2202      	movs	r2, #2
 800656e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2b0c      	cmp	r3, #12
 8006576:	f200 809f 	bhi.w	80066b8 <HAL_TIM_PWM_ConfigChannel+0x170>
 800657a:	a201      	add	r2, pc, #4	; (adr r2, 8006580 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800657c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006580:	080065b5 	.word	0x080065b5
 8006584:	080066b9 	.word	0x080066b9
 8006588:	080066b9 	.word	0x080066b9
 800658c:	080066b9 	.word	0x080066b9
 8006590:	080065f5 	.word	0x080065f5
 8006594:	080066b9 	.word	0x080066b9
 8006598:	080066b9 	.word	0x080066b9
 800659c:	080066b9 	.word	0x080066b9
 80065a0:	08006637 	.word	0x08006637
 80065a4:	080066b9 	.word	0x080066b9
 80065a8:	080066b9 	.word	0x080066b9
 80065ac:	080066b9 	.word	0x080066b9
 80065b0:	08006677 	.word	0x08006677
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68b9      	ldr	r1, [r7, #8]
 80065ba:	4618      	mov	r0, r3
 80065bc:	f000 f9f6 	bl	80069ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	699a      	ldr	r2, [r3, #24]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f042 0208 	orr.w	r2, r2, #8
 80065ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	699a      	ldr	r2, [r3, #24]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f022 0204 	bic.w	r2, r2, #4
 80065de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	6999      	ldr	r1, [r3, #24]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	691a      	ldr	r2, [r3, #16]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	430a      	orrs	r2, r1
 80065f0:	619a      	str	r2, [r3, #24]
      break;
 80065f2:	e062      	b.n	80066ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	68b9      	ldr	r1, [r7, #8]
 80065fa:	4618      	mov	r0, r3
 80065fc:	f000 fa3c 	bl	8006a78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	699a      	ldr	r2, [r3, #24]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800660e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	699a      	ldr	r2, [r3, #24]
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800661e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	6999      	ldr	r1, [r3, #24]
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	691b      	ldr	r3, [r3, #16]
 800662a:	021a      	lsls	r2, r3, #8
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	430a      	orrs	r2, r1
 8006632:	619a      	str	r2, [r3, #24]
      break;
 8006634:	e041      	b.n	80066ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	68b9      	ldr	r1, [r7, #8]
 800663c:	4618      	mov	r0, r3
 800663e:	f000 fa87 	bl	8006b50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	69da      	ldr	r2, [r3, #28]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f042 0208 	orr.w	r2, r2, #8
 8006650:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	69da      	ldr	r2, [r3, #28]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f022 0204 	bic.w	r2, r2, #4
 8006660:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	69d9      	ldr	r1, [r3, #28]
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	691a      	ldr	r2, [r3, #16]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	430a      	orrs	r2, r1
 8006672:	61da      	str	r2, [r3, #28]
      break;
 8006674:	e021      	b.n	80066ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	68b9      	ldr	r1, [r7, #8]
 800667c:	4618      	mov	r0, r3
 800667e:	f000 fad1 	bl	8006c24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	69da      	ldr	r2, [r3, #28]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006690:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	69da      	ldr	r2, [r3, #28]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	69d9      	ldr	r1, [r3, #28]
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	691b      	ldr	r3, [r3, #16]
 80066ac:	021a      	lsls	r2, r3, #8
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	430a      	orrs	r2, r1
 80066b4:	61da      	str	r2, [r3, #28]
      break;
 80066b6:	e000      	b.n	80066ba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80066b8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2201      	movs	r2, #1
 80066be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	2200      	movs	r2, #0
 80066c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066ca:	2300      	movs	r3, #0
}
 80066cc:	4618      	mov	r0, r3
 80066ce:	3710      	adds	r7, #16
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}

080066d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d101      	bne.n	80066ec <HAL_TIM_ConfigClockSource+0x18>
 80066e8:	2302      	movs	r3, #2
 80066ea:	e0b3      	b.n	8006854 <HAL_TIM_ConfigClockSource+0x180>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2202      	movs	r2, #2
 80066f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800670a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006712:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	68fa      	ldr	r2, [r7, #12]
 800671a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006724:	d03e      	beq.n	80067a4 <HAL_TIM_ConfigClockSource+0xd0>
 8006726:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800672a:	f200 8087 	bhi.w	800683c <HAL_TIM_ConfigClockSource+0x168>
 800672e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006732:	f000 8085 	beq.w	8006840 <HAL_TIM_ConfigClockSource+0x16c>
 8006736:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800673a:	d87f      	bhi.n	800683c <HAL_TIM_ConfigClockSource+0x168>
 800673c:	2b70      	cmp	r3, #112	; 0x70
 800673e:	d01a      	beq.n	8006776 <HAL_TIM_ConfigClockSource+0xa2>
 8006740:	2b70      	cmp	r3, #112	; 0x70
 8006742:	d87b      	bhi.n	800683c <HAL_TIM_ConfigClockSource+0x168>
 8006744:	2b60      	cmp	r3, #96	; 0x60
 8006746:	d050      	beq.n	80067ea <HAL_TIM_ConfigClockSource+0x116>
 8006748:	2b60      	cmp	r3, #96	; 0x60
 800674a:	d877      	bhi.n	800683c <HAL_TIM_ConfigClockSource+0x168>
 800674c:	2b50      	cmp	r3, #80	; 0x50
 800674e:	d03c      	beq.n	80067ca <HAL_TIM_ConfigClockSource+0xf6>
 8006750:	2b50      	cmp	r3, #80	; 0x50
 8006752:	d873      	bhi.n	800683c <HAL_TIM_ConfigClockSource+0x168>
 8006754:	2b40      	cmp	r3, #64	; 0x40
 8006756:	d058      	beq.n	800680a <HAL_TIM_ConfigClockSource+0x136>
 8006758:	2b40      	cmp	r3, #64	; 0x40
 800675a:	d86f      	bhi.n	800683c <HAL_TIM_ConfigClockSource+0x168>
 800675c:	2b30      	cmp	r3, #48	; 0x30
 800675e:	d064      	beq.n	800682a <HAL_TIM_ConfigClockSource+0x156>
 8006760:	2b30      	cmp	r3, #48	; 0x30
 8006762:	d86b      	bhi.n	800683c <HAL_TIM_ConfigClockSource+0x168>
 8006764:	2b20      	cmp	r3, #32
 8006766:	d060      	beq.n	800682a <HAL_TIM_ConfigClockSource+0x156>
 8006768:	2b20      	cmp	r3, #32
 800676a:	d867      	bhi.n	800683c <HAL_TIM_ConfigClockSource+0x168>
 800676c:	2b00      	cmp	r3, #0
 800676e:	d05c      	beq.n	800682a <HAL_TIM_ConfigClockSource+0x156>
 8006770:	2b10      	cmp	r3, #16
 8006772:	d05a      	beq.n	800682a <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006774:	e062      	b.n	800683c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6818      	ldr	r0, [r3, #0]
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	6899      	ldr	r1, [r3, #8]
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	685a      	ldr	r2, [r3, #4]
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	68db      	ldr	r3, [r3, #12]
 8006786:	f000 fb17 	bl	8006db8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006798:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	68fa      	ldr	r2, [r7, #12]
 80067a0:	609a      	str	r2, [r3, #8]
      break;
 80067a2:	e04e      	b.n	8006842 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6818      	ldr	r0, [r3, #0]
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	6899      	ldr	r1, [r3, #8]
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	685a      	ldr	r2, [r3, #4]
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	f000 fb00 	bl	8006db8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	689a      	ldr	r2, [r3, #8]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80067c6:	609a      	str	r2, [r3, #8]
      break;
 80067c8:	e03b      	b.n	8006842 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6818      	ldr	r0, [r3, #0]
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	6859      	ldr	r1, [r3, #4]
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	461a      	mov	r2, r3
 80067d8:	f000 fa74 	bl	8006cc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2150      	movs	r1, #80	; 0x50
 80067e2:	4618      	mov	r0, r3
 80067e4:	f000 facd 	bl	8006d82 <TIM_ITRx_SetConfig>
      break;
 80067e8:	e02b      	b.n	8006842 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6818      	ldr	r0, [r3, #0]
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	6859      	ldr	r1, [r3, #4]
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	68db      	ldr	r3, [r3, #12]
 80067f6:	461a      	mov	r2, r3
 80067f8:	f000 fa93 	bl	8006d22 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	2160      	movs	r1, #96	; 0x60
 8006802:	4618      	mov	r0, r3
 8006804:	f000 fabd 	bl	8006d82 <TIM_ITRx_SetConfig>
      break;
 8006808:	e01b      	b.n	8006842 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6818      	ldr	r0, [r3, #0]
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	6859      	ldr	r1, [r3, #4]
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	68db      	ldr	r3, [r3, #12]
 8006816:	461a      	mov	r2, r3
 8006818:	f000 fa54 	bl	8006cc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2140      	movs	r1, #64	; 0x40
 8006822:	4618      	mov	r0, r3
 8006824:	f000 faad 	bl	8006d82 <TIM_ITRx_SetConfig>
      break;
 8006828:	e00b      	b.n	8006842 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4619      	mov	r1, r3
 8006834:	4610      	mov	r0, r2
 8006836:	f000 faa4 	bl	8006d82 <TIM_ITRx_SetConfig>
      break;
 800683a:	e002      	b.n	8006842 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800683c:	bf00      	nop
 800683e:	e000      	b.n	8006842 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006840:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006852:	2300      	movs	r3, #0
}
 8006854:	4618      	mov	r0, r3
 8006856:	3710      	adds	r7, #16
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}

0800685c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800685c:	b480      	push	{r7}
 800685e:	b083      	sub	sp, #12
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006864:	bf00      	nop
 8006866:	370c      	adds	r7, #12
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr

08006870 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006878:	bf00      	nop
 800687a:	370c      	adds	r7, #12
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr

08006884 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006884:	b480      	push	{r7}
 8006886:	b083      	sub	sp, #12
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800688c:	bf00      	nop
 800688e:	370c      	adds	r7, #12
 8006890:	46bd      	mov	sp, r7
 8006892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006896:	4770      	bx	lr

08006898 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006898:	b480      	push	{r7}
 800689a:	b083      	sub	sp, #12
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068a0:	bf00      	nop
 80068a2:	370c      	adds	r7, #12
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr

080068ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b085      	sub	sp, #20
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	4a34      	ldr	r2, [pc, #208]	; (8006990 <TIM_Base_SetConfig+0xe4>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d00f      	beq.n	80068e4 <TIM_Base_SetConfig+0x38>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068ca:	d00b      	beq.n	80068e4 <TIM_Base_SetConfig+0x38>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	4a31      	ldr	r2, [pc, #196]	; (8006994 <TIM_Base_SetConfig+0xe8>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d007      	beq.n	80068e4 <TIM_Base_SetConfig+0x38>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	4a30      	ldr	r2, [pc, #192]	; (8006998 <TIM_Base_SetConfig+0xec>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d003      	beq.n	80068e4 <TIM_Base_SetConfig+0x38>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	4a2f      	ldr	r2, [pc, #188]	; (800699c <TIM_Base_SetConfig+0xf0>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d108      	bne.n	80068f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	68fa      	ldr	r2, [r7, #12]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a25      	ldr	r2, [pc, #148]	; (8006990 <TIM_Base_SetConfig+0xe4>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d01b      	beq.n	8006936 <TIM_Base_SetConfig+0x8a>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006904:	d017      	beq.n	8006936 <TIM_Base_SetConfig+0x8a>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a22      	ldr	r2, [pc, #136]	; (8006994 <TIM_Base_SetConfig+0xe8>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d013      	beq.n	8006936 <TIM_Base_SetConfig+0x8a>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a21      	ldr	r2, [pc, #132]	; (8006998 <TIM_Base_SetConfig+0xec>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d00f      	beq.n	8006936 <TIM_Base_SetConfig+0x8a>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a20      	ldr	r2, [pc, #128]	; (800699c <TIM_Base_SetConfig+0xf0>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d00b      	beq.n	8006936 <TIM_Base_SetConfig+0x8a>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a1f      	ldr	r2, [pc, #124]	; (80069a0 <TIM_Base_SetConfig+0xf4>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d007      	beq.n	8006936 <TIM_Base_SetConfig+0x8a>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a1e      	ldr	r2, [pc, #120]	; (80069a4 <TIM_Base_SetConfig+0xf8>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d003      	beq.n	8006936 <TIM_Base_SetConfig+0x8a>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a1d      	ldr	r2, [pc, #116]	; (80069a8 <TIM_Base_SetConfig+0xfc>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d108      	bne.n	8006948 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800693c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	68db      	ldr	r3, [r3, #12]
 8006942:	68fa      	ldr	r2, [r7, #12]
 8006944:	4313      	orrs	r3, r2
 8006946:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	4313      	orrs	r3, r2
 8006954:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	689a      	ldr	r2, [r3, #8]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a08      	ldr	r2, [pc, #32]	; (8006990 <TIM_Base_SetConfig+0xe4>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d103      	bne.n	800697c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	691a      	ldr	r2, [r3, #16]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	615a      	str	r2, [r3, #20]
}
 8006982:	bf00      	nop
 8006984:	3714      	adds	r7, #20
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr
 800698e:	bf00      	nop
 8006990:	40010000 	.word	0x40010000
 8006994:	40000400 	.word	0x40000400
 8006998:	40000800 	.word	0x40000800
 800699c:	40000c00 	.word	0x40000c00
 80069a0:	40014000 	.word	0x40014000
 80069a4:	40014400 	.word	0x40014400
 80069a8:	40014800 	.word	0x40014800

080069ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b087      	sub	sp, #28
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6a1b      	ldr	r3, [r3, #32]
 80069ba:	f023 0201 	bic.w	r2, r3, #1
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6a1b      	ldr	r3, [r3, #32]
 80069c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	699b      	ldr	r3, [r3, #24]
 80069d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f023 0303 	bic.w	r3, r3, #3
 80069e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	68fa      	ldr	r2, [r7, #12]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	f023 0302 	bic.w	r3, r3, #2
 80069f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	697a      	ldr	r2, [r7, #20]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	4a1c      	ldr	r2, [pc, #112]	; (8006a74 <TIM_OC1_SetConfig+0xc8>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d10c      	bne.n	8006a22 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	f023 0308 	bic.w	r3, r3, #8
 8006a0e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	68db      	ldr	r3, [r3, #12]
 8006a14:	697a      	ldr	r2, [r7, #20]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	f023 0304 	bic.w	r3, r3, #4
 8006a20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	4a13      	ldr	r2, [pc, #76]	; (8006a74 <TIM_OC1_SetConfig+0xc8>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d111      	bne.n	8006a4e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	695b      	ldr	r3, [r3, #20]
 8006a3e:	693a      	ldr	r2, [r7, #16]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	699b      	ldr	r3, [r3, #24]
 8006a48:	693a      	ldr	r2, [r7, #16]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	693a      	ldr	r2, [r7, #16]
 8006a52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	68fa      	ldr	r2, [r7, #12]
 8006a58:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	685a      	ldr	r2, [r3, #4]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	697a      	ldr	r2, [r7, #20]
 8006a66:	621a      	str	r2, [r3, #32]
}
 8006a68:	bf00      	nop
 8006a6a:	371c      	adds	r7, #28
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr
 8006a74:	40010000 	.word	0x40010000

08006a78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b087      	sub	sp, #28
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
 8006a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6a1b      	ldr	r3, [r3, #32]
 8006a86:	f023 0210 	bic.w	r2, r3, #16
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	699b      	ldr	r3, [r3, #24]
 8006a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006aae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	021b      	lsls	r3, r3, #8
 8006ab6:	68fa      	ldr	r2, [r7, #12]
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	f023 0320 	bic.w	r3, r3, #32
 8006ac2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	011b      	lsls	r3, r3, #4
 8006aca:	697a      	ldr	r2, [r7, #20]
 8006acc:	4313      	orrs	r3, r2
 8006ace:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	4a1e      	ldr	r2, [pc, #120]	; (8006b4c <TIM_OC2_SetConfig+0xd4>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d10d      	bne.n	8006af4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ade:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	011b      	lsls	r3, r3, #4
 8006ae6:	697a      	ldr	r2, [r7, #20]
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006af2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	4a15      	ldr	r2, [pc, #84]	; (8006b4c <TIM_OC2_SetConfig+0xd4>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d113      	bne.n	8006b24 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b04:	693b      	ldr	r3, [r7, #16]
 8006b06:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	695b      	ldr	r3, [r3, #20]
 8006b10:	009b      	lsls	r3, r3, #2
 8006b12:	693a      	ldr	r2, [r7, #16]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	699b      	ldr	r3, [r3, #24]
 8006b1c:	009b      	lsls	r3, r3, #2
 8006b1e:	693a      	ldr	r2, [r7, #16]
 8006b20:	4313      	orrs	r3, r2
 8006b22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	693a      	ldr	r2, [r7, #16]
 8006b28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	68fa      	ldr	r2, [r7, #12]
 8006b2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b30:	683b      	ldr	r3, [r7, #0]
 8006b32:	685a      	ldr	r2, [r3, #4]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	697a      	ldr	r2, [r7, #20]
 8006b3c:	621a      	str	r2, [r3, #32]
}
 8006b3e:	bf00      	nop
 8006b40:	371c      	adds	r7, #28
 8006b42:	46bd      	mov	sp, r7
 8006b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b48:	4770      	bx	lr
 8006b4a:	bf00      	nop
 8006b4c:	40010000 	.word	0x40010000

08006b50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b087      	sub	sp, #28
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6a1b      	ldr	r3, [r3, #32]
 8006b5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6a1b      	ldr	r3, [r3, #32]
 8006b6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	69db      	ldr	r3, [r3, #28]
 8006b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f023 0303 	bic.w	r3, r3, #3
 8006b86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	68fa      	ldr	r2, [r7, #12]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	021b      	lsls	r3, r3, #8
 8006ba0:	697a      	ldr	r2, [r7, #20]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4a1d      	ldr	r2, [pc, #116]	; (8006c20 <TIM_OC3_SetConfig+0xd0>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d10d      	bne.n	8006bca <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006bb4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	68db      	ldr	r3, [r3, #12]
 8006bba:	021b      	lsls	r3, r3, #8
 8006bbc:	697a      	ldr	r2, [r7, #20]
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006bc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a14      	ldr	r2, [pc, #80]	; (8006c20 <TIM_OC3_SetConfig+0xd0>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d113      	bne.n	8006bfa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006bd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006be0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	695b      	ldr	r3, [r3, #20]
 8006be6:	011b      	lsls	r3, r3, #4
 8006be8:	693a      	ldr	r2, [r7, #16]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	699b      	ldr	r3, [r3, #24]
 8006bf2:	011b      	lsls	r3, r3, #4
 8006bf4:	693a      	ldr	r2, [r7, #16]
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	693a      	ldr	r2, [r7, #16]
 8006bfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	68fa      	ldr	r2, [r7, #12]
 8006c04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	685a      	ldr	r2, [r3, #4]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	697a      	ldr	r2, [r7, #20]
 8006c12:	621a      	str	r2, [r3, #32]
}
 8006c14:	bf00      	nop
 8006c16:	371c      	adds	r7, #28
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr
 8006c20:	40010000 	.word	0x40010000

08006c24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b087      	sub	sp, #28
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6a1b      	ldr	r3, [r3, #32]
 8006c32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6a1b      	ldr	r3, [r3, #32]
 8006c3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	69db      	ldr	r3, [r3, #28]
 8006c4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	021b      	lsls	r3, r3, #8
 8006c62:	68fa      	ldr	r2, [r7, #12]
 8006c64:	4313      	orrs	r3, r2
 8006c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c68:	693b      	ldr	r3, [r7, #16]
 8006c6a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	031b      	lsls	r3, r3, #12
 8006c76:	693a      	ldr	r2, [r7, #16]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a10      	ldr	r2, [pc, #64]	; (8006cc0 <TIM_OC4_SetConfig+0x9c>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d109      	bne.n	8006c98 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006c8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	695b      	ldr	r3, [r3, #20]
 8006c90:	019b      	lsls	r3, r3, #6
 8006c92:	697a      	ldr	r2, [r7, #20]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	697a      	ldr	r2, [r7, #20]
 8006c9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	68fa      	ldr	r2, [r7, #12]
 8006ca2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	685a      	ldr	r2, [r3, #4]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	693a      	ldr	r2, [r7, #16]
 8006cb0:	621a      	str	r2, [r3, #32]
}
 8006cb2:	bf00      	nop
 8006cb4:	371c      	adds	r7, #28
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbc:	4770      	bx	lr
 8006cbe:	bf00      	nop
 8006cc0:	40010000 	.word	0x40010000

08006cc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b087      	sub	sp, #28
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	6a1b      	ldr	r3, [r3, #32]
 8006cd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6a1b      	ldr	r3, [r3, #32]
 8006cda:	f023 0201 	bic.w	r2, r3, #1
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	699b      	ldr	r3, [r3, #24]
 8006ce6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006cee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	011b      	lsls	r3, r3, #4
 8006cf4:	693a      	ldr	r2, [r7, #16]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cfa:	697b      	ldr	r3, [r7, #20]
 8006cfc:	f023 030a 	bic.w	r3, r3, #10
 8006d00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d02:	697a      	ldr	r2, [r7, #20]
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	693a      	ldr	r2, [r7, #16]
 8006d0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	697a      	ldr	r2, [r7, #20]
 8006d14:	621a      	str	r2, [r3, #32]
}
 8006d16:	bf00      	nop
 8006d18:	371c      	adds	r7, #28
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d20:	4770      	bx	lr

08006d22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d22:	b480      	push	{r7}
 8006d24:	b087      	sub	sp, #28
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	60f8      	str	r0, [r7, #12]
 8006d2a:	60b9      	str	r1, [r7, #8]
 8006d2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	6a1b      	ldr	r3, [r3, #32]
 8006d32:	f023 0210 	bic.w	r2, r3, #16
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	699b      	ldr	r3, [r3, #24]
 8006d3e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	6a1b      	ldr	r3, [r3, #32]
 8006d44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006d4c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	031b      	lsls	r3, r3, #12
 8006d52:	697a      	ldr	r2, [r7, #20]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006d5e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	011b      	lsls	r3, r3, #4
 8006d64:	693a      	ldr	r2, [r7, #16]
 8006d66:	4313      	orrs	r3, r2
 8006d68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	697a      	ldr	r2, [r7, #20]
 8006d6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	693a      	ldr	r2, [r7, #16]
 8006d74:	621a      	str	r2, [r3, #32]
}
 8006d76:	bf00      	nop
 8006d78:	371c      	adds	r7, #28
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d80:	4770      	bx	lr

08006d82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d82:	b480      	push	{r7}
 8006d84:	b085      	sub	sp, #20
 8006d86:	af00      	add	r7, sp, #0
 8006d88:	6078      	str	r0, [r7, #4]
 8006d8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d9a:	683a      	ldr	r2, [r7, #0]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	f043 0307 	orr.w	r3, r3, #7
 8006da4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	68fa      	ldr	r2, [r7, #12]
 8006daa:	609a      	str	r2, [r3, #8]
}
 8006dac:	bf00      	nop
 8006dae:	3714      	adds	r7, #20
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b087      	sub	sp, #28
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	60f8      	str	r0, [r7, #12]
 8006dc0:	60b9      	str	r1, [r7, #8]
 8006dc2:	607a      	str	r2, [r7, #4]
 8006dc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006dd2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	021a      	lsls	r2, r3, #8
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	431a      	orrs	r2, r3
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	697a      	ldr	r2, [r7, #20]
 8006de2:	4313      	orrs	r3, r2
 8006de4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	697a      	ldr	r2, [r7, #20]
 8006dea:	609a      	str	r2, [r3, #8]
}
 8006dec:	bf00      	nop
 8006dee:	371c      	adds	r7, #28
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b087      	sub	sp, #28
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	60f8      	str	r0, [r7, #12]
 8006e00:	60b9      	str	r1, [r7, #8]
 8006e02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	f003 031f 	and.w	r3, r3, #31
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	6a1a      	ldr	r2, [r3, #32]
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	43db      	mvns	r3, r3
 8006e1a:	401a      	ands	r2, r3
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	6a1a      	ldr	r2, [r3, #32]
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	f003 031f 	and.w	r3, r3, #31
 8006e2a:	6879      	ldr	r1, [r7, #4]
 8006e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8006e30:	431a      	orrs	r2, r3
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	621a      	str	r2, [r3, #32]
}
 8006e36:	bf00      	nop
 8006e38:	371c      	adds	r7, #28
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e40:	4770      	bx	lr
	...

08006e44 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b085      	sub	sp, #20
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d101      	bne.n	8006e5c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e58:	2302      	movs	r3, #2
 8006e5a:	e050      	b.n	8006efe <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2202      	movs	r2, #2
 8006e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	689b      	ldr	r3, [r3, #8]
 8006e7a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	68fa      	ldr	r2, [r7, #12]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	68fa      	ldr	r2, [r7, #12]
 8006e94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a1c      	ldr	r2, [pc, #112]	; (8006f0c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d018      	beq.n	8006ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ea8:	d013      	beq.n	8006ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a18      	ldr	r2, [pc, #96]	; (8006f10 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d00e      	beq.n	8006ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a16      	ldr	r2, [pc, #88]	; (8006f14 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d009      	beq.n	8006ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a15      	ldr	r2, [pc, #84]	; (8006f18 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d004      	beq.n	8006ed2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a13      	ldr	r2, [pc, #76]	; (8006f1c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d10c      	bne.n	8006eec <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ed8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	68ba      	ldr	r2, [r7, #8]
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	68ba      	ldr	r2, [r7, #8]
 8006eea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006efc:	2300      	movs	r3, #0
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3714      	adds	r7, #20
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr
 8006f0a:	bf00      	nop
 8006f0c:	40010000 	.word	0x40010000
 8006f10:	40000400 	.word	0x40000400
 8006f14:	40000800 	.word	0x40000800
 8006f18:	40000c00 	.word	0x40000c00
 8006f1c:	40014000 	.word	0x40014000

08006f20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b083      	sub	sp, #12
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f28:	bf00      	nop
 8006f2a:	370c      	adds	r7, #12
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f32:	4770      	bx	lr

08006f34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b083      	sub	sp, #12
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f3c:	bf00      	nop
 8006f3e:	370c      	adds	r7, #12
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	4603      	mov	r3, r0
 8006f50:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006f52:	2300      	movs	r3, #0
 8006f54:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006f56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f5a:	2b84      	cmp	r3, #132	; 0x84
 8006f5c:	d005      	beq.n	8006f6a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006f5e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	4413      	add	r3, r2
 8006f66:	3303      	adds	r3, #3
 8006f68:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3714      	adds	r7, #20
 8006f70:	46bd      	mov	sp, r7
 8006f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f76:	4770      	bx	lr

08006f78 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006f7c:	f000 ff60 	bl	8007e40 <vTaskStartScheduler>
  
  return osOK;
 8006f80:	2300      	movs	r3, #0
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	bd80      	pop	{r7, pc}

08006f86 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006f86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f88:	b089      	sub	sp, #36	; 0x24
 8006f8a:	af04      	add	r7, sp, #16
 8006f8c:	6078      	str	r0, [r7, #4]
 8006f8e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	695b      	ldr	r3, [r3, #20]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d020      	beq.n	8006fda <osThreadCreate+0x54>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	699b      	ldr	r3, [r3, #24]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d01c      	beq.n	8006fda <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	685c      	ldr	r4, [r3, #4]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681d      	ldr	r5, [r3, #0]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	691e      	ldr	r6, [r3, #16]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f7ff ffc8 	bl	8006f48 <makeFreeRtosPriority>
 8006fb8:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	695b      	ldr	r3, [r3, #20]
 8006fbe:	687a      	ldr	r2, [r7, #4]
 8006fc0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006fc2:	9202      	str	r2, [sp, #8]
 8006fc4:	9301      	str	r3, [sp, #4]
 8006fc6:	9100      	str	r1, [sp, #0]
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	4632      	mov	r2, r6
 8006fcc:	4629      	mov	r1, r5
 8006fce:	4620      	mov	r0, r4
 8006fd0:	f000 fd6f 	bl	8007ab2 <xTaskCreateStatic>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	60fb      	str	r3, [r7, #12]
 8006fd8:	e01c      	b.n	8007014 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	685c      	ldr	r4, [r3, #4]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006fe6:	b29e      	uxth	r6, r3
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f7ff ffaa 	bl	8006f48 <makeFreeRtosPriority>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	f107 030c 	add.w	r3, r7, #12
 8006ffa:	9301      	str	r3, [sp, #4]
 8006ffc:	9200      	str	r2, [sp, #0]
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	4632      	mov	r2, r6
 8007002:	4629      	mov	r1, r5
 8007004:	4620      	mov	r0, r4
 8007006:	f000 fdb1 	bl	8007b6c <xTaskCreate>
 800700a:	4603      	mov	r3, r0
 800700c:	2b01      	cmp	r3, #1
 800700e:	d001      	beq.n	8007014 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007010:	2300      	movs	r3, #0
 8007012:	e000      	b.n	8007016 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007014:	68fb      	ldr	r3, [r7, #12]
}
 8007016:	4618      	mov	r0, r3
 8007018:	3714      	adds	r7, #20
 800701a:	46bd      	mov	sp, r7
 800701c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800701e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800701e:	b580      	push	{r7, lr}
 8007020:	b084      	sub	sp, #16
 8007022:	af00      	add	r7, sp, #0
 8007024:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d001      	beq.n	8007034 <osDelay+0x16>
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	e000      	b.n	8007036 <osDelay+0x18>
 8007034:	2301      	movs	r3, #1
 8007036:	4618      	mov	r0, r3
 8007038:	f000 fece 	bl	8007dd8 <vTaskDelay>
  
  return osOK;
 800703c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800703e:	4618      	mov	r0, r3
 8007040:	3710      	adds	r7, #16
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}

08007046 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007046:	b480      	push	{r7}
 8007048:	b083      	sub	sp, #12
 800704a:	af00      	add	r7, sp, #0
 800704c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f103 0208 	add.w	r2, r3, #8
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	f04f 32ff 	mov.w	r2, #4294967295
 800705e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f103 0208 	add.w	r2, r3, #8
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f103 0208 	add.w	r2, r3, #8
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2200      	movs	r2, #0
 8007078:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800707a:	bf00      	nop
 800707c:	370c      	adds	r7, #12
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr

08007086 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007086:	b480      	push	{r7}
 8007088:	b083      	sub	sp, #12
 800708a:	af00      	add	r7, sp, #0
 800708c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2200      	movs	r2, #0
 8007092:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007094:	bf00      	nop
 8007096:	370c      	adds	r7, #12
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr

080070a0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80070a0:	b480      	push	{r7}
 80070a2:	b085      	sub	sp, #20
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
 80070a8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	68fa      	ldr	r2, [r7, #12]
 80070b4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	689a      	ldr	r2, [r3, #8]
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	683a      	ldr	r2, [r7, #0]
 80070c4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	683a      	ldr	r2, [r7, #0]
 80070ca:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	1c5a      	adds	r2, r3, #1
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	601a      	str	r2, [r3, #0]
}
 80070dc:	bf00      	nop
 80070de:	3714      	adds	r7, #20
 80070e0:	46bd      	mov	sp, r7
 80070e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e6:	4770      	bx	lr

080070e8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80070e8:	b480      	push	{r7}
 80070ea:	b085      	sub	sp, #20
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
 80070f0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070fe:	d103      	bne.n	8007108 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	691b      	ldr	r3, [r3, #16]
 8007104:	60fb      	str	r3, [r7, #12]
 8007106:	e00c      	b.n	8007122 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	3308      	adds	r3, #8
 800710c:	60fb      	str	r3, [r7, #12]
 800710e:	e002      	b.n	8007116 <vListInsert+0x2e>
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	60fb      	str	r3, [r7, #12]
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	68ba      	ldr	r2, [r7, #8]
 800711e:	429a      	cmp	r2, r3
 8007120:	d2f6      	bcs.n	8007110 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	685a      	ldr	r2, [r3, #4]
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	683a      	ldr	r2, [r7, #0]
 8007130:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	68fa      	ldr	r2, [r7, #12]
 8007136:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	683a      	ldr	r2, [r7, #0]
 800713c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	687a      	ldr	r2, [r7, #4]
 8007142:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	1c5a      	adds	r2, r3, #1
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	601a      	str	r2, [r3, #0]
}
 800714e:	bf00      	nop
 8007150:	3714      	adds	r7, #20
 8007152:	46bd      	mov	sp, r7
 8007154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007158:	4770      	bx	lr

0800715a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800715a:	b480      	push	{r7}
 800715c:	b085      	sub	sp, #20
 800715e:	af00      	add	r7, sp, #0
 8007160:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	691b      	ldr	r3, [r3, #16]
 8007166:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	687a      	ldr	r2, [r7, #4]
 800716e:	6892      	ldr	r2, [r2, #8]
 8007170:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	687a      	ldr	r2, [r7, #4]
 8007178:	6852      	ldr	r2, [r2, #4]
 800717a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	687a      	ldr	r2, [r7, #4]
 8007182:	429a      	cmp	r2, r3
 8007184:	d103      	bne.n	800718e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	689a      	ldr	r2, [r3, #8]
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	1e5a      	subs	r2, r3, #1
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3714      	adds	r7, #20
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr
	...

080071b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
 80071b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d10a      	bne.n	80071da <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80071c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071c8:	f383 8811 	msr	BASEPRI, r3
 80071cc:	f3bf 8f6f 	isb	sy
 80071d0:	f3bf 8f4f 	dsb	sy
 80071d4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80071d6:	bf00      	nop
 80071d8:	e7fe      	b.n	80071d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80071da:	f001 fc63 	bl	8008aa4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681a      	ldr	r2, [r3, #0]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071e6:	68f9      	ldr	r1, [r7, #12]
 80071e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80071ea:	fb01 f303 	mul.w	r3, r1, r3
 80071ee:	441a      	add	r2, r3
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2200      	movs	r2, #0
 80071f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681a      	ldr	r2, [r3, #0]
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681a      	ldr	r2, [r3, #0]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800720a:	3b01      	subs	r3, #1
 800720c:	68f9      	ldr	r1, [r7, #12]
 800720e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007210:	fb01 f303 	mul.w	r3, r1, r3
 8007214:	441a      	add	r2, r3
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	22ff      	movs	r2, #255	; 0xff
 800721e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	22ff      	movs	r2, #255	; 0xff
 8007226:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d114      	bne.n	800725a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	691b      	ldr	r3, [r3, #16]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d01a      	beq.n	800726e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	3310      	adds	r3, #16
 800723c:	4618      	mov	r0, r3
 800723e:	f001 f841 	bl	80082c4 <xTaskRemoveFromEventList>
 8007242:	4603      	mov	r3, r0
 8007244:	2b00      	cmp	r3, #0
 8007246:	d012      	beq.n	800726e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007248:	4b0c      	ldr	r3, [pc, #48]	; (800727c <xQueueGenericReset+0xcc>)
 800724a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800724e:	601a      	str	r2, [r3, #0]
 8007250:	f3bf 8f4f 	dsb	sy
 8007254:	f3bf 8f6f 	isb	sy
 8007258:	e009      	b.n	800726e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	3310      	adds	r3, #16
 800725e:	4618      	mov	r0, r3
 8007260:	f7ff fef1 	bl	8007046 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	3324      	adds	r3, #36	; 0x24
 8007268:	4618      	mov	r0, r3
 800726a:	f7ff feec 	bl	8007046 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800726e:	f001 fc49 	bl	8008b04 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007272:	2301      	movs	r3, #1
}
 8007274:	4618      	mov	r0, r3
 8007276:	3710      	adds	r7, #16
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	e000ed04 	.word	0xe000ed04

08007280 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007280:	b580      	push	{r7, lr}
 8007282:	b08a      	sub	sp, #40	; 0x28
 8007284:	af02      	add	r7, sp, #8
 8007286:	60f8      	str	r0, [r7, #12]
 8007288:	60b9      	str	r1, [r7, #8]
 800728a:	4613      	mov	r3, r2
 800728c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d10a      	bne.n	80072aa <xQueueGenericCreate+0x2a>
	__asm volatile
 8007294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007298:	f383 8811 	msr	BASEPRI, r3
 800729c:	f3bf 8f6f 	isb	sy
 80072a0:	f3bf 8f4f 	dsb	sy
 80072a4:	613b      	str	r3, [r7, #16]
}
 80072a6:	bf00      	nop
 80072a8:	e7fe      	b.n	80072a8 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d102      	bne.n	80072b6 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80072b0:	2300      	movs	r3, #0
 80072b2:	61fb      	str	r3, [r7, #28]
 80072b4:	e004      	b.n	80072c0 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	68ba      	ldr	r2, [r7, #8]
 80072ba:	fb02 f303 	mul.w	r3, r2, r3
 80072be:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80072c0:	69fb      	ldr	r3, [r7, #28]
 80072c2:	334c      	adds	r3, #76	; 0x4c
 80072c4:	4618      	mov	r0, r3
 80072c6:	f001 fccf 	bl	8008c68 <pvPortMalloc>
 80072ca:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80072cc:	69bb      	ldr	r3, [r7, #24]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d011      	beq.n	80072f6 <xQueueGenericCreate+0x76>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80072d6:	697b      	ldr	r3, [r7, #20]
 80072d8:	334c      	adds	r3, #76	; 0x4c
 80072da:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80072dc:	69bb      	ldr	r3, [r7, #24]
 80072de:	2200      	movs	r2, #0
 80072e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80072e4:	79fa      	ldrb	r2, [r7, #7]
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	9300      	str	r3, [sp, #0]
 80072ea:	4613      	mov	r3, r2
 80072ec:	697a      	ldr	r2, [r7, #20]
 80072ee:	68b9      	ldr	r1, [r7, #8]
 80072f0:	68f8      	ldr	r0, [r7, #12]
 80072f2:	f000 f805 	bl	8007300 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80072f6:	69bb      	ldr	r3, [r7, #24]
	}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3720      	adds	r7, #32
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}

08007300 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b084      	sub	sp, #16
 8007304:	af00      	add	r7, sp, #0
 8007306:	60f8      	str	r0, [r7, #12]
 8007308:	60b9      	str	r1, [r7, #8]
 800730a:	607a      	str	r2, [r7, #4]
 800730c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d103      	bne.n	800731c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007314:	69bb      	ldr	r3, [r7, #24]
 8007316:	69ba      	ldr	r2, [r7, #24]
 8007318:	601a      	str	r2, [r3, #0]
 800731a:	e002      	b.n	8007322 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800731c:	69bb      	ldr	r3, [r7, #24]
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	68fa      	ldr	r2, [r7, #12]
 8007326:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007328:	69bb      	ldr	r3, [r7, #24]
 800732a:	68ba      	ldr	r2, [r7, #8]
 800732c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800732e:	2101      	movs	r1, #1
 8007330:	69b8      	ldr	r0, [r7, #24]
 8007332:	f7ff ff3d 	bl	80071b0 <xQueueGenericReset>
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 8007336:	69bb      	ldr	r3, [r7, #24]
 8007338:	2200      	movs	r2, #0
 800733a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800733c:	bf00      	nop
 800733e:	3710      	adds	r7, #16
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}

08007344 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b08e      	sub	sp, #56	; 0x38
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	607a      	str	r2, [r7, #4]
 8007350:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007352:	2300      	movs	r3, #0
 8007354:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800735a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800735c:	2b00      	cmp	r3, #0
 800735e:	d10a      	bne.n	8007376 <xQueueGenericSend+0x32>
	__asm volatile
 8007360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007364:	f383 8811 	msr	BASEPRI, r3
 8007368:	f3bf 8f6f 	isb	sy
 800736c:	f3bf 8f4f 	dsb	sy
 8007370:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007372:	bf00      	nop
 8007374:	e7fe      	b.n	8007374 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d103      	bne.n	8007384 <xQueueGenericSend+0x40>
 800737c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800737e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007380:	2b00      	cmp	r3, #0
 8007382:	d101      	bne.n	8007388 <xQueueGenericSend+0x44>
 8007384:	2301      	movs	r3, #1
 8007386:	e000      	b.n	800738a <xQueueGenericSend+0x46>
 8007388:	2300      	movs	r3, #0
 800738a:	2b00      	cmp	r3, #0
 800738c:	d10a      	bne.n	80073a4 <xQueueGenericSend+0x60>
	__asm volatile
 800738e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007392:	f383 8811 	msr	BASEPRI, r3
 8007396:	f3bf 8f6f 	isb	sy
 800739a:	f3bf 8f4f 	dsb	sy
 800739e:	623b      	str	r3, [r7, #32]
}
 80073a0:	bf00      	nop
 80073a2:	e7fe      	b.n	80073a2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	2b02      	cmp	r3, #2
 80073a8:	d103      	bne.n	80073b2 <xQueueGenericSend+0x6e>
 80073aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d101      	bne.n	80073b6 <xQueueGenericSend+0x72>
 80073b2:	2301      	movs	r3, #1
 80073b4:	e000      	b.n	80073b8 <xQueueGenericSend+0x74>
 80073b6:	2300      	movs	r3, #0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d10a      	bne.n	80073d2 <xQueueGenericSend+0x8e>
	__asm volatile
 80073bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073c0:	f383 8811 	msr	BASEPRI, r3
 80073c4:	f3bf 8f6f 	isb	sy
 80073c8:	f3bf 8f4f 	dsb	sy
 80073cc:	61fb      	str	r3, [r7, #28]
}
 80073ce:	bf00      	nop
 80073d0:	e7fe      	b.n	80073d0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80073d2:	f001 f933 	bl	800863c <xTaskGetSchedulerState>
 80073d6:	4603      	mov	r3, r0
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d102      	bne.n	80073e2 <xQueueGenericSend+0x9e>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d101      	bne.n	80073e6 <xQueueGenericSend+0xa2>
 80073e2:	2301      	movs	r3, #1
 80073e4:	e000      	b.n	80073e8 <xQueueGenericSend+0xa4>
 80073e6:	2300      	movs	r3, #0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d10a      	bne.n	8007402 <xQueueGenericSend+0xbe>
	__asm volatile
 80073ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073f0:	f383 8811 	msr	BASEPRI, r3
 80073f4:	f3bf 8f6f 	isb	sy
 80073f8:	f3bf 8f4f 	dsb	sy
 80073fc:	61bb      	str	r3, [r7, #24]
}
 80073fe:	bf00      	nop
 8007400:	e7fe      	b.n	8007400 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007402:	f001 fb4f 	bl	8008aa4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007406:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007408:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800740a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800740c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800740e:	429a      	cmp	r2, r3
 8007410:	d302      	bcc.n	8007418 <xQueueGenericSend+0xd4>
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	2b02      	cmp	r3, #2
 8007416:	d146      	bne.n	80074a6 <xQueueGenericSend+0x162>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800741a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800741c:	62fb      	str	r3, [r7, #44]	; 0x2c

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800741e:	683a      	ldr	r2, [r7, #0]
 8007420:	68b9      	ldr	r1, [r7, #8]
 8007422:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007424:	f000 f98a 	bl	800773c <prvCopyDataToQueue>
 8007428:	62b8      	str	r0, [r7, #40]	; 0x28

					if( pxQueue->pxQueueSetContainer != NULL )
 800742a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800742c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800742e:	2b00      	cmp	r3, #0
 8007430:	d015      	beq.n	800745e <xQueueGenericSend+0x11a>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	2b02      	cmp	r3, #2
 8007436:	d102      	bne.n	800743e <xQueueGenericSend+0xfa>
 8007438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800743a:	2b00      	cmp	r3, #0
 800743c:	d12f      	bne.n	800749e <xQueueGenericSend+0x15a>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 800743e:	6839      	ldr	r1, [r7, #0]
 8007440:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007442:	f000 fadc 	bl	80079fe <prvNotifyQueueSetContainer>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d028      	beq.n	800749e <xQueueGenericSend+0x15a>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 800744c:	4b4a      	ldr	r3, [pc, #296]	; (8007578 <xQueueGenericSend+0x234>)
 800744e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007452:	601a      	str	r2, [r3, #0]
 8007454:	f3bf 8f4f 	dsb	sy
 8007458:	f3bf 8f6f 	isb	sy
 800745c:	e01f      	b.n	800749e <xQueueGenericSend+0x15a>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800745e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007462:	2b00      	cmp	r3, #0
 8007464:	d010      	beq.n	8007488 <xQueueGenericSend+0x144>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007468:	3324      	adds	r3, #36	; 0x24
 800746a:	4618      	mov	r0, r3
 800746c:	f000 ff2a 	bl	80082c4 <xTaskRemoveFromEventList>
 8007470:	4603      	mov	r3, r0
 8007472:	2b00      	cmp	r3, #0
 8007474:	d013      	beq.n	800749e <xQueueGenericSend+0x15a>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 8007476:	4b40      	ldr	r3, [pc, #256]	; (8007578 <xQueueGenericSend+0x234>)
 8007478:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800747c:	601a      	str	r2, [r3, #0]
 800747e:	f3bf 8f4f 	dsb	sy
 8007482:	f3bf 8f6f 	isb	sy
 8007486:	e00a      	b.n	800749e <xQueueGenericSend+0x15a>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 8007488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800748a:	2b00      	cmp	r3, #0
 800748c:	d007      	beq.n	800749e <xQueueGenericSend+0x15a>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 800748e:	4b3a      	ldr	r3, [pc, #232]	; (8007578 <xQueueGenericSend+0x234>)
 8007490:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007494:	601a      	str	r2, [r3, #0]
 8007496:	f3bf 8f4f 	dsb	sy
 800749a:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800749e:	f001 fb31 	bl	8008b04 <vPortExitCritical>
				return pdPASS;
 80074a2:	2301      	movs	r3, #1
 80074a4:	e063      	b.n	800756e <xQueueGenericSend+0x22a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d103      	bne.n	80074b4 <xQueueGenericSend+0x170>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80074ac:	f001 fb2a 	bl	8008b04 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80074b0:	2300      	movs	r3, #0
 80074b2:	e05c      	b.n	800756e <xQueueGenericSend+0x22a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80074b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d106      	bne.n	80074c8 <xQueueGenericSend+0x184>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80074ba:	f107 0310 	add.w	r3, r7, #16
 80074be:	4618      	mov	r0, r3
 80074c0:	f000 ff62 	bl	8008388 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80074c4:	2301      	movs	r3, #1
 80074c6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80074c8:	f001 fb1c 	bl	8008b04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80074cc:	f000 fd18 	bl	8007f00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80074d0:	f001 fae8 	bl	8008aa4 <vPortEnterCritical>
 80074d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80074da:	b25b      	sxtb	r3, r3
 80074dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074e0:	d103      	bne.n	80074ea <xQueueGenericSend+0x1a6>
 80074e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074e4:	2200      	movs	r2, #0
 80074e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80074f0:	b25b      	sxtb	r3, r3
 80074f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074f6:	d103      	bne.n	8007500 <xQueueGenericSend+0x1bc>
 80074f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074fa:	2200      	movs	r2, #0
 80074fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007500:	f001 fb00 	bl	8008b04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007504:	1d3a      	adds	r2, r7, #4
 8007506:	f107 0310 	add.w	r3, r7, #16
 800750a:	4611      	mov	r1, r2
 800750c:	4618      	mov	r0, r3
 800750e:	f000 ff51 	bl	80083b4 <xTaskCheckForTimeOut>
 8007512:	4603      	mov	r3, r0
 8007514:	2b00      	cmp	r3, #0
 8007516:	d124      	bne.n	8007562 <xQueueGenericSend+0x21e>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007518:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800751a:	f000 fa15 	bl	8007948 <prvIsQueueFull>
 800751e:	4603      	mov	r3, r0
 8007520:	2b00      	cmp	r3, #0
 8007522:	d018      	beq.n	8007556 <xQueueGenericSend+0x212>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007526:	3310      	adds	r3, #16
 8007528:	687a      	ldr	r2, [r7, #4]
 800752a:	4611      	mov	r1, r2
 800752c:	4618      	mov	r0, r3
 800752e:	f000 fea5 	bl	800827c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007532:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007534:	f000 f992 	bl	800785c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007538:	f000 fcf0 	bl	8007f1c <xTaskResumeAll>
 800753c:	4603      	mov	r3, r0
 800753e:	2b00      	cmp	r3, #0
 8007540:	f47f af5f 	bne.w	8007402 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007544:	4b0c      	ldr	r3, [pc, #48]	; (8007578 <xQueueGenericSend+0x234>)
 8007546:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800754a:	601a      	str	r2, [r3, #0]
 800754c:	f3bf 8f4f 	dsb	sy
 8007550:	f3bf 8f6f 	isb	sy
 8007554:	e755      	b.n	8007402 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007556:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007558:	f000 f980 	bl	800785c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800755c:	f000 fcde 	bl	8007f1c <xTaskResumeAll>
 8007560:	e74f      	b.n	8007402 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007562:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007564:	f000 f97a 	bl	800785c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007568:	f000 fcd8 	bl	8007f1c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800756c:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800756e:	4618      	mov	r0, r3
 8007570:	3738      	adds	r7, #56	; 0x38
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	e000ed04 	.word	0xe000ed04

0800757c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b08c      	sub	sp, #48	; 0x30
 8007580:	af00      	add	r7, sp, #0
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007588:	2300      	movs	r3, #0
 800758a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007592:	2b00      	cmp	r3, #0
 8007594:	d10a      	bne.n	80075ac <xQueueReceive+0x30>
	__asm volatile
 8007596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800759a:	f383 8811 	msr	BASEPRI, r3
 800759e:	f3bf 8f6f 	isb	sy
 80075a2:	f3bf 8f4f 	dsb	sy
 80075a6:	623b      	str	r3, [r7, #32]
}
 80075a8:	bf00      	nop
 80075aa:	e7fe      	b.n	80075aa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d103      	bne.n	80075ba <xQueueReceive+0x3e>
 80075b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d101      	bne.n	80075be <xQueueReceive+0x42>
 80075ba:	2301      	movs	r3, #1
 80075bc:	e000      	b.n	80075c0 <xQueueReceive+0x44>
 80075be:	2300      	movs	r3, #0
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d10a      	bne.n	80075da <xQueueReceive+0x5e>
	__asm volatile
 80075c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075c8:	f383 8811 	msr	BASEPRI, r3
 80075cc:	f3bf 8f6f 	isb	sy
 80075d0:	f3bf 8f4f 	dsb	sy
 80075d4:	61fb      	str	r3, [r7, #28]
}
 80075d6:	bf00      	nop
 80075d8:	e7fe      	b.n	80075d8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80075da:	f001 f82f 	bl	800863c <xTaskGetSchedulerState>
 80075de:	4603      	mov	r3, r0
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d102      	bne.n	80075ea <xQueueReceive+0x6e>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d101      	bne.n	80075ee <xQueueReceive+0x72>
 80075ea:	2301      	movs	r3, #1
 80075ec:	e000      	b.n	80075f0 <xQueueReceive+0x74>
 80075ee:	2300      	movs	r3, #0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d10a      	bne.n	800760a <xQueueReceive+0x8e>
	__asm volatile
 80075f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075f8:	f383 8811 	msr	BASEPRI, r3
 80075fc:	f3bf 8f6f 	isb	sy
 8007600:	f3bf 8f4f 	dsb	sy
 8007604:	61bb      	str	r3, [r7, #24]
}
 8007606:	bf00      	nop
 8007608:	e7fe      	b.n	8007608 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800760a:	f001 fa4b 	bl	8008aa4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800760e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007612:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007616:	2b00      	cmp	r3, #0
 8007618:	d01f      	beq.n	800765a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800761a:	68b9      	ldr	r1, [r7, #8]
 800761c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800761e:	f000 f8f7 	bl	8007810 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007624:	1e5a      	subs	r2, r3, #1
 8007626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007628:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800762a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800762c:	691b      	ldr	r3, [r3, #16]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d00f      	beq.n	8007652 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007634:	3310      	adds	r3, #16
 8007636:	4618      	mov	r0, r3
 8007638:	f000 fe44 	bl	80082c4 <xTaskRemoveFromEventList>
 800763c:	4603      	mov	r3, r0
 800763e:	2b00      	cmp	r3, #0
 8007640:	d007      	beq.n	8007652 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007642:	4b3d      	ldr	r3, [pc, #244]	; (8007738 <xQueueReceive+0x1bc>)
 8007644:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007648:	601a      	str	r2, [r3, #0]
 800764a:	f3bf 8f4f 	dsb	sy
 800764e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007652:	f001 fa57 	bl	8008b04 <vPortExitCritical>
				return pdPASS;
 8007656:	2301      	movs	r3, #1
 8007658:	e069      	b.n	800772e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d103      	bne.n	8007668 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007660:	f001 fa50 	bl	8008b04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007664:	2300      	movs	r3, #0
 8007666:	e062      	b.n	800772e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007668:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800766a:	2b00      	cmp	r3, #0
 800766c:	d106      	bne.n	800767c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800766e:	f107 0310 	add.w	r3, r7, #16
 8007672:	4618      	mov	r0, r3
 8007674:	f000 fe88 	bl	8008388 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007678:	2301      	movs	r3, #1
 800767a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800767c:	f001 fa42 	bl	8008b04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007680:	f000 fc3e 	bl	8007f00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007684:	f001 fa0e 	bl	8008aa4 <vPortEnterCritical>
 8007688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800768a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800768e:	b25b      	sxtb	r3, r3
 8007690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007694:	d103      	bne.n	800769e <xQueueReceive+0x122>
 8007696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007698:	2200      	movs	r2, #0
 800769a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800769e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80076a4:	b25b      	sxtb	r3, r3
 80076a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076aa:	d103      	bne.n	80076b4 <xQueueReceive+0x138>
 80076ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076ae:	2200      	movs	r2, #0
 80076b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80076b4:	f001 fa26 	bl	8008b04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80076b8:	1d3a      	adds	r2, r7, #4
 80076ba:	f107 0310 	add.w	r3, r7, #16
 80076be:	4611      	mov	r1, r2
 80076c0:	4618      	mov	r0, r3
 80076c2:	f000 fe77 	bl	80083b4 <xTaskCheckForTimeOut>
 80076c6:	4603      	mov	r3, r0
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d123      	bne.n	8007714 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80076cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80076ce:	f000 f925 	bl	800791c <prvIsQueueEmpty>
 80076d2:	4603      	mov	r3, r0
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d017      	beq.n	8007708 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80076d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076da:	3324      	adds	r3, #36	; 0x24
 80076dc:	687a      	ldr	r2, [r7, #4]
 80076de:	4611      	mov	r1, r2
 80076e0:	4618      	mov	r0, r3
 80076e2:	f000 fdcb 	bl	800827c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80076e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80076e8:	f000 f8b8 	bl	800785c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80076ec:	f000 fc16 	bl	8007f1c <xTaskResumeAll>
 80076f0:	4603      	mov	r3, r0
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d189      	bne.n	800760a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80076f6:	4b10      	ldr	r3, [pc, #64]	; (8007738 <xQueueReceive+0x1bc>)
 80076f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076fc:	601a      	str	r2, [r3, #0]
 80076fe:	f3bf 8f4f 	dsb	sy
 8007702:	f3bf 8f6f 	isb	sy
 8007706:	e780      	b.n	800760a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007708:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800770a:	f000 f8a7 	bl	800785c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800770e:	f000 fc05 	bl	8007f1c <xTaskResumeAll>
 8007712:	e77a      	b.n	800760a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007714:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007716:	f000 f8a1 	bl	800785c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800771a:	f000 fbff 	bl	8007f1c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800771e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007720:	f000 f8fc 	bl	800791c <prvIsQueueEmpty>
 8007724:	4603      	mov	r3, r0
 8007726:	2b00      	cmp	r3, #0
 8007728:	f43f af6f 	beq.w	800760a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800772c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800772e:	4618      	mov	r0, r3
 8007730:	3730      	adds	r7, #48	; 0x30
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop
 8007738:	e000ed04 	.word	0xe000ed04

0800773c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b086      	sub	sp, #24
 8007740:	af00      	add	r7, sp, #0
 8007742:	60f8      	str	r0, [r7, #12]
 8007744:	60b9      	str	r1, [r7, #8]
 8007746:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007748:	2300      	movs	r3, #0
 800774a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007750:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007756:	2b00      	cmp	r3, #0
 8007758:	d10d      	bne.n	8007776 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d14d      	bne.n	80077fe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	689b      	ldr	r3, [r3, #8]
 8007766:	4618      	mov	r0, r3
 8007768:	f000 ff86 	bl	8008678 <xTaskPriorityDisinherit>
 800776c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	2200      	movs	r2, #0
 8007772:	609a      	str	r2, [r3, #8]
 8007774:	e043      	b.n	80077fe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d119      	bne.n	80077b0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	6858      	ldr	r0, [r3, #4]
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007784:	461a      	mov	r2, r3
 8007786:	68b9      	ldr	r1, [r7, #8]
 8007788:	f001 fc72 	bl	8009070 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	685a      	ldr	r2, [r3, #4]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007794:	441a      	add	r2, r3
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	685a      	ldr	r2, [r3, #4]
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d32b      	bcc.n	80077fe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681a      	ldr	r2, [r3, #0]
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	605a      	str	r2, [r3, #4]
 80077ae:	e026      	b.n	80077fe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	68d8      	ldr	r0, [r3, #12]
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077b8:	461a      	mov	r2, r3
 80077ba:	68b9      	ldr	r1, [r7, #8]
 80077bc:	f001 fc58 	bl	8009070 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	68da      	ldr	r2, [r3, #12]
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077c8:	425b      	negs	r3, r3
 80077ca:	441a      	add	r2, r3
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	68da      	ldr	r2, [r3, #12]
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	429a      	cmp	r2, r3
 80077da:	d207      	bcs.n	80077ec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	689a      	ldr	r2, [r3, #8]
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077e4:	425b      	negs	r3, r3
 80077e6:	441a      	add	r2, r3
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2b02      	cmp	r3, #2
 80077f0:	d105      	bne.n	80077fe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d002      	beq.n	80077fe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	3b01      	subs	r3, #1
 80077fc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	1c5a      	adds	r2, r3, #1
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007806:	697b      	ldr	r3, [r7, #20]
}
 8007808:	4618      	mov	r0, r3
 800780a:	3718      	adds	r7, #24
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}

08007810 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b082      	sub	sp, #8
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
 8007818:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800781e:	2b00      	cmp	r3, #0
 8007820:	d018      	beq.n	8007854 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	68da      	ldr	r2, [r3, #12]
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800782a:	441a      	add	r2, r3
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	68da      	ldr	r2, [r3, #12]
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	429a      	cmp	r2, r3
 800783a:	d303      	bcc.n	8007844 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681a      	ldr	r2, [r3, #0]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	68d9      	ldr	r1, [r3, #12]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800784c:	461a      	mov	r2, r3
 800784e:	6838      	ldr	r0, [r7, #0]
 8007850:	f001 fc0e 	bl	8009070 <memcpy>
	}
}
 8007854:	bf00      	nop
 8007856:	3708      	adds	r7, #8
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}

0800785c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b084      	sub	sp, #16
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007864:	f001 f91e 	bl	8008aa4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800786e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007870:	e01f      	b.n	80078b2 <prvUnlockQueue+0x56>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007876:	2b00      	cmp	r3, #0
 8007878:	d009      	beq.n	800788e <prvUnlockQueue+0x32>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 800787a:	2100      	movs	r1, #0
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f000 f8be 	bl	80079fe <prvNotifyQueueSetContainer>
 8007882:	4603      	mov	r3, r0
 8007884:	2b00      	cmp	r3, #0
 8007886:	d010      	beq.n	80078aa <prvUnlockQueue+0x4e>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 8007888:	f000 fdf6 	bl	8008478 <vTaskMissedYield>
 800788c:	e00d      	b.n	80078aa <prvUnlockQueue+0x4e>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007892:	2b00      	cmp	r3, #0
 8007894:	d012      	beq.n	80078bc <prvUnlockQueue+0x60>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	3324      	adds	r3, #36	; 0x24
 800789a:	4618      	mov	r0, r3
 800789c:	f000 fd12 	bl	80082c4 <xTaskRemoveFromEventList>
 80078a0:	4603      	mov	r3, r0
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d001      	beq.n	80078aa <prvUnlockQueue+0x4e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 80078a6:	f000 fde7 	bl	8008478 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80078aa:	7bfb      	ldrb	r3, [r7, #15]
 80078ac:	3b01      	subs	r3, #1
 80078ae:	b2db      	uxtb	r3, r3
 80078b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80078b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	dcdb      	bgt.n	8007872 <prvUnlockQueue+0x16>
 80078ba:	e000      	b.n	80078be <prvUnlockQueue+0x62>
						break;
 80078bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	22ff      	movs	r2, #255	; 0xff
 80078c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80078c6:	f001 f91d 	bl	8008b04 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80078ca:	f001 f8eb 	bl	8008aa4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80078d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80078d6:	e011      	b.n	80078fc <prvUnlockQueue+0xa0>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	691b      	ldr	r3, [r3, #16]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d012      	beq.n	8007906 <prvUnlockQueue+0xaa>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	3310      	adds	r3, #16
 80078e4:	4618      	mov	r0, r3
 80078e6:	f000 fced 	bl	80082c4 <xTaskRemoveFromEventList>
 80078ea:	4603      	mov	r3, r0
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d001      	beq.n	80078f4 <prvUnlockQueue+0x98>
				{
					vTaskMissedYield();
 80078f0:	f000 fdc2 	bl	8008478 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80078f4:	7bbb      	ldrb	r3, [r7, #14]
 80078f6:	3b01      	subs	r3, #1
 80078f8:	b2db      	uxtb	r3, r3
 80078fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80078fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007900:	2b00      	cmp	r3, #0
 8007902:	dce9      	bgt.n	80078d8 <prvUnlockQueue+0x7c>
 8007904:	e000      	b.n	8007908 <prvUnlockQueue+0xac>
			}
			else
			{
				break;
 8007906:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	22ff      	movs	r2, #255	; 0xff
 800790c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007910:	f001 f8f8 	bl	8008b04 <vPortExitCritical>
}
 8007914:	bf00      	nop
 8007916:	3710      	adds	r7, #16
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b084      	sub	sp, #16
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007924:	f001 f8be 	bl	8008aa4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800792c:	2b00      	cmp	r3, #0
 800792e:	d102      	bne.n	8007936 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007930:	2301      	movs	r3, #1
 8007932:	60fb      	str	r3, [r7, #12]
 8007934:	e001      	b.n	800793a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007936:	2300      	movs	r3, #0
 8007938:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800793a:	f001 f8e3 	bl	8008b04 <vPortExitCritical>

	return xReturn;
 800793e:	68fb      	ldr	r3, [r7, #12]
}
 8007940:	4618      	mov	r0, r3
 8007942:	3710      	adds	r7, #16
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}

08007948 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b084      	sub	sp, #16
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007950:	f001 f8a8 	bl	8008aa4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800795c:	429a      	cmp	r2, r3
 800795e:	d102      	bne.n	8007966 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007960:	2301      	movs	r3, #1
 8007962:	60fb      	str	r3, [r7, #12]
 8007964:	e001      	b.n	800796a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007966:	2300      	movs	r3, #0
 8007968:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800796a:	f001 f8cb 	bl	8008b04 <vPortExitCritical>

	return xReturn;
 800796e:	68fb      	ldr	r3, [r7, #12]
}
 8007970:	4618      	mov	r0, r3
 8007972:	3710      	adds	r7, #16
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}

08007978 <xQueueCreateSet>:
/*-----------------------------------------------------------*/

#if( ( configUSE_QUEUE_SETS == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueSetHandle_t xQueueCreateSet( const UBaseType_t uxEventQueueLength )
	{
 8007978:	b580      	push	{r7, lr}
 800797a:	b084      	sub	sp, #16
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
	QueueSetHandle_t pxQueue;

		pxQueue = xQueueGenericCreate( uxEventQueueLength, ( UBaseType_t ) sizeof( Queue_t * ), queueQUEUE_TYPE_SET );
 8007980:	2200      	movs	r2, #0
 8007982:	2104      	movs	r1, #4
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f7ff fc7b 	bl	8007280 <xQueueGenericCreate>
 800798a:	60f8      	str	r0, [r7, #12]

		return pxQueue;
 800798c:	68fb      	ldr	r3, [r7, #12]
	}
 800798e:	4618      	mov	r0, r3
 8007990:	3710      	adds	r7, #16
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}

08007996 <xQueueAddToSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	BaseType_t xQueueAddToSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet )
	{
 8007996:	b580      	push	{r7, lr}
 8007998:	b084      	sub	sp, #16
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
 800799e:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80079a0:	f001 f880 	bl	8008aa4 <vPortEnterCritical>
		{
			if( ( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer != NULL )
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d002      	beq.n	80079b2 <xQueueAddToSet+0x1c>
			{
				/* Cannot add a queue/semaphore to more than one queue set. */
				xReturn = pdFAIL;
 80079ac:	2300      	movs	r3, #0
 80079ae:	60fb      	str	r3, [r7, #12]
 80079b0:	e00b      	b.n	80079ca <xQueueAddToSet+0x34>
			}
			else if( ( ( Queue_t * ) xQueueOrSemaphore )->uxMessagesWaiting != ( UBaseType_t ) 0 )
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d002      	beq.n	80079c0 <xQueueAddToSet+0x2a>
			{
				/* Cannot add a queue/semaphore to a queue set if there are already
				items in the queue/semaphore. */
				xReturn = pdFAIL;
 80079ba:	2300      	movs	r3, #0
 80079bc:	60fb      	str	r3, [r7, #12]
 80079be:	e004      	b.n	80079ca <xQueueAddToSet+0x34>
			}
			else
			{
				( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer = xQueueSet;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	683a      	ldr	r2, [r7, #0]
 80079c4:	649a      	str	r2, [r3, #72]	; 0x48
				xReturn = pdPASS;
 80079c6:	2301      	movs	r3, #1
 80079c8:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 80079ca:	f001 f89b 	bl	8008b04 <vPortExitCritical>

		return xReturn;
 80079ce:	68fb      	ldr	r3, [r7, #12]
	}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3710      	adds	r7, #16
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <xQueueSelectFromSet>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	QueueSetMemberHandle_t xQueueSelectFromSet( QueueSetHandle_t xQueueSet, TickType_t const xTicksToWait )
	{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	6039      	str	r1, [r7, #0]
	QueueSetMemberHandle_t xReturn = NULL;
 80079e2:	2300      	movs	r3, #0
 80079e4:	60fb      	str	r3, [r7, #12]

		( void ) xQueueReceive( ( QueueHandle_t ) xQueueSet, &xReturn, xTicksToWait ); /*lint !e961 Casting from one typedef to another is not redundant. */
 80079e6:	f107 030c 	add.w	r3, r7, #12
 80079ea:	683a      	ldr	r2, [r7, #0]
 80079ec:	4619      	mov	r1, r3
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f7ff fdc4 	bl	800757c <xQueueReceive>
		return xReturn;
 80079f4:	68fb      	ldr	r3, [r7, #12]
	}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3710      	adds	r7, #16
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}

080079fe <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
 80079fe:	b580      	push	{r7, lr}
 8007a00:	b088      	sub	sp, #32
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
 8007a06:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a0c:	61bb      	str	r3, [r7, #24]
	BaseType_t xReturn = pdFALSE;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	61fb      	str	r3, [r7, #28]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 8007a12:	69bb      	ldr	r3, [r7, #24]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d10a      	bne.n	8007a2e <prvNotifyQueueSetContainer+0x30>
	__asm volatile
 8007a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a1c:	f383 8811 	msr	BASEPRI, r3
 8007a20:	f3bf 8f6f 	isb	sy
 8007a24:	f3bf 8f4f 	dsb	sy
 8007a28:	613b      	str	r3, [r7, #16]
}
 8007a2a:	bf00      	nop
 8007a2c:	e7fe      	b.n	8007a2c <prvNotifyQueueSetContainer+0x2e>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8007a2e:	69bb      	ldr	r3, [r7, #24]
 8007a30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a32:	69bb      	ldr	r3, [r7, #24]
 8007a34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a36:	429a      	cmp	r2, r3
 8007a38:	d30a      	bcc.n	8007a50 <prvNotifyQueueSetContainer+0x52>
	__asm volatile
 8007a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a3e:	f383 8811 	msr	BASEPRI, r3
 8007a42:	f3bf 8f6f 	isb	sy
 8007a46:	f3bf 8f4f 	dsb	sy
 8007a4a:	60fb      	str	r3, [r7, #12]
}
 8007a4c:	bf00      	nop
 8007a4e:	e7fe      	b.n	8007a4e <prvNotifyQueueSetContainer+0x50>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 8007a50:	69bb      	ldr	r3, [r7, #24]
 8007a52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d225      	bcs.n	8007aa8 <prvNotifyQueueSetContainer+0xaa>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 8007a5c:	69bb      	ldr	r3, [r7, #24]
 8007a5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a62:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 8007a64:	1d3b      	adds	r3, r7, #4
 8007a66:	683a      	ldr	r2, [r7, #0]
 8007a68:	4619      	mov	r1, r3
 8007a6a:	69b8      	ldr	r0, [r7, #24]
 8007a6c:	f7ff fe66 	bl	800773c <prvCopyDataToQueue>
 8007a70:	61f8      	str	r0, [r7, #28]

			if( cTxLock == queueUNLOCKED )
 8007a72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a7a:	d10e      	bne.n	8007a9a <prvNotifyQueueSetContainer+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a7c:	69bb      	ldr	r3, [r7, #24]
 8007a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d011      	beq.n	8007aa8 <prvNotifyQueueSetContainer+0xaa>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a84:	69bb      	ldr	r3, [r7, #24]
 8007a86:	3324      	adds	r3, #36	; 0x24
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f000 fc1b 	bl	80082c4 <xTaskRemoveFromEventList>
 8007a8e:	4603      	mov	r3, r0
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d009      	beq.n	8007aa8 <prvNotifyQueueSetContainer+0xaa>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 8007a94:	2301      	movs	r3, #1
 8007a96:	61fb      	str	r3, [r7, #28]
 8007a98:	e006      	b.n	8007aa8 <prvNotifyQueueSetContainer+0xaa>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007a9a:	7dfb      	ldrb	r3, [r7, #23]
 8007a9c:	3301      	adds	r3, #1
 8007a9e:	b2db      	uxtb	r3, r3
 8007aa0:	b25a      	sxtb	r2, r3
 8007aa2:	69bb      	ldr	r3, [r7, #24]
 8007aa4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007aa8:	69fb      	ldr	r3, [r7, #28]
	}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3720      	adds	r7, #32
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}

08007ab2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007ab2:	b580      	push	{r7, lr}
 8007ab4:	b08e      	sub	sp, #56	; 0x38
 8007ab6:	af04      	add	r7, sp, #16
 8007ab8:	60f8      	str	r0, [r7, #12]
 8007aba:	60b9      	str	r1, [r7, #8]
 8007abc:	607a      	str	r2, [r7, #4]
 8007abe:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007ac0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d10a      	bne.n	8007adc <xTaskCreateStatic+0x2a>
	__asm volatile
 8007ac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aca:	f383 8811 	msr	BASEPRI, r3
 8007ace:	f3bf 8f6f 	isb	sy
 8007ad2:	f3bf 8f4f 	dsb	sy
 8007ad6:	623b      	str	r3, [r7, #32]
}
 8007ad8:	bf00      	nop
 8007ada:	e7fe      	b.n	8007ada <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d10a      	bne.n	8007af8 <xTaskCreateStatic+0x46>
	__asm volatile
 8007ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ae6:	f383 8811 	msr	BASEPRI, r3
 8007aea:	f3bf 8f6f 	isb	sy
 8007aee:	f3bf 8f4f 	dsb	sy
 8007af2:	61fb      	str	r3, [r7, #28]
}
 8007af4:	bf00      	nop
 8007af6:	e7fe      	b.n	8007af6 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007af8:	2354      	movs	r3, #84	; 0x54
 8007afa:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	2b54      	cmp	r3, #84	; 0x54
 8007b00:	d00a      	beq.n	8007b18 <xTaskCreateStatic+0x66>
	__asm volatile
 8007b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b06:	f383 8811 	msr	BASEPRI, r3
 8007b0a:	f3bf 8f6f 	isb	sy
 8007b0e:	f3bf 8f4f 	dsb	sy
 8007b12:	61bb      	str	r3, [r7, #24]
}
 8007b14:	bf00      	nop
 8007b16:	e7fe      	b.n	8007b16 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007b18:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d01e      	beq.n	8007b5e <xTaskCreateStatic+0xac>
 8007b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d01b      	beq.n	8007b5e <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b28:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b2e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b32:	2202      	movs	r2, #2
 8007b34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007b38:	2300      	movs	r3, #0
 8007b3a:	9303      	str	r3, [sp, #12]
 8007b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b3e:	9302      	str	r3, [sp, #8]
 8007b40:	f107 0314 	add.w	r3, r7, #20
 8007b44:	9301      	str	r3, [sp, #4]
 8007b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b48:	9300      	str	r3, [sp, #0]
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	687a      	ldr	r2, [r7, #4]
 8007b4e:	68b9      	ldr	r1, [r7, #8]
 8007b50:	68f8      	ldr	r0, [r7, #12]
 8007b52:	f000 f850 	bl	8007bf6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b56:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007b58:	f000 f8d4 	bl	8007d04 <prvAddNewTaskToReadyList>
 8007b5c:	e001      	b.n	8007b62 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007b5e:	2300      	movs	r3, #0
 8007b60:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007b62:	697b      	ldr	r3, [r7, #20]
	}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3728      	adds	r7, #40	; 0x28
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bd80      	pop	{r7, pc}

08007b6c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b08c      	sub	sp, #48	; 0x30
 8007b70:	af04      	add	r7, sp, #16
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	60b9      	str	r1, [r7, #8]
 8007b76:	603b      	str	r3, [r7, #0]
 8007b78:	4613      	mov	r3, r2
 8007b7a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007b7c:	88fb      	ldrh	r3, [r7, #6]
 8007b7e:	009b      	lsls	r3, r3, #2
 8007b80:	4618      	mov	r0, r3
 8007b82:	f001 f871 	bl	8008c68 <pvPortMalloc>
 8007b86:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d00e      	beq.n	8007bac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007b8e:	2054      	movs	r0, #84	; 0x54
 8007b90:	f001 f86a 	bl	8008c68 <pvPortMalloc>
 8007b94:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007b96:	69fb      	ldr	r3, [r7, #28]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d003      	beq.n	8007ba4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007b9c:	69fb      	ldr	r3, [r7, #28]
 8007b9e:	697a      	ldr	r2, [r7, #20]
 8007ba0:	631a      	str	r2, [r3, #48]	; 0x30
 8007ba2:	e005      	b.n	8007bb0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007ba4:	6978      	ldr	r0, [r7, #20]
 8007ba6:	f001 f923 	bl	8008df0 <vPortFree>
 8007baa:	e001      	b.n	8007bb0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007bac:	2300      	movs	r3, #0
 8007bae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007bb0:	69fb      	ldr	r3, [r7, #28]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d017      	beq.n	8007be6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007bb6:	69fb      	ldr	r3, [r7, #28]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007bbe:	88fa      	ldrh	r2, [r7, #6]
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	9303      	str	r3, [sp, #12]
 8007bc4:	69fb      	ldr	r3, [r7, #28]
 8007bc6:	9302      	str	r3, [sp, #8]
 8007bc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007bca:	9301      	str	r3, [sp, #4]
 8007bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bce:	9300      	str	r3, [sp, #0]
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	68b9      	ldr	r1, [r7, #8]
 8007bd4:	68f8      	ldr	r0, [r7, #12]
 8007bd6:	f000 f80e 	bl	8007bf6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007bda:	69f8      	ldr	r0, [r7, #28]
 8007bdc:	f000 f892 	bl	8007d04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007be0:	2301      	movs	r3, #1
 8007be2:	61bb      	str	r3, [r7, #24]
 8007be4:	e002      	b.n	8007bec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007be6:	f04f 33ff 	mov.w	r3, #4294967295
 8007bea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007bec:	69bb      	ldr	r3, [r7, #24]
	}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	3720      	adds	r7, #32
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd80      	pop	{r7, pc}

08007bf6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007bf6:	b580      	push	{r7, lr}
 8007bf8:	b088      	sub	sp, #32
 8007bfa:	af00      	add	r7, sp, #0
 8007bfc:	60f8      	str	r0, [r7, #12]
 8007bfe:	60b9      	str	r1, [r7, #8]
 8007c00:	607a      	str	r2, [r7, #4]
 8007c02:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007c0e:	3b01      	subs	r3, #1
 8007c10:	009b      	lsls	r3, r3, #2
 8007c12:	4413      	add	r3, r2
 8007c14:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007c16:	69bb      	ldr	r3, [r7, #24]
 8007c18:	f023 0307 	bic.w	r3, r3, #7
 8007c1c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007c1e:	69bb      	ldr	r3, [r7, #24]
 8007c20:	f003 0307 	and.w	r3, r3, #7
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d00a      	beq.n	8007c3e <prvInitialiseNewTask+0x48>
	__asm volatile
 8007c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c2c:	f383 8811 	msr	BASEPRI, r3
 8007c30:	f3bf 8f6f 	isb	sy
 8007c34:	f3bf 8f4f 	dsb	sy
 8007c38:	617b      	str	r3, [r7, #20]
}
 8007c3a:	bf00      	nop
 8007c3c:	e7fe      	b.n	8007c3c <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d01f      	beq.n	8007c84 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007c44:	2300      	movs	r3, #0
 8007c46:	61fb      	str	r3, [r7, #28]
 8007c48:	e012      	b.n	8007c70 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007c4a:	68ba      	ldr	r2, [r7, #8]
 8007c4c:	69fb      	ldr	r3, [r7, #28]
 8007c4e:	4413      	add	r3, r2
 8007c50:	7819      	ldrb	r1, [r3, #0]
 8007c52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c54:	69fb      	ldr	r3, [r7, #28]
 8007c56:	4413      	add	r3, r2
 8007c58:	3334      	adds	r3, #52	; 0x34
 8007c5a:	460a      	mov	r2, r1
 8007c5c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007c5e:	68ba      	ldr	r2, [r7, #8]
 8007c60:	69fb      	ldr	r3, [r7, #28]
 8007c62:	4413      	add	r3, r2
 8007c64:	781b      	ldrb	r3, [r3, #0]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d006      	beq.n	8007c78 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007c6a:	69fb      	ldr	r3, [r7, #28]
 8007c6c:	3301      	adds	r3, #1
 8007c6e:	61fb      	str	r3, [r7, #28]
 8007c70:	69fb      	ldr	r3, [r7, #28]
 8007c72:	2b0f      	cmp	r3, #15
 8007c74:	d9e9      	bls.n	8007c4a <prvInitialiseNewTask+0x54>
 8007c76:	e000      	b.n	8007c7a <prvInitialiseNewTask+0x84>
			{
				break;
 8007c78:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007c82:	e003      	b.n	8007c8c <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007c84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c86:	2200      	movs	r2, #0
 8007c88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c8e:	2b06      	cmp	r3, #6
 8007c90:	d901      	bls.n	8007c96 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007c92:	2306      	movs	r3, #6
 8007c94:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c9a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007c9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ca0:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007caa:	3304      	adds	r3, #4
 8007cac:	4618      	mov	r0, r3
 8007cae:	f7ff f9ea 	bl	8007086 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cb4:	3318      	adds	r3, #24
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f7ff f9e5 	bl	8007086 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cbe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cc0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cc4:	f1c3 0207 	rsb	r2, r3, #7
 8007cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cd0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007cd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007ce0:	683a      	ldr	r2, [r7, #0]
 8007ce2:	68f9      	ldr	r1, [r7, #12]
 8007ce4:	69b8      	ldr	r0, [r7, #24]
 8007ce6:	f000 fdb3 	bl	8008850 <pxPortInitialiseStack>
 8007cea:	4602      	mov	r2, r0
 8007cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cee:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d002      	beq.n	8007cfc <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cfa:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007cfc:	bf00      	nop
 8007cfe:	3720      	adds	r7, #32
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b082      	sub	sp, #8
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007d0c:	f000 feca 	bl	8008aa4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007d10:	4b2a      	ldr	r3, [pc, #168]	; (8007dbc <prvAddNewTaskToReadyList+0xb8>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	3301      	adds	r3, #1
 8007d16:	4a29      	ldr	r2, [pc, #164]	; (8007dbc <prvAddNewTaskToReadyList+0xb8>)
 8007d18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007d1a:	4b29      	ldr	r3, [pc, #164]	; (8007dc0 <prvAddNewTaskToReadyList+0xbc>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d109      	bne.n	8007d36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007d22:	4a27      	ldr	r2, [pc, #156]	; (8007dc0 <prvAddNewTaskToReadyList+0xbc>)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007d28:	4b24      	ldr	r3, [pc, #144]	; (8007dbc <prvAddNewTaskToReadyList+0xb8>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d110      	bne.n	8007d52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007d30:	f000 fbc6 	bl	80084c0 <prvInitialiseTaskLists>
 8007d34:	e00d      	b.n	8007d52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007d36:	4b23      	ldr	r3, [pc, #140]	; (8007dc4 <prvAddNewTaskToReadyList+0xc0>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d109      	bne.n	8007d52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007d3e:	4b20      	ldr	r3, [pc, #128]	; (8007dc0 <prvAddNewTaskToReadyList+0xbc>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d802      	bhi.n	8007d52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007d4c:	4a1c      	ldr	r2, [pc, #112]	; (8007dc0 <prvAddNewTaskToReadyList+0xbc>)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007d52:	4b1d      	ldr	r3, [pc, #116]	; (8007dc8 <prvAddNewTaskToReadyList+0xc4>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	3301      	adds	r3, #1
 8007d58:	4a1b      	ldr	r2, [pc, #108]	; (8007dc8 <prvAddNewTaskToReadyList+0xc4>)
 8007d5a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d60:	2201      	movs	r2, #1
 8007d62:	409a      	lsls	r2, r3
 8007d64:	4b19      	ldr	r3, [pc, #100]	; (8007dcc <prvAddNewTaskToReadyList+0xc8>)
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	4a18      	ldr	r2, [pc, #96]	; (8007dcc <prvAddNewTaskToReadyList+0xc8>)
 8007d6c:	6013      	str	r3, [r2, #0]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d72:	4613      	mov	r3, r2
 8007d74:	009b      	lsls	r3, r3, #2
 8007d76:	4413      	add	r3, r2
 8007d78:	009b      	lsls	r3, r3, #2
 8007d7a:	4a15      	ldr	r2, [pc, #84]	; (8007dd0 <prvAddNewTaskToReadyList+0xcc>)
 8007d7c:	441a      	add	r2, r3
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	3304      	adds	r3, #4
 8007d82:	4619      	mov	r1, r3
 8007d84:	4610      	mov	r0, r2
 8007d86:	f7ff f98b 	bl	80070a0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007d8a:	f000 febb 	bl	8008b04 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007d8e:	4b0d      	ldr	r3, [pc, #52]	; (8007dc4 <prvAddNewTaskToReadyList+0xc0>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d00e      	beq.n	8007db4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007d96:	4b0a      	ldr	r3, [pc, #40]	; (8007dc0 <prvAddNewTaskToReadyList+0xbc>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d207      	bcs.n	8007db4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007da4:	4b0b      	ldr	r3, [pc, #44]	; (8007dd4 <prvAddNewTaskToReadyList+0xd0>)
 8007da6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007daa:	601a      	str	r2, [r3, #0]
 8007dac:	f3bf 8f4f 	dsb	sy
 8007db0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007db4:	bf00      	nop
 8007db6:	3708      	adds	r7, #8
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}
 8007dbc:	20000840 	.word	0x20000840
 8007dc0:	20000740 	.word	0x20000740
 8007dc4:	2000084c 	.word	0x2000084c
 8007dc8:	2000085c 	.word	0x2000085c
 8007dcc:	20000848 	.word	0x20000848
 8007dd0:	20000744 	.word	0x20000744
 8007dd4:	e000ed04 	.word	0xe000ed04

08007dd8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b084      	sub	sp, #16
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007de0:	2300      	movs	r3, #0
 8007de2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d017      	beq.n	8007e1a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007dea:	4b13      	ldr	r3, [pc, #76]	; (8007e38 <vTaskDelay+0x60>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d00a      	beq.n	8007e08 <vTaskDelay+0x30>
	__asm volatile
 8007df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007df6:	f383 8811 	msr	BASEPRI, r3
 8007dfa:	f3bf 8f6f 	isb	sy
 8007dfe:	f3bf 8f4f 	dsb	sy
 8007e02:	60bb      	str	r3, [r7, #8]
}
 8007e04:	bf00      	nop
 8007e06:	e7fe      	b.n	8007e06 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007e08:	f000 f87a 	bl	8007f00 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007e0c:	2100      	movs	r1, #0
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 fcb8 	bl	8008784 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007e14:	f000 f882 	bl	8007f1c <xTaskResumeAll>
 8007e18:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d107      	bne.n	8007e30 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007e20:	4b06      	ldr	r3, [pc, #24]	; (8007e3c <vTaskDelay+0x64>)
 8007e22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e26:	601a      	str	r2, [r3, #0]
 8007e28:	f3bf 8f4f 	dsb	sy
 8007e2c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007e30:	bf00      	nop
 8007e32:	3710      	adds	r7, #16
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}
 8007e38:	20000868 	.word	0x20000868
 8007e3c:	e000ed04 	.word	0xe000ed04

08007e40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b08a      	sub	sp, #40	; 0x28
 8007e44:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007e46:	2300      	movs	r3, #0
 8007e48:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007e4e:	463a      	mov	r2, r7
 8007e50:	1d39      	adds	r1, r7, #4
 8007e52:	f107 0308 	add.w	r3, r7, #8
 8007e56:	4618      	mov	r0, r3
 8007e58:	f7f9 fe3e 	bl	8001ad8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007e5c:	6839      	ldr	r1, [r7, #0]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	68ba      	ldr	r2, [r7, #8]
 8007e62:	9202      	str	r2, [sp, #8]
 8007e64:	9301      	str	r3, [sp, #4]
 8007e66:	2300      	movs	r3, #0
 8007e68:	9300      	str	r3, [sp, #0]
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	460a      	mov	r2, r1
 8007e6e:	491e      	ldr	r1, [pc, #120]	; (8007ee8 <vTaskStartScheduler+0xa8>)
 8007e70:	481e      	ldr	r0, [pc, #120]	; (8007eec <vTaskStartScheduler+0xac>)
 8007e72:	f7ff fe1e 	bl	8007ab2 <xTaskCreateStatic>
 8007e76:	4603      	mov	r3, r0
 8007e78:	4a1d      	ldr	r2, [pc, #116]	; (8007ef0 <vTaskStartScheduler+0xb0>)
 8007e7a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007e7c:	4b1c      	ldr	r3, [pc, #112]	; (8007ef0 <vTaskStartScheduler+0xb0>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d002      	beq.n	8007e8a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007e84:	2301      	movs	r3, #1
 8007e86:	617b      	str	r3, [r7, #20]
 8007e88:	e001      	b.n	8007e8e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d116      	bne.n	8007ec2 <vTaskStartScheduler+0x82>
	__asm volatile
 8007e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e98:	f383 8811 	msr	BASEPRI, r3
 8007e9c:	f3bf 8f6f 	isb	sy
 8007ea0:	f3bf 8f4f 	dsb	sy
 8007ea4:	613b      	str	r3, [r7, #16]
}
 8007ea6:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007ea8:	4b12      	ldr	r3, [pc, #72]	; (8007ef4 <vTaskStartScheduler+0xb4>)
 8007eaa:	f04f 32ff 	mov.w	r2, #4294967295
 8007eae:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007eb0:	4b11      	ldr	r3, [pc, #68]	; (8007ef8 <vTaskStartScheduler+0xb8>)
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007eb6:	4b11      	ldr	r3, [pc, #68]	; (8007efc <vTaskStartScheduler+0xbc>)
 8007eb8:	2200      	movs	r2, #0
 8007eba:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007ebc:	f000 fd50 	bl	8008960 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007ec0:	e00e      	b.n	8007ee0 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ec8:	d10a      	bne.n	8007ee0 <vTaskStartScheduler+0xa0>
	__asm volatile
 8007eca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ece:	f383 8811 	msr	BASEPRI, r3
 8007ed2:	f3bf 8f6f 	isb	sy
 8007ed6:	f3bf 8f4f 	dsb	sy
 8007eda:	60fb      	str	r3, [r7, #12]
}
 8007edc:	bf00      	nop
 8007ede:	e7fe      	b.n	8007ede <vTaskStartScheduler+0x9e>
}
 8007ee0:	bf00      	nop
 8007ee2:	3718      	adds	r7, #24
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bd80      	pop	{r7, pc}
 8007ee8:	08009c30 	.word	0x08009c30
 8007eec:	08008491 	.word	0x08008491
 8007ef0:	20000864 	.word	0x20000864
 8007ef4:	20000860 	.word	0x20000860
 8007ef8:	2000084c 	.word	0x2000084c
 8007efc:	20000844 	.word	0x20000844

08007f00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007f00:	b480      	push	{r7}
 8007f02:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007f04:	4b04      	ldr	r3, [pc, #16]	; (8007f18 <vTaskSuspendAll+0x18>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	3301      	adds	r3, #1
 8007f0a:	4a03      	ldr	r2, [pc, #12]	; (8007f18 <vTaskSuspendAll+0x18>)
 8007f0c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8007f0e:	bf00      	nop
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr
 8007f18:	20000868 	.word	0x20000868

08007f1c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b084      	sub	sp, #16
 8007f20:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007f22:	2300      	movs	r3, #0
 8007f24:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007f26:	2300      	movs	r3, #0
 8007f28:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007f2a:	4b41      	ldr	r3, [pc, #260]	; (8008030 <xTaskResumeAll+0x114>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d10a      	bne.n	8007f48 <xTaskResumeAll+0x2c>
	__asm volatile
 8007f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f36:	f383 8811 	msr	BASEPRI, r3
 8007f3a:	f3bf 8f6f 	isb	sy
 8007f3e:	f3bf 8f4f 	dsb	sy
 8007f42:	603b      	str	r3, [r7, #0]
}
 8007f44:	bf00      	nop
 8007f46:	e7fe      	b.n	8007f46 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007f48:	f000 fdac 	bl	8008aa4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007f4c:	4b38      	ldr	r3, [pc, #224]	; (8008030 <xTaskResumeAll+0x114>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	3b01      	subs	r3, #1
 8007f52:	4a37      	ldr	r2, [pc, #220]	; (8008030 <xTaskResumeAll+0x114>)
 8007f54:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f56:	4b36      	ldr	r3, [pc, #216]	; (8008030 <xTaskResumeAll+0x114>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d161      	bne.n	8008022 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007f5e:	4b35      	ldr	r3, [pc, #212]	; (8008034 <xTaskResumeAll+0x118>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d05d      	beq.n	8008022 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f66:	e02e      	b.n	8007fc6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f68:	4b33      	ldr	r3, [pc, #204]	; (8008038 <xTaskResumeAll+0x11c>)
 8007f6a:	68db      	ldr	r3, [r3, #12]
 8007f6c:	68db      	ldr	r3, [r3, #12]
 8007f6e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	3318      	adds	r3, #24
 8007f74:	4618      	mov	r0, r3
 8007f76:	f7ff f8f0 	bl	800715a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	3304      	adds	r3, #4
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f7ff f8eb 	bl	800715a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f88:	2201      	movs	r2, #1
 8007f8a:	409a      	lsls	r2, r3
 8007f8c:	4b2b      	ldr	r3, [pc, #172]	; (800803c <xTaskResumeAll+0x120>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4313      	orrs	r3, r2
 8007f92:	4a2a      	ldr	r2, [pc, #168]	; (800803c <xTaskResumeAll+0x120>)
 8007f94:	6013      	str	r3, [r2, #0]
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f9a:	4613      	mov	r3, r2
 8007f9c:	009b      	lsls	r3, r3, #2
 8007f9e:	4413      	add	r3, r2
 8007fa0:	009b      	lsls	r3, r3, #2
 8007fa2:	4a27      	ldr	r2, [pc, #156]	; (8008040 <xTaskResumeAll+0x124>)
 8007fa4:	441a      	add	r2, r3
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	3304      	adds	r3, #4
 8007faa:	4619      	mov	r1, r3
 8007fac:	4610      	mov	r0, r2
 8007fae:	f7ff f877 	bl	80070a0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fb6:	4b23      	ldr	r3, [pc, #140]	; (8008044 <xTaskResumeAll+0x128>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	d302      	bcc.n	8007fc6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007fc0:	4b21      	ldr	r3, [pc, #132]	; (8008048 <xTaskResumeAll+0x12c>)
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007fc6:	4b1c      	ldr	r3, [pc, #112]	; (8008038 <xTaskResumeAll+0x11c>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d1cc      	bne.n	8007f68 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d001      	beq.n	8007fd8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007fd4:	f000 fb12 	bl	80085fc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007fd8:	4b1c      	ldr	r3, [pc, #112]	; (800804c <xTaskResumeAll+0x130>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d010      	beq.n	8008006 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007fe4:	f000 f836 	bl	8008054 <xTaskIncrementTick>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d002      	beq.n	8007ff4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007fee:	4b16      	ldr	r3, [pc, #88]	; (8008048 <xTaskResumeAll+0x12c>)
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	3b01      	subs	r3, #1
 8007ff8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d1f1      	bne.n	8007fe4 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8008000:	4b12      	ldr	r3, [pc, #72]	; (800804c <xTaskResumeAll+0x130>)
 8008002:	2200      	movs	r2, #0
 8008004:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008006:	4b10      	ldr	r3, [pc, #64]	; (8008048 <xTaskResumeAll+0x12c>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d009      	beq.n	8008022 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800800e:	2301      	movs	r3, #1
 8008010:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008012:	4b0f      	ldr	r3, [pc, #60]	; (8008050 <xTaskResumeAll+0x134>)
 8008014:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008018:	601a      	str	r2, [r3, #0]
 800801a:	f3bf 8f4f 	dsb	sy
 800801e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008022:	f000 fd6f 	bl	8008b04 <vPortExitCritical>

	return xAlreadyYielded;
 8008026:	68bb      	ldr	r3, [r7, #8]
}
 8008028:	4618      	mov	r0, r3
 800802a:	3710      	adds	r7, #16
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}
 8008030:	20000868 	.word	0x20000868
 8008034:	20000840 	.word	0x20000840
 8008038:	20000800 	.word	0x20000800
 800803c:	20000848 	.word	0x20000848
 8008040:	20000744 	.word	0x20000744
 8008044:	20000740 	.word	0x20000740
 8008048:	20000854 	.word	0x20000854
 800804c:	20000850 	.word	0x20000850
 8008050:	e000ed04 	.word	0xe000ed04

08008054 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b086      	sub	sp, #24
 8008058:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800805a:	2300      	movs	r3, #0
 800805c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800805e:	4b4e      	ldr	r3, [pc, #312]	; (8008198 <xTaskIncrementTick+0x144>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	2b00      	cmp	r3, #0
 8008064:	f040 8088 	bne.w	8008178 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008068:	4b4c      	ldr	r3, [pc, #304]	; (800819c <xTaskIncrementTick+0x148>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	3301      	adds	r3, #1
 800806e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008070:	4a4a      	ldr	r2, [pc, #296]	; (800819c <xTaskIncrementTick+0x148>)
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d120      	bne.n	80080be <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800807c:	4b48      	ldr	r3, [pc, #288]	; (80081a0 <xTaskIncrementTick+0x14c>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d00a      	beq.n	800809c <xTaskIncrementTick+0x48>
	__asm volatile
 8008086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800808a:	f383 8811 	msr	BASEPRI, r3
 800808e:	f3bf 8f6f 	isb	sy
 8008092:	f3bf 8f4f 	dsb	sy
 8008096:	603b      	str	r3, [r7, #0]
}
 8008098:	bf00      	nop
 800809a:	e7fe      	b.n	800809a <xTaskIncrementTick+0x46>
 800809c:	4b40      	ldr	r3, [pc, #256]	; (80081a0 <xTaskIncrementTick+0x14c>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	60fb      	str	r3, [r7, #12]
 80080a2:	4b40      	ldr	r3, [pc, #256]	; (80081a4 <xTaskIncrementTick+0x150>)
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a3e      	ldr	r2, [pc, #248]	; (80081a0 <xTaskIncrementTick+0x14c>)
 80080a8:	6013      	str	r3, [r2, #0]
 80080aa:	4a3e      	ldr	r2, [pc, #248]	; (80081a4 <xTaskIncrementTick+0x150>)
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	6013      	str	r3, [r2, #0]
 80080b0:	4b3d      	ldr	r3, [pc, #244]	; (80081a8 <xTaskIncrementTick+0x154>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	3301      	adds	r3, #1
 80080b6:	4a3c      	ldr	r2, [pc, #240]	; (80081a8 <xTaskIncrementTick+0x154>)
 80080b8:	6013      	str	r3, [r2, #0]
 80080ba:	f000 fa9f 	bl	80085fc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80080be:	4b3b      	ldr	r3, [pc, #236]	; (80081ac <xTaskIncrementTick+0x158>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	693a      	ldr	r2, [r7, #16]
 80080c4:	429a      	cmp	r2, r3
 80080c6:	d348      	bcc.n	800815a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080c8:	4b35      	ldr	r3, [pc, #212]	; (80081a0 <xTaskIncrementTick+0x14c>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d104      	bne.n	80080dc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080d2:	4b36      	ldr	r3, [pc, #216]	; (80081ac <xTaskIncrementTick+0x158>)
 80080d4:	f04f 32ff 	mov.w	r2, #4294967295
 80080d8:	601a      	str	r2, [r3, #0]
					break;
 80080da:	e03e      	b.n	800815a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080dc:	4b30      	ldr	r3, [pc, #192]	; (80081a0 <xTaskIncrementTick+0x14c>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	68db      	ldr	r3, [r3, #12]
 80080e2:	68db      	ldr	r3, [r3, #12]
 80080e4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80080ec:	693a      	ldr	r2, [r7, #16]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d203      	bcs.n	80080fc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80080f4:	4a2d      	ldr	r2, [pc, #180]	; (80081ac <xTaskIncrementTick+0x158>)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80080fa:	e02e      	b.n	800815a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	3304      	adds	r3, #4
 8008100:	4618      	mov	r0, r3
 8008102:	f7ff f82a 	bl	800715a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800810a:	2b00      	cmp	r3, #0
 800810c:	d004      	beq.n	8008118 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	3318      	adds	r3, #24
 8008112:	4618      	mov	r0, r3
 8008114:	f7ff f821 	bl	800715a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800811c:	2201      	movs	r2, #1
 800811e:	409a      	lsls	r2, r3
 8008120:	4b23      	ldr	r3, [pc, #140]	; (80081b0 <xTaskIncrementTick+0x15c>)
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4313      	orrs	r3, r2
 8008126:	4a22      	ldr	r2, [pc, #136]	; (80081b0 <xTaskIncrementTick+0x15c>)
 8008128:	6013      	str	r3, [r2, #0]
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800812e:	4613      	mov	r3, r2
 8008130:	009b      	lsls	r3, r3, #2
 8008132:	4413      	add	r3, r2
 8008134:	009b      	lsls	r3, r3, #2
 8008136:	4a1f      	ldr	r2, [pc, #124]	; (80081b4 <xTaskIncrementTick+0x160>)
 8008138:	441a      	add	r2, r3
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	3304      	adds	r3, #4
 800813e:	4619      	mov	r1, r3
 8008140:	4610      	mov	r0, r2
 8008142:	f7fe ffad 	bl	80070a0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800814a:	4b1b      	ldr	r3, [pc, #108]	; (80081b8 <xTaskIncrementTick+0x164>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008150:	429a      	cmp	r2, r3
 8008152:	d3b9      	bcc.n	80080c8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008154:	2301      	movs	r3, #1
 8008156:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008158:	e7b6      	b.n	80080c8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800815a:	4b17      	ldr	r3, [pc, #92]	; (80081b8 <xTaskIncrementTick+0x164>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008160:	4914      	ldr	r1, [pc, #80]	; (80081b4 <xTaskIncrementTick+0x160>)
 8008162:	4613      	mov	r3, r2
 8008164:	009b      	lsls	r3, r3, #2
 8008166:	4413      	add	r3, r2
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	440b      	add	r3, r1
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	2b01      	cmp	r3, #1
 8008170:	d907      	bls.n	8008182 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8008172:	2301      	movs	r3, #1
 8008174:	617b      	str	r3, [r7, #20]
 8008176:	e004      	b.n	8008182 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008178:	4b10      	ldr	r3, [pc, #64]	; (80081bc <xTaskIncrementTick+0x168>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	3301      	adds	r3, #1
 800817e:	4a0f      	ldr	r2, [pc, #60]	; (80081bc <xTaskIncrementTick+0x168>)
 8008180:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008182:	4b0f      	ldr	r3, [pc, #60]	; (80081c0 <xTaskIncrementTick+0x16c>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d001      	beq.n	800818e <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800818a:	2301      	movs	r3, #1
 800818c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800818e:	697b      	ldr	r3, [r7, #20]
}
 8008190:	4618      	mov	r0, r3
 8008192:	3718      	adds	r7, #24
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}
 8008198:	20000868 	.word	0x20000868
 800819c:	20000844 	.word	0x20000844
 80081a0:	200007f8 	.word	0x200007f8
 80081a4:	200007fc 	.word	0x200007fc
 80081a8:	20000858 	.word	0x20000858
 80081ac:	20000860 	.word	0x20000860
 80081b0:	20000848 	.word	0x20000848
 80081b4:	20000744 	.word	0x20000744
 80081b8:	20000740 	.word	0x20000740
 80081bc:	20000850 	.word	0x20000850
 80081c0:	20000854 	.word	0x20000854

080081c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80081c4:	b480      	push	{r7}
 80081c6:	b087      	sub	sp, #28
 80081c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80081ca:	4b27      	ldr	r3, [pc, #156]	; (8008268 <vTaskSwitchContext+0xa4>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d003      	beq.n	80081da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80081d2:	4b26      	ldr	r3, [pc, #152]	; (800826c <vTaskSwitchContext+0xa8>)
 80081d4:	2201      	movs	r2, #1
 80081d6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80081d8:	e03f      	b.n	800825a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 80081da:	4b24      	ldr	r3, [pc, #144]	; (800826c <vTaskSwitchContext+0xa8>)
 80081dc:	2200      	movs	r2, #0
 80081de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081e0:	4b23      	ldr	r3, [pc, #140]	; (8008270 <vTaskSwitchContext+0xac>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	fab3 f383 	clz	r3, r3
 80081ec:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80081ee:	7afb      	ldrb	r3, [r7, #11]
 80081f0:	f1c3 031f 	rsb	r3, r3, #31
 80081f4:	617b      	str	r3, [r7, #20]
 80081f6:	491f      	ldr	r1, [pc, #124]	; (8008274 <vTaskSwitchContext+0xb0>)
 80081f8:	697a      	ldr	r2, [r7, #20]
 80081fa:	4613      	mov	r3, r2
 80081fc:	009b      	lsls	r3, r3, #2
 80081fe:	4413      	add	r3, r2
 8008200:	009b      	lsls	r3, r3, #2
 8008202:	440b      	add	r3, r1
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d10a      	bne.n	8008220 <vTaskSwitchContext+0x5c>
	__asm volatile
 800820a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800820e:	f383 8811 	msr	BASEPRI, r3
 8008212:	f3bf 8f6f 	isb	sy
 8008216:	f3bf 8f4f 	dsb	sy
 800821a:	607b      	str	r3, [r7, #4]
}
 800821c:	bf00      	nop
 800821e:	e7fe      	b.n	800821e <vTaskSwitchContext+0x5a>
 8008220:	697a      	ldr	r2, [r7, #20]
 8008222:	4613      	mov	r3, r2
 8008224:	009b      	lsls	r3, r3, #2
 8008226:	4413      	add	r3, r2
 8008228:	009b      	lsls	r3, r3, #2
 800822a:	4a12      	ldr	r2, [pc, #72]	; (8008274 <vTaskSwitchContext+0xb0>)
 800822c:	4413      	add	r3, r2
 800822e:	613b      	str	r3, [r7, #16]
 8008230:	693b      	ldr	r3, [r7, #16]
 8008232:	685b      	ldr	r3, [r3, #4]
 8008234:	685a      	ldr	r2, [r3, #4]
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	605a      	str	r2, [r3, #4]
 800823a:	693b      	ldr	r3, [r7, #16]
 800823c:	685a      	ldr	r2, [r3, #4]
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	3308      	adds	r3, #8
 8008242:	429a      	cmp	r2, r3
 8008244:	d104      	bne.n	8008250 <vTaskSwitchContext+0x8c>
 8008246:	693b      	ldr	r3, [r7, #16]
 8008248:	685b      	ldr	r3, [r3, #4]
 800824a:	685a      	ldr	r2, [r3, #4]
 800824c:	693b      	ldr	r3, [r7, #16]
 800824e:	605a      	str	r2, [r3, #4]
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	68db      	ldr	r3, [r3, #12]
 8008256:	4a08      	ldr	r2, [pc, #32]	; (8008278 <vTaskSwitchContext+0xb4>)
 8008258:	6013      	str	r3, [r2, #0]
}
 800825a:	bf00      	nop
 800825c:	371c      	adds	r7, #28
 800825e:	46bd      	mov	sp, r7
 8008260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008264:	4770      	bx	lr
 8008266:	bf00      	nop
 8008268:	20000868 	.word	0x20000868
 800826c:	20000854 	.word	0x20000854
 8008270:	20000848 	.word	0x20000848
 8008274:	20000744 	.word	0x20000744
 8008278:	20000740 	.word	0x20000740

0800827c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b084      	sub	sp, #16
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
 8008284:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d10a      	bne.n	80082a2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800828c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008290:	f383 8811 	msr	BASEPRI, r3
 8008294:	f3bf 8f6f 	isb	sy
 8008298:	f3bf 8f4f 	dsb	sy
 800829c:	60fb      	str	r3, [r7, #12]
}
 800829e:	bf00      	nop
 80082a0:	e7fe      	b.n	80082a0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80082a2:	4b07      	ldr	r3, [pc, #28]	; (80082c0 <vTaskPlaceOnEventList+0x44>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	3318      	adds	r3, #24
 80082a8:	4619      	mov	r1, r3
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f7fe ff1c 	bl	80070e8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80082b0:	2101      	movs	r1, #1
 80082b2:	6838      	ldr	r0, [r7, #0]
 80082b4:	f000 fa66 	bl	8008784 <prvAddCurrentTaskToDelayedList>
}
 80082b8:	bf00      	nop
 80082ba:	3710      	adds	r7, #16
 80082bc:	46bd      	mov	sp, r7
 80082be:	bd80      	pop	{r7, pc}
 80082c0:	20000740 	.word	0x20000740

080082c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b086      	sub	sp, #24
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	68db      	ldr	r3, [r3, #12]
 80082d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d10a      	bne.n	80082f0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80082da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082de:	f383 8811 	msr	BASEPRI, r3
 80082e2:	f3bf 8f6f 	isb	sy
 80082e6:	f3bf 8f4f 	dsb	sy
 80082ea:	60fb      	str	r3, [r7, #12]
}
 80082ec:	bf00      	nop
 80082ee:	e7fe      	b.n	80082ee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80082f0:	693b      	ldr	r3, [r7, #16]
 80082f2:	3318      	adds	r3, #24
 80082f4:	4618      	mov	r0, r3
 80082f6:	f7fe ff30 	bl	800715a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082fa:	4b1d      	ldr	r3, [pc, #116]	; (8008370 <xTaskRemoveFromEventList+0xac>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d11c      	bne.n	800833c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	3304      	adds	r3, #4
 8008306:	4618      	mov	r0, r3
 8008308:	f7fe ff27 	bl	800715a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008310:	2201      	movs	r2, #1
 8008312:	409a      	lsls	r2, r3
 8008314:	4b17      	ldr	r3, [pc, #92]	; (8008374 <xTaskRemoveFromEventList+0xb0>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4313      	orrs	r3, r2
 800831a:	4a16      	ldr	r2, [pc, #88]	; (8008374 <xTaskRemoveFromEventList+0xb0>)
 800831c:	6013      	str	r3, [r2, #0]
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008322:	4613      	mov	r3, r2
 8008324:	009b      	lsls	r3, r3, #2
 8008326:	4413      	add	r3, r2
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	4a13      	ldr	r2, [pc, #76]	; (8008378 <xTaskRemoveFromEventList+0xb4>)
 800832c:	441a      	add	r2, r3
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	3304      	adds	r3, #4
 8008332:	4619      	mov	r1, r3
 8008334:	4610      	mov	r0, r2
 8008336:	f7fe feb3 	bl	80070a0 <vListInsertEnd>
 800833a:	e005      	b.n	8008348 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	3318      	adds	r3, #24
 8008340:	4619      	mov	r1, r3
 8008342:	480e      	ldr	r0, [pc, #56]	; (800837c <xTaskRemoveFromEventList+0xb8>)
 8008344:	f7fe feac 	bl	80070a0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800834c:	4b0c      	ldr	r3, [pc, #48]	; (8008380 <xTaskRemoveFromEventList+0xbc>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008352:	429a      	cmp	r2, r3
 8008354:	d905      	bls.n	8008362 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008356:	2301      	movs	r3, #1
 8008358:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800835a:	4b0a      	ldr	r3, [pc, #40]	; (8008384 <xTaskRemoveFromEventList+0xc0>)
 800835c:	2201      	movs	r2, #1
 800835e:	601a      	str	r2, [r3, #0]
 8008360:	e001      	b.n	8008366 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8008362:	2300      	movs	r3, #0
 8008364:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008366:	697b      	ldr	r3, [r7, #20]
}
 8008368:	4618      	mov	r0, r3
 800836a:	3718      	adds	r7, #24
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}
 8008370:	20000868 	.word	0x20000868
 8008374:	20000848 	.word	0x20000848
 8008378:	20000744 	.word	0x20000744
 800837c:	20000800 	.word	0x20000800
 8008380:	20000740 	.word	0x20000740
 8008384:	20000854 	.word	0x20000854

08008388 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008388:	b480      	push	{r7}
 800838a:	b083      	sub	sp, #12
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008390:	4b06      	ldr	r3, [pc, #24]	; (80083ac <vTaskInternalSetTimeOutState+0x24>)
 8008392:	681a      	ldr	r2, [r3, #0]
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008398:	4b05      	ldr	r3, [pc, #20]	; (80083b0 <vTaskInternalSetTimeOutState+0x28>)
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	605a      	str	r2, [r3, #4]
}
 80083a0:	bf00      	nop
 80083a2:	370c      	adds	r7, #12
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr
 80083ac:	20000858 	.word	0x20000858
 80083b0:	20000844 	.word	0x20000844

080083b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b088      	sub	sp, #32
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d10a      	bne.n	80083da <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80083c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083c8:	f383 8811 	msr	BASEPRI, r3
 80083cc:	f3bf 8f6f 	isb	sy
 80083d0:	f3bf 8f4f 	dsb	sy
 80083d4:	613b      	str	r3, [r7, #16]
}
 80083d6:	bf00      	nop
 80083d8:	e7fe      	b.n	80083d8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d10a      	bne.n	80083f6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80083e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083e4:	f383 8811 	msr	BASEPRI, r3
 80083e8:	f3bf 8f6f 	isb	sy
 80083ec:	f3bf 8f4f 	dsb	sy
 80083f0:	60fb      	str	r3, [r7, #12]
}
 80083f2:	bf00      	nop
 80083f4:	e7fe      	b.n	80083f4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80083f6:	f000 fb55 	bl	8008aa4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80083fa:	4b1d      	ldr	r3, [pc, #116]	; (8008470 <xTaskCheckForTimeOut+0xbc>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	685b      	ldr	r3, [r3, #4]
 8008404:	69ba      	ldr	r2, [r7, #24]
 8008406:	1ad3      	subs	r3, r2, r3
 8008408:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008412:	d102      	bne.n	800841a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008414:	2300      	movs	r3, #0
 8008416:	61fb      	str	r3, [r7, #28]
 8008418:	e023      	b.n	8008462 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681a      	ldr	r2, [r3, #0]
 800841e:	4b15      	ldr	r3, [pc, #84]	; (8008474 <xTaskCheckForTimeOut+0xc0>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	429a      	cmp	r2, r3
 8008424:	d007      	beq.n	8008436 <xTaskCheckForTimeOut+0x82>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	69ba      	ldr	r2, [r7, #24]
 800842c:	429a      	cmp	r2, r3
 800842e:	d302      	bcc.n	8008436 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008430:	2301      	movs	r3, #1
 8008432:	61fb      	str	r3, [r7, #28]
 8008434:	e015      	b.n	8008462 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	697a      	ldr	r2, [r7, #20]
 800843c:	429a      	cmp	r2, r3
 800843e:	d20b      	bcs.n	8008458 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	681a      	ldr	r2, [r3, #0]
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	1ad2      	subs	r2, r2, r3
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f7ff ff9b 	bl	8008388 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008452:	2300      	movs	r3, #0
 8008454:	61fb      	str	r3, [r7, #28]
 8008456:	e004      	b.n	8008462 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	2200      	movs	r2, #0
 800845c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800845e:	2301      	movs	r3, #1
 8008460:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008462:	f000 fb4f 	bl	8008b04 <vPortExitCritical>

	return xReturn;
 8008466:	69fb      	ldr	r3, [r7, #28]
}
 8008468:	4618      	mov	r0, r3
 800846a:	3720      	adds	r7, #32
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}
 8008470:	20000844 	.word	0x20000844
 8008474:	20000858 	.word	0x20000858

08008478 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008478:	b480      	push	{r7}
 800847a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800847c:	4b03      	ldr	r3, [pc, #12]	; (800848c <vTaskMissedYield+0x14>)
 800847e:	2201      	movs	r2, #1
 8008480:	601a      	str	r2, [r3, #0]
}
 8008482:	bf00      	nop
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr
 800848c:	20000854 	.word	0x20000854

08008490 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b082      	sub	sp, #8
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008498:	f000 f852 	bl	8008540 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800849c:	4b06      	ldr	r3, [pc, #24]	; (80084b8 <prvIdleTask+0x28>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2b01      	cmp	r3, #1
 80084a2:	d9f9      	bls.n	8008498 <prvIdleTask+0x8>
			{
				taskYIELD();
 80084a4:	4b05      	ldr	r3, [pc, #20]	; (80084bc <prvIdleTask+0x2c>)
 80084a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084aa:	601a      	str	r2, [r3, #0]
 80084ac:	f3bf 8f4f 	dsb	sy
 80084b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80084b4:	e7f0      	b.n	8008498 <prvIdleTask+0x8>
 80084b6:	bf00      	nop
 80084b8:	20000744 	.word	0x20000744
 80084bc:	e000ed04 	.word	0xe000ed04

080084c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b082      	sub	sp, #8
 80084c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80084c6:	2300      	movs	r3, #0
 80084c8:	607b      	str	r3, [r7, #4]
 80084ca:	e00c      	b.n	80084e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	4613      	mov	r3, r2
 80084d0:	009b      	lsls	r3, r3, #2
 80084d2:	4413      	add	r3, r2
 80084d4:	009b      	lsls	r3, r3, #2
 80084d6:	4a12      	ldr	r2, [pc, #72]	; (8008520 <prvInitialiseTaskLists+0x60>)
 80084d8:	4413      	add	r3, r2
 80084da:	4618      	mov	r0, r3
 80084dc:	f7fe fdb3 	bl	8007046 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	3301      	adds	r3, #1
 80084e4:	607b      	str	r3, [r7, #4]
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2b06      	cmp	r3, #6
 80084ea:	d9ef      	bls.n	80084cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80084ec:	480d      	ldr	r0, [pc, #52]	; (8008524 <prvInitialiseTaskLists+0x64>)
 80084ee:	f7fe fdaa 	bl	8007046 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80084f2:	480d      	ldr	r0, [pc, #52]	; (8008528 <prvInitialiseTaskLists+0x68>)
 80084f4:	f7fe fda7 	bl	8007046 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80084f8:	480c      	ldr	r0, [pc, #48]	; (800852c <prvInitialiseTaskLists+0x6c>)
 80084fa:	f7fe fda4 	bl	8007046 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80084fe:	480c      	ldr	r0, [pc, #48]	; (8008530 <prvInitialiseTaskLists+0x70>)
 8008500:	f7fe fda1 	bl	8007046 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008504:	480b      	ldr	r0, [pc, #44]	; (8008534 <prvInitialiseTaskLists+0x74>)
 8008506:	f7fe fd9e 	bl	8007046 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800850a:	4b0b      	ldr	r3, [pc, #44]	; (8008538 <prvInitialiseTaskLists+0x78>)
 800850c:	4a05      	ldr	r2, [pc, #20]	; (8008524 <prvInitialiseTaskLists+0x64>)
 800850e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008510:	4b0a      	ldr	r3, [pc, #40]	; (800853c <prvInitialiseTaskLists+0x7c>)
 8008512:	4a05      	ldr	r2, [pc, #20]	; (8008528 <prvInitialiseTaskLists+0x68>)
 8008514:	601a      	str	r2, [r3, #0]
}
 8008516:	bf00      	nop
 8008518:	3708      	adds	r7, #8
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
 800851e:	bf00      	nop
 8008520:	20000744 	.word	0x20000744
 8008524:	200007d0 	.word	0x200007d0
 8008528:	200007e4 	.word	0x200007e4
 800852c:	20000800 	.word	0x20000800
 8008530:	20000814 	.word	0x20000814
 8008534:	2000082c 	.word	0x2000082c
 8008538:	200007f8 	.word	0x200007f8
 800853c:	200007fc 	.word	0x200007fc

08008540 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b082      	sub	sp, #8
 8008544:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008546:	e019      	b.n	800857c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008548:	f000 faac 	bl	8008aa4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800854c:	4b10      	ldr	r3, [pc, #64]	; (8008590 <prvCheckTasksWaitingTermination+0x50>)
 800854e:	68db      	ldr	r3, [r3, #12]
 8008550:	68db      	ldr	r3, [r3, #12]
 8008552:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	3304      	adds	r3, #4
 8008558:	4618      	mov	r0, r3
 800855a:	f7fe fdfe 	bl	800715a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800855e:	4b0d      	ldr	r3, [pc, #52]	; (8008594 <prvCheckTasksWaitingTermination+0x54>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	3b01      	subs	r3, #1
 8008564:	4a0b      	ldr	r2, [pc, #44]	; (8008594 <prvCheckTasksWaitingTermination+0x54>)
 8008566:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008568:	4b0b      	ldr	r3, [pc, #44]	; (8008598 <prvCheckTasksWaitingTermination+0x58>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	3b01      	subs	r3, #1
 800856e:	4a0a      	ldr	r2, [pc, #40]	; (8008598 <prvCheckTasksWaitingTermination+0x58>)
 8008570:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008572:	f000 fac7 	bl	8008b04 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f000 f810 	bl	800859c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800857c:	4b06      	ldr	r3, [pc, #24]	; (8008598 <prvCheckTasksWaitingTermination+0x58>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d1e1      	bne.n	8008548 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008584:	bf00      	nop
 8008586:	bf00      	nop
 8008588:	3708      	adds	r7, #8
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
 800858e:	bf00      	nop
 8008590:	20000814 	.word	0x20000814
 8008594:	20000840 	.word	0x20000840
 8008598:	20000828 	.word	0x20000828

0800859c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800859c:	b580      	push	{r7, lr}
 800859e:	b084      	sub	sp, #16
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d108      	bne.n	80085c0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085b2:	4618      	mov	r0, r3
 80085b4:	f000 fc1c 	bl	8008df0 <vPortFree>
				vPortFree( pxTCB );
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f000 fc19 	bl	8008df0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80085be:	e018      	b.n	80085f2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	d103      	bne.n	80085d2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f000 fc10 	bl	8008df0 <vPortFree>
	}
 80085d0:	e00f      	b.n	80085f2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80085d8:	2b02      	cmp	r3, #2
 80085da:	d00a      	beq.n	80085f2 <prvDeleteTCB+0x56>
	__asm volatile
 80085dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085e0:	f383 8811 	msr	BASEPRI, r3
 80085e4:	f3bf 8f6f 	isb	sy
 80085e8:	f3bf 8f4f 	dsb	sy
 80085ec:	60fb      	str	r3, [r7, #12]
}
 80085ee:	bf00      	nop
 80085f0:	e7fe      	b.n	80085f0 <prvDeleteTCB+0x54>
	}
 80085f2:	bf00      	nop
 80085f4:	3710      	adds	r7, #16
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}
	...

080085fc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80085fc:	b480      	push	{r7}
 80085fe:	b083      	sub	sp, #12
 8008600:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008602:	4b0c      	ldr	r3, [pc, #48]	; (8008634 <prvResetNextTaskUnblockTime+0x38>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d104      	bne.n	8008616 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800860c:	4b0a      	ldr	r3, [pc, #40]	; (8008638 <prvResetNextTaskUnblockTime+0x3c>)
 800860e:	f04f 32ff 	mov.w	r2, #4294967295
 8008612:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008614:	e008      	b.n	8008628 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008616:	4b07      	ldr	r3, [pc, #28]	; (8008634 <prvResetNextTaskUnblockTime+0x38>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	68db      	ldr	r3, [r3, #12]
 800861c:	68db      	ldr	r3, [r3, #12]
 800861e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	685b      	ldr	r3, [r3, #4]
 8008624:	4a04      	ldr	r2, [pc, #16]	; (8008638 <prvResetNextTaskUnblockTime+0x3c>)
 8008626:	6013      	str	r3, [r2, #0]
}
 8008628:	bf00      	nop
 800862a:	370c      	adds	r7, #12
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr
 8008634:	200007f8 	.word	0x200007f8
 8008638:	20000860 	.word	0x20000860

0800863c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800863c:	b480      	push	{r7}
 800863e:	b083      	sub	sp, #12
 8008640:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008642:	4b0b      	ldr	r3, [pc, #44]	; (8008670 <xTaskGetSchedulerState+0x34>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d102      	bne.n	8008650 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800864a:	2301      	movs	r3, #1
 800864c:	607b      	str	r3, [r7, #4]
 800864e:	e008      	b.n	8008662 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008650:	4b08      	ldr	r3, [pc, #32]	; (8008674 <xTaskGetSchedulerState+0x38>)
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d102      	bne.n	800865e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008658:	2302      	movs	r3, #2
 800865a:	607b      	str	r3, [r7, #4]
 800865c:	e001      	b.n	8008662 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800865e:	2300      	movs	r3, #0
 8008660:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008662:	687b      	ldr	r3, [r7, #4]
	}
 8008664:	4618      	mov	r0, r3
 8008666:	370c      	adds	r7, #12
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr
 8008670:	2000084c 	.word	0x2000084c
 8008674:	20000868 	.word	0x20000868

08008678 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008678:	b580      	push	{r7, lr}
 800867a:	b086      	sub	sp, #24
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008684:	2300      	movs	r3, #0
 8008686:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d06e      	beq.n	800876c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800868e:	4b3a      	ldr	r3, [pc, #232]	; (8008778 <xTaskPriorityDisinherit+0x100>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	693a      	ldr	r2, [r7, #16]
 8008694:	429a      	cmp	r2, r3
 8008696:	d00a      	beq.n	80086ae <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800869c:	f383 8811 	msr	BASEPRI, r3
 80086a0:	f3bf 8f6f 	isb	sy
 80086a4:	f3bf 8f4f 	dsb	sy
 80086a8:	60fb      	str	r3, [r7, #12]
}
 80086aa:	bf00      	nop
 80086ac:	e7fe      	b.n	80086ac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d10a      	bne.n	80086cc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80086b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086ba:	f383 8811 	msr	BASEPRI, r3
 80086be:	f3bf 8f6f 	isb	sy
 80086c2:	f3bf 8f4f 	dsb	sy
 80086c6:	60bb      	str	r3, [r7, #8]
}
 80086c8:	bf00      	nop
 80086ca:	e7fe      	b.n	80086ca <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086d0:	1e5a      	subs	r2, r3, #1
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086de:	429a      	cmp	r2, r3
 80086e0:	d044      	beq.n	800876c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80086e2:	693b      	ldr	r3, [r7, #16]
 80086e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d140      	bne.n	800876c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	3304      	adds	r3, #4
 80086ee:	4618      	mov	r0, r3
 80086f0:	f7fe fd33 	bl	800715a <uxListRemove>
 80086f4:	4603      	mov	r3, r0
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d115      	bne.n	8008726 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80086fa:	693b      	ldr	r3, [r7, #16]
 80086fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086fe:	491f      	ldr	r1, [pc, #124]	; (800877c <xTaskPriorityDisinherit+0x104>)
 8008700:	4613      	mov	r3, r2
 8008702:	009b      	lsls	r3, r3, #2
 8008704:	4413      	add	r3, r2
 8008706:	009b      	lsls	r3, r3, #2
 8008708:	440b      	add	r3, r1
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d10a      	bne.n	8008726 <xTaskPriorityDisinherit+0xae>
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008714:	2201      	movs	r2, #1
 8008716:	fa02 f303 	lsl.w	r3, r2, r3
 800871a:	43da      	mvns	r2, r3
 800871c:	4b18      	ldr	r3, [pc, #96]	; (8008780 <xTaskPriorityDisinherit+0x108>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4013      	ands	r3, r2
 8008722:	4a17      	ldr	r2, [pc, #92]	; (8008780 <xTaskPriorityDisinherit+0x108>)
 8008724:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800872e:	693b      	ldr	r3, [r7, #16]
 8008730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008732:	f1c3 0207 	rsb	r2, r3, #7
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800873e:	2201      	movs	r2, #1
 8008740:	409a      	lsls	r2, r3
 8008742:	4b0f      	ldr	r3, [pc, #60]	; (8008780 <xTaskPriorityDisinherit+0x108>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	4313      	orrs	r3, r2
 8008748:	4a0d      	ldr	r2, [pc, #52]	; (8008780 <xTaskPriorityDisinherit+0x108>)
 800874a:	6013      	str	r3, [r2, #0]
 800874c:	693b      	ldr	r3, [r7, #16]
 800874e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008750:	4613      	mov	r3, r2
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	4413      	add	r3, r2
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	4a08      	ldr	r2, [pc, #32]	; (800877c <xTaskPriorityDisinherit+0x104>)
 800875a:	441a      	add	r2, r3
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	3304      	adds	r3, #4
 8008760:	4619      	mov	r1, r3
 8008762:	4610      	mov	r0, r2
 8008764:	f7fe fc9c 	bl	80070a0 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008768:	2301      	movs	r3, #1
 800876a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800876c:	697b      	ldr	r3, [r7, #20]
	}
 800876e:	4618      	mov	r0, r3
 8008770:	3718      	adds	r7, #24
 8008772:	46bd      	mov	sp, r7
 8008774:	bd80      	pop	{r7, pc}
 8008776:	bf00      	nop
 8008778:	20000740 	.word	0x20000740
 800877c:	20000744 	.word	0x20000744
 8008780:	20000848 	.word	0x20000848

08008784 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b084      	sub	sp, #16
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
 800878c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800878e:	4b29      	ldr	r3, [pc, #164]	; (8008834 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008794:	4b28      	ldr	r3, [pc, #160]	; (8008838 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	3304      	adds	r3, #4
 800879a:	4618      	mov	r0, r3
 800879c:	f7fe fcdd 	bl	800715a <uxListRemove>
 80087a0:	4603      	mov	r3, r0
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d10b      	bne.n	80087be <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80087a6:	4b24      	ldr	r3, [pc, #144]	; (8008838 <prvAddCurrentTaskToDelayedList+0xb4>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ac:	2201      	movs	r2, #1
 80087ae:	fa02 f303 	lsl.w	r3, r2, r3
 80087b2:	43da      	mvns	r2, r3
 80087b4:	4b21      	ldr	r3, [pc, #132]	; (800883c <prvAddCurrentTaskToDelayedList+0xb8>)
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4013      	ands	r3, r2
 80087ba:	4a20      	ldr	r2, [pc, #128]	; (800883c <prvAddCurrentTaskToDelayedList+0xb8>)
 80087bc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087c4:	d10a      	bne.n	80087dc <prvAddCurrentTaskToDelayedList+0x58>
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d007      	beq.n	80087dc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80087cc:	4b1a      	ldr	r3, [pc, #104]	; (8008838 <prvAddCurrentTaskToDelayedList+0xb4>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	3304      	adds	r3, #4
 80087d2:	4619      	mov	r1, r3
 80087d4:	481a      	ldr	r0, [pc, #104]	; (8008840 <prvAddCurrentTaskToDelayedList+0xbc>)
 80087d6:	f7fe fc63 	bl	80070a0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80087da:	e026      	b.n	800882a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80087dc:	68fa      	ldr	r2, [r7, #12]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	4413      	add	r3, r2
 80087e2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80087e4:	4b14      	ldr	r3, [pc, #80]	; (8008838 <prvAddCurrentTaskToDelayedList+0xb4>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	68ba      	ldr	r2, [r7, #8]
 80087ea:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80087ec:	68ba      	ldr	r2, [r7, #8]
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d209      	bcs.n	8008808 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80087f4:	4b13      	ldr	r3, [pc, #76]	; (8008844 <prvAddCurrentTaskToDelayedList+0xc0>)
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	4b0f      	ldr	r3, [pc, #60]	; (8008838 <prvAddCurrentTaskToDelayedList+0xb4>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	3304      	adds	r3, #4
 80087fe:	4619      	mov	r1, r3
 8008800:	4610      	mov	r0, r2
 8008802:	f7fe fc71 	bl	80070e8 <vListInsert>
}
 8008806:	e010      	b.n	800882a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008808:	4b0f      	ldr	r3, [pc, #60]	; (8008848 <prvAddCurrentTaskToDelayedList+0xc4>)
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	4b0a      	ldr	r3, [pc, #40]	; (8008838 <prvAddCurrentTaskToDelayedList+0xb4>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	3304      	adds	r3, #4
 8008812:	4619      	mov	r1, r3
 8008814:	4610      	mov	r0, r2
 8008816:	f7fe fc67 	bl	80070e8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800881a:	4b0c      	ldr	r3, [pc, #48]	; (800884c <prvAddCurrentTaskToDelayedList+0xc8>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	68ba      	ldr	r2, [r7, #8]
 8008820:	429a      	cmp	r2, r3
 8008822:	d202      	bcs.n	800882a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008824:	4a09      	ldr	r2, [pc, #36]	; (800884c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	6013      	str	r3, [r2, #0]
}
 800882a:	bf00      	nop
 800882c:	3710      	adds	r7, #16
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}
 8008832:	bf00      	nop
 8008834:	20000844 	.word	0x20000844
 8008838:	20000740 	.word	0x20000740
 800883c:	20000848 	.word	0x20000848
 8008840:	2000082c 	.word	0x2000082c
 8008844:	200007fc 	.word	0x200007fc
 8008848:	200007f8 	.word	0x200007f8
 800884c:	20000860 	.word	0x20000860

08008850 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008850:	b480      	push	{r7}
 8008852:	b085      	sub	sp, #20
 8008854:	af00      	add	r7, sp, #0
 8008856:	60f8      	str	r0, [r7, #12]
 8008858:	60b9      	str	r1, [r7, #8]
 800885a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	3b04      	subs	r3, #4
 8008860:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008868:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	3b04      	subs	r3, #4
 800886e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	f023 0201 	bic.w	r2, r3, #1
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	3b04      	subs	r3, #4
 800887e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008880:	4a0c      	ldr	r2, [pc, #48]	; (80088b4 <pxPortInitialiseStack+0x64>)
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	3b14      	subs	r3, #20
 800888a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800888c:	687a      	ldr	r2, [r7, #4]
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	3b04      	subs	r3, #4
 8008896:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	f06f 0202 	mvn.w	r2, #2
 800889e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	3b20      	subs	r3, #32
 80088a4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80088a6:	68fb      	ldr	r3, [r7, #12]
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3714      	adds	r7, #20
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr
 80088b4:	080088b9 	.word	0x080088b9

080088b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80088b8:	b480      	push	{r7}
 80088ba:	b085      	sub	sp, #20
 80088bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80088be:	2300      	movs	r3, #0
 80088c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80088c2:	4b12      	ldr	r3, [pc, #72]	; (800890c <prvTaskExitError+0x54>)
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088ca:	d00a      	beq.n	80088e2 <prvTaskExitError+0x2a>
	__asm volatile
 80088cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088d0:	f383 8811 	msr	BASEPRI, r3
 80088d4:	f3bf 8f6f 	isb	sy
 80088d8:	f3bf 8f4f 	dsb	sy
 80088dc:	60fb      	str	r3, [r7, #12]
}
 80088de:	bf00      	nop
 80088e0:	e7fe      	b.n	80088e0 <prvTaskExitError+0x28>
	__asm volatile
 80088e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088e6:	f383 8811 	msr	BASEPRI, r3
 80088ea:	f3bf 8f6f 	isb	sy
 80088ee:	f3bf 8f4f 	dsb	sy
 80088f2:	60bb      	str	r3, [r7, #8]
}
 80088f4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80088f6:	bf00      	nop
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d0fc      	beq.n	80088f8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80088fe:	bf00      	nop
 8008900:	bf00      	nop
 8008902:	3714      	adds	r7, #20
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr
 800890c:	20000024 	.word	0x20000024

08008910 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008910:	4b07      	ldr	r3, [pc, #28]	; (8008930 <pxCurrentTCBConst2>)
 8008912:	6819      	ldr	r1, [r3, #0]
 8008914:	6808      	ldr	r0, [r1, #0]
 8008916:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800891a:	f380 8809 	msr	PSP, r0
 800891e:	f3bf 8f6f 	isb	sy
 8008922:	f04f 0000 	mov.w	r0, #0
 8008926:	f380 8811 	msr	BASEPRI, r0
 800892a:	4770      	bx	lr
 800892c:	f3af 8000 	nop.w

08008930 <pxCurrentTCBConst2>:
 8008930:	20000740 	.word	0x20000740
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008934:	bf00      	nop
 8008936:	bf00      	nop

08008938 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008938:	4808      	ldr	r0, [pc, #32]	; (800895c <prvPortStartFirstTask+0x24>)
 800893a:	6800      	ldr	r0, [r0, #0]
 800893c:	6800      	ldr	r0, [r0, #0]
 800893e:	f380 8808 	msr	MSP, r0
 8008942:	f04f 0000 	mov.w	r0, #0
 8008946:	f380 8814 	msr	CONTROL, r0
 800894a:	b662      	cpsie	i
 800894c:	b661      	cpsie	f
 800894e:	f3bf 8f4f 	dsb	sy
 8008952:	f3bf 8f6f 	isb	sy
 8008956:	df00      	svc	0
 8008958:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800895a:	bf00      	nop
 800895c:	e000ed08 	.word	0xe000ed08

08008960 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b086      	sub	sp, #24
 8008964:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008966:	4b46      	ldr	r3, [pc, #280]	; (8008a80 <xPortStartScheduler+0x120>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4a46      	ldr	r2, [pc, #280]	; (8008a84 <xPortStartScheduler+0x124>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d10a      	bne.n	8008986 <xPortStartScheduler+0x26>
	__asm volatile
 8008970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008974:	f383 8811 	msr	BASEPRI, r3
 8008978:	f3bf 8f6f 	isb	sy
 800897c:	f3bf 8f4f 	dsb	sy
 8008980:	613b      	str	r3, [r7, #16]
}
 8008982:	bf00      	nop
 8008984:	e7fe      	b.n	8008984 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008986:	4b3e      	ldr	r3, [pc, #248]	; (8008a80 <xPortStartScheduler+0x120>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a3f      	ldr	r2, [pc, #252]	; (8008a88 <xPortStartScheduler+0x128>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d10a      	bne.n	80089a6 <xPortStartScheduler+0x46>
	__asm volatile
 8008990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008994:	f383 8811 	msr	BASEPRI, r3
 8008998:	f3bf 8f6f 	isb	sy
 800899c:	f3bf 8f4f 	dsb	sy
 80089a0:	60fb      	str	r3, [r7, #12]
}
 80089a2:	bf00      	nop
 80089a4:	e7fe      	b.n	80089a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80089a6:	4b39      	ldr	r3, [pc, #228]	; (8008a8c <xPortStartScheduler+0x12c>)
 80089a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	781b      	ldrb	r3, [r3, #0]
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	22ff      	movs	r2, #255	; 0xff
 80089b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	781b      	ldrb	r3, [r3, #0]
 80089bc:	b2db      	uxtb	r3, r3
 80089be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80089c0:	78fb      	ldrb	r3, [r7, #3]
 80089c2:	b2db      	uxtb	r3, r3
 80089c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80089c8:	b2da      	uxtb	r2, r3
 80089ca:	4b31      	ldr	r3, [pc, #196]	; (8008a90 <xPortStartScheduler+0x130>)
 80089cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80089ce:	4b31      	ldr	r3, [pc, #196]	; (8008a94 <xPortStartScheduler+0x134>)
 80089d0:	2207      	movs	r2, #7
 80089d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80089d4:	e009      	b.n	80089ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80089d6:	4b2f      	ldr	r3, [pc, #188]	; (8008a94 <xPortStartScheduler+0x134>)
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	3b01      	subs	r3, #1
 80089dc:	4a2d      	ldr	r2, [pc, #180]	; (8008a94 <xPortStartScheduler+0x134>)
 80089de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80089e0:	78fb      	ldrb	r3, [r7, #3]
 80089e2:	b2db      	uxtb	r3, r3
 80089e4:	005b      	lsls	r3, r3, #1
 80089e6:	b2db      	uxtb	r3, r3
 80089e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80089ea:	78fb      	ldrb	r3, [r7, #3]
 80089ec:	b2db      	uxtb	r3, r3
 80089ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089f2:	2b80      	cmp	r3, #128	; 0x80
 80089f4:	d0ef      	beq.n	80089d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80089f6:	4b27      	ldr	r3, [pc, #156]	; (8008a94 <xPortStartScheduler+0x134>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f1c3 0307 	rsb	r3, r3, #7
 80089fe:	2b04      	cmp	r3, #4
 8008a00:	d00a      	beq.n	8008a18 <xPortStartScheduler+0xb8>
	__asm volatile
 8008a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a06:	f383 8811 	msr	BASEPRI, r3
 8008a0a:	f3bf 8f6f 	isb	sy
 8008a0e:	f3bf 8f4f 	dsb	sy
 8008a12:	60bb      	str	r3, [r7, #8]
}
 8008a14:	bf00      	nop
 8008a16:	e7fe      	b.n	8008a16 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008a18:	4b1e      	ldr	r3, [pc, #120]	; (8008a94 <xPortStartScheduler+0x134>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	021b      	lsls	r3, r3, #8
 8008a1e:	4a1d      	ldr	r2, [pc, #116]	; (8008a94 <xPortStartScheduler+0x134>)
 8008a20:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008a22:	4b1c      	ldr	r3, [pc, #112]	; (8008a94 <xPortStartScheduler+0x134>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008a2a:	4a1a      	ldr	r2, [pc, #104]	; (8008a94 <xPortStartScheduler+0x134>)
 8008a2c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	b2da      	uxtb	r2, r3
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008a36:	4b18      	ldr	r3, [pc, #96]	; (8008a98 <xPortStartScheduler+0x138>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4a17      	ldr	r2, [pc, #92]	; (8008a98 <xPortStartScheduler+0x138>)
 8008a3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008a40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008a42:	4b15      	ldr	r3, [pc, #84]	; (8008a98 <xPortStartScheduler+0x138>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	4a14      	ldr	r2, [pc, #80]	; (8008a98 <xPortStartScheduler+0x138>)
 8008a48:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008a4c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008a4e:	f000 f8dd 	bl	8008c0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008a52:	4b12      	ldr	r3, [pc, #72]	; (8008a9c <xPortStartScheduler+0x13c>)
 8008a54:	2200      	movs	r2, #0
 8008a56:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008a58:	f000 f8fc 	bl	8008c54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008a5c:	4b10      	ldr	r3, [pc, #64]	; (8008aa0 <xPortStartScheduler+0x140>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a0f      	ldr	r2, [pc, #60]	; (8008aa0 <xPortStartScheduler+0x140>)
 8008a62:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008a66:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008a68:	f7ff ff66 	bl	8008938 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008a6c:	f7ff fbaa 	bl	80081c4 <vTaskSwitchContext>
	prvTaskExitError();
 8008a70:	f7ff ff22 	bl	80088b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008a74:	2300      	movs	r3, #0
}
 8008a76:	4618      	mov	r0, r3
 8008a78:	3718      	adds	r7, #24
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	bd80      	pop	{r7, pc}
 8008a7e:	bf00      	nop
 8008a80:	e000ed00 	.word	0xe000ed00
 8008a84:	410fc271 	.word	0x410fc271
 8008a88:	410fc270 	.word	0x410fc270
 8008a8c:	e000e400 	.word	0xe000e400
 8008a90:	2000086c 	.word	0x2000086c
 8008a94:	20000870 	.word	0x20000870
 8008a98:	e000ed20 	.word	0xe000ed20
 8008a9c:	20000024 	.word	0x20000024
 8008aa0:	e000ef34 	.word	0xe000ef34

08008aa4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b083      	sub	sp, #12
 8008aa8:	af00      	add	r7, sp, #0
	__asm volatile
 8008aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aae:	f383 8811 	msr	BASEPRI, r3
 8008ab2:	f3bf 8f6f 	isb	sy
 8008ab6:	f3bf 8f4f 	dsb	sy
 8008aba:	607b      	str	r3, [r7, #4]
}
 8008abc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008abe:	4b0f      	ldr	r3, [pc, #60]	; (8008afc <vPortEnterCritical+0x58>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	4a0d      	ldr	r2, [pc, #52]	; (8008afc <vPortEnterCritical+0x58>)
 8008ac6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008ac8:	4b0c      	ldr	r3, [pc, #48]	; (8008afc <vPortEnterCritical+0x58>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	2b01      	cmp	r3, #1
 8008ace:	d10f      	bne.n	8008af0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008ad0:	4b0b      	ldr	r3, [pc, #44]	; (8008b00 <vPortEnterCritical+0x5c>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	b2db      	uxtb	r3, r3
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d00a      	beq.n	8008af0 <vPortEnterCritical+0x4c>
	__asm volatile
 8008ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ade:	f383 8811 	msr	BASEPRI, r3
 8008ae2:	f3bf 8f6f 	isb	sy
 8008ae6:	f3bf 8f4f 	dsb	sy
 8008aea:	603b      	str	r3, [r7, #0]
}
 8008aec:	bf00      	nop
 8008aee:	e7fe      	b.n	8008aee <vPortEnterCritical+0x4a>
	}
}
 8008af0:	bf00      	nop
 8008af2:	370c      	adds	r7, #12
 8008af4:	46bd      	mov	sp, r7
 8008af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afa:	4770      	bx	lr
 8008afc:	20000024 	.word	0x20000024
 8008b00:	e000ed04 	.word	0xe000ed04

08008b04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008b04:	b480      	push	{r7}
 8008b06:	b083      	sub	sp, #12
 8008b08:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008b0a:	4b12      	ldr	r3, [pc, #72]	; (8008b54 <vPortExitCritical+0x50>)
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d10a      	bne.n	8008b28 <vPortExitCritical+0x24>
	__asm volatile
 8008b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b16:	f383 8811 	msr	BASEPRI, r3
 8008b1a:	f3bf 8f6f 	isb	sy
 8008b1e:	f3bf 8f4f 	dsb	sy
 8008b22:	607b      	str	r3, [r7, #4]
}
 8008b24:	bf00      	nop
 8008b26:	e7fe      	b.n	8008b26 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008b28:	4b0a      	ldr	r3, [pc, #40]	; (8008b54 <vPortExitCritical+0x50>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	3b01      	subs	r3, #1
 8008b2e:	4a09      	ldr	r2, [pc, #36]	; (8008b54 <vPortExitCritical+0x50>)
 8008b30:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008b32:	4b08      	ldr	r3, [pc, #32]	; (8008b54 <vPortExitCritical+0x50>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d105      	bne.n	8008b46 <vPortExitCritical+0x42>
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008b44:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008b46:	bf00      	nop
 8008b48:	370c      	adds	r7, #12
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b50:	4770      	bx	lr
 8008b52:	bf00      	nop
 8008b54:	20000024 	.word	0x20000024
	...

08008b60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008b60:	f3ef 8009 	mrs	r0, PSP
 8008b64:	f3bf 8f6f 	isb	sy
 8008b68:	4b15      	ldr	r3, [pc, #84]	; (8008bc0 <pxCurrentTCBConst>)
 8008b6a:	681a      	ldr	r2, [r3, #0]
 8008b6c:	f01e 0f10 	tst.w	lr, #16
 8008b70:	bf08      	it	eq
 8008b72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008b76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b7a:	6010      	str	r0, [r2, #0]
 8008b7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008b80:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008b84:	f380 8811 	msr	BASEPRI, r0
 8008b88:	f3bf 8f4f 	dsb	sy
 8008b8c:	f3bf 8f6f 	isb	sy
 8008b90:	f7ff fb18 	bl	80081c4 <vTaskSwitchContext>
 8008b94:	f04f 0000 	mov.w	r0, #0
 8008b98:	f380 8811 	msr	BASEPRI, r0
 8008b9c:	bc09      	pop	{r0, r3}
 8008b9e:	6819      	ldr	r1, [r3, #0]
 8008ba0:	6808      	ldr	r0, [r1, #0]
 8008ba2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ba6:	f01e 0f10 	tst.w	lr, #16
 8008baa:	bf08      	it	eq
 8008bac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008bb0:	f380 8809 	msr	PSP, r0
 8008bb4:	f3bf 8f6f 	isb	sy
 8008bb8:	4770      	bx	lr
 8008bba:	bf00      	nop
 8008bbc:	f3af 8000 	nop.w

08008bc0 <pxCurrentTCBConst>:
 8008bc0:	20000740 	.word	0x20000740
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008bc4:	bf00      	nop
 8008bc6:	bf00      	nop

08008bc8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b082      	sub	sp, #8
 8008bcc:	af00      	add	r7, sp, #0
	__asm volatile
 8008bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bd2:	f383 8811 	msr	BASEPRI, r3
 8008bd6:	f3bf 8f6f 	isb	sy
 8008bda:	f3bf 8f4f 	dsb	sy
 8008bde:	607b      	str	r3, [r7, #4]
}
 8008be0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008be2:	f7ff fa37 	bl	8008054 <xTaskIncrementTick>
 8008be6:	4603      	mov	r3, r0
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d003      	beq.n	8008bf4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008bec:	4b06      	ldr	r3, [pc, #24]	; (8008c08 <SysTick_Handler+0x40>)
 8008bee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008bf2:	601a      	str	r2, [r3, #0]
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	f383 8811 	msr	BASEPRI, r3
}
 8008bfe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008c00:	bf00      	nop
 8008c02:	3708      	adds	r7, #8
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}
 8008c08:	e000ed04 	.word	0xe000ed04

08008c0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008c10:	4b0b      	ldr	r3, [pc, #44]	; (8008c40 <vPortSetupTimerInterrupt+0x34>)
 8008c12:	2200      	movs	r2, #0
 8008c14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008c16:	4b0b      	ldr	r3, [pc, #44]	; (8008c44 <vPortSetupTimerInterrupt+0x38>)
 8008c18:	2200      	movs	r2, #0
 8008c1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008c1c:	4b0a      	ldr	r3, [pc, #40]	; (8008c48 <vPortSetupTimerInterrupt+0x3c>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a0a      	ldr	r2, [pc, #40]	; (8008c4c <vPortSetupTimerInterrupt+0x40>)
 8008c22:	fba2 2303 	umull	r2, r3, r2, r3
 8008c26:	099b      	lsrs	r3, r3, #6
 8008c28:	4a09      	ldr	r2, [pc, #36]	; (8008c50 <vPortSetupTimerInterrupt+0x44>)
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008c2e:	4b04      	ldr	r3, [pc, #16]	; (8008c40 <vPortSetupTimerInterrupt+0x34>)
 8008c30:	2207      	movs	r2, #7
 8008c32:	601a      	str	r2, [r3, #0]
}
 8008c34:	bf00      	nop
 8008c36:	46bd      	mov	sp, r7
 8008c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3c:	4770      	bx	lr
 8008c3e:	bf00      	nop
 8008c40:	e000e010 	.word	0xe000e010
 8008c44:	e000e018 	.word	0xe000e018
 8008c48:	20000018 	.word	0x20000018
 8008c4c:	10624dd3 	.word	0x10624dd3
 8008c50:	e000e014 	.word	0xe000e014

08008c54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008c54:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008c64 <vPortEnableVFP+0x10>
 8008c58:	6801      	ldr	r1, [r0, #0]
 8008c5a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008c5e:	6001      	str	r1, [r0, #0]
 8008c60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008c62:	bf00      	nop
 8008c64:	e000ed88 	.word	0xe000ed88

08008c68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b08a      	sub	sp, #40	; 0x28
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008c70:	2300      	movs	r3, #0
 8008c72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008c74:	f7ff f944 	bl	8007f00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008c78:	4b58      	ldr	r3, [pc, #352]	; (8008ddc <pvPortMalloc+0x174>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d101      	bne.n	8008c84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008c80:	f000 f910 	bl	8008ea4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008c84:	4b56      	ldr	r3, [pc, #344]	; (8008de0 <pvPortMalloc+0x178>)
 8008c86:	681a      	ldr	r2, [r3, #0]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	4013      	ands	r3, r2
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	f040 808e 	bne.w	8008dae <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d01d      	beq.n	8008cd4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008c98:	2208      	movs	r2, #8
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	4413      	add	r3, r2
 8008c9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f003 0307 	and.w	r3, r3, #7
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d014      	beq.n	8008cd4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f023 0307 	bic.w	r3, r3, #7
 8008cb0:	3308      	adds	r3, #8
 8008cb2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f003 0307 	and.w	r3, r3, #7
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d00a      	beq.n	8008cd4 <pvPortMalloc+0x6c>
	__asm volatile
 8008cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cc2:	f383 8811 	msr	BASEPRI, r3
 8008cc6:	f3bf 8f6f 	isb	sy
 8008cca:	f3bf 8f4f 	dsb	sy
 8008cce:	617b      	str	r3, [r7, #20]
}
 8008cd0:	bf00      	nop
 8008cd2:	e7fe      	b.n	8008cd2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d069      	beq.n	8008dae <pvPortMalloc+0x146>
 8008cda:	4b42      	ldr	r3, [pc, #264]	; (8008de4 <pvPortMalloc+0x17c>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	687a      	ldr	r2, [r7, #4]
 8008ce0:	429a      	cmp	r2, r3
 8008ce2:	d864      	bhi.n	8008dae <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008ce4:	4b40      	ldr	r3, [pc, #256]	; (8008de8 <pvPortMalloc+0x180>)
 8008ce6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008ce8:	4b3f      	ldr	r3, [pc, #252]	; (8008de8 <pvPortMalloc+0x180>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008cee:	e004      	b.n	8008cfa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cf2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cfc:	685b      	ldr	r3, [r3, #4]
 8008cfe:	687a      	ldr	r2, [r7, #4]
 8008d00:	429a      	cmp	r2, r3
 8008d02:	d903      	bls.n	8008d0c <pvPortMalloc+0xa4>
 8008d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d1f1      	bne.n	8008cf0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008d0c:	4b33      	ldr	r3, [pc, #204]	; (8008ddc <pvPortMalloc+0x174>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d04b      	beq.n	8008dae <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008d16:	6a3b      	ldr	r3, [r7, #32]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	2208      	movs	r2, #8
 8008d1c:	4413      	add	r3, r2
 8008d1e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d22:	681a      	ldr	r2, [r3, #0]
 8008d24:	6a3b      	ldr	r3, [r7, #32]
 8008d26:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d2a:	685a      	ldr	r2, [r3, #4]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	1ad2      	subs	r2, r2, r3
 8008d30:	2308      	movs	r3, #8
 8008d32:	005b      	lsls	r3, r3, #1
 8008d34:	429a      	cmp	r2, r3
 8008d36:	d91f      	bls.n	8008d78 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008d38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	4413      	add	r3, r2
 8008d3e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d40:	69bb      	ldr	r3, [r7, #24]
 8008d42:	f003 0307 	and.w	r3, r3, #7
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d00a      	beq.n	8008d60 <pvPortMalloc+0xf8>
	__asm volatile
 8008d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d4e:	f383 8811 	msr	BASEPRI, r3
 8008d52:	f3bf 8f6f 	isb	sy
 8008d56:	f3bf 8f4f 	dsb	sy
 8008d5a:	613b      	str	r3, [r7, #16]
}
 8008d5c:	bf00      	nop
 8008d5e:	e7fe      	b.n	8008d5e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d62:	685a      	ldr	r2, [r3, #4]
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	1ad2      	subs	r2, r2, r3
 8008d68:	69bb      	ldr	r3, [r7, #24]
 8008d6a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d6e:	687a      	ldr	r2, [r7, #4]
 8008d70:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008d72:	69b8      	ldr	r0, [r7, #24]
 8008d74:	f000 f8f8 	bl	8008f68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008d78:	4b1a      	ldr	r3, [pc, #104]	; (8008de4 <pvPortMalloc+0x17c>)
 8008d7a:	681a      	ldr	r2, [r3, #0]
 8008d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	1ad3      	subs	r3, r2, r3
 8008d82:	4a18      	ldr	r2, [pc, #96]	; (8008de4 <pvPortMalloc+0x17c>)
 8008d84:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008d86:	4b17      	ldr	r3, [pc, #92]	; (8008de4 <pvPortMalloc+0x17c>)
 8008d88:	681a      	ldr	r2, [r3, #0]
 8008d8a:	4b18      	ldr	r3, [pc, #96]	; (8008dec <pvPortMalloc+0x184>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	d203      	bcs.n	8008d9a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008d92:	4b14      	ldr	r3, [pc, #80]	; (8008de4 <pvPortMalloc+0x17c>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4a15      	ldr	r2, [pc, #84]	; (8008dec <pvPortMalloc+0x184>)
 8008d98:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d9c:	685a      	ldr	r2, [r3, #4]
 8008d9e:	4b10      	ldr	r3, [pc, #64]	; (8008de0 <pvPortMalloc+0x178>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	431a      	orrs	r2, r3
 8008da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008daa:	2200      	movs	r2, #0
 8008dac:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008dae:	f7ff f8b5 	bl	8007f1c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008db2:	69fb      	ldr	r3, [r7, #28]
 8008db4:	f003 0307 	and.w	r3, r3, #7
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d00a      	beq.n	8008dd2 <pvPortMalloc+0x16a>
	__asm volatile
 8008dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dc0:	f383 8811 	msr	BASEPRI, r3
 8008dc4:	f3bf 8f6f 	isb	sy
 8008dc8:	f3bf 8f4f 	dsb	sy
 8008dcc:	60fb      	str	r3, [r7, #12]
}
 8008dce:	bf00      	nop
 8008dd0:	e7fe      	b.n	8008dd0 <pvPortMalloc+0x168>
	return pvReturn;
 8008dd2:	69fb      	ldr	r3, [r7, #28]
}
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	3728      	adds	r7, #40	; 0x28
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	bd80      	pop	{r7, pc}
 8008ddc:	2000447c 	.word	0x2000447c
 8008de0:	20004488 	.word	0x20004488
 8008de4:	20004480 	.word	0x20004480
 8008de8:	20004474 	.word	0x20004474
 8008dec:	20004484 	.word	0x20004484

08008df0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b086      	sub	sp, #24
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d048      	beq.n	8008e94 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008e02:	2308      	movs	r3, #8
 8008e04:	425b      	negs	r3, r3
 8008e06:	697a      	ldr	r2, [r7, #20]
 8008e08:	4413      	add	r3, r2
 8008e0a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008e0c:	697b      	ldr	r3, [r7, #20]
 8008e0e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008e10:	693b      	ldr	r3, [r7, #16]
 8008e12:	685a      	ldr	r2, [r3, #4]
 8008e14:	4b21      	ldr	r3, [pc, #132]	; (8008e9c <vPortFree+0xac>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4013      	ands	r3, r2
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d10a      	bne.n	8008e34 <vPortFree+0x44>
	__asm volatile
 8008e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e22:	f383 8811 	msr	BASEPRI, r3
 8008e26:	f3bf 8f6f 	isb	sy
 8008e2a:	f3bf 8f4f 	dsb	sy
 8008e2e:	60fb      	str	r3, [r7, #12]
}
 8008e30:	bf00      	nop
 8008e32:	e7fe      	b.n	8008e32 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008e34:	693b      	ldr	r3, [r7, #16]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d00a      	beq.n	8008e52 <vPortFree+0x62>
	__asm volatile
 8008e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e40:	f383 8811 	msr	BASEPRI, r3
 8008e44:	f3bf 8f6f 	isb	sy
 8008e48:	f3bf 8f4f 	dsb	sy
 8008e4c:	60bb      	str	r3, [r7, #8]
}
 8008e4e:	bf00      	nop
 8008e50:	e7fe      	b.n	8008e50 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	685a      	ldr	r2, [r3, #4]
 8008e56:	4b11      	ldr	r3, [pc, #68]	; (8008e9c <vPortFree+0xac>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4013      	ands	r3, r2
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d019      	beq.n	8008e94 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d115      	bne.n	8008e94 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008e68:	693b      	ldr	r3, [r7, #16]
 8008e6a:	685a      	ldr	r2, [r3, #4]
 8008e6c:	4b0b      	ldr	r3, [pc, #44]	; (8008e9c <vPortFree+0xac>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	43db      	mvns	r3, r3
 8008e72:	401a      	ands	r2, r3
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008e78:	f7ff f842 	bl	8007f00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008e7c:	693b      	ldr	r3, [r7, #16]
 8008e7e:	685a      	ldr	r2, [r3, #4]
 8008e80:	4b07      	ldr	r3, [pc, #28]	; (8008ea0 <vPortFree+0xb0>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4413      	add	r3, r2
 8008e86:	4a06      	ldr	r2, [pc, #24]	; (8008ea0 <vPortFree+0xb0>)
 8008e88:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008e8a:	6938      	ldr	r0, [r7, #16]
 8008e8c:	f000 f86c 	bl	8008f68 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008e90:	f7ff f844 	bl	8007f1c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008e94:	bf00      	nop
 8008e96:	3718      	adds	r7, #24
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}
 8008e9c:	20004488 	.word	0x20004488
 8008ea0:	20004480 	.word	0x20004480

08008ea4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b085      	sub	sp, #20
 8008ea8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008eaa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8008eae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008eb0:	4b27      	ldr	r3, [pc, #156]	; (8008f50 <prvHeapInit+0xac>)
 8008eb2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	f003 0307 	and.w	r3, r3, #7
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d00c      	beq.n	8008ed8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	3307      	adds	r3, #7
 8008ec2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	f023 0307 	bic.w	r3, r3, #7
 8008eca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008ecc:	68ba      	ldr	r2, [r7, #8]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	1ad3      	subs	r3, r2, r3
 8008ed2:	4a1f      	ldr	r2, [pc, #124]	; (8008f50 <prvHeapInit+0xac>)
 8008ed4:	4413      	add	r3, r2
 8008ed6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008edc:	4a1d      	ldr	r2, [pc, #116]	; (8008f54 <prvHeapInit+0xb0>)
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008ee2:	4b1c      	ldr	r3, [pc, #112]	; (8008f54 <prvHeapInit+0xb0>)
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	68ba      	ldr	r2, [r7, #8]
 8008eec:	4413      	add	r3, r2
 8008eee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008ef0:	2208      	movs	r2, #8
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	1a9b      	subs	r3, r3, r2
 8008ef6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f023 0307 	bic.w	r3, r3, #7
 8008efe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	4a15      	ldr	r2, [pc, #84]	; (8008f58 <prvHeapInit+0xb4>)
 8008f04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008f06:	4b14      	ldr	r3, [pc, #80]	; (8008f58 <prvHeapInit+0xb4>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008f0e:	4b12      	ldr	r3, [pc, #72]	; (8008f58 <prvHeapInit+0xb4>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	2200      	movs	r2, #0
 8008f14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	68fa      	ldr	r2, [r7, #12]
 8008f1e:	1ad2      	subs	r2, r2, r3
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008f24:	4b0c      	ldr	r3, [pc, #48]	; (8008f58 <prvHeapInit+0xb4>)
 8008f26:	681a      	ldr	r2, [r3, #0]
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	4a0a      	ldr	r2, [pc, #40]	; (8008f5c <prvHeapInit+0xb8>)
 8008f32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	4a09      	ldr	r2, [pc, #36]	; (8008f60 <prvHeapInit+0xbc>)
 8008f3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008f3c:	4b09      	ldr	r3, [pc, #36]	; (8008f64 <prvHeapInit+0xc0>)
 8008f3e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008f42:	601a      	str	r2, [r3, #0]
}
 8008f44:	bf00      	nop
 8008f46:	3714      	adds	r7, #20
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr
 8008f50:	20000874 	.word	0x20000874
 8008f54:	20004474 	.word	0x20004474
 8008f58:	2000447c 	.word	0x2000447c
 8008f5c:	20004484 	.word	0x20004484
 8008f60:	20004480 	.word	0x20004480
 8008f64:	20004488 	.word	0x20004488

08008f68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008f68:	b480      	push	{r7}
 8008f6a:	b085      	sub	sp, #20
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008f70:	4b28      	ldr	r3, [pc, #160]	; (8009014 <prvInsertBlockIntoFreeList+0xac>)
 8008f72:	60fb      	str	r3, [r7, #12]
 8008f74:	e002      	b.n	8008f7c <prvInsertBlockIntoFreeList+0x14>
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	60fb      	str	r3, [r7, #12]
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	687a      	ldr	r2, [r7, #4]
 8008f82:	429a      	cmp	r2, r3
 8008f84:	d8f7      	bhi.n	8008f76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	685b      	ldr	r3, [r3, #4]
 8008f8e:	68ba      	ldr	r2, [r7, #8]
 8008f90:	4413      	add	r3, r2
 8008f92:	687a      	ldr	r2, [r7, #4]
 8008f94:	429a      	cmp	r2, r3
 8008f96:	d108      	bne.n	8008faa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	685a      	ldr	r2, [r3, #4]
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	441a      	add	r2, r3
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	68ba      	ldr	r2, [r7, #8]
 8008fb4:	441a      	add	r2, r3
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	429a      	cmp	r2, r3
 8008fbc:	d118      	bne.n	8008ff0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	4b15      	ldr	r3, [pc, #84]	; (8009018 <prvInsertBlockIntoFreeList+0xb0>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	429a      	cmp	r2, r3
 8008fc8:	d00d      	beq.n	8008fe6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	685a      	ldr	r2, [r3, #4]
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	441a      	add	r2, r3
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	681a      	ldr	r2, [r3, #0]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	601a      	str	r2, [r3, #0]
 8008fe4:	e008      	b.n	8008ff8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008fe6:	4b0c      	ldr	r3, [pc, #48]	; (8009018 <prvInsertBlockIntoFreeList+0xb0>)
 8008fe8:	681a      	ldr	r2, [r3, #0]
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	601a      	str	r2, [r3, #0]
 8008fee:	e003      	b.n	8008ff8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681a      	ldr	r2, [r3, #0]
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008ff8:	68fa      	ldr	r2, [r7, #12]
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	d002      	beq.n	8009006 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	687a      	ldr	r2, [r7, #4]
 8009004:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009006:	bf00      	nop
 8009008:	3714      	adds	r7, #20
 800900a:	46bd      	mov	sp, r7
 800900c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009010:	4770      	bx	lr
 8009012:	bf00      	nop
 8009014:	20004474 	.word	0x20004474
 8009018:	2000447c 	.word	0x2000447c

0800901c <__errno>:
 800901c:	4b01      	ldr	r3, [pc, #4]	; (8009024 <__errno+0x8>)
 800901e:	6818      	ldr	r0, [r3, #0]
 8009020:	4770      	bx	lr
 8009022:	bf00      	nop
 8009024:	20000028 	.word	0x20000028

08009028 <__libc_init_array>:
 8009028:	b570      	push	{r4, r5, r6, lr}
 800902a:	4d0d      	ldr	r5, [pc, #52]	; (8009060 <__libc_init_array+0x38>)
 800902c:	4c0d      	ldr	r4, [pc, #52]	; (8009064 <__libc_init_array+0x3c>)
 800902e:	1b64      	subs	r4, r4, r5
 8009030:	10a4      	asrs	r4, r4, #2
 8009032:	2600      	movs	r6, #0
 8009034:	42a6      	cmp	r6, r4
 8009036:	d109      	bne.n	800904c <__libc_init_array+0x24>
 8009038:	4d0b      	ldr	r5, [pc, #44]	; (8009068 <__libc_init_array+0x40>)
 800903a:	4c0c      	ldr	r4, [pc, #48]	; (800906c <__libc_init_array+0x44>)
 800903c:	f000 fc8e 	bl	800995c <_init>
 8009040:	1b64      	subs	r4, r4, r5
 8009042:	10a4      	asrs	r4, r4, #2
 8009044:	2600      	movs	r6, #0
 8009046:	42a6      	cmp	r6, r4
 8009048:	d105      	bne.n	8009056 <__libc_init_array+0x2e>
 800904a:	bd70      	pop	{r4, r5, r6, pc}
 800904c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009050:	4798      	blx	r3
 8009052:	3601      	adds	r6, #1
 8009054:	e7ee      	b.n	8009034 <__libc_init_array+0xc>
 8009056:	f855 3b04 	ldr.w	r3, [r5], #4
 800905a:	4798      	blx	r3
 800905c:	3601      	adds	r6, #1
 800905e:	e7f2      	b.n	8009046 <__libc_init_array+0x1e>
 8009060:	08009cb4 	.word	0x08009cb4
 8009064:	08009cb4 	.word	0x08009cb4
 8009068:	08009cb4 	.word	0x08009cb4
 800906c:	08009cb8 	.word	0x08009cb8

08009070 <memcpy>:
 8009070:	440a      	add	r2, r1
 8009072:	4291      	cmp	r1, r2
 8009074:	f100 33ff 	add.w	r3, r0, #4294967295
 8009078:	d100      	bne.n	800907c <memcpy+0xc>
 800907a:	4770      	bx	lr
 800907c:	b510      	push	{r4, lr}
 800907e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009082:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009086:	4291      	cmp	r1, r2
 8009088:	d1f9      	bne.n	800907e <memcpy+0xe>
 800908a:	bd10      	pop	{r4, pc}

0800908c <memset>:
 800908c:	4402      	add	r2, r0
 800908e:	4603      	mov	r3, r0
 8009090:	4293      	cmp	r3, r2
 8009092:	d100      	bne.n	8009096 <memset+0xa>
 8009094:	4770      	bx	lr
 8009096:	f803 1b01 	strb.w	r1, [r3], #1
 800909a:	e7f9      	b.n	8009090 <memset+0x4>

0800909c <siprintf>:
 800909c:	b40e      	push	{r1, r2, r3}
 800909e:	b500      	push	{lr}
 80090a0:	b09c      	sub	sp, #112	; 0x70
 80090a2:	ab1d      	add	r3, sp, #116	; 0x74
 80090a4:	9002      	str	r0, [sp, #8]
 80090a6:	9006      	str	r0, [sp, #24]
 80090a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80090ac:	4809      	ldr	r0, [pc, #36]	; (80090d4 <siprintf+0x38>)
 80090ae:	9107      	str	r1, [sp, #28]
 80090b0:	9104      	str	r1, [sp, #16]
 80090b2:	4909      	ldr	r1, [pc, #36]	; (80090d8 <siprintf+0x3c>)
 80090b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80090b8:	9105      	str	r1, [sp, #20]
 80090ba:	6800      	ldr	r0, [r0, #0]
 80090bc:	9301      	str	r3, [sp, #4]
 80090be:	a902      	add	r1, sp, #8
 80090c0:	f000 f868 	bl	8009194 <_svfiprintf_r>
 80090c4:	9b02      	ldr	r3, [sp, #8]
 80090c6:	2200      	movs	r2, #0
 80090c8:	701a      	strb	r2, [r3, #0]
 80090ca:	b01c      	add	sp, #112	; 0x70
 80090cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80090d0:	b003      	add	sp, #12
 80090d2:	4770      	bx	lr
 80090d4:	20000028 	.word	0x20000028
 80090d8:	ffff0208 	.word	0xffff0208

080090dc <__ssputs_r>:
 80090dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090e0:	688e      	ldr	r6, [r1, #8]
 80090e2:	429e      	cmp	r6, r3
 80090e4:	4682      	mov	sl, r0
 80090e6:	460c      	mov	r4, r1
 80090e8:	4690      	mov	r8, r2
 80090ea:	461f      	mov	r7, r3
 80090ec:	d838      	bhi.n	8009160 <__ssputs_r+0x84>
 80090ee:	898a      	ldrh	r2, [r1, #12]
 80090f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80090f4:	d032      	beq.n	800915c <__ssputs_r+0x80>
 80090f6:	6825      	ldr	r5, [r4, #0]
 80090f8:	6909      	ldr	r1, [r1, #16]
 80090fa:	eba5 0901 	sub.w	r9, r5, r1
 80090fe:	6965      	ldr	r5, [r4, #20]
 8009100:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009104:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009108:	3301      	adds	r3, #1
 800910a:	444b      	add	r3, r9
 800910c:	106d      	asrs	r5, r5, #1
 800910e:	429d      	cmp	r5, r3
 8009110:	bf38      	it	cc
 8009112:	461d      	movcc	r5, r3
 8009114:	0553      	lsls	r3, r2, #21
 8009116:	d531      	bpl.n	800917c <__ssputs_r+0xa0>
 8009118:	4629      	mov	r1, r5
 800911a:	f000 fb55 	bl	80097c8 <_malloc_r>
 800911e:	4606      	mov	r6, r0
 8009120:	b950      	cbnz	r0, 8009138 <__ssputs_r+0x5c>
 8009122:	230c      	movs	r3, #12
 8009124:	f8ca 3000 	str.w	r3, [sl]
 8009128:	89a3      	ldrh	r3, [r4, #12]
 800912a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800912e:	81a3      	strh	r3, [r4, #12]
 8009130:	f04f 30ff 	mov.w	r0, #4294967295
 8009134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009138:	6921      	ldr	r1, [r4, #16]
 800913a:	464a      	mov	r2, r9
 800913c:	f7ff ff98 	bl	8009070 <memcpy>
 8009140:	89a3      	ldrh	r3, [r4, #12]
 8009142:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009146:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800914a:	81a3      	strh	r3, [r4, #12]
 800914c:	6126      	str	r6, [r4, #16]
 800914e:	6165      	str	r5, [r4, #20]
 8009150:	444e      	add	r6, r9
 8009152:	eba5 0509 	sub.w	r5, r5, r9
 8009156:	6026      	str	r6, [r4, #0]
 8009158:	60a5      	str	r5, [r4, #8]
 800915a:	463e      	mov	r6, r7
 800915c:	42be      	cmp	r6, r7
 800915e:	d900      	bls.n	8009162 <__ssputs_r+0x86>
 8009160:	463e      	mov	r6, r7
 8009162:	6820      	ldr	r0, [r4, #0]
 8009164:	4632      	mov	r2, r6
 8009166:	4641      	mov	r1, r8
 8009168:	f000 faa8 	bl	80096bc <memmove>
 800916c:	68a3      	ldr	r3, [r4, #8]
 800916e:	1b9b      	subs	r3, r3, r6
 8009170:	60a3      	str	r3, [r4, #8]
 8009172:	6823      	ldr	r3, [r4, #0]
 8009174:	4433      	add	r3, r6
 8009176:	6023      	str	r3, [r4, #0]
 8009178:	2000      	movs	r0, #0
 800917a:	e7db      	b.n	8009134 <__ssputs_r+0x58>
 800917c:	462a      	mov	r2, r5
 800917e:	f000 fb97 	bl	80098b0 <_realloc_r>
 8009182:	4606      	mov	r6, r0
 8009184:	2800      	cmp	r0, #0
 8009186:	d1e1      	bne.n	800914c <__ssputs_r+0x70>
 8009188:	6921      	ldr	r1, [r4, #16]
 800918a:	4650      	mov	r0, sl
 800918c:	f000 fab0 	bl	80096f0 <_free_r>
 8009190:	e7c7      	b.n	8009122 <__ssputs_r+0x46>
	...

08009194 <_svfiprintf_r>:
 8009194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009198:	4698      	mov	r8, r3
 800919a:	898b      	ldrh	r3, [r1, #12]
 800919c:	061b      	lsls	r3, r3, #24
 800919e:	b09d      	sub	sp, #116	; 0x74
 80091a0:	4607      	mov	r7, r0
 80091a2:	460d      	mov	r5, r1
 80091a4:	4614      	mov	r4, r2
 80091a6:	d50e      	bpl.n	80091c6 <_svfiprintf_r+0x32>
 80091a8:	690b      	ldr	r3, [r1, #16]
 80091aa:	b963      	cbnz	r3, 80091c6 <_svfiprintf_r+0x32>
 80091ac:	2140      	movs	r1, #64	; 0x40
 80091ae:	f000 fb0b 	bl	80097c8 <_malloc_r>
 80091b2:	6028      	str	r0, [r5, #0]
 80091b4:	6128      	str	r0, [r5, #16]
 80091b6:	b920      	cbnz	r0, 80091c2 <_svfiprintf_r+0x2e>
 80091b8:	230c      	movs	r3, #12
 80091ba:	603b      	str	r3, [r7, #0]
 80091bc:	f04f 30ff 	mov.w	r0, #4294967295
 80091c0:	e0d1      	b.n	8009366 <_svfiprintf_r+0x1d2>
 80091c2:	2340      	movs	r3, #64	; 0x40
 80091c4:	616b      	str	r3, [r5, #20]
 80091c6:	2300      	movs	r3, #0
 80091c8:	9309      	str	r3, [sp, #36]	; 0x24
 80091ca:	2320      	movs	r3, #32
 80091cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80091d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80091d4:	2330      	movs	r3, #48	; 0x30
 80091d6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009380 <_svfiprintf_r+0x1ec>
 80091da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80091de:	f04f 0901 	mov.w	r9, #1
 80091e2:	4623      	mov	r3, r4
 80091e4:	469a      	mov	sl, r3
 80091e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091ea:	b10a      	cbz	r2, 80091f0 <_svfiprintf_r+0x5c>
 80091ec:	2a25      	cmp	r2, #37	; 0x25
 80091ee:	d1f9      	bne.n	80091e4 <_svfiprintf_r+0x50>
 80091f0:	ebba 0b04 	subs.w	fp, sl, r4
 80091f4:	d00b      	beq.n	800920e <_svfiprintf_r+0x7a>
 80091f6:	465b      	mov	r3, fp
 80091f8:	4622      	mov	r2, r4
 80091fa:	4629      	mov	r1, r5
 80091fc:	4638      	mov	r0, r7
 80091fe:	f7ff ff6d 	bl	80090dc <__ssputs_r>
 8009202:	3001      	adds	r0, #1
 8009204:	f000 80aa 	beq.w	800935c <_svfiprintf_r+0x1c8>
 8009208:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800920a:	445a      	add	r2, fp
 800920c:	9209      	str	r2, [sp, #36]	; 0x24
 800920e:	f89a 3000 	ldrb.w	r3, [sl]
 8009212:	2b00      	cmp	r3, #0
 8009214:	f000 80a2 	beq.w	800935c <_svfiprintf_r+0x1c8>
 8009218:	2300      	movs	r3, #0
 800921a:	f04f 32ff 	mov.w	r2, #4294967295
 800921e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009222:	f10a 0a01 	add.w	sl, sl, #1
 8009226:	9304      	str	r3, [sp, #16]
 8009228:	9307      	str	r3, [sp, #28]
 800922a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800922e:	931a      	str	r3, [sp, #104]	; 0x68
 8009230:	4654      	mov	r4, sl
 8009232:	2205      	movs	r2, #5
 8009234:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009238:	4851      	ldr	r0, [pc, #324]	; (8009380 <_svfiprintf_r+0x1ec>)
 800923a:	f7f6 ffd9 	bl	80001f0 <memchr>
 800923e:	9a04      	ldr	r2, [sp, #16]
 8009240:	b9d8      	cbnz	r0, 800927a <_svfiprintf_r+0xe6>
 8009242:	06d0      	lsls	r0, r2, #27
 8009244:	bf44      	itt	mi
 8009246:	2320      	movmi	r3, #32
 8009248:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800924c:	0711      	lsls	r1, r2, #28
 800924e:	bf44      	itt	mi
 8009250:	232b      	movmi	r3, #43	; 0x2b
 8009252:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009256:	f89a 3000 	ldrb.w	r3, [sl]
 800925a:	2b2a      	cmp	r3, #42	; 0x2a
 800925c:	d015      	beq.n	800928a <_svfiprintf_r+0xf6>
 800925e:	9a07      	ldr	r2, [sp, #28]
 8009260:	4654      	mov	r4, sl
 8009262:	2000      	movs	r0, #0
 8009264:	f04f 0c0a 	mov.w	ip, #10
 8009268:	4621      	mov	r1, r4
 800926a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800926e:	3b30      	subs	r3, #48	; 0x30
 8009270:	2b09      	cmp	r3, #9
 8009272:	d94e      	bls.n	8009312 <_svfiprintf_r+0x17e>
 8009274:	b1b0      	cbz	r0, 80092a4 <_svfiprintf_r+0x110>
 8009276:	9207      	str	r2, [sp, #28]
 8009278:	e014      	b.n	80092a4 <_svfiprintf_r+0x110>
 800927a:	eba0 0308 	sub.w	r3, r0, r8
 800927e:	fa09 f303 	lsl.w	r3, r9, r3
 8009282:	4313      	orrs	r3, r2
 8009284:	9304      	str	r3, [sp, #16]
 8009286:	46a2      	mov	sl, r4
 8009288:	e7d2      	b.n	8009230 <_svfiprintf_r+0x9c>
 800928a:	9b03      	ldr	r3, [sp, #12]
 800928c:	1d19      	adds	r1, r3, #4
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	9103      	str	r1, [sp, #12]
 8009292:	2b00      	cmp	r3, #0
 8009294:	bfbb      	ittet	lt
 8009296:	425b      	neglt	r3, r3
 8009298:	f042 0202 	orrlt.w	r2, r2, #2
 800929c:	9307      	strge	r3, [sp, #28]
 800929e:	9307      	strlt	r3, [sp, #28]
 80092a0:	bfb8      	it	lt
 80092a2:	9204      	strlt	r2, [sp, #16]
 80092a4:	7823      	ldrb	r3, [r4, #0]
 80092a6:	2b2e      	cmp	r3, #46	; 0x2e
 80092a8:	d10c      	bne.n	80092c4 <_svfiprintf_r+0x130>
 80092aa:	7863      	ldrb	r3, [r4, #1]
 80092ac:	2b2a      	cmp	r3, #42	; 0x2a
 80092ae:	d135      	bne.n	800931c <_svfiprintf_r+0x188>
 80092b0:	9b03      	ldr	r3, [sp, #12]
 80092b2:	1d1a      	adds	r2, r3, #4
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	9203      	str	r2, [sp, #12]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	bfb8      	it	lt
 80092bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80092c0:	3402      	adds	r4, #2
 80092c2:	9305      	str	r3, [sp, #20]
 80092c4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009390 <_svfiprintf_r+0x1fc>
 80092c8:	7821      	ldrb	r1, [r4, #0]
 80092ca:	2203      	movs	r2, #3
 80092cc:	4650      	mov	r0, sl
 80092ce:	f7f6 ff8f 	bl	80001f0 <memchr>
 80092d2:	b140      	cbz	r0, 80092e6 <_svfiprintf_r+0x152>
 80092d4:	2340      	movs	r3, #64	; 0x40
 80092d6:	eba0 000a 	sub.w	r0, r0, sl
 80092da:	fa03 f000 	lsl.w	r0, r3, r0
 80092de:	9b04      	ldr	r3, [sp, #16]
 80092e0:	4303      	orrs	r3, r0
 80092e2:	3401      	adds	r4, #1
 80092e4:	9304      	str	r3, [sp, #16]
 80092e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092ea:	4826      	ldr	r0, [pc, #152]	; (8009384 <_svfiprintf_r+0x1f0>)
 80092ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80092f0:	2206      	movs	r2, #6
 80092f2:	f7f6 ff7d 	bl	80001f0 <memchr>
 80092f6:	2800      	cmp	r0, #0
 80092f8:	d038      	beq.n	800936c <_svfiprintf_r+0x1d8>
 80092fa:	4b23      	ldr	r3, [pc, #140]	; (8009388 <_svfiprintf_r+0x1f4>)
 80092fc:	bb1b      	cbnz	r3, 8009346 <_svfiprintf_r+0x1b2>
 80092fe:	9b03      	ldr	r3, [sp, #12]
 8009300:	3307      	adds	r3, #7
 8009302:	f023 0307 	bic.w	r3, r3, #7
 8009306:	3308      	adds	r3, #8
 8009308:	9303      	str	r3, [sp, #12]
 800930a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800930c:	4433      	add	r3, r6
 800930e:	9309      	str	r3, [sp, #36]	; 0x24
 8009310:	e767      	b.n	80091e2 <_svfiprintf_r+0x4e>
 8009312:	fb0c 3202 	mla	r2, ip, r2, r3
 8009316:	460c      	mov	r4, r1
 8009318:	2001      	movs	r0, #1
 800931a:	e7a5      	b.n	8009268 <_svfiprintf_r+0xd4>
 800931c:	2300      	movs	r3, #0
 800931e:	3401      	adds	r4, #1
 8009320:	9305      	str	r3, [sp, #20]
 8009322:	4619      	mov	r1, r3
 8009324:	f04f 0c0a 	mov.w	ip, #10
 8009328:	4620      	mov	r0, r4
 800932a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800932e:	3a30      	subs	r2, #48	; 0x30
 8009330:	2a09      	cmp	r2, #9
 8009332:	d903      	bls.n	800933c <_svfiprintf_r+0x1a8>
 8009334:	2b00      	cmp	r3, #0
 8009336:	d0c5      	beq.n	80092c4 <_svfiprintf_r+0x130>
 8009338:	9105      	str	r1, [sp, #20]
 800933a:	e7c3      	b.n	80092c4 <_svfiprintf_r+0x130>
 800933c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009340:	4604      	mov	r4, r0
 8009342:	2301      	movs	r3, #1
 8009344:	e7f0      	b.n	8009328 <_svfiprintf_r+0x194>
 8009346:	ab03      	add	r3, sp, #12
 8009348:	9300      	str	r3, [sp, #0]
 800934a:	462a      	mov	r2, r5
 800934c:	4b0f      	ldr	r3, [pc, #60]	; (800938c <_svfiprintf_r+0x1f8>)
 800934e:	a904      	add	r1, sp, #16
 8009350:	4638      	mov	r0, r7
 8009352:	f3af 8000 	nop.w
 8009356:	1c42      	adds	r2, r0, #1
 8009358:	4606      	mov	r6, r0
 800935a:	d1d6      	bne.n	800930a <_svfiprintf_r+0x176>
 800935c:	89ab      	ldrh	r3, [r5, #12]
 800935e:	065b      	lsls	r3, r3, #25
 8009360:	f53f af2c 	bmi.w	80091bc <_svfiprintf_r+0x28>
 8009364:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009366:	b01d      	add	sp, #116	; 0x74
 8009368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800936c:	ab03      	add	r3, sp, #12
 800936e:	9300      	str	r3, [sp, #0]
 8009370:	462a      	mov	r2, r5
 8009372:	4b06      	ldr	r3, [pc, #24]	; (800938c <_svfiprintf_r+0x1f8>)
 8009374:	a904      	add	r1, sp, #16
 8009376:	4638      	mov	r0, r7
 8009378:	f000 f87a 	bl	8009470 <_printf_i>
 800937c:	e7eb      	b.n	8009356 <_svfiprintf_r+0x1c2>
 800937e:	bf00      	nop
 8009380:	08009c78 	.word	0x08009c78
 8009384:	08009c82 	.word	0x08009c82
 8009388:	00000000 	.word	0x00000000
 800938c:	080090dd 	.word	0x080090dd
 8009390:	08009c7e 	.word	0x08009c7e

08009394 <_printf_common>:
 8009394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009398:	4616      	mov	r6, r2
 800939a:	4699      	mov	r9, r3
 800939c:	688a      	ldr	r2, [r1, #8]
 800939e:	690b      	ldr	r3, [r1, #16]
 80093a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80093a4:	4293      	cmp	r3, r2
 80093a6:	bfb8      	it	lt
 80093a8:	4613      	movlt	r3, r2
 80093aa:	6033      	str	r3, [r6, #0]
 80093ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80093b0:	4607      	mov	r7, r0
 80093b2:	460c      	mov	r4, r1
 80093b4:	b10a      	cbz	r2, 80093ba <_printf_common+0x26>
 80093b6:	3301      	adds	r3, #1
 80093b8:	6033      	str	r3, [r6, #0]
 80093ba:	6823      	ldr	r3, [r4, #0]
 80093bc:	0699      	lsls	r1, r3, #26
 80093be:	bf42      	ittt	mi
 80093c0:	6833      	ldrmi	r3, [r6, #0]
 80093c2:	3302      	addmi	r3, #2
 80093c4:	6033      	strmi	r3, [r6, #0]
 80093c6:	6825      	ldr	r5, [r4, #0]
 80093c8:	f015 0506 	ands.w	r5, r5, #6
 80093cc:	d106      	bne.n	80093dc <_printf_common+0x48>
 80093ce:	f104 0a19 	add.w	sl, r4, #25
 80093d2:	68e3      	ldr	r3, [r4, #12]
 80093d4:	6832      	ldr	r2, [r6, #0]
 80093d6:	1a9b      	subs	r3, r3, r2
 80093d8:	42ab      	cmp	r3, r5
 80093da:	dc26      	bgt.n	800942a <_printf_common+0x96>
 80093dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80093e0:	1e13      	subs	r3, r2, #0
 80093e2:	6822      	ldr	r2, [r4, #0]
 80093e4:	bf18      	it	ne
 80093e6:	2301      	movne	r3, #1
 80093e8:	0692      	lsls	r2, r2, #26
 80093ea:	d42b      	bmi.n	8009444 <_printf_common+0xb0>
 80093ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80093f0:	4649      	mov	r1, r9
 80093f2:	4638      	mov	r0, r7
 80093f4:	47c0      	blx	r8
 80093f6:	3001      	adds	r0, #1
 80093f8:	d01e      	beq.n	8009438 <_printf_common+0xa4>
 80093fa:	6823      	ldr	r3, [r4, #0]
 80093fc:	68e5      	ldr	r5, [r4, #12]
 80093fe:	6832      	ldr	r2, [r6, #0]
 8009400:	f003 0306 	and.w	r3, r3, #6
 8009404:	2b04      	cmp	r3, #4
 8009406:	bf08      	it	eq
 8009408:	1aad      	subeq	r5, r5, r2
 800940a:	68a3      	ldr	r3, [r4, #8]
 800940c:	6922      	ldr	r2, [r4, #16]
 800940e:	bf0c      	ite	eq
 8009410:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009414:	2500      	movne	r5, #0
 8009416:	4293      	cmp	r3, r2
 8009418:	bfc4      	itt	gt
 800941a:	1a9b      	subgt	r3, r3, r2
 800941c:	18ed      	addgt	r5, r5, r3
 800941e:	2600      	movs	r6, #0
 8009420:	341a      	adds	r4, #26
 8009422:	42b5      	cmp	r5, r6
 8009424:	d11a      	bne.n	800945c <_printf_common+0xc8>
 8009426:	2000      	movs	r0, #0
 8009428:	e008      	b.n	800943c <_printf_common+0xa8>
 800942a:	2301      	movs	r3, #1
 800942c:	4652      	mov	r2, sl
 800942e:	4649      	mov	r1, r9
 8009430:	4638      	mov	r0, r7
 8009432:	47c0      	blx	r8
 8009434:	3001      	adds	r0, #1
 8009436:	d103      	bne.n	8009440 <_printf_common+0xac>
 8009438:	f04f 30ff 	mov.w	r0, #4294967295
 800943c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009440:	3501      	adds	r5, #1
 8009442:	e7c6      	b.n	80093d2 <_printf_common+0x3e>
 8009444:	18e1      	adds	r1, r4, r3
 8009446:	1c5a      	adds	r2, r3, #1
 8009448:	2030      	movs	r0, #48	; 0x30
 800944a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800944e:	4422      	add	r2, r4
 8009450:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009454:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009458:	3302      	adds	r3, #2
 800945a:	e7c7      	b.n	80093ec <_printf_common+0x58>
 800945c:	2301      	movs	r3, #1
 800945e:	4622      	mov	r2, r4
 8009460:	4649      	mov	r1, r9
 8009462:	4638      	mov	r0, r7
 8009464:	47c0      	blx	r8
 8009466:	3001      	adds	r0, #1
 8009468:	d0e6      	beq.n	8009438 <_printf_common+0xa4>
 800946a:	3601      	adds	r6, #1
 800946c:	e7d9      	b.n	8009422 <_printf_common+0x8e>
	...

08009470 <_printf_i>:
 8009470:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009474:	7e0f      	ldrb	r7, [r1, #24]
 8009476:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009478:	2f78      	cmp	r7, #120	; 0x78
 800947a:	4691      	mov	r9, r2
 800947c:	4680      	mov	r8, r0
 800947e:	460c      	mov	r4, r1
 8009480:	469a      	mov	sl, r3
 8009482:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009486:	d807      	bhi.n	8009498 <_printf_i+0x28>
 8009488:	2f62      	cmp	r7, #98	; 0x62
 800948a:	d80a      	bhi.n	80094a2 <_printf_i+0x32>
 800948c:	2f00      	cmp	r7, #0
 800948e:	f000 80d8 	beq.w	8009642 <_printf_i+0x1d2>
 8009492:	2f58      	cmp	r7, #88	; 0x58
 8009494:	f000 80a3 	beq.w	80095de <_printf_i+0x16e>
 8009498:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800949c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80094a0:	e03a      	b.n	8009518 <_printf_i+0xa8>
 80094a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80094a6:	2b15      	cmp	r3, #21
 80094a8:	d8f6      	bhi.n	8009498 <_printf_i+0x28>
 80094aa:	a101      	add	r1, pc, #4	; (adr r1, 80094b0 <_printf_i+0x40>)
 80094ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80094b0:	08009509 	.word	0x08009509
 80094b4:	0800951d 	.word	0x0800951d
 80094b8:	08009499 	.word	0x08009499
 80094bc:	08009499 	.word	0x08009499
 80094c0:	08009499 	.word	0x08009499
 80094c4:	08009499 	.word	0x08009499
 80094c8:	0800951d 	.word	0x0800951d
 80094cc:	08009499 	.word	0x08009499
 80094d0:	08009499 	.word	0x08009499
 80094d4:	08009499 	.word	0x08009499
 80094d8:	08009499 	.word	0x08009499
 80094dc:	08009629 	.word	0x08009629
 80094e0:	0800954d 	.word	0x0800954d
 80094e4:	0800960b 	.word	0x0800960b
 80094e8:	08009499 	.word	0x08009499
 80094ec:	08009499 	.word	0x08009499
 80094f0:	0800964b 	.word	0x0800964b
 80094f4:	08009499 	.word	0x08009499
 80094f8:	0800954d 	.word	0x0800954d
 80094fc:	08009499 	.word	0x08009499
 8009500:	08009499 	.word	0x08009499
 8009504:	08009613 	.word	0x08009613
 8009508:	682b      	ldr	r3, [r5, #0]
 800950a:	1d1a      	adds	r2, r3, #4
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	602a      	str	r2, [r5, #0]
 8009510:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009514:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009518:	2301      	movs	r3, #1
 800951a:	e0a3      	b.n	8009664 <_printf_i+0x1f4>
 800951c:	6820      	ldr	r0, [r4, #0]
 800951e:	6829      	ldr	r1, [r5, #0]
 8009520:	0606      	lsls	r6, r0, #24
 8009522:	f101 0304 	add.w	r3, r1, #4
 8009526:	d50a      	bpl.n	800953e <_printf_i+0xce>
 8009528:	680e      	ldr	r6, [r1, #0]
 800952a:	602b      	str	r3, [r5, #0]
 800952c:	2e00      	cmp	r6, #0
 800952e:	da03      	bge.n	8009538 <_printf_i+0xc8>
 8009530:	232d      	movs	r3, #45	; 0x2d
 8009532:	4276      	negs	r6, r6
 8009534:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009538:	485e      	ldr	r0, [pc, #376]	; (80096b4 <_printf_i+0x244>)
 800953a:	230a      	movs	r3, #10
 800953c:	e019      	b.n	8009572 <_printf_i+0x102>
 800953e:	680e      	ldr	r6, [r1, #0]
 8009540:	602b      	str	r3, [r5, #0]
 8009542:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009546:	bf18      	it	ne
 8009548:	b236      	sxthne	r6, r6
 800954a:	e7ef      	b.n	800952c <_printf_i+0xbc>
 800954c:	682b      	ldr	r3, [r5, #0]
 800954e:	6820      	ldr	r0, [r4, #0]
 8009550:	1d19      	adds	r1, r3, #4
 8009552:	6029      	str	r1, [r5, #0]
 8009554:	0601      	lsls	r1, r0, #24
 8009556:	d501      	bpl.n	800955c <_printf_i+0xec>
 8009558:	681e      	ldr	r6, [r3, #0]
 800955a:	e002      	b.n	8009562 <_printf_i+0xf2>
 800955c:	0646      	lsls	r6, r0, #25
 800955e:	d5fb      	bpl.n	8009558 <_printf_i+0xe8>
 8009560:	881e      	ldrh	r6, [r3, #0]
 8009562:	4854      	ldr	r0, [pc, #336]	; (80096b4 <_printf_i+0x244>)
 8009564:	2f6f      	cmp	r7, #111	; 0x6f
 8009566:	bf0c      	ite	eq
 8009568:	2308      	moveq	r3, #8
 800956a:	230a      	movne	r3, #10
 800956c:	2100      	movs	r1, #0
 800956e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009572:	6865      	ldr	r5, [r4, #4]
 8009574:	60a5      	str	r5, [r4, #8]
 8009576:	2d00      	cmp	r5, #0
 8009578:	bfa2      	ittt	ge
 800957a:	6821      	ldrge	r1, [r4, #0]
 800957c:	f021 0104 	bicge.w	r1, r1, #4
 8009580:	6021      	strge	r1, [r4, #0]
 8009582:	b90e      	cbnz	r6, 8009588 <_printf_i+0x118>
 8009584:	2d00      	cmp	r5, #0
 8009586:	d04d      	beq.n	8009624 <_printf_i+0x1b4>
 8009588:	4615      	mov	r5, r2
 800958a:	fbb6 f1f3 	udiv	r1, r6, r3
 800958e:	fb03 6711 	mls	r7, r3, r1, r6
 8009592:	5dc7      	ldrb	r7, [r0, r7]
 8009594:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009598:	4637      	mov	r7, r6
 800959a:	42bb      	cmp	r3, r7
 800959c:	460e      	mov	r6, r1
 800959e:	d9f4      	bls.n	800958a <_printf_i+0x11a>
 80095a0:	2b08      	cmp	r3, #8
 80095a2:	d10b      	bne.n	80095bc <_printf_i+0x14c>
 80095a4:	6823      	ldr	r3, [r4, #0]
 80095a6:	07de      	lsls	r6, r3, #31
 80095a8:	d508      	bpl.n	80095bc <_printf_i+0x14c>
 80095aa:	6923      	ldr	r3, [r4, #16]
 80095ac:	6861      	ldr	r1, [r4, #4]
 80095ae:	4299      	cmp	r1, r3
 80095b0:	bfde      	ittt	le
 80095b2:	2330      	movle	r3, #48	; 0x30
 80095b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80095b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80095bc:	1b52      	subs	r2, r2, r5
 80095be:	6122      	str	r2, [r4, #16]
 80095c0:	f8cd a000 	str.w	sl, [sp]
 80095c4:	464b      	mov	r3, r9
 80095c6:	aa03      	add	r2, sp, #12
 80095c8:	4621      	mov	r1, r4
 80095ca:	4640      	mov	r0, r8
 80095cc:	f7ff fee2 	bl	8009394 <_printf_common>
 80095d0:	3001      	adds	r0, #1
 80095d2:	d14c      	bne.n	800966e <_printf_i+0x1fe>
 80095d4:	f04f 30ff 	mov.w	r0, #4294967295
 80095d8:	b004      	add	sp, #16
 80095da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095de:	4835      	ldr	r0, [pc, #212]	; (80096b4 <_printf_i+0x244>)
 80095e0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80095e4:	6829      	ldr	r1, [r5, #0]
 80095e6:	6823      	ldr	r3, [r4, #0]
 80095e8:	f851 6b04 	ldr.w	r6, [r1], #4
 80095ec:	6029      	str	r1, [r5, #0]
 80095ee:	061d      	lsls	r5, r3, #24
 80095f0:	d514      	bpl.n	800961c <_printf_i+0x1ac>
 80095f2:	07df      	lsls	r7, r3, #31
 80095f4:	bf44      	itt	mi
 80095f6:	f043 0320 	orrmi.w	r3, r3, #32
 80095fa:	6023      	strmi	r3, [r4, #0]
 80095fc:	b91e      	cbnz	r6, 8009606 <_printf_i+0x196>
 80095fe:	6823      	ldr	r3, [r4, #0]
 8009600:	f023 0320 	bic.w	r3, r3, #32
 8009604:	6023      	str	r3, [r4, #0]
 8009606:	2310      	movs	r3, #16
 8009608:	e7b0      	b.n	800956c <_printf_i+0xfc>
 800960a:	6823      	ldr	r3, [r4, #0]
 800960c:	f043 0320 	orr.w	r3, r3, #32
 8009610:	6023      	str	r3, [r4, #0]
 8009612:	2378      	movs	r3, #120	; 0x78
 8009614:	4828      	ldr	r0, [pc, #160]	; (80096b8 <_printf_i+0x248>)
 8009616:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800961a:	e7e3      	b.n	80095e4 <_printf_i+0x174>
 800961c:	0659      	lsls	r1, r3, #25
 800961e:	bf48      	it	mi
 8009620:	b2b6      	uxthmi	r6, r6
 8009622:	e7e6      	b.n	80095f2 <_printf_i+0x182>
 8009624:	4615      	mov	r5, r2
 8009626:	e7bb      	b.n	80095a0 <_printf_i+0x130>
 8009628:	682b      	ldr	r3, [r5, #0]
 800962a:	6826      	ldr	r6, [r4, #0]
 800962c:	6961      	ldr	r1, [r4, #20]
 800962e:	1d18      	adds	r0, r3, #4
 8009630:	6028      	str	r0, [r5, #0]
 8009632:	0635      	lsls	r5, r6, #24
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	d501      	bpl.n	800963c <_printf_i+0x1cc>
 8009638:	6019      	str	r1, [r3, #0]
 800963a:	e002      	b.n	8009642 <_printf_i+0x1d2>
 800963c:	0670      	lsls	r0, r6, #25
 800963e:	d5fb      	bpl.n	8009638 <_printf_i+0x1c8>
 8009640:	8019      	strh	r1, [r3, #0]
 8009642:	2300      	movs	r3, #0
 8009644:	6123      	str	r3, [r4, #16]
 8009646:	4615      	mov	r5, r2
 8009648:	e7ba      	b.n	80095c0 <_printf_i+0x150>
 800964a:	682b      	ldr	r3, [r5, #0]
 800964c:	1d1a      	adds	r2, r3, #4
 800964e:	602a      	str	r2, [r5, #0]
 8009650:	681d      	ldr	r5, [r3, #0]
 8009652:	6862      	ldr	r2, [r4, #4]
 8009654:	2100      	movs	r1, #0
 8009656:	4628      	mov	r0, r5
 8009658:	f7f6 fdca 	bl	80001f0 <memchr>
 800965c:	b108      	cbz	r0, 8009662 <_printf_i+0x1f2>
 800965e:	1b40      	subs	r0, r0, r5
 8009660:	6060      	str	r0, [r4, #4]
 8009662:	6863      	ldr	r3, [r4, #4]
 8009664:	6123      	str	r3, [r4, #16]
 8009666:	2300      	movs	r3, #0
 8009668:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800966c:	e7a8      	b.n	80095c0 <_printf_i+0x150>
 800966e:	6923      	ldr	r3, [r4, #16]
 8009670:	462a      	mov	r2, r5
 8009672:	4649      	mov	r1, r9
 8009674:	4640      	mov	r0, r8
 8009676:	47d0      	blx	sl
 8009678:	3001      	adds	r0, #1
 800967a:	d0ab      	beq.n	80095d4 <_printf_i+0x164>
 800967c:	6823      	ldr	r3, [r4, #0]
 800967e:	079b      	lsls	r3, r3, #30
 8009680:	d413      	bmi.n	80096aa <_printf_i+0x23a>
 8009682:	68e0      	ldr	r0, [r4, #12]
 8009684:	9b03      	ldr	r3, [sp, #12]
 8009686:	4298      	cmp	r0, r3
 8009688:	bfb8      	it	lt
 800968a:	4618      	movlt	r0, r3
 800968c:	e7a4      	b.n	80095d8 <_printf_i+0x168>
 800968e:	2301      	movs	r3, #1
 8009690:	4632      	mov	r2, r6
 8009692:	4649      	mov	r1, r9
 8009694:	4640      	mov	r0, r8
 8009696:	47d0      	blx	sl
 8009698:	3001      	adds	r0, #1
 800969a:	d09b      	beq.n	80095d4 <_printf_i+0x164>
 800969c:	3501      	adds	r5, #1
 800969e:	68e3      	ldr	r3, [r4, #12]
 80096a0:	9903      	ldr	r1, [sp, #12]
 80096a2:	1a5b      	subs	r3, r3, r1
 80096a4:	42ab      	cmp	r3, r5
 80096a6:	dcf2      	bgt.n	800968e <_printf_i+0x21e>
 80096a8:	e7eb      	b.n	8009682 <_printf_i+0x212>
 80096aa:	2500      	movs	r5, #0
 80096ac:	f104 0619 	add.w	r6, r4, #25
 80096b0:	e7f5      	b.n	800969e <_printf_i+0x22e>
 80096b2:	bf00      	nop
 80096b4:	08009c89 	.word	0x08009c89
 80096b8:	08009c9a 	.word	0x08009c9a

080096bc <memmove>:
 80096bc:	4288      	cmp	r0, r1
 80096be:	b510      	push	{r4, lr}
 80096c0:	eb01 0402 	add.w	r4, r1, r2
 80096c4:	d902      	bls.n	80096cc <memmove+0x10>
 80096c6:	4284      	cmp	r4, r0
 80096c8:	4623      	mov	r3, r4
 80096ca:	d807      	bhi.n	80096dc <memmove+0x20>
 80096cc:	1e43      	subs	r3, r0, #1
 80096ce:	42a1      	cmp	r1, r4
 80096d0:	d008      	beq.n	80096e4 <memmove+0x28>
 80096d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80096d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80096da:	e7f8      	b.n	80096ce <memmove+0x12>
 80096dc:	4402      	add	r2, r0
 80096de:	4601      	mov	r1, r0
 80096e0:	428a      	cmp	r2, r1
 80096e2:	d100      	bne.n	80096e6 <memmove+0x2a>
 80096e4:	bd10      	pop	{r4, pc}
 80096e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80096ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80096ee:	e7f7      	b.n	80096e0 <memmove+0x24>

080096f0 <_free_r>:
 80096f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80096f2:	2900      	cmp	r1, #0
 80096f4:	d044      	beq.n	8009780 <_free_r+0x90>
 80096f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096fa:	9001      	str	r0, [sp, #4]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	f1a1 0404 	sub.w	r4, r1, #4
 8009702:	bfb8      	it	lt
 8009704:	18e4      	addlt	r4, r4, r3
 8009706:	f000 f913 	bl	8009930 <__malloc_lock>
 800970a:	4a1e      	ldr	r2, [pc, #120]	; (8009784 <_free_r+0x94>)
 800970c:	9801      	ldr	r0, [sp, #4]
 800970e:	6813      	ldr	r3, [r2, #0]
 8009710:	b933      	cbnz	r3, 8009720 <_free_r+0x30>
 8009712:	6063      	str	r3, [r4, #4]
 8009714:	6014      	str	r4, [r2, #0]
 8009716:	b003      	add	sp, #12
 8009718:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800971c:	f000 b90e 	b.w	800993c <__malloc_unlock>
 8009720:	42a3      	cmp	r3, r4
 8009722:	d908      	bls.n	8009736 <_free_r+0x46>
 8009724:	6825      	ldr	r5, [r4, #0]
 8009726:	1961      	adds	r1, r4, r5
 8009728:	428b      	cmp	r3, r1
 800972a:	bf01      	itttt	eq
 800972c:	6819      	ldreq	r1, [r3, #0]
 800972e:	685b      	ldreq	r3, [r3, #4]
 8009730:	1949      	addeq	r1, r1, r5
 8009732:	6021      	streq	r1, [r4, #0]
 8009734:	e7ed      	b.n	8009712 <_free_r+0x22>
 8009736:	461a      	mov	r2, r3
 8009738:	685b      	ldr	r3, [r3, #4]
 800973a:	b10b      	cbz	r3, 8009740 <_free_r+0x50>
 800973c:	42a3      	cmp	r3, r4
 800973e:	d9fa      	bls.n	8009736 <_free_r+0x46>
 8009740:	6811      	ldr	r1, [r2, #0]
 8009742:	1855      	adds	r5, r2, r1
 8009744:	42a5      	cmp	r5, r4
 8009746:	d10b      	bne.n	8009760 <_free_r+0x70>
 8009748:	6824      	ldr	r4, [r4, #0]
 800974a:	4421      	add	r1, r4
 800974c:	1854      	adds	r4, r2, r1
 800974e:	42a3      	cmp	r3, r4
 8009750:	6011      	str	r1, [r2, #0]
 8009752:	d1e0      	bne.n	8009716 <_free_r+0x26>
 8009754:	681c      	ldr	r4, [r3, #0]
 8009756:	685b      	ldr	r3, [r3, #4]
 8009758:	6053      	str	r3, [r2, #4]
 800975a:	4421      	add	r1, r4
 800975c:	6011      	str	r1, [r2, #0]
 800975e:	e7da      	b.n	8009716 <_free_r+0x26>
 8009760:	d902      	bls.n	8009768 <_free_r+0x78>
 8009762:	230c      	movs	r3, #12
 8009764:	6003      	str	r3, [r0, #0]
 8009766:	e7d6      	b.n	8009716 <_free_r+0x26>
 8009768:	6825      	ldr	r5, [r4, #0]
 800976a:	1961      	adds	r1, r4, r5
 800976c:	428b      	cmp	r3, r1
 800976e:	bf04      	itt	eq
 8009770:	6819      	ldreq	r1, [r3, #0]
 8009772:	685b      	ldreq	r3, [r3, #4]
 8009774:	6063      	str	r3, [r4, #4]
 8009776:	bf04      	itt	eq
 8009778:	1949      	addeq	r1, r1, r5
 800977a:	6021      	streq	r1, [r4, #0]
 800977c:	6054      	str	r4, [r2, #4]
 800977e:	e7ca      	b.n	8009716 <_free_r+0x26>
 8009780:	b003      	add	sp, #12
 8009782:	bd30      	pop	{r4, r5, pc}
 8009784:	2000448c 	.word	0x2000448c

08009788 <sbrk_aligned>:
 8009788:	b570      	push	{r4, r5, r6, lr}
 800978a:	4e0e      	ldr	r6, [pc, #56]	; (80097c4 <sbrk_aligned+0x3c>)
 800978c:	460c      	mov	r4, r1
 800978e:	6831      	ldr	r1, [r6, #0]
 8009790:	4605      	mov	r5, r0
 8009792:	b911      	cbnz	r1, 800979a <sbrk_aligned+0x12>
 8009794:	f000 f8bc 	bl	8009910 <_sbrk_r>
 8009798:	6030      	str	r0, [r6, #0]
 800979a:	4621      	mov	r1, r4
 800979c:	4628      	mov	r0, r5
 800979e:	f000 f8b7 	bl	8009910 <_sbrk_r>
 80097a2:	1c43      	adds	r3, r0, #1
 80097a4:	d00a      	beq.n	80097bc <sbrk_aligned+0x34>
 80097a6:	1cc4      	adds	r4, r0, #3
 80097a8:	f024 0403 	bic.w	r4, r4, #3
 80097ac:	42a0      	cmp	r0, r4
 80097ae:	d007      	beq.n	80097c0 <sbrk_aligned+0x38>
 80097b0:	1a21      	subs	r1, r4, r0
 80097b2:	4628      	mov	r0, r5
 80097b4:	f000 f8ac 	bl	8009910 <_sbrk_r>
 80097b8:	3001      	adds	r0, #1
 80097ba:	d101      	bne.n	80097c0 <sbrk_aligned+0x38>
 80097bc:	f04f 34ff 	mov.w	r4, #4294967295
 80097c0:	4620      	mov	r0, r4
 80097c2:	bd70      	pop	{r4, r5, r6, pc}
 80097c4:	20004490 	.word	0x20004490

080097c8 <_malloc_r>:
 80097c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097cc:	1ccd      	adds	r5, r1, #3
 80097ce:	f025 0503 	bic.w	r5, r5, #3
 80097d2:	3508      	adds	r5, #8
 80097d4:	2d0c      	cmp	r5, #12
 80097d6:	bf38      	it	cc
 80097d8:	250c      	movcc	r5, #12
 80097da:	2d00      	cmp	r5, #0
 80097dc:	4607      	mov	r7, r0
 80097de:	db01      	blt.n	80097e4 <_malloc_r+0x1c>
 80097e0:	42a9      	cmp	r1, r5
 80097e2:	d905      	bls.n	80097f0 <_malloc_r+0x28>
 80097e4:	230c      	movs	r3, #12
 80097e6:	603b      	str	r3, [r7, #0]
 80097e8:	2600      	movs	r6, #0
 80097ea:	4630      	mov	r0, r6
 80097ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097f0:	4e2e      	ldr	r6, [pc, #184]	; (80098ac <_malloc_r+0xe4>)
 80097f2:	f000 f89d 	bl	8009930 <__malloc_lock>
 80097f6:	6833      	ldr	r3, [r6, #0]
 80097f8:	461c      	mov	r4, r3
 80097fa:	bb34      	cbnz	r4, 800984a <_malloc_r+0x82>
 80097fc:	4629      	mov	r1, r5
 80097fe:	4638      	mov	r0, r7
 8009800:	f7ff ffc2 	bl	8009788 <sbrk_aligned>
 8009804:	1c43      	adds	r3, r0, #1
 8009806:	4604      	mov	r4, r0
 8009808:	d14d      	bne.n	80098a6 <_malloc_r+0xde>
 800980a:	6834      	ldr	r4, [r6, #0]
 800980c:	4626      	mov	r6, r4
 800980e:	2e00      	cmp	r6, #0
 8009810:	d140      	bne.n	8009894 <_malloc_r+0xcc>
 8009812:	6823      	ldr	r3, [r4, #0]
 8009814:	4631      	mov	r1, r6
 8009816:	4638      	mov	r0, r7
 8009818:	eb04 0803 	add.w	r8, r4, r3
 800981c:	f000 f878 	bl	8009910 <_sbrk_r>
 8009820:	4580      	cmp	r8, r0
 8009822:	d13a      	bne.n	800989a <_malloc_r+0xd2>
 8009824:	6821      	ldr	r1, [r4, #0]
 8009826:	3503      	adds	r5, #3
 8009828:	1a6d      	subs	r5, r5, r1
 800982a:	f025 0503 	bic.w	r5, r5, #3
 800982e:	3508      	adds	r5, #8
 8009830:	2d0c      	cmp	r5, #12
 8009832:	bf38      	it	cc
 8009834:	250c      	movcc	r5, #12
 8009836:	4629      	mov	r1, r5
 8009838:	4638      	mov	r0, r7
 800983a:	f7ff ffa5 	bl	8009788 <sbrk_aligned>
 800983e:	3001      	adds	r0, #1
 8009840:	d02b      	beq.n	800989a <_malloc_r+0xd2>
 8009842:	6823      	ldr	r3, [r4, #0]
 8009844:	442b      	add	r3, r5
 8009846:	6023      	str	r3, [r4, #0]
 8009848:	e00e      	b.n	8009868 <_malloc_r+0xa0>
 800984a:	6822      	ldr	r2, [r4, #0]
 800984c:	1b52      	subs	r2, r2, r5
 800984e:	d41e      	bmi.n	800988e <_malloc_r+0xc6>
 8009850:	2a0b      	cmp	r2, #11
 8009852:	d916      	bls.n	8009882 <_malloc_r+0xba>
 8009854:	1961      	adds	r1, r4, r5
 8009856:	42a3      	cmp	r3, r4
 8009858:	6025      	str	r5, [r4, #0]
 800985a:	bf18      	it	ne
 800985c:	6059      	strne	r1, [r3, #4]
 800985e:	6863      	ldr	r3, [r4, #4]
 8009860:	bf08      	it	eq
 8009862:	6031      	streq	r1, [r6, #0]
 8009864:	5162      	str	r2, [r4, r5]
 8009866:	604b      	str	r3, [r1, #4]
 8009868:	4638      	mov	r0, r7
 800986a:	f104 060b 	add.w	r6, r4, #11
 800986e:	f000 f865 	bl	800993c <__malloc_unlock>
 8009872:	f026 0607 	bic.w	r6, r6, #7
 8009876:	1d23      	adds	r3, r4, #4
 8009878:	1af2      	subs	r2, r6, r3
 800987a:	d0b6      	beq.n	80097ea <_malloc_r+0x22>
 800987c:	1b9b      	subs	r3, r3, r6
 800987e:	50a3      	str	r3, [r4, r2]
 8009880:	e7b3      	b.n	80097ea <_malloc_r+0x22>
 8009882:	6862      	ldr	r2, [r4, #4]
 8009884:	42a3      	cmp	r3, r4
 8009886:	bf0c      	ite	eq
 8009888:	6032      	streq	r2, [r6, #0]
 800988a:	605a      	strne	r2, [r3, #4]
 800988c:	e7ec      	b.n	8009868 <_malloc_r+0xa0>
 800988e:	4623      	mov	r3, r4
 8009890:	6864      	ldr	r4, [r4, #4]
 8009892:	e7b2      	b.n	80097fa <_malloc_r+0x32>
 8009894:	4634      	mov	r4, r6
 8009896:	6876      	ldr	r6, [r6, #4]
 8009898:	e7b9      	b.n	800980e <_malloc_r+0x46>
 800989a:	230c      	movs	r3, #12
 800989c:	603b      	str	r3, [r7, #0]
 800989e:	4638      	mov	r0, r7
 80098a0:	f000 f84c 	bl	800993c <__malloc_unlock>
 80098a4:	e7a1      	b.n	80097ea <_malloc_r+0x22>
 80098a6:	6025      	str	r5, [r4, #0]
 80098a8:	e7de      	b.n	8009868 <_malloc_r+0xa0>
 80098aa:	bf00      	nop
 80098ac:	2000448c 	.word	0x2000448c

080098b0 <_realloc_r>:
 80098b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098b4:	4680      	mov	r8, r0
 80098b6:	4614      	mov	r4, r2
 80098b8:	460e      	mov	r6, r1
 80098ba:	b921      	cbnz	r1, 80098c6 <_realloc_r+0x16>
 80098bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098c0:	4611      	mov	r1, r2
 80098c2:	f7ff bf81 	b.w	80097c8 <_malloc_r>
 80098c6:	b92a      	cbnz	r2, 80098d4 <_realloc_r+0x24>
 80098c8:	f7ff ff12 	bl	80096f0 <_free_r>
 80098cc:	4625      	mov	r5, r4
 80098ce:	4628      	mov	r0, r5
 80098d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098d4:	f000 f838 	bl	8009948 <_malloc_usable_size_r>
 80098d8:	4284      	cmp	r4, r0
 80098da:	4607      	mov	r7, r0
 80098dc:	d802      	bhi.n	80098e4 <_realloc_r+0x34>
 80098de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80098e2:	d812      	bhi.n	800990a <_realloc_r+0x5a>
 80098e4:	4621      	mov	r1, r4
 80098e6:	4640      	mov	r0, r8
 80098e8:	f7ff ff6e 	bl	80097c8 <_malloc_r>
 80098ec:	4605      	mov	r5, r0
 80098ee:	2800      	cmp	r0, #0
 80098f0:	d0ed      	beq.n	80098ce <_realloc_r+0x1e>
 80098f2:	42bc      	cmp	r4, r7
 80098f4:	4622      	mov	r2, r4
 80098f6:	4631      	mov	r1, r6
 80098f8:	bf28      	it	cs
 80098fa:	463a      	movcs	r2, r7
 80098fc:	f7ff fbb8 	bl	8009070 <memcpy>
 8009900:	4631      	mov	r1, r6
 8009902:	4640      	mov	r0, r8
 8009904:	f7ff fef4 	bl	80096f0 <_free_r>
 8009908:	e7e1      	b.n	80098ce <_realloc_r+0x1e>
 800990a:	4635      	mov	r5, r6
 800990c:	e7df      	b.n	80098ce <_realloc_r+0x1e>
	...

08009910 <_sbrk_r>:
 8009910:	b538      	push	{r3, r4, r5, lr}
 8009912:	4d06      	ldr	r5, [pc, #24]	; (800992c <_sbrk_r+0x1c>)
 8009914:	2300      	movs	r3, #0
 8009916:	4604      	mov	r4, r0
 8009918:	4608      	mov	r0, r1
 800991a:	602b      	str	r3, [r5, #0]
 800991c:	f7f9 fae8 	bl	8002ef0 <_sbrk>
 8009920:	1c43      	adds	r3, r0, #1
 8009922:	d102      	bne.n	800992a <_sbrk_r+0x1a>
 8009924:	682b      	ldr	r3, [r5, #0]
 8009926:	b103      	cbz	r3, 800992a <_sbrk_r+0x1a>
 8009928:	6023      	str	r3, [r4, #0]
 800992a:	bd38      	pop	{r3, r4, r5, pc}
 800992c:	20004494 	.word	0x20004494

08009930 <__malloc_lock>:
 8009930:	4801      	ldr	r0, [pc, #4]	; (8009938 <__malloc_lock+0x8>)
 8009932:	f000 b811 	b.w	8009958 <__retarget_lock_acquire_recursive>
 8009936:	bf00      	nop
 8009938:	20004498 	.word	0x20004498

0800993c <__malloc_unlock>:
 800993c:	4801      	ldr	r0, [pc, #4]	; (8009944 <__malloc_unlock+0x8>)
 800993e:	f000 b80c 	b.w	800995a <__retarget_lock_release_recursive>
 8009942:	bf00      	nop
 8009944:	20004498 	.word	0x20004498

08009948 <_malloc_usable_size_r>:
 8009948:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800994c:	1f18      	subs	r0, r3, #4
 800994e:	2b00      	cmp	r3, #0
 8009950:	bfbc      	itt	lt
 8009952:	580b      	ldrlt	r3, [r1, r0]
 8009954:	18c0      	addlt	r0, r0, r3
 8009956:	4770      	bx	lr

08009958 <__retarget_lock_acquire_recursive>:
 8009958:	4770      	bx	lr

0800995a <__retarget_lock_release_recursive>:
 800995a:	4770      	bx	lr

0800995c <_init>:
 800995c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800995e:	bf00      	nop
 8009960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009962:	bc08      	pop	{r3}
 8009964:	469e      	mov	lr, r3
 8009966:	4770      	bx	lr

08009968 <_fini>:
 8009968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800996a:	bf00      	nop
 800996c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800996e:	bc08      	pop	{r3}
 8009970:	469e      	mov	lr, r3
 8009972:	4770      	bx	lr
