Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May  4 17:23:11 2023
| Host         : LAPTOP-N45E0KJV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_control_sets_placed.rpt
| Design       : CSSTE
| Device       : xc7k160ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   126 |
|    Minimum number of control sets                        |   126 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   111 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   126 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |    65 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    48 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           15 |
| No           | No                    | Yes                    |              75 |           34 |
| No           | Yes                   | No                     |              30 |           11 |
| Yes          | No                    | No                     |             145 |           75 |
| Yes          | No                    | Yes                    |            1221 |          491 |
| Yes          | Yes                   | No                     |              74 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                 Enable Signal                 |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  U8/clkdiv_BUFG[6]    |                                               |                                           |                1 |              1 |         1.00 |
|  clk_100mhz_IBUF_BUFG | U6/M2/EN_i_1_n_0                              | U9/rst                                    |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]   |                                               |                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]   |                                               | U9/rst                                    |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[9]    |                                               |                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[9]    |                                               | U9/rst                                    |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[6]    |                                               | U9/rst                                    |                2 |              2 |         1.00 |
| ~U8/Clk_CPU_BUFG      | U7/LED_P2S/shift_count[3]_i_1_n_0             | U9/rst                                    |                2 |              4 |         2.00 |
| ~U8/Clk_CPU_BUFG      |                                               | U9/rst                                    |                1 |              4 |         4.00 |
| ~U8/Clk_CPU_BUFG      |                                               |                                           |                4 |              5 |         1.25 |
|  clk_100mhz_IBUF_BUFG | U6/M2/shift_count[5]_i_1_n_0                  | U9/rst                                    |                2 |              6 |         3.00 |
| ~U8/Clk_CPU_BUFG      | U10/counter_Ctrl                              | U9/rst                                    |                3 |              6 |         2.00 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_12       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_4       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_8       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_5       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_12      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_2       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_11      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_5       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_0       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_1       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_10      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_11      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_8       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_7       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[6]_3        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_9       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[6]_4        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_3        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[6]_1        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_5        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_10       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_11       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_1        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_2        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_0        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_2        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_3        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_4        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_3        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_4        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_8        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_6        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_7        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_9        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_5        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_5        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_6        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_1        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_10       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_0        |                                           |                3 |             10 |         3.33 |
|  U8/clkdiv_BUFG[1]    | U11/vga_controller/v_count                    | U9/rst                                    |                4 |             10 |         2.50 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_8        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_7        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_9        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_1        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_16      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_3       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_3       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_6       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_7       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_14      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[9]_2        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_9       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[6]_2        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_10      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_13      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_6       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_4       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[10]_15      |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_1       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[11]_2       |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[6]_0        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[6]_5        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[7]_4        |                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG | U11/vga_debugger/display_addr_reg[8]_0        |                                           |                3 |             10 |         3.33 |
|  U8/clkdiv_BUFG[1]    |                                               | U9/rst                                    |                6 |             12 |         2.00 |
| ~U8/Clk_CPU_BUFG      | U7/LED_P2S/buffer[0]_i_1_n_0                  |                                           |                3 |             16 |         5.33 |
|  clk_100mhz_IBUF_BUFG | U9/pulse_out[3]_i_2_n_0                       |                                           |                6 |             17 |         2.83 |
|  U8/Clk_CPU_BUFG      | U4/GPIOf0000000_we                            | U9/rst                                    |                6 |             18 |         3.00 |
|  clk_100mhz_IBUF_BUFG |                                               | U11/vga_debugger/display_addr[11]_i_1_n_0 |                5 |             18 |         3.60 |
|  clk_100mhz_IBUF_BUFG |                                               |                                           |                8 |             24 |         3.00 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[31][31]_i_1_n_0 | U9/rst                                    |               22 |             32 |         1.45 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[30][31]_i_1_n_0 | U9/rst                                    |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[25][31]_i_1_n_0 | U9/rst                                    |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[5][31]_i_1_n_0  | U9/rst                                    |               10 |             32 |         3.20 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[4][31]_i_1_n_0  | U9/rst                                    |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[8][31]_i_1_n_0  | U9/rst                                    |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[9][31]_i_1_n_0  | U9/rst                                    |               15 |             32 |         2.13 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[26][31]_i_1_n_0 | U9/rst                                    |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[28][31]_i_1_n_0 | U9/rst                                    |                9 |             32 |         3.56 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[6][31]_i_1_n_0  | U9/rst                                    |                8 |             32 |         4.00 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[22][31]_i_1_n_0 | U9/rst                                    |               13 |             32 |         2.46 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[23][31]_i_1_n_0 | U9/rst                                    |               28 |             32 |         1.14 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[27][31]_i_1_n_0 | U9/rst                                    |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[24][31]_i_1_n_0 | U9/rst                                    |                9 |             32 |         3.56 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[13][31]_i_1_n_0 | U9/rst                                    |               14 |             32 |         2.29 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[16][31]_i_1_n_0 | U9/rst                                    |                7 |             32 |         4.57 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[19][31]_i_1_n_0 | U9/rst                                    |               16 |             32 |         2.00 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[1][31]_i_1_n_0  | U9/rst                                    |               10 |             32 |         3.20 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[20][31]_i_1_n_0 | U9/rst                                    |               13 |             32 |         2.46 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[17][31]_i_1_n_0 | U9/rst                                    |                9 |             32 |         3.56 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[11][31]_i_1_n_0 | U9/rst                                    |               15 |             32 |         2.13 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[14][31]_i_1_n_0 | U9/rst                                    |                7 |             32 |         4.57 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[15][31]_i_1_n_0 | U9/rst                                    |               25 |             32 |         1.28 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[18][31]_i_1_n_0 | U9/rst                                    |               13 |             32 |         2.46 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[12][31]_i_1_n_0 | U9/rst                                    |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[10][31]_i_1_n_0 | U9/rst                                    |               12 |             32 |         2.67 |
| ~U8/Clk_CPU_BUFG      | U10/counter0_Lock                             | U9/rst                                    |               10 |             32 |         3.20 |
| ~U8/Clk_CPU_BUFG      | U10/counter1_Lock                             | U9/rst                                    |               12 |             32 |         2.67 |
| ~U8/Clk_CPU_BUFG      | U10/counter2_Lock                             | U9/rst                                    |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG      |                                               | U9/rst                                    |               19 |             32 |         1.68 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[7][31]_i_1_n_0  | U9/rst                                    |               28 |             32 |         1.14 |
|  U8/clkdiv_BUFG[6]    | U10/counter0[31]                              | U9/rst                                    |                9 |             32 |         3.56 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[21][31]_i_1_n_0 | U9/rst                                    |               14 |             32 |         2.29 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[3][31]_i_1_n_0  | U9/rst                                    |               13 |             32 |         2.46 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[2][31]_i_1_n_0  | U9/rst                                    |               15 |             32 |         2.13 |
|  U8/Clk_CPU_BUFG      | U1/myDataPath/myRegs/register[29][31]_i_1_n_0 | U9/rst                                    |               12 |             32 |         2.67 |
|  clk_100mhz_IBUF_BUFG | U9/rst_counter[0]_i_1_n_0                     | U9/counter[0]_i_1_n_0                     |                8 |             32 |         4.00 |
|  clk_100mhz_IBUF_BUFG | U9/sel                                        | U9/counter[0]_i_1_n_0                     |                8 |             32 |         4.00 |
|  U8/clkdiv_BUFG[9]    | U10/counter1[32]_i_1_n_0                      | U9/rst                                    |               10 |             33 |         3.30 |
|  U8/clkdiv_BUFG[11]   | U10/counter2[32]_i_1_n_0                      | U9/rst                                    |                9 |             33 |         3.67 |
|  clk_100mhz_IBUF_BUFG |                                               | U9/rst                                    |               10 |             35 |         3.50 |
| ~U8/Clk_CPU_BUFG      | U4/GPIOe0000000_we                            |                                           |               35 |             48 |         1.37 |
|  clk_100mhz_IBUF_BUFG | U6/M2/buffer[63]_i_1_n_0                      |                                           |               31 |             64 |         2.06 |
+-----------------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


