<<<<<<< HEAD
Verilog_Code/ALU/a.out
Verilog_Code/ALU/dump.vcd
=======
Verilog_Code/DataPath/RAMcontents.txt
>>>>>>> Brian
Verilog_Code/DataPath/a.out
