/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module ShiftRegister1(clk, resetn, in, out);
  input clk;
  wire clk;
  input resetn;
  wire resetn;
  input in;
  wire in;
  output out;
  reg out;
  reg [2:0] q;
  always @(posedge clk)
    if (!resetn) q[0] <= 1'h0;
    else q[0] <= q[1];
  always @(posedge clk)
    if (!resetn) q[1] <= 1'h0;
    else q[1] <= q[2];
  always @(posedge clk)
    if (!resetn) q[2] <= 1'h0;
    else q[2] <= in;
  always @(posedge clk)
    if (!resetn) out <= 1'h0;
    else out <= q[0];
endmodule
