DRAM.v,verilog,xil_defaultlib,../../../../proj_pipeline.srcs/sources_1/ip/DRAM/sim/DRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
