--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.615ns (period - min period limit)
  Period: 6.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: fast/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKFB)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: fast/clkfbout
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: fast/clkfbout
--------------------------------------------------------------------------------
Slack: 313.333ns (max period limit - period)
  Period: 6.667ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: fast/clkout0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fast_clkout0 = PERIOD TIMEGRP "fast_clkout0" TS_clk * 3 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 58373 paths analyzed, 10729 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.105ns.
--------------------------------------------------------------------------------
Slack:                  0.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_19 (FF)
  Destination:          M_count_store_q_92 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.935ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.679 - 0.739)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_19 to M_count_store_q_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.AQ      Tcko                  0.476   tmr/M_ctr_q[21]
                                                       tmr/M_ctr_q_19
    SLICE_X13Y28.A6      net (fanout=34)       3.332   tmr/M_ctr_q[19]
    SLICE_X13Y28.A       Tilo                  0.259   M_count_store_q[86]
                                                       tmr/maxval<23>2_4
    SLICE_X18Y22.B2      net (fanout=21)       1.519   maxval<23>24
    SLICE_X18Y22.CLK     Tas                   0.349   M_count_store_q[94]
                                                       M_count_store_q_92_dpot
                                                       M_count_store_q_92
    -------------------------------------------------  ---------------------------
    Total                                      5.935ns (1.084ns logic, 4.851ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_19 (FF)
  Destination:          M_count_store_q_93 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.930ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.679 - 0.739)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_19 to M_count_store_q_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.AQ      Tcko                  0.476   tmr/M_ctr_q[21]
                                                       tmr/M_ctr_q_19
    SLICE_X13Y28.A6      net (fanout=34)       3.332   tmr/M_ctr_q[19]
    SLICE_X13Y28.A       Tilo                  0.259   M_count_store_q[86]
                                                       tmr/maxval<23>2_4
    SLICE_X18Y22.C1      net (fanout=21)       1.514   maxval<23>24
    SLICE_X18Y22.CLK     Tas                   0.349   M_count_store_q[94]
                                                       M_count_store_q_93_dpot
                                                       M_count_store_q_93
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (1.084ns logic, 4.846ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_15 (FF)
  Destination:          M_counts_q_499 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.929ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.589 - 0.646)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_15 to M_counts_q_499
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   tmr/M_ctr_q[16]
                                                       tmr/M_ctr_q_15
    SLICE_X9Y42.B3       net (fanout=3)        0.798   tmr/M_ctr_q[15]
    SLICE_X9Y42.B        Tilo                  0.259   tmr/M_ctr_q[23]
                                                       tmr/maxval<23>4_1
    SLICE_X9Y29.C4       net (fanout=65)       1.948   maxval<23>4
    SLICE_X9Y29.C        Tilo                  0.259   M_counts_q[453]
                                                       M_tmr_maxval_01_50
    SLICE_X17Y40.B5      net (fanout=10)       1.862   M_tmr_maxval_01_16
    SLICE_X17Y40.CLK     Tas                   0.373   M_counts_q[501]
                                                       M_counts_q_499_rstpot
                                                       M_counts_q_499
    -------------------------------------------------  ---------------------------
    Total                                      5.929ns (1.321ns logic, 4.608ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_0 (FF)
  Destination:          L_reg/M_data_q_16 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.953ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.692 - 0.723)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_0 to L_reg/M_data_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.AQ      Tcko                  0.430   M_reg_regOut[5]
                                                       L_reg/M_addr_q_0
    SLICE_X21Y48.D3      net (fanout=137)      2.516   M_reg_regOut[2]
    SLICE_X21Y48.D       Tilo                  0.259   L_reg/Mmux_M_data_d810
                                                       L_reg/Mmux_M_data_d811
    SLICE_X21Y35.B6      net (fanout=1)        1.552   L_reg/Mmux_M_data_d810
    SLICE_X21Y35.B       Tilo                  0.259   L_reg/M_data_q[17]
                                                       L_reg/Mmux_M_data_d814
    SLICE_X21Y35.A3      net (fanout=1)        0.564   L_reg/Mmux_M_data_d813
    SLICE_X21Y35.CLK     Tas                   0.373   L_reg/M_data_q[17]
                                                       L_reg/Mmux_M_data_d816
                                                       L_reg/M_data_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.953ns (1.321ns logic, 4.632ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_4 (FF)
  Destination:          L_reg/M_data_q_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.945ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.687 - 0.725)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_4 to L_reg/M_data_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.AQ      Tcko                  0.430   M_reg_regOut[14]
                                                       L_reg/M_addr_q_4
    SLICE_X9Y36.D3       net (fanout=105)      2.287   M_reg_regOut[6]
    SLICE_X9Y36.D        Tilo                  0.259   M_counts_q[382]
                                                       L_reg/Mmux_M_data_d612
    SLICE_X23Y37.B3      net (fanout=1)        1.773   L_reg/Mmux_M_data_d611
    SLICE_X23Y37.B       Tilo                  0.259   L_reg/M_data_q[15]
                                                       L_reg/Mmux_M_data_d614
    SLICE_X23Y37.A3      net (fanout=1)        0.564   L_reg/Mmux_M_data_d613
    SLICE_X23Y37.CLK     Tas                   0.373   L_reg/M_data_q[15]
                                                       L_reg/Mmux_M_data_d616
                                                       L_reg/M_data_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.945ns (1.321ns logic, 4.624ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_4_2 (FF)
  Destination:          L_reg/M_data_q_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.944ns (Levels of Logic = 4)
  Clock Path Skew:      -0.034ns (0.687 - 0.721)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_4_2 to L_reg/M_data_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.BQ      Tcko                  0.430   M_addr_q_4_5
                                                       L_reg/M_addr_q_4_2
    SLICE_X16Y28.B5      net (fanout=14)       0.755   M_addr_q_4_2
    SLICE_X16Y28.B       Tilo                  0.254   L_reg/M_addr_q_4_7
                                                       M_reg_regOut[33]_GND_1_o_equal_73_o<33>11
    SLICE_X13Y33.B5      net (fanout=20)       1.268   M_reg_regOut[33]_GND_1_o_equal_73_o<33>1
    SLICE_X13Y33.B       Tilo                  0.259   M_count_store_q[650]
                                                       L_reg/Mmux_M_data_d68
    SLICE_X23Y34.D5      net (fanout=1)        1.717   L_reg/Mmux_M_data_d67
    SLICE_X23Y34.D       Tilo                  0.259   L_reg/Mmux_M_data_d68
                                                       L_reg/Mmux_M_data_d69
    SLICE_X23Y37.A6      net (fanout=1)        0.629   L_reg/Mmux_M_data_d68
    SLICE_X23Y37.CLK     Tas                   0.373   L_reg/M_data_q[15]
                                                       L_reg/Mmux_M_data_d616
                                                       L_reg/M_data_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.944ns (1.575ns logic, 4.369ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  0.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_3 (FF)
  Destination:          M_counts_q_89 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.716 - 0.736)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_3 to M_counts_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.BQ      Tcko                  0.430   tmr/M_ctr_q[3]
                                                       tmr/M_ctr_q_3
    SLICE_X9Y40.B3       net (fanout=3)        0.832   tmr/M_ctr_q[3]
    SLICE_X9Y40.B        Tilo                  0.259   tmr/M_ctr_q[8]
                                                       tmr/maxval<23>3_1
    SLICE_X7Y36.B4       net (fanout=65)       1.208   maxval<23>31
    SLICE_X7Y36.B        Tilo                  0.259   M_counts_q[482]
                                                       M_tmr_maxval_01_12
    SLICE_X5Y22.D6       net (fanout=12)       2.594   M_tmr_maxval_0111
    SLICE_X5Y22.CLK      Tas                   0.373   M_counts_q[89]
                                                       M_counts_q_89_rstpot
                                                       M_counts_q_89
    -------------------------------------------------  ---------------------------
    Total                                      5.955ns (1.321ns logic, 4.634ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_3 (FF)
  Destination:          M_counts_q_86 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.953ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.716 - 0.736)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_3 to M_counts_q_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y41.BQ      Tcko                  0.430   tmr/M_ctr_q[3]
                                                       tmr/M_ctr_q_3
    SLICE_X9Y40.B3       net (fanout=3)        0.832   tmr/M_ctr_q[3]
    SLICE_X9Y40.B        Tilo                  0.259   tmr/M_ctr_q[8]
                                                       tmr/maxval<23>3_1
    SLICE_X5Y37.B4       net (fanout=65)       1.389   maxval<23>31
    SLICE_X5Y37.B        Tilo                  0.259   M_counts_q[202]
                                                       M_tmr_maxval_01_15
    SLICE_X5Y22.A5       net (fanout=12)       2.411   M_tmr_maxval_0114
    SLICE_X5Y22.CLK      Tas                   0.373   M_counts_q[89]
                                                       M_counts_q_86_rstpot
                                                       M_counts_q_86
    -------------------------------------------------  ---------------------------
    Total                                      5.953ns (1.321ns logic, 4.632ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_11 (FF)
  Destination:          M_counts_q_86 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.950ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.716 - 0.735)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_11 to M_counts_q_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.430   tmr/M_ctr_q[11]
                                                       tmr/M_ctr_q_11
    SLICE_X9Y40.D1       net (fanout=3)        0.966   tmr/M_ctr_q[11]
    SLICE_X9Y40.D        Tilo                  0.259   tmr/M_ctr_q[8]
                                                       tmr/maxval<23>1
    SLICE_X5Y37.B3       net (fanout=65)       1.252   maxval[23]
    SLICE_X5Y37.B        Tilo                  0.259   M_counts_q[202]
                                                       M_tmr_maxval_01_15
    SLICE_X5Y22.A5       net (fanout=12)       2.411   M_tmr_maxval_0114
    SLICE_X5Y22.CLK      Tas                   0.373   M_counts_q[89]
                                                       M_counts_q_86_rstpot
                                                       M_counts_q_86
    -------------------------------------------------  ---------------------------
    Total                                      5.950ns (1.321ns logic, 4.629ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_11 (FF)
  Destination:          M_counts_q_635 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.012ns (Levels of Logic = 3)
  Clock Path Skew:      0.045ns (0.687 - 0.642)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_11 to M_counts_q_635
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.430   tmr/M_ctr_q[11]
                                                       tmr/M_ctr_q_11
    SLICE_X9Y40.D1       net (fanout=3)        0.966   tmr/M_ctr_q[11]
    SLICE_X9Y40.D        Tilo                  0.259   tmr/M_ctr_q[8]
                                                       tmr/maxval<23>1
    SLICE_X9Y50.C2       net (fanout=65)       2.078   maxval[23]
    SLICE_X9Y50.C        Tilo                  0.259   M_counts_q[244]
                                                       M_tmr_maxval_01_37
    SLICE_X7Y56.A3       net (fanout=10)       1.647   M_tmr_maxval_01_3
    SLICE_X7Y56.CLK      Tas                   0.373   M_counts_q[638]
                                                       M_counts_q_635_rstpot
                                                       M_counts_q_635
    -------------------------------------------------  ---------------------------
    Total                                      6.012ns (1.321ns logic, 4.691ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_1 (FF)
  Destination:          M_counts_q_86 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.940ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.716 - 0.736)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_1 to M_counts_q_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.BQ      Tcko                  0.430   tmr/M_ctr_q[1]
                                                       tmr/M_ctr_q_1
    SLICE_X9Y40.D4       net (fanout=3)        0.956   tmr/M_ctr_q[1]
    SLICE_X9Y40.D        Tilo                  0.259   tmr/M_ctr_q[8]
                                                       tmr/maxval<23>1
    SLICE_X5Y37.B3       net (fanout=65)       1.252   maxval[23]
    SLICE_X5Y37.B        Tilo                  0.259   M_counts_q[202]
                                                       M_tmr_maxval_01_15
    SLICE_X5Y22.A5       net (fanout=12)       2.411   M_tmr_maxval_0114
    SLICE_X5Y22.CLK      Tas                   0.373   M_counts_q[89]
                                                       M_counts_q_86_rstpot
                                                       M_counts_q_86
    -------------------------------------------------  ---------------------------
    Total                                      5.940ns (1.321ns logic, 4.619ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_count_store_q_125 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.938ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.714 - 0.736)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_count_store_q_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.BQ      Tcko                  0.476   tmr/M_ctr_q[6]
                                                       tmr/M_ctr_q_5
    SLICE_X15Y38.D2      net (fanout=3)        1.740   tmr/M_ctr_q[5]
    SLICE_X15Y38.D       Tilo                  0.259   M_count_store_q[200]
                                                       tmr/maxval<23>3
    SLICE_X11Y19.CE      net (fanout=198)      3.081   maxval<23>2
    SLICE_X11Y19.CLK     Tceck                 0.382   M_count_store_q[125]
                                                       M_count_store_q_125
    -------------------------------------------------  ---------------------------
    Total                                      5.938ns (1.117ns logic, 4.821ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_18 (FF)
  Destination:          M_count_store_q_136 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.935ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.716 - 0.740)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_18 to M_count_store_q_136
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.430   tmr/M_ctr_q[23]
                                                       tmr/M_ctr_q_18
    SLICE_X11Y42.A3      net (fanout=3)        0.580   tmr/M_ctr_q[18]
    SLICE_X11Y42.A       Tilo                  0.259   tmr/M_ctr_q[16]
                                                       tmr/maxval<23>4
    SLICE_X6Y22.D5       net (fanout=691)      4.317   maxval<23>3
    SLICE_X6Y22.CLK      Tas                   0.349   M_count_store_q[136]
                                                       M_count_store_q_136_dpot
                                                       M_count_store_q_136
    -------------------------------------------------  ---------------------------
    Total                                      5.935ns (1.038ns logic, 4.897ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_1 (FF)
  Destination:          M_counts_q_635 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.002ns (Levels of Logic = 3)
  Clock Path Skew:      0.044ns (0.687 - 0.643)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_1 to M_counts_q_635
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.BQ      Tcko                  0.430   tmr/M_ctr_q[1]
                                                       tmr/M_ctr_q_1
    SLICE_X9Y40.D4       net (fanout=3)        0.956   tmr/M_ctr_q[1]
    SLICE_X9Y40.D        Tilo                  0.259   tmr/M_ctr_q[8]
                                                       tmr/maxval<23>1
    SLICE_X9Y50.C2       net (fanout=65)       2.078   maxval[23]
    SLICE_X9Y50.C        Tilo                  0.259   M_counts_q[244]
                                                       M_tmr_maxval_01_37
    SLICE_X7Y56.A3       net (fanout=10)       1.647   M_tmr_maxval_01_3
    SLICE_X7Y56.CLK      Tas                   0.373   M_counts_q[638]
                                                       M_counts_q_635_rstpot
                                                       M_counts_q_635
    -------------------------------------------------  ---------------------------
    Total                                      6.002ns (1.321ns logic, 4.681ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_18 (FF)
  Destination:          M_count_store_q_118 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.904ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.688 - 0.740)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_18 to M_count_store_q_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.430   tmr/M_ctr_q[23]
                                                       tmr/M_ctr_q_18
    SLICE_X11Y42.A3      net (fanout=3)        0.580   tmr/M_ctr_q[18]
    SLICE_X11Y42.A       Tilo                  0.259   tmr/M_ctr_q[16]
                                                       tmr/maxval<23>4
    SLICE_X14Y18.A2      net (fanout=691)      4.286   maxval<23>3
    SLICE_X14Y18.CLK     Tas                   0.349   M_count_store_q[121]
                                                       M_count_store_q_118_dpot
                                                       M_count_store_q_118
    -------------------------------------------------  ---------------------------
    Total                                      5.904ns (1.038ns logic, 4.866ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_19 (FF)
  Destination:          M_count_store_q_103 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.947ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.326 - 0.334)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_19 to M_count_store_q_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.AQ      Tcko                  0.476   tmr/M_ctr_q[21]
                                                       tmr/M_ctr_q_19
    SLICE_X13Y28.A6      net (fanout=34)       3.332   tmr/M_ctr_q[19]
    SLICE_X13Y28.A       Tilo                  0.259   M_count_store_q[86]
                                                       tmr/maxval<23>2_4
    SLICE_X9Y32.A1       net (fanout=21)       1.507   maxval<23>24
    SLICE_X9Y32.CLK      Tas                   0.373   M_count_store_q[106]
                                                       M_count_store_q_103_dpot
                                                       M_count_store_q_103
    -------------------------------------------------  ---------------------------
    Total                                      5.947ns (1.108ns logic, 4.839ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_2_1 (FF)
  Destination:          L_reg/M_data_q_9 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.940ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.302 - 0.315)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_2_1 to L_reg/M_data_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y30.AQ      Tcko                  0.430   M_addr_q_2_2
                                                       L_reg/M_addr_q_2_1
    SLICE_X19Y30.A4      net (fanout=5)        0.780   M_addr_q_2_1
    SLICE_X19Y30.A       Tilo                  0.259   M_addr_q_2_2
                                                       M_reg_regOut[33]_GND_1_o_equal_73_o<33>11_1
    SLICE_X23Y26.B1      net (fanout=18)       2.307   M_reg_regOut[33]_GND_1_o_equal_73_o<33>11
    SLICE_X23Y26.B       Tilo                  0.259   L_reg/Mmux_M_data_d329
                                                       L_reg/Mmux_M_data_d325
    SLICE_X23Y26.D2      net (fanout=1)        0.528   L_reg/Mmux_M_data_d325
    SLICE_X23Y26.D       Tilo                  0.259   L_reg/Mmux_M_data_d329
                                                       L_reg/Mmux_M_data_d329
    SLICE_X22Y29.C4      net (fanout=1)        0.769   L_reg/Mmux_M_data_d329
    SLICE_X22Y29.CLK     Tas                   0.349   L_reg/M_data_q[9]
                                                       L_reg/Mmux_M_data_d3216
                                                       L_reg/M_data_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.940ns (1.556ns logic, 4.384ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  0.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_count_store_q_206 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.928ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.712 - 0.736)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_count_store_q_206
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.BQ      Tcko                  0.476   tmr/M_ctr_q[6]
                                                       tmr/M_ctr_q_5
    SLICE_X15Y38.D2      net (fanout=3)        1.740   tmr/M_ctr_q[5]
    SLICE_X15Y38.D       Tilo                  0.259   M_count_store_q[200]
                                                       tmr/maxval<23>3
    SLICE_X11Y20.CE      net (fanout=198)      3.045   maxval<23>2
    SLICE_X11Y20.CLK     Tceck                 0.408   M_count_store_q[207]
                                                       M_count_store_q_206
    -------------------------------------------------  ---------------------------
    Total                                      5.928ns (1.143ns logic, 4.785ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_15 (FF)
  Destination:          M_counts_q_87 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.928ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.716 - 0.739)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_15 to M_counts_q_87
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   tmr/M_ctr_q[16]
                                                       tmr/M_ctr_q_15
    SLICE_X9Y42.B3       net (fanout=3)        0.798   tmr/M_ctr_q[15]
    SLICE_X9Y42.B        Tilo                  0.259   tmr/M_ctr_q[23]
                                                       tmr/maxval<23>4_1
    SLICE_X1Y31.C5       net (fanout=65)       2.073   maxval<23>4
    SLICE_X1Y31.C        Tilo                  0.259   M_counts_q[64]
                                                       M_tmr_maxval_01_14
    SLICE_X5Y22.B6       net (fanout=12)       1.736   M_tmr_maxval_0113
    SLICE_X5Y22.CLK      Tas                   0.373   M_counts_q[89]
                                                       M_counts_q_87_rstpot
                                                       M_counts_q_87
    -------------------------------------------------  ---------------------------
    Total                                      5.928ns (1.321ns logic, 4.607ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_21 (FF)
  Destination:          M_count_store_q_136 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.924ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.716 - 0.739)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_21 to M_count_store_q_136
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.BQ      Tcko                  0.476   tmr/M_ctr_q[21]
                                                       tmr/M_ctr_q_21
    SLICE_X11Y42.A4      net (fanout=3)        0.523   tmr/M_ctr_q[21]
    SLICE_X11Y42.A       Tilo                  0.259   tmr/M_ctr_q[16]
                                                       tmr/maxval<23>4
    SLICE_X6Y22.D5       net (fanout=691)      4.317   maxval<23>3
    SLICE_X6Y22.CLK      Tas                   0.349   M_count_store_q[136]
                                                       M_count_store_q_136_dpot
                                                       M_count_store_q_136
    -------------------------------------------------  ---------------------------
    Total                                      5.924ns (1.084ns logic, 4.840ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_18 (FF)
  Destination:          M_count_store_q_539 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.917ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.710 - 0.740)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_18 to M_count_store_q_539
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.AQ       Tcko                  0.430   tmr/M_ctr_q[23]
                                                       tmr/M_ctr_q_18
    SLICE_X11Y42.A3      net (fanout=3)        0.580   tmr/M_ctr_q[18]
    SLICE_X11Y42.A       Tilo                  0.259   tmr/M_ctr_q[16]
                                                       tmr/maxval<23>4
    SLICE_X11Y21.D2      net (fanout=691)      4.275   maxval<23>3
    SLICE_X11Y21.CLK     Tas                   0.373   M_count_store_q[539]
                                                       M_count_store_q_539_dpot
                                                       M_count_store_q_539
    -------------------------------------------------  ---------------------------
    Total                                      5.917ns (1.062ns logic, 4.855ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  0.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_15 (FF)
  Destination:          M_counts_q_539 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.727 - 0.739)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_15 to M_counts_q_539
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   tmr/M_ctr_q[16]
                                                       tmr/M_ctr_q_15
    SLICE_X9Y42.B3       net (fanout=3)        0.798   tmr/M_ctr_q[15]
    SLICE_X9Y42.B        Tilo                  0.259   tmr/M_ctr_q[23]
                                                       tmr/maxval<23>4_1
    SLICE_X7Y22.C6       net (fanout=65)       2.783   maxval<23>4
    SLICE_X7Y22.C        Tilo                  0.259   M_counts_q[554]
                                                       M_tmr_maxval_01_64
    SLICE_X5Y31.D4       net (fanout=10)       1.033   M_tmr_maxval_01_30
    SLICE_X5Y31.CLK      Tas                   0.373   M_counts_q[539]
                                                       M_counts_q_539_rstpot
                                                       M_counts_q_539
    -------------------------------------------------  ---------------------------
    Total                                      5.935ns (1.321ns logic, 4.614ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_counts_q_89 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.927ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.716 - 0.736)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_counts_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.BQ      Tcko                  0.476   tmr/M_ctr_q[6]
                                                       tmr/M_ctr_q_5
    SLICE_X9Y40.B4       net (fanout=3)        0.758   tmr/M_ctr_q[5]
    SLICE_X9Y40.B        Tilo                  0.259   tmr/M_ctr_q[8]
                                                       tmr/maxval<23>3_1
    SLICE_X7Y36.B4       net (fanout=65)       1.208   maxval<23>31
    SLICE_X7Y36.B        Tilo                  0.259   M_counts_q[482]
                                                       M_tmr_maxval_01_12
    SLICE_X5Y22.D6       net (fanout=12)       2.594   M_tmr_maxval_0111
    SLICE_X5Y22.CLK      Tas                   0.373   M_counts_q[89]
                                                       M_counts_q_89_rstpot
                                                       M_counts_q_89
    -------------------------------------------------  ---------------------------
    Total                                      5.927ns (1.367ns logic, 4.560ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_9 (FF)
  Destination:          M_count_store_q_225 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.943ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.732 - 0.735)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_9 to M_count_store_q_225
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.430   tmr/M_ctr_q[11]
                                                       tmr/M_ctr_q_9
    SLICE_X11Y38.D2      net (fanout=3)        0.774   tmr/M_ctr_q[9]
    SLICE_X11Y38.D       Tilo                  0.259   tmr/M_ctr_q[1]
                                                       tmr/maxval<23>1_1
    SLICE_X10Y21.C6      net (fanout=33)       1.989   tmr/maxval<23>11
    SLICE_X10Y21.C       Tilo                  0.235   M_count_store_q[210]
                                                       tmr/maxval<23>2_10
    SLICE_X3Y28.C5       net (fanout=21)       1.883   maxval<23>210
    SLICE_X3Y28.CLK      Tas                   0.373   M_count_store_q[226]
                                                       M_count_store_q_225_dpot
                                                       M_count_store_q_225
    -------------------------------------------------  ---------------------------
    Total                                      5.943ns (1.297ns logic, 4.646ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  0.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_counts_q_86 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.925ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.716 - 0.736)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_counts_q_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.BQ      Tcko                  0.476   tmr/M_ctr_q[6]
                                                       tmr/M_ctr_q_5
    SLICE_X9Y40.B4       net (fanout=3)        0.758   tmr/M_ctr_q[5]
    SLICE_X9Y40.B        Tilo                  0.259   tmr/M_ctr_q[8]
                                                       tmr/maxval<23>3_1
    SLICE_X5Y37.B4       net (fanout=65)       1.389   maxval<23>31
    SLICE_X5Y37.B        Tilo                  0.259   M_counts_q[202]
                                                       M_tmr_maxval_01_15
    SLICE_X5Y22.A5       net (fanout=12)       2.411   M_tmr_maxval_0114
    SLICE_X5Y22.CLK      Tas                   0.373   M_counts_q[89]
                                                       M_counts_q_86_rstpot
                                                       M_counts_q_86
    -------------------------------------------------  ---------------------------
    Total                                      5.925ns (1.367ns logic, 4.558ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  0.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_21 (FF)
  Destination:          M_count_store_q_118 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.893ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.688 - 0.739)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_21 to M_count_store_q_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.BQ      Tcko                  0.476   tmr/M_ctr_q[21]
                                                       tmr/M_ctr_q_21
    SLICE_X11Y42.A4      net (fanout=3)        0.523   tmr/M_ctr_q[21]
    SLICE_X11Y42.A       Tilo                  0.259   tmr/M_ctr_q[16]
                                                       tmr/maxval<23>4
    SLICE_X14Y18.A2      net (fanout=691)      4.286   maxval<23>3
    SLICE_X14Y18.CLK     Tas                   0.349   M_count_store_q[121]
                                                       M_count_store_q_118_dpot
                                                       M_count_store_q_118
    -------------------------------------------------  ---------------------------
    Total                                      5.893ns (1.084ns logic, 4.809ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_3 (FF)
  Destination:          M_poll_flag_q (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.912ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.694 - 0.723)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_3 to M_poll_flag_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.DQ      Tcko                  0.430   M_reg_regOut[5]
                                                       L_reg/M_addr_q_3
    SLICE_X19Y28.D3      net (fanout=106)      1.106   M_reg_regOut[5]
    SLICE_X19Y28.D       Tilo                  0.259   M_addr_q_3_3
                                                       M_reg_regOut[33]_GND_1_o_equal_64_o<33>15_SW2
    SLICE_X19Y32.A4      net (fanout=1)        2.236   N124
    SLICE_X19Y32.A       Tilo                  0.259   L_reg/Mmux_M_data_d105
                                                       M_reg_regOut[33]_GND_1_o_equal_99_o<33>1
    SLICE_X20Y34.A2      net (fanout=1)        1.283   M_reg_regOut[33]_GND_1_o_equal_99_o
    SLICE_X20Y34.CLK     Tas                   0.339   M_poll_flag_q
                                                       M_poll_flag_q_rstpot
                                                       M_poll_flag_q
    -------------------------------------------------  ---------------------------
    Total                                      5.912ns (1.287ns logic, 4.625ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  0.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_15 (FF)
  Destination:          M_count_store_q_136 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.914ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.716 - 0.739)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_15 to M_count_store_q_136
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.BQ      Tcko                  0.430   tmr/M_ctr_q[16]
                                                       tmr/M_ctr_q_15
    SLICE_X11Y42.A1      net (fanout=3)        0.559   tmr/M_ctr_q[15]
    SLICE_X11Y42.A       Tilo                  0.259   tmr/M_ctr_q[16]
                                                       tmr/maxval<23>4
    SLICE_X6Y22.D5       net (fanout=691)      4.317   maxval<23>3
    SLICE_X6Y22.CLK      Tas                   0.349   M_count_store_q[136]
                                                       M_count_store_q_136_dpot
                                                       M_count_store_q_136
    -------------------------------------------------  ---------------------------
    Total                                      5.914ns (1.038ns logic, 4.876ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_21 (FF)
  Destination:          M_count_store_q_539 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.906ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.710 - 0.739)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_21 to M_count_store_q_539
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.BQ      Tcko                  0.476   tmr/M_ctr_q[21]
                                                       tmr/M_ctr_q_21
    SLICE_X11Y42.A4      net (fanout=3)        0.523   tmr/M_ctr_q[21]
    SLICE_X11Y42.A       Tilo                  0.259   tmr/M_ctr_q[16]
                                                       tmr/maxval<23>4
    SLICE_X11Y21.D2      net (fanout=691)      4.275   maxval<23>3
    SLICE_X11Y21.CLK     Tas                   0.373   M_count_store_q[539]
                                                       M_count_store_q_539_dpot
                                                       M_count_store_q_539
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (1.108ns logic, 4.798ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_5 (FF)
  Destination:          M_count_store_q_205 (FF)
  Requirement:          6.666ns
  Data Path Delay:      5.910ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.712 - 0.736)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 6.666ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.208ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_5 to M_count_store_q_205
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.BQ      Tcko                  0.476   tmr/M_ctr_q[6]
                                                       tmr/M_ctr_q_5
    SLICE_X15Y38.D2      net (fanout=3)        1.740   tmr/M_ctr_q[5]
    SLICE_X15Y38.D       Tilo                  0.259   M_count_store_q[200]
                                                       tmr/maxval<23>3
    SLICE_X11Y20.CE      net (fanout=198)      3.045   maxval<23>2
    SLICE_X11Y20.CLK     Tceck                 0.390   M_count_store_q[207]
                                                       M_count_store_q_205
    -------------------------------------------------  ---------------------------
    Total                                      5.910ns (1.125ns logic, 4.785ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fast_clkout0 = PERIOD TIMEGRP "fast_clkout0" TS_clk * 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: fast/clkout1_buf/I0
  Logical resource: fast/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: fast/clkout0
--------------------------------------------------------------------------------
Slack: 4.417ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_sck_reg_q[0]/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/uart_rx/M_rxd_q/CLK0
  Logical resource: avr/uart_rx/M_rxd_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0_2/CLK0
  Logical resource: xdupA/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X2Y63.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0_1/CLK0
  Logical resource: xdupB/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y49.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0_0/CLK0
  Logical resource: xdupC/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y31.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0/CLK0
  Logical resource: xdupD/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y5.CLK0
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 5.267ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/Mshreg_M_block_q_2/CLK
  Location pin: SLICE_X16Y34.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[213]/CLK
  Logical resource: xcompCD/M_ctr_q_0/CK
  Location pin: SLICE_X0Y18.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[213]/CLK
  Logical resource: M_counts_q_211/CK
  Location pin: SLICE_X0Y18.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[213]/CLK
  Logical resource: M_counts_q_213/CK
  Location pin: SLICE_X0Y18.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[220]/CLK
  Logical resource: M_counts_q_217/CK
  Location pin: SLICE_X0Y19.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[220]/CLK
  Logical resource: M_counts_q_218/CK
  Location pin: SLICE_X0Y19.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[220]/CLK
  Logical resource: M_counts_q_219/CK
  Location pin: SLICE_X0Y19.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[220]/CLK
  Logical resource: M_counts_q_220/CK
  Location pin: SLICE_X0Y19.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: xdupA/M_ctr_q[0]/CLK
  Logical resource: xdupA/M_ctr_q_0/CK
  Location pin: SLICE_X0Y31.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[199]/CLK
  Logical resource: M_counts_q_196/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[199]/CLK
  Logical resource: M_counts_q_197/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[199]/CLK
  Logical resource: M_counts_q_198/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[199]/CLK
  Logical resource: M_counts_q_199/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[228]/CLK
  Logical resource: M_counts_q_225/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[228]/CLK
  Logical resource: M_counts_q_226/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[228]/CLK
  Logical resource: M_counts_q_227/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[228]/CLK
  Logical resource: M_counts_q_228/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[417]/CLK
  Logical resource: M_counts_q_414/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[417]/CLK
  Logical resource: M_counts_q_415/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[417]/CLK
  Logical resource: M_counts_q_416/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 6.186ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counts_q[417]/CLK
  Logical resource: M_counts_q_417/CK
  Location pin: SLICE_X0Y34.CLK
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      5.000ns|     18.315ns|            0|            0|            0|        58373|
| TS_fast_clkout0               |      6.667ns|      6.105ns|          N/A|            0|            0|        58373|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.105|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 58373 paths, 0 nets, and 13684 connections

Design statistics:
   Minimum period:   6.105ns{1}   (Maximum frequency: 163.800MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 02 14:54:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 266 MB



