# XOR-system-verilog
this is a 3 input xor gate system verilog design and testbench code
