Info: Generated by version: 17.0 build 290
Info: Starting: Create simulation model
Info: qsys-generate /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip --family="Arria 10" --part=10AX115N3F40E2SG
Progress: Loading pll_atxpll/altera_xcvr_atx_pll_ip.qsys
Progress: Reading input file
Progress: Adding altera_xcvr_atx_pll_ip_inst [altera_xcvr_atx_pll_a10 17.0]
Progress: Parameterizing module altera_xcvr_atx_pll_ip_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: altera_xcvr_atx_pll_ip.altera_xcvr_atx_pll_ip_inst: For the selected device(10AX115N3F40E2SG), PLL speed grade is 3.
Info: altera_xcvr_atx_pll_ip: "Transforming system: altera_xcvr_atx_pll_ip"
Info: altera_xcvr_atx_pll_ip: Running transform generation_view_transform
Info: altera_xcvr_atx_pll_ip: Running transform generation_view_transform took 0.002s
Info: altera_xcvr_atx_pll_ip_inst: Running transform generation_view_transform
Info: altera_xcvr_atx_pll_ip_inst: Running transform generation_view_transform took 0.000s
Info: altera_xcvr_atx_pll_ip: Running transform interconnect_transform_chooser
Info: altera_xcvr_atx_pll_ip: Running transform interconnect_transform_chooser took 0.103s
Info: altera_xcvr_atx_pll_ip: "Naming system components in system: altera_xcvr_atx_pll_ip"
Info: altera_xcvr_atx_pll_ip: "Processing generation queue"
Info: altera_xcvr_atx_pll_ip: "Generating: altera_xcvr_atx_pll_ip"
Info: altera_xcvr_atx_pll_ip: "Generating: altera_xcvr_atx_pll_ip_altera_xcvr_atx_pll_a10_170_g2msdgi"
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./mentor/twentynm_xcvr_avmm.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../alt_xcvr_core/nf/mentor/twentynm_xcvr_avmm.sv MENTOR_SPECIFIC
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./mentor/alt_xcvr_arbiter.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_arbiter.sv MENTOR_SPECIFIC
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./mentor/alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/alt_xcvr_atx_pll_rcfg_arb.sv MENTOR_SPECIFIC
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./mentor/a10_xcvr_atx_pll.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/a10_xcvr_atx_pll.sv MENTOR_SPECIFIC
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./mentor/alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/alt_xcvr_pll_embedded_debug.sv MENTOR_SPECIFIC
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./mentor/alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/source/alt_xcvr_pll_avmm_csr.sv MENTOR_SPECIFIC
Info: altera_xcvr_atx_pll_ip: Done "altera_xcvr_atx_pll_ip" with 2 modules, 25 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_ip.spd --output-directory=/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip/altera_xcvr_atx_pll_ip.spd --output-directory=/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	3 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip.qsys --block-symbol-file --output-directory=/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip --family="Arria 10" --part=10AX115N3F40E2SG
Progress: Loading pll_atxpll/altera_xcvr_atx_pll_ip.qsys
Progress: Reading input file
Progress: Adding altera_xcvr_atx_pll_ip_inst [altera_xcvr_atx_pll_a10 17.0]
Progress: Parameterizing module altera_xcvr_atx_pll_ip_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: altera_xcvr_atx_pll_ip.altera_xcvr_atx_pll_ip_inst: For the selected device(10AX115N3F40E2SG), PLL speed grade is 3.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip.qsys --synthesis=VERILOG --output-directory=/data/ecustodi/workspaces/hssi/work/platform/dcp_1.0-rc/design/hssi_eth/e10/pll_atxpll/altera_xcvr_atx_pll_ip --family="Arria 10" --part=10AX115N3F40E2SG
Progress: Loading pll_atxpll/altera_xcvr_atx_pll_ip.qsys
Progress: Reading input file
Progress: Adding altera_xcvr_atx_pll_ip_inst [altera_xcvr_atx_pll_a10 17.0]
Progress: Parameterizing module altera_xcvr_atx_pll_ip_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: altera_xcvr_atx_pll_ip.altera_xcvr_atx_pll_ip_inst: For the selected device(10AX115N3F40E2SG), PLL speed grade is 3.
Info: altera_xcvr_atx_pll_ip: "Transforming system: altera_xcvr_atx_pll_ip"
Info: altera_xcvr_atx_pll_ip: Running transform generation_view_transform
Info: altera_xcvr_atx_pll_ip: Running transform generation_view_transform took 0.000s
Info: altera_xcvr_atx_pll_ip_inst: Running transform generation_view_transform
Info: altera_xcvr_atx_pll_ip_inst: Running transform generation_view_transform took 0.000s
Info: altera_xcvr_atx_pll_ip: Running transform interconnect_transform_chooser
Info: altera_xcvr_atx_pll_ip: Running transform interconnect_transform_chooser took 0.009s
Info: altera_xcvr_atx_pll_ip: "Naming system components in system: altera_xcvr_atx_pll_ip"
Info: altera_xcvr_atx_pll_ip: "Processing generation queue"
Info: altera_xcvr_atx_pll_ip: "Generating: altera_xcvr_atx_pll_ip"
Info: altera_xcvr_atx_pll_ip: "Generating: altera_xcvr_atx_pll_ip_altera_xcvr_atx_pll_a10_170_g2msdgi"
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
Info: altera_xcvr_atx_pll_ip_inst: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
Info: altera_xcvr_atx_pll_ip: Done "altera_xcvr_atx_pll_ip" with 2 modules, 14 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
