 
cpldfit:  version H.42                              Xilinx Inc.
                                  Fitter Report
Design Name: graduation                          Date:  7- 3-2009,  3:00PM
Device Used: XC95144XL-5-TQ144
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
78 /144 ( 54%) 436 /720  ( 61%) 139/432 ( 32%)   76 /144 ( 53%) 22 /117 ( 19%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           9/18       17/54       40/90       8/15
FB2          14/18       24/54       64/90       9/15
FB3          18/18*      21/54       36/90       1/15
FB4           9/18       15/54       90/90*      0/15
FB5           6/18       24/54       87/90       0/14
FB6          12/18       23/54       70/90       0/13
FB7          10/18       15/54       49/90       0/15
FB8           0/18        0/54        0/90       0/15
             -----       -----       -----      -----    
             78/144     139/432     436/720     18/117

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    4           4    |  I/O              :    19     109
Output        :   18          18    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     2       4
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     22          22

** Power Data **

There are 78 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 18 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
d<3>                2     2     FB1_1   23   I/O     O       STD  FAST RESET
a<0>                2     2     FB1_2   16   I/O     O       STD  FAST RESET
d<7>                2     2     FB1_3   17   I/O     O       STD  FAST RESET
d<1>                2     2     FB1_4   25   I/O     O       STD  FAST RESET
a<1>                2     2     FB1_5   19   I/O     O       STD  FAST RESET
d<5>                2     2     FB1_8   21   I/O     O       STD  FAST RESET
io_ud               2     7     FB1_10  31   I/O     O       STD  FAST RESET
wrb                 1     1     FB1_12  26   I/O     O       STD  FAST 
mst_rst             3     7     FB2_6   3    GTS/I/O O       STD  FAST RESET
a<4>                2     2     FB2_9   6    GTS/I/O O       STD  FAST RESET
d<0>                2     2     FB2_10  7    I/O     O       STD  FAST RESET
a<5>                2     2     FB2_11  9    I/O     O       STD  FAST RESET
d<2>                2     2     FB2_12  10   I/O     O       STD  FAST RESET
a<2>                2     2     FB2_13  12   I/O     O       STD  FAST RESET
d<4>                2     2     FB2_15  13   I/O     O       STD  FAST RESET
a<3>                2     2     FB2_16  14   I/O     O       STD  FAST RESET
d<6>                2     2     FB2_17  15   I/O     O       STD  FAST RESET
fsk                 2     2     FB3_2   32   GCK/I/O O       STD  FAST RESET

** 60 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
data_tmp<3>         25    12    FB1_16  STD  RESET
address_tmp<3>      20    11    FB2_1   STD  RESET
dount<2>            2     7     FB2_4   STD  RESET
dount<1>            2     6     FB2_5   STD  RESET
address_tmp<4>      18    11    FB2_8   STD  RESET
dount<0>            3     7     FB2_14  STD  RESET
state<9>            2     10    FB3_1   STD  RESET
state<8>            2     9     FB3_3   STD  RESET
state<7>            2     8     FB3_4   STD  RESET
state<6>            2     7     FB3_5   STD  RESET
state<5>            2     6     FB3_6   STD  RESET
state<4>            2     5     FB3_7   STD  RESET
state<3>            2     4     FB3_8   STD  RESET
state<19>           2     20    FB3_9   STD  RESET
state<18>           2     19    FB3_10  STD  RESET
state<17>           2     18    FB3_11  STD  RESET
state<16>           2     17    FB3_12  STD  RESET
state<15>           2     16    FB3_13  STD  RESET
state<14>           2     15    FB3_14  STD  RESET
state<13>           2     14    FB3_15  STD  RESET
state<12>           2     13    FB3_16  STD  RESET
state<11>           2     12    FB3_17  STD  RESET
state<10>           2     11    FB3_18  STD  RESET
count<0>            2     7     FB4_1   STD  RESET
data_tmp<6>         25    13    FB4_3   STD  RESET
count<5>            3     7     FB4_6   STD  RESET
count<3>            3     7     FB4_7   STD  RESET
data_tmp<0>         25    12    FB4_10  STD  RESET
count<4>            2     5     FB4_12  STD  RESET
count<2>            2     3     FB4_13  STD  RESET
data_tmp<4>         26    12    FB4_16  STD  RESET
$OpTx$FX_DC$36      2     2     FB4_18  STD  
data_tmp<2>         23    12    FB5_1   STD  RESET
div<9>              2     10    FB5_3   STD  RESET
count<1>            2     2     FB5_4   STD  RESET
data_tmp<5>         18    12    FB5_6   STD  RESET
data_tmp<7>         20    12    FB5_10  STD  RESET
data_tmp<1>         22    12    FB5_14  STD  RESET
div<8>              2     9     FB6_1   STD  RESET
div<7>              2     8     FB6_2   STD  RESET

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
div<6>              2     7     FB6_3   STD  RESET
div<5>              2     6     FB6_4   STD  RESET
div<4>              2     5     FB6_5   STD  RESET
div<3>              2     4     FB6_6   STD  RESET
div<2>              2     3     FB6_7   STD  RESET
div<1>              2     2     FB6_8   STD  RESET
address_tmp<0>      26    11    FB6_11  STD  RESET
div<11>             2     12    FB6_13  STD  RESET
div<10>             2     11    FB6_14  STD  RESET
address_tmp<1>      24    11    FB6_16  STD  RESET
output2<7>          2     2     FB7_4   STD  RESET
state<1>            2     2     FB7_5   STD  RESET
state<2>            2     3     FB7_6   STD  RESET
div<0>              1     1     FB7_7   STD  RESET
dount<3>            1     1     FB7_8   STD  RESET
dount<4>            1     1     FB7_9   STD  RESET
dount<5>            1     1     FB7_10  STD  RESET
state<0>            1     1     FB7_11  STD  RESET
address_tmp<5>      17    11    FB7_14  STD  RESET
address_tmp<2>      21    11    FB7_18  STD  RESET

** 4 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
clk                 FB4_5   128  I/O     I
dial<1>             FB5_7   66   I/O     I
dial<2>             FB5_15  64   I/O     I
dial<0>             FB5_17  69   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               17/37
Number of signals used by logic mapping into function block:  17
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
d<3>                  2       0     0   3     FB1_1   23    I/O     O
a<0>                  2       0     0   3     FB1_2   16    I/O     O
d<7>                  2       0     0   3     FB1_3   17    I/O     O
d<1>                  2       0     0   3     FB1_4   25    I/O     O
a<1>                  2       0     0   3     FB1_5   19    I/O     O
(unused)              0       0     0   5     FB1_6   20    I/O     
(unused)              0       0     0   5     FB1_7         (b)     
d<5>                  2       0     0   3     FB1_8   21    I/O     O
(unused)              0       0     0   5     FB1_9   22    I/O     
io_ud                 2       0     0   3     FB1_10  31    I/O     O
(unused)              0       0     0   5     FB1_11  24    I/O     
wrb                   1       0     0   4     FB1_12  26    I/O     O
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0   \/5   0     FB1_14  27    I/O     (b)
(unused)              0       0   \/5   0     FB1_15  28    I/O     (b)
data_tmp<3>          25      20<-   0   0     FB1_16  35    I/O     (b)
(unused)              0       0   /\5   0     FB1_17  30    GCK/I/O (b)
(unused)              0       0   /\5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: address_tmp<0>     7: count<3>          13: data_tmp<7> 
  2: address_tmp<1>     8: count<4>          14: dial<0> 
  3: clk                9: count<5>          15: dial<1> 
  4: count<0>          10: data_tmp<1>       16: dial<2> 
  5: count<1>          11: data_tmp<3>       17: output2<7> 
  6: count<2>          12: data_tmp<5>      

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
d<3>                 ..X.......X............................. 2
a<0>                 X.X..................................... 2
d<7>                 ..X.........X........................... 2
d<1>                 ..X......X.............................. 2
a<1>                 .XX..................................... 2
d<5>                 ..X........X............................ 2
io_ud                ..XXXXXXX............................... 7
wrb                  ..X..................................... 1
data_tmp<3>          ..XXXXXXX.X..XXXX....................... 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               24/30
Number of signals used by logic mapping into function block:  24
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
address_tmp<3>       20      15<-   0   0     FB2_1   142   I/O     (b)
(unused)              0       0   /\5   0     FB2_2   143   GSR/I/O (b)
(unused)              0       0   /\2   3     FB2_3         (b)     (b)
dount<2>              2       0     0   3     FB2_4   4     I/O     (b)
dount<1>              2       0   \/2   1     FB2_5   2     GTS/I/O (b)
mst_rst               3       2<- \/4   0     FB2_6   3     GTS/I/O O
(unused)              0       0   \/5   0     FB2_7         (b)     (b)
address_tmp<4>       18      13<-   0   0     FB2_8   5     GTS/I/O (b)
a<4>                  2       1<- /\4   0     FB2_9   6     GTS/I/O O
d<0>                  2       0   /\1   2     FB2_10  7     I/O     O
a<5>                  2       0     0   3     FB2_11  9     I/O     O
d<2>                  2       0     0   3     FB2_12  10    I/O     O
a<2>                  2       0     0   3     FB2_13  12    I/O     O
dount<0>              3       0     0   2     FB2_14  11    I/O     (b)
d<4>                  2       0     0   3     FB2_15  13    I/O     O
a<3>                  2       0     0   3     FB2_16  14    I/O     O
d<6>                  2       0   \/3   0     FB2_17  15    I/O     O
(unused)              0       0   \/5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: address_tmp<2>     9: count<3>          17: dial<1> 
  2: address_tmp<3>    10: count<4>          18: dial<2> 
  3: address_tmp<4>    11: count<5>          19: dount<0> 
  4: address_tmp<5>    12: data_tmp<0>       20: dount<1> 
  5: clk               13: data_tmp<2>       21: dount<2> 
  6: count<0>          14: data_tmp<4>       22: dount<3> 
  7: count<1>          15: data_tmp<6>       23: dount<4> 
  8: count<2>          16: dial<0>           24: dount<5> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
address_tmp<3>       .X..XXXXXXX....XXX...................... 11
dount<2>             ....X.............XXXXXX................ 7
dount<1>             ....X.............X.XXXX................ 6
mst_rst              ....X.............XXXXXX................ 7
address_tmp<4>       ..X.XXXXXXX....XXX...................... 11
a<4>                 ..X.X................................... 2
d<0>                 ....X......X............................ 2
a<5>                 ...XX................................... 2
d<2>                 ....X.......X........................... 2
a<2>                 X...X................................... 2
dount<0>             ....X.............XXXXXX................ 7
d<4>                 ....X........X.......................... 2
a<3>                 .X..X................................... 2
d<6>                 ....X.........X......................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               21/33
Number of signals used by logic mapping into function block:  21
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
state<9>              2       0     0   3     FB3_1   39    I/O     (b)
fsk                   2       0     0   3     FB3_2   32    GCK/I/O O
state<8>              2       0     0   3     FB3_3   41    I/O     (b)
state<7>              2       0     0   3     FB3_4   44    I/O     (b)
state<6>              2       0     0   3     FB3_5   33    I/O     (b)
state<5>              2       0     0   3     FB3_6   34    I/O     (b)
state<4>              2       0     0   3     FB3_7   46    I/O     (b)
state<3>              2       0     0   3     FB3_8   38    GCK/I/O (b)
state<19>             2       0     0   3     FB3_9   40    I/O     (b)
state<18>             2       0     0   3     FB3_10  48    I/O     (b)
state<17>             2       0     0   3     FB3_11  43    I/O     (b)
state<16>             2       0     0   3     FB3_12  45    I/O     (b)
state<15>             2       0     0   3     FB3_13        (b)     (b)
state<14>             2       0     0   3     FB3_14  49    I/O     (b)
state<13>             2       0     0   3     FB3_15  50    I/O     (b)
state<12>             2       0     0   3     FB3_16        (b)     (b)
state<11>             2       0     0   3     FB3_17  51    I/O     (b)
state<10>             2       0     0   3     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: clk                8: state<14>         15: state<3> 
  2: div<11>            9: state<15>         16: state<4> 
  3: state<0>          10: state<16>         17: state<5> 
  4: state<10>         11: state<17>         18: state<6> 
  5: state<11>         12: state<18>         19: state<7> 
  6: state<12>         13: state<1>          20: state<8> 
  7: state<13>         14: state<2>          21: state<9> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
state<9>             X.X.........XXXXXXXX.................... 10
fsk                  XX...................................... 2
state<8>             X.X.........XXXXXXX..................... 9
state<7>             X.X.........XXXXXX...................... 8
state<6>             X.X.........XXXXX....................... 7
state<5>             X.X.........XXXX........................ 6
state<4>             X.X.........XXX......................... 5
state<3>             X.X.........XX.......................... 4
state<19>            X.XXXXXXXXXXXXXXXXXXX................... 20
state<18>            X.XXXXXXXXX.XXXXXXXXX................... 19
state<17>            X.XXXXXXXX..XXXXXXXXX................... 18
state<16>            X.XXXXXXX...XXXXXXXXX................... 17
state<15>            X.XXXXXX....XXXXXXXXX................... 16
state<14>            X.XXXXX.....XXXXXXXXX................... 15
state<13>            X.XXXX......XXXXXXXXX................... 14
state<12>            X.XXX.......XXXXXXXXX................... 13
state<11>            X.XX........XXXXXXXXX................... 12
state<10>            X.X.........XXXXXXXXX................... 11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               15/39
Number of signals used by logic mapping into function block:  15
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
count<0>              2       0   \/3   0     FB4_1   118   I/O     (b)
(unused)              0       0   \/5   0     FB4_2   126   I/O     (b)
data_tmp<6>          25      20<-   0   0     FB4_3   133   I/O     (b)
(unused)              0       0   /\5   0     FB4_4         (b)     (b)
(unused)              0       0   /\5   0     FB4_5   128   I/O     I
count<5>              3       0   /\2   0     FB4_6   129   I/O     (b)
count<3>              3       0   \/2   0     FB4_7         (b)     (b)
(unused)              0       0   \/5   0     FB4_8   130   I/O     (b)
(unused)              0       0   \/5   0     FB4_9   131   I/O     (b)
data_tmp<0>          25      20<-   0   0     FB4_10  135   I/O     (b)
(unused)              0       0   /\5   0     FB4_11  132   I/O     (b)
count<4>              2       0   /\3   0     FB4_12  134   I/O     (b)
count<2>              2       0   \/3   0     FB4_13  137   I/O     (b)
(unused)              0       0   \/5   0     FB4_14  136   I/O     (b)
(unused)              0       0   \/5   0     FB4_15  138   I/O     (b)
data_tmp<4>          26      21<-   0   0     FB4_16  139   I/O     (b)
(unused)              0       0   /\5   0     FB4_17  140   I/O     (b)
$OpTx$FX_DC$36        2       0   /\3   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$36     6: count<3>          11: data_tmp<6> 
  2: clk                7: count<4>          12: dial<0> 
  3: count<0>           8: count<5>          13: dial<1> 
  4: count<1>           9: data_tmp<0>       14: dial<2> 
  5: count<2>          10: data_tmp<4>       15: output2<7> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
count<0>             .XXXXXXX................................ 7
data_tmp<6>          XXXXXXXX..XXXXX......................... 13
count<5>             .XXXXXXX................................ 7
count<3>             .XXXXXXX................................ 7
data_tmp<0>          .XXXXXXXX..XXXX......................... 12
count<4>             .XXXXX.................................. 5
count<2>             .XXX.................................... 3
data_tmp<4>          .XXXXXXX.X.XXXX......................... 12
$OpTx$FX_DC$36       ............XX.......................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               24/30
Number of signals used by logic mapping into function block:  24
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
data_tmp<2>          23      18<-   0   0     FB5_1         (b)     (b)
(unused)              0       0   /\5   0     FB5_2   52    I/O     (b)
div<9>                2       0   /\3   0     FB5_3   59    I/O     (b)
count<1>              2       0   \/3   0     FB5_4         (b)     (b)
(unused)              0       0   \/5   0     FB5_5   53    I/O     (b)
data_tmp<5>          18      13<-   0   0     FB5_6   54    I/O     (b)
(unused)              0       0   /\5   0     FB5_7   66    I/O     I
(unused)              0       0   \/5   0     FB5_8   56    I/O     (b)
(unused)              0       0   \/5   0     FB5_9   57    I/O     (b)
data_tmp<7>          20      15<-   0   0     FB5_10  68    I/O     (b)
(unused)              0       0   /\5   0     FB5_11  58    I/O     (b)
(unused)              0       0   \/2   3     FB5_12  60    I/O     (b)
(unused)              0       0   \/5   0     FB5_13  70    I/O     (b)
data_tmp<1>          22      17<-   0   0     FB5_14  61    I/O     (b)
(unused)              0       0   /\5   0     FB5_15  64    I/O     I
(unused)              0       0   /\5   0     FB5_16        (b)     (b)
(unused)              0       0   \/5   0     FB5_17  69    I/O     I
(unused)              0       0   \/5   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: clk                9: data_tmp<2>       17: div<2> 
  2: count<0>          10: data_tmp<5>       18: div<3> 
  3: count<1>          11: data_tmp<7>       19: div<4> 
  4: count<2>          12: dial<0>           20: div<5> 
  5: count<3>          13: dial<1>           21: div<6> 
  6: count<4>          14: dial<2>           22: div<7> 
  7: count<5>          15: div<0>            23: div<8> 
  8: data_tmp<1>       16: div<1>            24: output2<7> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
data_tmp<2>          XXXXXXX.X..XXX.........X................ 12
div<9>               X.............XXXXXXXXX................. 10
count<1>             XX...................................... 2
data_tmp<5>          XXXXXXX..X.XXX.........X................ 12
data_tmp<7>          XXXXXXX...XXXX.........X................ 12
data_tmp<1>          XXXXXXXX...XXX.........X................ 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               23/31
Number of signals used by logic mapping into function block:  23
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
div<8>                2       0   /\1   2     FB6_1         (b)     (b)
div<7>                2       0     0   3     FB6_2   106   I/O     (b)
div<6>                2       0     0   3     FB6_3         (b)     (b)
div<5>                2       0     0   3     FB6_4   111   I/O     (b)
div<4>                2       0     0   3     FB6_5   110   I/O     (b)
div<3>                2       0     0   3     FB6_6   112   I/O     (b)
div<2>                2       0     0   3     FB6_7         (b)     (b)
div<1>                2       0   \/3   0     FB6_8   113   I/O     (b)
(unused)              0       0   \/5   0     FB6_9   116   I/O     (b)
(unused)              0       0   \/5   0     FB6_10  115   I/O     (b)
address_tmp<0>       26      21<-   0   0     FB6_11  119   I/O     (b)
(unused)              0       0   /\5   0     FB6_12  120   I/O     (b)
div<11>               2       0   /\3   0     FB6_13        (b)     (b)
div<10>               2       0   \/3   0     FB6_14  121   I/O     (b)
(unused)              0       0   \/5   0     FB6_15  124   I/O     (b)
address_tmp<1>       24      19<-   0   0     FB6_16  117   I/O     (b)
(unused)              0       0   /\5   0     FB6_17  125   I/O     (b)
(unused)              0       0   /\5   0     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: address_tmp<0>     9: count<5>          17: div<3> 
  2: address_tmp<1>    10: dial<0>           18: div<4> 
  3: clk               11: dial<1>           19: div<5> 
  4: count<0>          12: dial<2>           20: div<6> 
  5: count<1>          13: div<0>            21: div<7> 
  6: count<2>          14: div<10>           22: div<8> 
  7: count<3>          15: div<1>            23: div<9> 
  8: count<4>          16: div<2>           

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
div<8>               ..X.........X.XXXXXXX................... 9
div<7>               ..X.........X.XXXXXX.................... 8
div<6>               ..X.........X.XXXXX..................... 7
div<5>               ..X.........X.XXXX...................... 6
div<4>               ..X.........X.XXX....................... 5
div<3>               ..X.........X.XX........................ 4
div<2>               ..X.........X.X......................... 3
div<1>               ..X.........X........................... 2
address_tmp<0>       X.XXXXXXXXXX............................ 11
div<11>              ..X.........XXXXXXXXXXX................. 12
div<10>              ..X.........X.XXXXXXXXX................. 11
address_tmp<1>       .XXXXXXXXXXX............................ 11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               15/39
Number of signals used by logic mapping into function block:  15
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB7_1         (b)     (b)
(unused)              0       0   /\1   4     FB7_2   71    I/O     (b)
(unused)              0       0     0   5     FB7_3   75    I/O     
output2<7>            2       0     0   3     FB7_4         (b)     (b)
state<1>              2       0     0   3     FB7_5   74    I/O     (b)
state<2>              2       0     0   3     FB7_6   76    I/O     (b)
div<0>                1       0     0   4     FB7_7   77    I/O     (b)
dount<3>              1       0     0   4     FB7_8   78    I/O     (b)
dount<4>              1       0     0   4     FB7_9   80    I/O     (b)
dount<5>              1       0     0   4     FB7_10  79    I/O     (b)
state<0>              1       0     0   4     FB7_11  82    I/O     (b)
(unused)              0       0   \/2   3     FB7_12  85    I/O     (b)
(unused)              0       0   \/5   0     FB7_13  81    I/O     (b)
address_tmp<5>       17      12<-   0   0     FB7_14  86    I/O     (b)
(unused)              0       0   /\5   0     FB7_15  87    I/O     (b)
(unused)              0       0   \/5   0     FB7_16  83    I/O     (b)
(unused)              0       0   \/5   0     FB7_17  88    I/O     (b)
address_tmp<2>       21      16<-   0   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: address_tmp<2>     6: count<2>          11: dial<1> 
  2: address_tmp<5>     7: count<3>          12: dial<2> 
  3: clk                8: count<4>          13: state<0> 
  4: count<0>           9: count<5>          14: state<19> 
  5: count<1>          10: dial<0>           15: state<1> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
output2<7>           ..X..........X.......................... 2
state<1>             ..X.........X........................... 2
state<2>             ..X.........X.X......................... 3
div<0>               ..X..................................... 1
dount<3>             ..X..................................... 1
dount<4>             ..X..................................... 1
dount<5>             ..X..................................... 1
state<0>             ..X..................................... 1
address_tmp<5>       .XXXXXXXXXXX............................ 11
address_tmp<2>       X.XXXXXXXXXX............................ 11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB8_1         (b)     
(unused)              0       0     0   5     FB8_2   91    I/O     
(unused)              0       0     0   5     FB8_3   95    I/O     
(unused)              0       0     0   5     FB8_4   97    I/O     
(unused)              0       0     0   5     FB8_5   92    I/O     
(unused)              0       0     0   5     FB8_6   93    I/O     
(unused)              0       0     0   5     FB8_7         (b)     
(unused)              0       0     0   5     FB8_8   94    I/O     
(unused)              0       0     0   5     FB8_9   96    I/O     
(unused)              0       0     0   5     FB8_10  101   I/O     
(unused)              0       0     0   5     FB8_11  98    I/O     
(unused)              0       0     0   5     FB8_12  100   I/O     
(unused)              0       0     0   5     FB8_13  103   I/O     
(unused)              0       0     0   5     FB8_14  102   I/O     
(unused)              0       0     0   5     FB8_15  104   I/O     
(unused)              0       0     0   5     FB8_16  107   I/O     
(unused)              0       0     0   5     FB8_17  105   I/O     
(unused)              0       0     0   5     FB8_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$FX_DC$36 <= dial(2)
	 XOR 
$OpTx$FX_DC$36 <= dial(1);





















































































FDCPE_a0: FDCPE port map (a(0),address_tmp(0),clk,'0','0');

FDCPE_a1: FDCPE port map (a(1),address_tmp(1),clk,'0','0');

FDCPE_a2: FDCPE port map (a(2),address_tmp(2),clk,'0','0');

FDCPE_a3: FDCPE port map (a(3),address_tmp(3),clk,'0','0');

FDCPE_a4: FDCPE port map (a(4),d_0.EXP,clk,'0','0');

FDCPE_a5: FDCPE port map (a(5),address_tmp(5),clk,'0','0');

FDCPE_address_tmp0: FDCPE port map (address_tmp(0),address_tmp_D(0),clk,'0','0');
address_tmp_D(0) <= ((EXP40_.EXP)
	OR (EXP41_.EXP)
	OR (dial(0) AND count(2) AND count(4) AND address_tmp(0))
	OR (count(2) AND count(1) AND count(4) AND address_tmp(0))
	OR (dial(0) AND count(2) AND count(1) AND count(3) AND 
	address_tmp(0))
	OR (dial(1) AND NOT count(2) AND NOT count(1) AND count(4) AND 
	address_tmp(0)));

FDCPE_address_tmp1: FDCPE port map (address_tmp(1),address_tmp_D(1),clk,'0','0');
address_tmp_D(1) <= ((EXP42_.EXP)
	OR (EXP43_.EXP)
	OR (dial(0) AND count(2) AND count(4) AND address_tmp(1))
	OR (NOT dial(0) AND NOT count(2) AND NOT count(1) AND address_tmp(1))
	OR (count(2) AND count(1) AND count(4) AND address_tmp(1))
	OR (dial(0) AND count(2) AND count(1) AND count(3) AND 
	address_tmp(1)));

FTCPE_address_tmp2: FTCPE port map (address_tmp(2),address_tmp_T(2),clk,'0','0');
address_tmp_T(2) <= ((EXP45_.EXP)
	OR (EXP51_.EXP)
	OR (NOT count(3) AND NOT count(0) AND address_tmp(2))
	OR (count(2) AND NOT count(1) AND count(0) AND NOT address_tmp(2))
	OR (NOT count(2) AND count(1) AND count(3) AND NOT address_tmp(2))
	OR (dial(0) AND NOT count(2) AND count(1) AND count(0) AND 
	NOT address_tmp(2)));

FDCPE_address_tmp3: FDCPE port map (address_tmp(3),address_tmp_D(3),clk,'0','0');
address_tmp_D(3) <= ((EXP14_.EXP)
	OR (EXP17_.EXP)
	OR (count(5) AND NOT address_tmp(3))
	OR (dial(0) AND count(2) AND NOT address_tmp(3))
	OR (dial(1) AND NOT count(2) AND NOT count(1) AND NOT address_tmp(3))
	OR (count(2) AND count(1) AND count(4) AND NOT address_tmp(3)));

FTCPE_address_tmp4: FTCPE port map (address_tmp(4),address_tmp_T(4),clk,'0','0');
address_tmp_T(4) <= ((EXP16_.EXP)
	OR (a_4.EXP)
	OR (NOT dial(0) AND dial(2) AND NOT dial(1) AND count(3) AND 
	NOT count(4) AND NOT count(5) AND address_tmp(4))
	OR (NOT dial(0) AND NOT dial(2) AND dial(1) AND count(3) AND 
	NOT count(4) AND NOT count(5) AND address_tmp(4))
	OR (NOT dial(0) AND dial(2) AND NOT dial(1) AND count(2) AND 
	count(1) AND NOT count(4) AND NOT count(5) AND address_tmp(4))
	OR (NOT dial(0) AND NOT dial(2) AND dial(1) AND count(2) AND 
	count(1) AND NOT count(4) AND NOT count(5) AND address_tmp(4)));

FDCPE_address_tmp5: FDCPE port map (address_tmp(5),address_tmp_D(5),clk,'0','0');
address_tmp_D(5) <= ((EXP48_.EXP)
	OR (EXP49_.EXP)
	OR (dial(0) AND count(2) AND NOT count(1) AND address_tmp(5))
	OR (dial(0) AND count(2) AND count(3) AND address_tmp(5))
	OR (NOT count(1) AND NOT count(3) AND NOT count(4) AND address_tmp(5))
	OR (dial(1) AND NOT count(2) AND NOT count(1) AND count(4) AND 
	address_tmp(5)));

FTCPE_count0: FTCPE port map (count(0),count_T(0),clk,'0','0');
count_T(0) <= (NOT count(2) AND NOT count(1) AND count(3) AND NOT count(4) AND 
	NOT count(0) AND count(5));

FTCPE_count1: FTCPE port map (count(1),count(0),clk,'0','0');

FTCPE_count2: FTCPE port map (count(2),count_T(2),clk,'0','0');
count_T(2) <= (count(1) AND count(0));

FTCPE_count3: FTCPE port map (count(3),count_T(3),clk,'0','0');
count_T(3) <= ((count(2) AND count(1) AND count(0))
	OR (NOT count(2) AND NOT count(1) AND count(3) AND NOT count(4) AND 
	NOT count(0) AND count(5)));

FTCPE_count4: FTCPE port map (count(4),count_T(4),clk,'0','0');
count_T(4) <= (count(2) AND count(1) AND count(3) AND count(0));

FTCPE_count5: FTCPE port map (count(5),count_T(5),clk,'0','0');
count_T(5) <= ((count(2) AND count(1) AND count(3) AND count(4) AND 
	count(0))
	OR (NOT count(2) AND NOT count(1) AND count(3) AND NOT count(4) AND 
	NOT count(0) AND count(5)));

FDCPE_d0: FDCPE port map (d(0),data_tmp(0),clk,'0','0');

FDCPE_d1: FDCPE port map (d(1),data_tmp(1),clk,'0','0');

FDCPE_d2: FDCPE port map (d(2),data_tmp(2),clk,'0','0');

FDCPE_d3: FDCPE port map (d(3),data_tmp(3),clk,'0','0');

FDCPE_d4: FDCPE port map (d(4),data_tmp(4),clk,'0','0');

FDCPE_d5: FDCPE port map (d(5),data_tmp(5),clk,'0','0');

FDCPE_d6: FDCPE port map (d(6),data_tmp(6),clk,'0','0');

FDCPE_d7: FDCPE port map (d(7),data_tmp(7),clk,'0','0');

FDCPE_data_tmp0: FDCPE port map (data_tmp(0),data_tmp_D(0),clk,'0','0');
data_tmp_D(0) <= ((EXP22_.EXP)
	OR (EXP23_.EXP)
	OR (count(5) AND NOT data_tmp(0))
	OR (dial(0) AND dial(2) AND NOT data_tmp(0))
	OR (dial(0) AND dial(1) AND NOT data_tmp(0))
	OR (dial(2) AND dial(1) AND NOT data_tmp(0)));

FDCPE_data_tmp1: FDCPE port map (data_tmp(1),data_tmp_D(1),clk,'0','0');
data_tmp_D(1) <= ((EXP34_.EXP)
	OR (EXP35_.EXP)
	OR (count(5) AND data_tmp(1))
	OR (dial(0) AND count(2) AND count(4) AND data_tmp(1))
	OR (count(2) AND count(1) AND count(3) AND data_tmp(1))
	OR (dial(1) AND NOT count(2) AND NOT count(1) AND count(4) AND 
	data_tmp(1)));

FDCPE_data_tmp2: FDCPE port map (data_tmp(2),data_tmp_D(2),clk,'0','0');
data_tmp_D(2) <= ((EXP27_.EXP)
	OR (EXP38_.EXP)
	OR (count(5) AND data_tmp(2))
	OR (dial(0) AND count(2) AND count(4) AND data_tmp(2))
	OR (count(2) AND count(1) AND count(3) AND data_tmp(2))
	OR (dial(1) AND NOT count(2) AND NOT count(1) AND count(4) AND 
	data_tmp(2)));

FDCPE_data_tmp3: FDCPE port map (data_tmp(3),data_tmp_D(3),clk,'0','0');
data_tmp_D(3) <= ((EXP11_.EXP)
	OR (EXP12_.EXP)
	OR (dial(0) AND count(2) AND count(4) AND data_tmp(3))
	OR (dial(1) AND NOT count(2) AND NOT count(1) AND data_tmp(3))
	OR (dial(0) AND count(2) AND count(1) AND count(3) AND 
	data_tmp(3))
	OR (NOT dial(0) AND dial(2) AND NOT dial(1) AND NOT count(2) AND 
	NOT count(1) AND count(3) AND NOT count(4) AND NOT count(5)));

FDCPE_data_tmp4: FDCPE port map (data_tmp(4),data_tmp_D(4),clk,'0','0');
data_tmp_D(4) <= ((EXP25_.EXP)
	OR (EXP26_.EXP)
	OR (count(5) AND data_tmp(4))
	OR (dial(0) AND count(2) AND count(4) AND data_tmp(4))
	OR (dial(0) AND count(2) AND count(1) AND count(3) AND 
	data_tmp(4))
	OR (dial(1) AND NOT count(2) AND NOT count(1) AND count(4) AND 
	data_tmp(4)));

FDCPE_data_tmp5: FDCPE port map (data_tmp(5),data_tmp_D(5),clk,'0','0');
data_tmp_D(5) <= ((EXP28_.EXP)
	OR (EXP29_.EXP)
	OR (NOT count(2) AND NOT count(3) AND NOT count(4) AND data_tmp(5))
	OR (dial(1) AND NOT count(2) AND NOT count(1) AND NOT count(3) AND 
	data_tmp(5))
	OR (NOT dial(0) AND dial(2) AND NOT dial(1) AND count(2) AND 
	count(1) AND count(3) AND NOT count(4) AND NOT count(5))
	OR (NOT dial(0) AND NOT dial(2) AND dial(1) AND count(2) AND 
	count(3) AND NOT count(4) AND count(0) AND NOT count(5)));

FDCPE_data_tmp6: FDCPE port map (data_tmp(6),data_tmp_D(6),clk,'0','0');
data_tmp_D(6) <= ((EXP18_.EXP)
	OR (EXP19_.EXP)
	OR (count(5) AND data_tmp(6))
	OR (dial(0) AND count(2) AND count(4) AND data_tmp(6))
	OR (dial(1) AND NOT count(2) AND NOT count(1) AND count(4) AND 
	data_tmp(6))
	OR (NOT dial(1) AND count(2) AND count(1) AND count(3) AND 
	data_tmp(6)));

FDCPE_data_tmp7: FDCPE port map (data_tmp(7),data_tmp_D(7),clk,'0','0');
data_tmp_D(7) <= ((EXP31_.EXP)
	OR (EXP32_.EXP)
	OR (count(5) AND data_tmp(7))
	OR (dial(0) AND count(2) AND count(4) AND data_tmp(7))
	OR (dial(0) AND count(2) AND count(1) AND count(3) AND 
	data_tmp(7))
	OR (dial(1) AND NOT count(2) AND NOT count(1) AND count(4) AND 
	data_tmp(7)));

FTCPE_div0: FTCPE port map (div(0),'1',clk,'0','0');

FTCPE_div1: FTCPE port map (div(1),div(0),clk,'0','0');

FTCPE_div2: FTCPE port map (div(2),div_T(2),clk,'0','0');
div_T(2) <= (div(0) AND div(1));

FTCPE_div3: FTCPE port map (div(3),div_T(3),clk,'0','0');
div_T(3) <= (div(0) AND div(1) AND div(2));

FTCPE_div4: FTCPE port map (div(4),div_T(4),clk,'0','0');
div_T(4) <= (div(0) AND div(1) AND div(2) AND div(3));

FTCPE_div5: FTCPE port map (div(5),div_T(5),clk,'0','0');
div_T(5) <= (div(0) AND div(1) AND div(2) AND div(3) AND div(4));

FTCPE_div6: FTCPE port map (div(6),div_T(6),clk,'0','0');
div_T(6) <= (div(0) AND div(1) AND div(2) AND div(3) AND div(4) AND 
	div(5));

FTCPE_div7: FTCPE port map (div(7),div_T(7),clk,'0','0');
div_T(7) <= (div(0) AND div(1) AND div(2) AND div(3) AND div(4) AND 
	div(5) AND div(6));

FTCPE_div8: FTCPE port map (div(8),div_T(8),clk,'0','0');
div_T(8) <= (div(0) AND div(1) AND div(2) AND div(3) AND div(4) AND 
	div(5) AND div(6) AND div(7));

FTCPE_div9: FTCPE port map (div(9),div_T(9),clk,'0','0');
div_T(9) <= (div(0) AND div(1) AND div(2) AND div(3) AND div(4) AND 
	div(5) AND div(6) AND div(7) AND div(8));

FTCPE_div10: FTCPE port map (div(10),div_T(10),clk,'0','0');
div_T(10) <= (div(0) AND div(1) AND div(2) AND div(3) AND div(4) AND 
	div(5) AND div(6) AND div(7) AND div(8) AND div(9));

FTCPE_div11: FTCPE port map (div(11),div_T(11),clk,'0','0');
div_T(11) <= (div(0) AND div(10) AND div(1) AND div(2) AND div(3) AND 
	div(4) AND div(5) AND div(6) AND div(7) AND div(8) AND div(9));

FTCPE_dount0: FTCPE port map (dount(0),dount_T(0),clk,'0','0');
dount_T(0) <= ((NOT dount(2) AND NOT dount(3) AND NOT dount(4) AND NOT dount(5))
	OR (NOT dount(0) AND NOT dount(1) AND NOT dount(3) AND NOT dount(4) AND 
	NOT dount(5)));

FTCPE_dount1: FTCPE port map (dount(1),dount_T(1),clk,'0','0');
dount_T(1) <= (dount(0) AND NOT dount(2) AND NOT dount(3) AND NOT dount(4) AND 
	NOT dount(5));

FTCPE_dount2: FTCPE port map (dount(2),dount_T(2),clk,'0','0');
dount_T(2) <= (dount(0) AND dount(1) AND NOT dount(2) AND NOT dount(3) AND 
	NOT dount(4) AND NOT dount(5));

FTCPE_dount3: FTCPE port map (dount(3),'0',clk,'0','0');

FTCPE_dount4: FTCPE port map (dount(4),'0',clk,'0','0');

FTCPE_dount5: FTCPE port map (dount(5),'0',clk,'0','0');

FDCPE_fsk: FDCPE port map (fsk,div(11),clk,'0','0');

FDCPE_io_ud: FDCPE port map (io_ud,io_ud_D,clk,'0','0');
io_ud_D <= (count(2) AND count(1) AND NOT count(3) AND count(4) AND 
	count(0) AND NOT count(5));

FDCPE_mst_rst: FDCPE port map (mst_rst,dount(1).EXP,clk,'0','0');

FDCPE_output27: FDCPE port map (output2(7),state(19),clk,'0','0');

FTCPE_state0: FTCPE port map (state(0),'1',clk,'0','0');

FTCPE_state1: FTCPE port map (state(1),state(0),clk,'0','0');

FTCPE_state2: FTCPE port map (state(2),state_T(2),clk,'0','0');
state_T(2) <= (state(0) AND state(1));

FTCPE_state3: FTCPE port map (state(3),state_T(3),clk,'0','0');
state_T(3) <= (state(0) AND state(1) AND state(2));

FTCPE_state4: FTCPE port map (state(4),state_T(4),clk,'0','0');
state_T(4) <= (state(0) AND state(1) AND state(2) AND state(3));

FTCPE_state5: FTCPE port map (state(5),state_T(5),clk,'0','0');
state_T(5) <= (state(0) AND state(1) AND state(2) AND state(3) AND 
	state(4));

FTCPE_state6: FTCPE port map (state(6),state_T(6),clk,'0','0');
state_T(6) <= (state(0) AND state(1) AND state(2) AND state(3) AND 
	state(4) AND state(5));

FTCPE_state7: FTCPE port map (state(7),state_T(7),clk,'0','0');
state_T(7) <= (state(0) AND state(1) AND state(2) AND state(3) AND 
	state(4) AND state(5) AND state(6));

FTCPE_state8: FTCPE port map (state(8),state_T(8),clk,'0','0');
state_T(8) <= (state(0) AND state(1) AND state(2) AND state(3) AND 
	state(4) AND state(5) AND state(6) AND state(7));

FTCPE_state9: FTCPE port map (state(9),state_T(9),clk,'0','0');
state_T(9) <= (state(0) AND state(1) AND state(2) AND state(3) AND 
	state(4) AND state(5) AND state(6) AND state(7) AND state(8));

FTCPE_state10: FTCPE port map (state(10),state_T(10),clk,'0','0');
state_T(10) <= (state(0) AND state(1) AND state(2) AND state(3) AND 
	state(4) AND state(5) AND state(6) AND state(7) AND state(8) AND 
	state(9));

FTCPE_state11: FTCPE port map (state(11),state_T(11),clk,'0','0');
state_T(11) <= (state(0) AND state(10) AND state(1) AND state(2) AND 
	state(3) AND state(4) AND state(5) AND state(6) AND state(7) AND 
	state(8) AND state(9));

FTCPE_state12: FTCPE port map (state(12),state_T(12),clk,'0','0');
state_T(12) <= (state(0) AND state(10) AND state(11) AND state(1) AND 
	state(2) AND state(3) AND state(4) AND state(5) AND state(6) AND 
	state(7) AND state(8) AND state(9));

FTCPE_state13: FTCPE port map (state(13),state_T(13),clk,'0','0');
state_T(13) <= (state(0) AND state(10) AND state(11) AND state(12) AND 
	state(1) AND state(2) AND state(3) AND state(4) AND state(5) AND 
	state(6) AND state(7) AND state(8) AND state(9));

FTCPE_state14: FTCPE port map (state(14),state_T(14),clk,'0','0');
state_T(14) <= (state(0) AND state(10) AND state(11) AND state(12) AND 
	state(13) AND state(1) AND state(2) AND state(3) AND state(4) AND 
	state(5) AND state(6) AND state(7) AND state(8) AND state(9));

FTCPE_state15: FTCPE port map (state(15),state_T(15),clk,'0','0');
state_T(15) <= (state(0) AND state(10) AND state(11) AND state(12) AND 
	state(13) AND state(14) AND state(1) AND state(2) AND state(3) AND 
	state(4) AND state(5) AND state(6) AND state(7) AND state(8) AND 
	state(9));

FTCPE_state16: FTCPE port map (state(16),state_T(16),clk,'0','0');
state_T(16) <= (state(0) AND state(10) AND state(11) AND state(12) AND 
	state(13) AND state(14) AND state(15) AND state(1) AND state(2) AND 
	state(3) AND state(4) AND state(5) AND state(6) AND state(7) AND 
	state(8) AND state(9));

FTCPE_state17: FTCPE port map (state(17),state_T(17),clk,'0','0');
state_T(17) <= (state(0) AND state(10) AND state(11) AND state(12) AND 
	state(13) AND state(14) AND state(15) AND state(16) AND state(1) AND 
	state(2) AND state(3) AND state(4) AND state(5) AND state(6) AND 
	state(7) AND state(8) AND state(9));

FTCPE_state18: FTCPE port map (state(18),state_T(18),clk,'0','0');
state_T(18) <= (state(0) AND state(10) AND state(11) AND state(12) AND 
	state(13) AND state(14) AND state(15) AND state(16) AND state(17) AND 
	state(1) AND state(2) AND state(3) AND state(4) AND state(5) AND 
	state(6) AND state(7) AND state(8) AND state(9));

FTCPE_state19: FTCPE port map (state(19),state_T(19),clk,'0','0');
state_T(19) <= (state(0) AND state(10) AND state(11) AND state(12) AND 
	state(13) AND state(14) AND state(15) AND state(16) AND state(17) AND 
	state(18) AND state(1) AND state(2) AND state(3) AND state(4) AND 
	state(5) AND state(6) AND state(7) AND state(8) AND state(9));


wrb <= NOT clk;

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-5-TQ144


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 VCC                              73 VCC                           
  2 KPR                              74 KPR                           
  3 mst_rst                          75 KPR                           
  4 KPR                              76 KPR                           
  5 KPR                              77 KPR                           
  6 a<4>                             78 KPR                           
  7 d<0>                             79 KPR                           
  8 VCC                              80 KPR                           
  9 a<5>                             81 KPR                           
 10 d<2>                             82 KPR                           
 11 KPR                              83 KPR                           
 12 a<2>                             84 VCC                           
 13 d<4>                             85 KPR                           
 14 a<3>                             86 KPR                           
 15 d<6>                             87 KPR                           
 16 a<0>                             88 KPR                           
 17 d<7>                             89 GND                           
 18 GND                              90 GND                           
 19 a<1>                             91 KPR                           
 20 KPR                              92 KPR                           
 21 d<5>                             93 KPR                           
 22 KPR                              94 KPR                           
 23 d<3>                             95 KPR                           
 24 KPR                              96 KPR                           
 25 d<1>                             97 KPR                           
 26 wrb                              98 KPR                           
 27 KPR                              99 GND                           
 28 KPR                             100 KPR                           
 29 GND                             101 KPR                           
 30 KPR                             102 KPR                           
 31 io_ud                           103 KPR                           
 32 fsk                             104 KPR                           
 33 KPR                             105 KPR                           
 34 KPR                             106 KPR                           
 35 KPR                             107 KPR                           
 36 GND                             108 GND                           
 37 VCC                             109 VCC                           
 38 KPR                             110 KPR                           
 39 KPR                             111 KPR                           
 40 KPR                             112 KPR                           
 41 KPR                             113 KPR                           
 42 VCC                             114 GND                           
 43 KPR                             115 KPR                           
 44 KPR                             116 KPR                           
 45 KPR                             117 KPR                           
 46 KPR                             118 KPR                           
 47 GND                             119 KPR                           
 48 KPR                             120 KPR                           
 49 KPR                             121 KPR                           
 50 KPR                             122 TDO                           
 51 KPR                             123 GND                           
 52 KPR                             124 KPR                           
 53 KPR                             125 KPR                           
 54 KPR                             126 KPR                           
 55 VCC                             127 VCC                           
 56 KPR                             128 clk                           
 57 KPR                             129 KPR                           
 58 KPR                             130 KPR                           
 59 KPR                             131 KPR                           
 60 KPR                             132 KPR                           
 61 KPR                             133 KPR                           
 62 GND                             134 KPR                           
 63 TDI                             135 KPR                           
 64 dial<2>                         136 KPR                           
 65 TMS                             137 KPR                           
 66 dial<1>                         138 KPR                           
 67 TCK                             139 KPR                           
 68 KPR                             140 KPR                           
 69 dial<0>                         141 VCC                           
 70 KPR                             142 KPR                           
 71 KPR                             143 KPR                           
 72 GND                             144 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-5-TQ144
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
