#ifndef BCM2837_GPCLK_REGISTER_MAPPING_H
#define BCM2837_GPCLK_REGISTER_MAPPING_H

#define GPCLK_BASE_ADDR 0x3F101070
#define GPCLK0_CTRL_REG_ADDR 0x3F101070
#define GPCLK0_DIV_REG_ADDR 0x3F101074
#define GPCLK1_CTRL_REG_ADDR 0x3F101078
#define GPCLK1_DIV_REG_ADDR 0x3F10107C
#define GPCLK2_CTRL_REG_ADDR 0x3F101080
#define GPCLK2_DIV_REG_ADDR 0x3F101084

#define GPCLK_MAPPING_SIZE_BYTES 24

#define GPCLK_MAPPING_SIZE_UINT 6

#define GPCLK0_CTRL_UINTP_POS 0
#define GPCLK0_DIV_UINTP_POS 1
#define GPCLK1_CTRL_UINTP_POS 2
#define GPCLK1_DIV_UINTP_POS 3
#define GPCLK2_CTRL_UINTP_POS 4
#define GPCLK2_DIV_UINTP_POS 5

#endif
