

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:17:03 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    10.580|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  18421|  18421|  18421|  18421|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  18420|  18420|      3070|          -|          -|     6|    no    |
        | + Row_Loop             |   3068|   3068|       236|          -|          -|    13|    no    |
        |  ++ Col_Loop           |    234|    234|        18|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop    |     16|     16|         8|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    336|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    116|    -|
|Register         |        -|      -|     173|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     239|    691|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_fcmp_32nbkb_U1  |max_pool_fcmp_32nbkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_fu_300_p2     |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_229_p2     |     +    |      0|  0|  15|           8|           4|
    |add_ln29_1_fu_408_p2   |     +    |      0|  0|  11|          13|          13|
    |add_ln29_fu_377_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln36_1_fu_342_p2   |     +    |      0|  0|  11|          11|          11|
    |add_ln36_fu_310_p2     |     +    |      0|  0|  15|           8|           8|
    |c_fu_261_p2            |     +    |      0|  0|  13|           4|           1|
    |f_fu_215_p2            |     +    |      0|  0|  12|           3|           1|
    |i_fu_291_p2            |     +    |      0|  0|  15|           5|           5|
    |j_fu_368_p2            |     +    |      0|  0|  15|           5|           5|
    |mpc_fu_362_p2          |     +    |      0|  0|  10|           2|           1|
    |mpr_fu_285_p2          |     +    |      0|  0|  10|           2|           1|
    |r_fu_241_p2            |     +    |      0|  0|  13|           4|           1|
    |sub_ln29_fu_402_p2     |     -    |      0|  0|  11|          13|          13|
    |sub_ln36_fu_336_p2     |     -    |      0|  0|  11|          11|          11|
    |and_ln29_1_fu_495_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_489_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_209_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln13_fu_235_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_255_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_279_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_356_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_1_fu_459_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_2_fu_471_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_3_fu_477_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_453_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln29_1_fu_483_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_465_p2      |    or    |      0|  0|   2|           1|           1|
    |max_2_fu_501_p3        |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 336|         186|         147|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  44|          9|    1|          9|
    |c_0_reg_144      |   9|          2|    4|          8|
    |f_0_reg_110      |   9|          2|    3|          6|
    |max_0_reg_156    |   9|          2|   32|         64|
    |max_1_reg_180    |   9|          2|   32|         64|
    |mpc_0_reg_192    |   9|          2|    2|          4|
    |mpr_0_reg_169    |   9|          2|    2|          4|
    |phi_mul_reg_132  |   9|          2|    8|         16|
    |r_0_reg_121      |   9|          2|    4|          8|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 116|         25|   88|        183|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln13_reg_526     |   8|   0|    8|          0|
    |ap_CS_fsm            |   8|   0|    8|          0|
    |c_0_reg_144          |   4|   0|    4|          0|
    |c_reg_547            |   4|   0|    4|          0|
    |f_0_reg_110          |   3|   0|    3|          0|
    |f_reg_511            |   3|   0|    3|          0|
    |max_0_reg_156        |  32|   0|   32|          0|
    |max_1_reg_180        |  32|   0|   32|          0|
    |max_reg_583          |  32|   0|   32|          0|
    |mpc_0_reg_192        |   2|   0|    2|          0|
    |mpc_reg_573          |   2|   0|    2|          0|
    |mpr_0_reg_169        |   2|   0|    2|          0|
    |mpr_reg_560          |   2|   0|    2|          0|
    |mul_ln29_reg_565     |   9|   0|   10|          1|
    |phi_mul_reg_132      |   8|   0|    8|          0|
    |r_0_reg_121          |   4|   0|    4|          0|
    |r_reg_534            |   4|   0|    4|          0|
    |shl_ln1_reg_552      |   4|   0|    5|          1|
    |shl_ln_reg_539       |   4|   0|    5|          1|
    |zext_ln13_1_reg_521  |   3|   0|   11|          8|
    |zext_ln13_reg_516    |   3|   0|   13|         10|
    +---------------------+----+----+-----+-----------+
    |Total                | 173|   0|  194|         21|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   max_pool   | return value |
|conv_out_address0      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   10|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

