
STM32L152RBT6A_setup.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba64  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000534  0800bba0  0800bba0  0001bba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c0d4  0800c0d4  000200f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c0d4  0800c0d4  0001c0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c0dc  0800c0dc  000200f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c0dc  0800c0dc  0001c0dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c0e0  0800c0e0  0001c0e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f0  20000000  0800c0e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000454c  200000f0  0800c1d4  000200f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  2000463c  0800c1d4  0002463c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a615  00000000  00000000  00020119  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003920  00000000  00000000  0003a72e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d0  00000000  00000000  0003e050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001290  00000000  00000000  0003f420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001879b  00000000  00000000  000406b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019926  00000000  00000000  00058e4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089e6f  00000000  00000000  00072771  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fc5e0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000577c  00000000  00000000  000fc634  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	200000f0 	.word	0x200000f0
 8000158:	00000000 	.word	0x00000000
 800015c:	0800bb88 	.word	0x0800bb88

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	200000f4 	.word	0x200000f4
 8000178:	0800bb88 	.word	0x0800bb88

0800017c <__aeabi_drsub>:
 800017c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000180:	e002      	b.n	8000188 <__adddf3>
 8000182:	bf00      	nop

08000184 <__aeabi_dsub>:
 8000184:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000188 <__adddf3>:
 8000188:	b530      	push	{r4, r5, lr}
 800018a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800018e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000192:	ea94 0f05 	teq	r4, r5
 8000196:	bf08      	it	eq
 8000198:	ea90 0f02 	teqeq	r0, r2
 800019c:	bf1f      	itttt	ne
 800019e:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001a6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001aa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ae:	f000 80e2 	beq.w	8000376 <__adddf3+0x1ee>
 80001b2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001b6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ba:	bfb8      	it	lt
 80001bc:	426d      	neglt	r5, r5
 80001be:	dd0c      	ble.n	80001da <__adddf3+0x52>
 80001c0:	442c      	add	r4, r5
 80001c2:	ea80 0202 	eor.w	r2, r0, r2
 80001c6:	ea81 0303 	eor.w	r3, r1, r3
 80001ca:	ea82 0000 	eor.w	r0, r2, r0
 80001ce:	ea83 0101 	eor.w	r1, r3, r1
 80001d2:	ea80 0202 	eor.w	r2, r0, r2
 80001d6:	ea81 0303 	eor.w	r3, r1, r3
 80001da:	2d36      	cmp	r5, #54	; 0x36
 80001dc:	bf88      	it	hi
 80001de:	bd30      	pophi	{r4, r5, pc}
 80001e0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001ec:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f0:	d002      	beq.n	80001f8 <__adddf3+0x70>
 80001f2:	4240      	negs	r0, r0
 80001f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000200:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x84>
 8000206:	4252      	negs	r2, r2
 8000208:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800020c:	ea94 0f05 	teq	r4, r5
 8000210:	f000 80a7 	beq.w	8000362 <__adddf3+0x1da>
 8000214:	f1a4 0401 	sub.w	r4, r4, #1
 8000218:	f1d5 0e20 	rsbs	lr, r5, #32
 800021c:	db0d      	blt.n	800023a <__adddf3+0xb2>
 800021e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000222:	fa22 f205 	lsr.w	r2, r2, r5
 8000226:	1880      	adds	r0, r0, r2
 8000228:	f141 0100 	adc.w	r1, r1, #0
 800022c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000230:	1880      	adds	r0, r0, r2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	4159      	adcs	r1, r3
 8000238:	e00e      	b.n	8000258 <__adddf3+0xd0>
 800023a:	f1a5 0520 	sub.w	r5, r5, #32
 800023e:	f10e 0e20 	add.w	lr, lr, #32
 8000242:	2a01      	cmp	r2, #1
 8000244:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000248:	bf28      	it	cs
 800024a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800024e:	fa43 f305 	asr.w	r3, r3, r5
 8000252:	18c0      	adds	r0, r0, r3
 8000254:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000258:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800025c:	d507      	bpl.n	800026e <__adddf3+0xe6>
 800025e:	f04f 0e00 	mov.w	lr, #0
 8000262:	f1dc 0c00 	rsbs	ip, ip, #0
 8000266:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026a:	eb6e 0101 	sbc.w	r1, lr, r1
 800026e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000272:	d31b      	bcc.n	80002ac <__adddf3+0x124>
 8000274:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000278:	d30c      	bcc.n	8000294 <__adddf3+0x10c>
 800027a:	0849      	lsrs	r1, r1, #1
 800027c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000280:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000284:	f104 0401 	add.w	r4, r4, #1
 8000288:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800028c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000290:	f080 809a 	bcs.w	80003c8 <__adddf3+0x240>
 8000294:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000298:	bf08      	it	eq
 800029a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800029e:	f150 0000 	adcs.w	r0, r0, #0
 80002a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002a6:	ea41 0105 	orr.w	r1, r1, r5
 80002aa:	bd30      	pop	{r4, r5, pc}
 80002ac:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b0:	4140      	adcs	r0, r0
 80002b2:	eb41 0101 	adc.w	r1, r1, r1
 80002b6:	3c01      	subs	r4, #1
 80002b8:	bf28      	it	cs
 80002ba:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002be:	d2e9      	bcs.n	8000294 <__adddf3+0x10c>
 80002c0:	f091 0f00 	teq	r1, #0
 80002c4:	bf04      	itt	eq
 80002c6:	4601      	moveq	r1, r0
 80002c8:	2000      	moveq	r0, #0
 80002ca:	fab1 f381 	clz	r3, r1
 80002ce:	bf08      	it	eq
 80002d0:	3320      	addeq	r3, #32
 80002d2:	f1a3 030b 	sub.w	r3, r3, #11
 80002d6:	f1b3 0220 	subs.w	r2, r3, #32
 80002da:	da0c      	bge.n	80002f6 <__adddf3+0x16e>
 80002dc:	320c      	adds	r2, #12
 80002de:	dd08      	ble.n	80002f2 <__adddf3+0x16a>
 80002e0:	f102 0c14 	add.w	ip, r2, #20
 80002e4:	f1c2 020c 	rsb	r2, r2, #12
 80002e8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002ec:	fa21 f102 	lsr.w	r1, r1, r2
 80002f0:	e00c      	b.n	800030c <__adddf3+0x184>
 80002f2:	f102 0214 	add.w	r2, r2, #20
 80002f6:	bfd8      	it	le
 80002f8:	f1c2 0c20 	rsble	ip, r2, #32
 80002fc:	fa01 f102 	lsl.w	r1, r1, r2
 8000300:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000304:	bfdc      	itt	le
 8000306:	ea41 010c 	orrle.w	r1, r1, ip
 800030a:	4090      	lslle	r0, r2
 800030c:	1ae4      	subs	r4, r4, r3
 800030e:	bfa2      	ittt	ge
 8000310:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000314:	4329      	orrge	r1, r5
 8000316:	bd30      	popge	{r4, r5, pc}
 8000318:	ea6f 0404 	mvn.w	r4, r4
 800031c:	3c1f      	subs	r4, #31
 800031e:	da1c      	bge.n	800035a <__adddf3+0x1d2>
 8000320:	340c      	adds	r4, #12
 8000322:	dc0e      	bgt.n	8000342 <__adddf3+0x1ba>
 8000324:	f104 0414 	add.w	r4, r4, #20
 8000328:	f1c4 0220 	rsb	r2, r4, #32
 800032c:	fa20 f004 	lsr.w	r0, r0, r4
 8000330:	fa01 f302 	lsl.w	r3, r1, r2
 8000334:	ea40 0003 	orr.w	r0, r0, r3
 8000338:	fa21 f304 	lsr.w	r3, r1, r4
 800033c:	ea45 0103 	orr.w	r1, r5, r3
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	f1c4 040c 	rsb	r4, r4, #12
 8000346:	f1c4 0220 	rsb	r2, r4, #32
 800034a:	fa20 f002 	lsr.w	r0, r0, r2
 800034e:	fa01 f304 	lsl.w	r3, r1, r4
 8000352:	ea40 0003 	orr.w	r0, r0, r3
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	fa21 f004 	lsr.w	r0, r1, r4
 800035e:	4629      	mov	r1, r5
 8000360:	bd30      	pop	{r4, r5, pc}
 8000362:	f094 0f00 	teq	r4, #0
 8000366:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036a:	bf06      	itte	eq
 800036c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000370:	3401      	addeq	r4, #1
 8000372:	3d01      	subne	r5, #1
 8000374:	e74e      	b.n	8000214 <__adddf3+0x8c>
 8000376:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037a:	bf18      	it	ne
 800037c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000380:	d029      	beq.n	80003d6 <__adddf3+0x24e>
 8000382:	ea94 0f05 	teq	r4, r5
 8000386:	bf08      	it	eq
 8000388:	ea90 0f02 	teqeq	r0, r2
 800038c:	d005      	beq.n	800039a <__adddf3+0x212>
 800038e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000392:	bf04      	itt	eq
 8000394:	4619      	moveq	r1, r3
 8000396:	4610      	moveq	r0, r2
 8000398:	bd30      	pop	{r4, r5, pc}
 800039a:	ea91 0f03 	teq	r1, r3
 800039e:	bf1e      	ittt	ne
 80003a0:	2100      	movne	r1, #0
 80003a2:	2000      	movne	r0, #0
 80003a4:	bd30      	popne	{r4, r5, pc}
 80003a6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003aa:	d105      	bne.n	80003b8 <__adddf3+0x230>
 80003ac:	0040      	lsls	r0, r0, #1
 80003ae:	4149      	adcs	r1, r1
 80003b0:	bf28      	it	cs
 80003b2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003b6:	bd30      	pop	{r4, r5, pc}
 80003b8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003bc:	bf3c      	itt	cc
 80003be:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c2:	bd30      	popcc	{r4, r5, pc}
 80003c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003cc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d0:	f04f 0000 	mov.w	r0, #0
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003da:	bf1a      	itte	ne
 80003dc:	4619      	movne	r1, r3
 80003de:	4610      	movne	r0, r2
 80003e0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e4:	bf1c      	itt	ne
 80003e6:	460b      	movne	r3, r1
 80003e8:	4602      	movne	r2, r0
 80003ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ee:	bf06      	itte	eq
 80003f0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f4:	ea91 0f03 	teqeq	r1, r3
 80003f8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	bf00      	nop

08000400 <__aeabi_ui2d>:
 8000400:	f090 0f00 	teq	r0, #0
 8000404:	bf04      	itt	eq
 8000406:	2100      	moveq	r1, #0
 8000408:	4770      	bxeq	lr
 800040a:	b530      	push	{r4, r5, lr}
 800040c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000410:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000414:	f04f 0500 	mov.w	r5, #0
 8000418:	f04f 0100 	mov.w	r1, #0
 800041c:	e750      	b.n	80002c0 <__adddf3+0x138>
 800041e:	bf00      	nop

08000420 <__aeabi_i2d>:
 8000420:	f090 0f00 	teq	r0, #0
 8000424:	bf04      	itt	eq
 8000426:	2100      	moveq	r1, #0
 8000428:	4770      	bxeq	lr
 800042a:	b530      	push	{r4, r5, lr}
 800042c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000430:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000434:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000438:	bf48      	it	mi
 800043a:	4240      	negmi	r0, r0
 800043c:	f04f 0100 	mov.w	r1, #0
 8000440:	e73e      	b.n	80002c0 <__adddf3+0x138>
 8000442:	bf00      	nop

08000444 <__aeabi_f2d>:
 8000444:	0042      	lsls	r2, r0, #1
 8000446:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044a:	ea4f 0131 	mov.w	r1, r1, rrx
 800044e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000452:	bf1f      	itttt	ne
 8000454:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000458:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800045c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000460:	4770      	bxne	lr
 8000462:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000466:	bf08      	it	eq
 8000468:	4770      	bxeq	lr
 800046a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800046e:	bf04      	itt	eq
 8000470:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 7460 	mov.w	r4, #896	; 0x380
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000480:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000484:	e71c      	b.n	80002c0 <__adddf3+0x138>
 8000486:	bf00      	nop

08000488 <__aeabi_ul2d>:
 8000488:	ea50 0201 	orrs.w	r2, r0, r1
 800048c:	bf08      	it	eq
 800048e:	4770      	bxeq	lr
 8000490:	b530      	push	{r4, r5, lr}
 8000492:	f04f 0500 	mov.w	r5, #0
 8000496:	e00a      	b.n	80004ae <__aeabi_l2d+0x16>

08000498 <__aeabi_l2d>:
 8000498:	ea50 0201 	orrs.w	r2, r0, r1
 800049c:	bf08      	it	eq
 800049e:	4770      	bxeq	lr
 80004a0:	b530      	push	{r4, r5, lr}
 80004a2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004a6:	d502      	bpl.n	80004ae <__aeabi_l2d+0x16>
 80004a8:	4240      	negs	r0, r0
 80004aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ae:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ba:	f43f aed8 	beq.w	800026e <__adddf3+0xe6>
 80004be:	f04f 0203 	mov.w	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ce:	bf18      	it	ne
 80004d0:	3203      	addne	r2, #3
 80004d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004d6:	f1c2 0320 	rsb	r3, r2, #32
 80004da:	fa00 fc03 	lsl.w	ip, r0, r3
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004e6:	ea40 000e 	orr.w	r0, r0, lr
 80004ea:	fa21 f102 	lsr.w	r1, r1, r2
 80004ee:	4414      	add	r4, r2
 80004f0:	e6bd      	b.n	800026e <__adddf3+0xe6>
 80004f2:	bf00      	nop

080004f4 <__aeabi_d2iz>:
 80004f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80004f8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80004fc:	d215      	bcs.n	800052a <__aeabi_d2iz+0x36>
 80004fe:	d511      	bpl.n	8000524 <__aeabi_d2iz+0x30>
 8000500:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000504:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000508:	d912      	bls.n	8000530 <__aeabi_d2iz+0x3c>
 800050a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800050e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000512:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000516:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800051a:	fa23 f002 	lsr.w	r0, r3, r2
 800051e:	bf18      	it	ne
 8000520:	4240      	negne	r0, r0
 8000522:	4770      	bx	lr
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	4770      	bx	lr
 800052a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800052e:	d105      	bne.n	800053c <__aeabi_d2iz+0x48>
 8000530:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000534:	bf08      	it	eq
 8000536:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800053a:	4770      	bx	lr
 800053c:	f04f 0000 	mov.w	r0, #0
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <__aeabi_uldivmod>:
 8000544:	b953      	cbnz	r3, 800055c <__aeabi_uldivmod+0x18>
 8000546:	b94a      	cbnz	r2, 800055c <__aeabi_uldivmod+0x18>
 8000548:	2900      	cmp	r1, #0
 800054a:	bf08      	it	eq
 800054c:	2800      	cmpeq	r0, #0
 800054e:	bf1c      	itt	ne
 8000550:	f04f 31ff 	movne.w	r1, #4294967295
 8000554:	f04f 30ff 	movne.w	r0, #4294967295
 8000558:	f000 b96e 	b.w	8000838 <__aeabi_idiv0>
 800055c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000560:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000564:	f000 f806 	bl	8000574 <__udivmoddi4>
 8000568:	f8dd e004 	ldr.w	lr, [sp, #4]
 800056c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000570:	b004      	add	sp, #16
 8000572:	4770      	bx	lr

08000574 <__udivmoddi4>:
 8000574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000578:	9e08      	ldr	r6, [sp, #32]
 800057a:	460d      	mov	r5, r1
 800057c:	4604      	mov	r4, r0
 800057e:	468e      	mov	lr, r1
 8000580:	2b00      	cmp	r3, #0
 8000582:	f040 8083 	bne.w	800068c <__udivmoddi4+0x118>
 8000586:	428a      	cmp	r2, r1
 8000588:	4617      	mov	r7, r2
 800058a:	d947      	bls.n	800061c <__udivmoddi4+0xa8>
 800058c:	fab2 f382 	clz	r3, r2
 8000590:	b14b      	cbz	r3, 80005a6 <__udivmoddi4+0x32>
 8000592:	f1c3 0120 	rsb	r1, r3, #32
 8000596:	fa05 fe03 	lsl.w	lr, r5, r3
 800059a:	fa20 f101 	lsr.w	r1, r0, r1
 800059e:	409f      	lsls	r7, r3
 80005a0:	ea41 0e0e 	orr.w	lr, r1, lr
 80005a4:	409c      	lsls	r4, r3
 80005a6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80005aa:	fbbe fcf8 	udiv	ip, lr, r8
 80005ae:	fa1f f987 	uxth.w	r9, r7
 80005b2:	fb08 e21c 	mls	r2, r8, ip, lr
 80005b6:	fb0c f009 	mul.w	r0, ip, r9
 80005ba:	0c21      	lsrs	r1, r4, #16
 80005bc:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80005c0:	4290      	cmp	r0, r2
 80005c2:	d90a      	bls.n	80005da <__udivmoddi4+0x66>
 80005c4:	18ba      	adds	r2, r7, r2
 80005c6:	f10c 31ff 	add.w	r1, ip, #4294967295
 80005ca:	f080 8118 	bcs.w	80007fe <__udivmoddi4+0x28a>
 80005ce:	4290      	cmp	r0, r2
 80005d0:	f240 8115 	bls.w	80007fe <__udivmoddi4+0x28a>
 80005d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d8:	443a      	add	r2, r7
 80005da:	1a12      	subs	r2, r2, r0
 80005dc:	fbb2 f0f8 	udiv	r0, r2, r8
 80005e0:	fb08 2210 	mls	r2, r8, r0, r2
 80005e4:	fb00 f109 	mul.w	r1, r0, r9
 80005e8:	b2a4      	uxth	r4, r4
 80005ea:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80005ee:	42a1      	cmp	r1, r4
 80005f0:	d909      	bls.n	8000606 <__udivmoddi4+0x92>
 80005f2:	193c      	adds	r4, r7, r4
 80005f4:	f100 32ff 	add.w	r2, r0, #4294967295
 80005f8:	f080 8103 	bcs.w	8000802 <__udivmoddi4+0x28e>
 80005fc:	42a1      	cmp	r1, r4
 80005fe:	f240 8100 	bls.w	8000802 <__udivmoddi4+0x28e>
 8000602:	3802      	subs	r0, #2
 8000604:	443c      	add	r4, r7
 8000606:	1a64      	subs	r4, r4, r1
 8000608:	2100      	movs	r1, #0
 800060a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800060e:	b11e      	cbz	r6, 8000618 <__udivmoddi4+0xa4>
 8000610:	2200      	movs	r2, #0
 8000612:	40dc      	lsrs	r4, r3
 8000614:	e9c6 4200 	strd	r4, r2, [r6]
 8000618:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800061c:	b902      	cbnz	r2, 8000620 <__udivmoddi4+0xac>
 800061e:	deff      	udf	#255	; 0xff
 8000620:	fab2 f382 	clz	r3, r2
 8000624:	2b00      	cmp	r3, #0
 8000626:	d14f      	bne.n	80006c8 <__udivmoddi4+0x154>
 8000628:	1a8d      	subs	r5, r1, r2
 800062a:	2101      	movs	r1, #1
 800062c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000630:	fa1f f882 	uxth.w	r8, r2
 8000634:	fbb5 fcfe 	udiv	ip, r5, lr
 8000638:	fb0e 551c 	mls	r5, lr, ip, r5
 800063c:	fb08 f00c 	mul.w	r0, r8, ip
 8000640:	0c22      	lsrs	r2, r4, #16
 8000642:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000646:	42a8      	cmp	r0, r5
 8000648:	d907      	bls.n	800065a <__udivmoddi4+0xe6>
 800064a:	197d      	adds	r5, r7, r5
 800064c:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000650:	d202      	bcs.n	8000658 <__udivmoddi4+0xe4>
 8000652:	42a8      	cmp	r0, r5
 8000654:	f200 80e9 	bhi.w	800082a <__udivmoddi4+0x2b6>
 8000658:	4694      	mov	ip, r2
 800065a:	1a2d      	subs	r5, r5, r0
 800065c:	fbb5 f0fe 	udiv	r0, r5, lr
 8000660:	fb0e 5510 	mls	r5, lr, r0, r5
 8000664:	fb08 f800 	mul.w	r8, r8, r0
 8000668:	b2a4      	uxth	r4, r4
 800066a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800066e:	45a0      	cmp	r8, r4
 8000670:	d907      	bls.n	8000682 <__udivmoddi4+0x10e>
 8000672:	193c      	adds	r4, r7, r4
 8000674:	f100 32ff 	add.w	r2, r0, #4294967295
 8000678:	d202      	bcs.n	8000680 <__udivmoddi4+0x10c>
 800067a:	45a0      	cmp	r8, r4
 800067c:	f200 80d9 	bhi.w	8000832 <__udivmoddi4+0x2be>
 8000680:	4610      	mov	r0, r2
 8000682:	eba4 0408 	sub.w	r4, r4, r8
 8000686:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800068a:	e7c0      	b.n	800060e <__udivmoddi4+0x9a>
 800068c:	428b      	cmp	r3, r1
 800068e:	d908      	bls.n	80006a2 <__udivmoddi4+0x12e>
 8000690:	2e00      	cmp	r6, #0
 8000692:	f000 80b1 	beq.w	80007f8 <__udivmoddi4+0x284>
 8000696:	2100      	movs	r1, #0
 8000698:	e9c6 0500 	strd	r0, r5, [r6]
 800069c:	4608      	mov	r0, r1
 800069e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006a2:	fab3 f183 	clz	r1, r3
 80006a6:	2900      	cmp	r1, #0
 80006a8:	d14b      	bne.n	8000742 <__udivmoddi4+0x1ce>
 80006aa:	42ab      	cmp	r3, r5
 80006ac:	d302      	bcc.n	80006b4 <__udivmoddi4+0x140>
 80006ae:	4282      	cmp	r2, r0
 80006b0:	f200 80b9 	bhi.w	8000826 <__udivmoddi4+0x2b2>
 80006b4:	1a84      	subs	r4, r0, r2
 80006b6:	eb65 0303 	sbc.w	r3, r5, r3
 80006ba:	2001      	movs	r0, #1
 80006bc:	469e      	mov	lr, r3
 80006be:	2e00      	cmp	r6, #0
 80006c0:	d0aa      	beq.n	8000618 <__udivmoddi4+0xa4>
 80006c2:	e9c6 4e00 	strd	r4, lr, [r6]
 80006c6:	e7a7      	b.n	8000618 <__udivmoddi4+0xa4>
 80006c8:	409f      	lsls	r7, r3
 80006ca:	f1c3 0220 	rsb	r2, r3, #32
 80006ce:	40d1      	lsrs	r1, r2
 80006d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006d4:	fbb1 f0fe 	udiv	r0, r1, lr
 80006d8:	fa1f f887 	uxth.w	r8, r7
 80006dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80006e0:	fa24 f202 	lsr.w	r2, r4, r2
 80006e4:	409d      	lsls	r5, r3
 80006e6:	fb00 fc08 	mul.w	ip, r0, r8
 80006ea:	432a      	orrs	r2, r5
 80006ec:	0c15      	lsrs	r5, r2, #16
 80006ee:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80006f2:	45ac      	cmp	ip, r5
 80006f4:	fa04 f403 	lsl.w	r4, r4, r3
 80006f8:	d909      	bls.n	800070e <__udivmoddi4+0x19a>
 80006fa:	197d      	adds	r5, r7, r5
 80006fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000700:	f080 808f 	bcs.w	8000822 <__udivmoddi4+0x2ae>
 8000704:	45ac      	cmp	ip, r5
 8000706:	f240 808c 	bls.w	8000822 <__udivmoddi4+0x2ae>
 800070a:	3802      	subs	r0, #2
 800070c:	443d      	add	r5, r7
 800070e:	eba5 050c 	sub.w	r5, r5, ip
 8000712:	fbb5 f1fe 	udiv	r1, r5, lr
 8000716:	fb0e 5c11 	mls	ip, lr, r1, r5
 800071a:	fb01 f908 	mul.w	r9, r1, r8
 800071e:	b295      	uxth	r5, r2
 8000720:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000724:	45a9      	cmp	r9, r5
 8000726:	d907      	bls.n	8000738 <__udivmoddi4+0x1c4>
 8000728:	197d      	adds	r5, r7, r5
 800072a:	f101 32ff 	add.w	r2, r1, #4294967295
 800072e:	d274      	bcs.n	800081a <__udivmoddi4+0x2a6>
 8000730:	45a9      	cmp	r9, r5
 8000732:	d972      	bls.n	800081a <__udivmoddi4+0x2a6>
 8000734:	3902      	subs	r1, #2
 8000736:	443d      	add	r5, r7
 8000738:	eba5 0509 	sub.w	r5, r5, r9
 800073c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000740:	e778      	b.n	8000634 <__udivmoddi4+0xc0>
 8000742:	f1c1 0720 	rsb	r7, r1, #32
 8000746:	408b      	lsls	r3, r1
 8000748:	fa22 fc07 	lsr.w	ip, r2, r7
 800074c:	ea4c 0c03 	orr.w	ip, ip, r3
 8000750:	fa25 f407 	lsr.w	r4, r5, r7
 8000754:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000758:	fbb4 f9fe 	udiv	r9, r4, lr
 800075c:	fa1f f88c 	uxth.w	r8, ip
 8000760:	fb0e 4419 	mls	r4, lr, r9, r4
 8000764:	fa20 f307 	lsr.w	r3, r0, r7
 8000768:	fb09 fa08 	mul.w	sl, r9, r8
 800076c:	408d      	lsls	r5, r1
 800076e:	431d      	orrs	r5, r3
 8000770:	0c2b      	lsrs	r3, r5, #16
 8000772:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000776:	45a2      	cmp	sl, r4
 8000778:	fa02 f201 	lsl.w	r2, r2, r1
 800077c:	fa00 f301 	lsl.w	r3, r0, r1
 8000780:	d909      	bls.n	8000796 <__udivmoddi4+0x222>
 8000782:	eb1c 0404 	adds.w	r4, ip, r4
 8000786:	f109 30ff 	add.w	r0, r9, #4294967295
 800078a:	d248      	bcs.n	800081e <__udivmoddi4+0x2aa>
 800078c:	45a2      	cmp	sl, r4
 800078e:	d946      	bls.n	800081e <__udivmoddi4+0x2aa>
 8000790:	f1a9 0902 	sub.w	r9, r9, #2
 8000794:	4464      	add	r4, ip
 8000796:	eba4 040a 	sub.w	r4, r4, sl
 800079a:	fbb4 f0fe 	udiv	r0, r4, lr
 800079e:	fb0e 4410 	mls	r4, lr, r0, r4
 80007a2:	fb00 fa08 	mul.w	sl, r0, r8
 80007a6:	b2ad      	uxth	r5, r5
 80007a8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80007ac:	45a2      	cmp	sl, r4
 80007ae:	d908      	bls.n	80007c2 <__udivmoddi4+0x24e>
 80007b0:	eb1c 0404 	adds.w	r4, ip, r4
 80007b4:	f100 35ff 	add.w	r5, r0, #4294967295
 80007b8:	d22d      	bcs.n	8000816 <__udivmoddi4+0x2a2>
 80007ba:	45a2      	cmp	sl, r4
 80007bc:	d92b      	bls.n	8000816 <__udivmoddi4+0x2a2>
 80007be:	3802      	subs	r0, #2
 80007c0:	4464      	add	r4, ip
 80007c2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80007c6:	fba0 8902 	umull	r8, r9, r0, r2
 80007ca:	eba4 040a 	sub.w	r4, r4, sl
 80007ce:	454c      	cmp	r4, r9
 80007d0:	46c6      	mov	lr, r8
 80007d2:	464d      	mov	r5, r9
 80007d4:	d319      	bcc.n	800080a <__udivmoddi4+0x296>
 80007d6:	d016      	beq.n	8000806 <__udivmoddi4+0x292>
 80007d8:	b15e      	cbz	r6, 80007f2 <__udivmoddi4+0x27e>
 80007da:	ebb3 020e 	subs.w	r2, r3, lr
 80007de:	eb64 0405 	sbc.w	r4, r4, r5
 80007e2:	fa04 f707 	lsl.w	r7, r4, r7
 80007e6:	fa22 f301 	lsr.w	r3, r2, r1
 80007ea:	431f      	orrs	r7, r3
 80007ec:	40cc      	lsrs	r4, r1
 80007ee:	e9c6 7400 	strd	r7, r4, [r6]
 80007f2:	2100      	movs	r1, #0
 80007f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007f8:	4631      	mov	r1, r6
 80007fa:	4630      	mov	r0, r6
 80007fc:	e70c      	b.n	8000618 <__udivmoddi4+0xa4>
 80007fe:	468c      	mov	ip, r1
 8000800:	e6eb      	b.n	80005da <__udivmoddi4+0x66>
 8000802:	4610      	mov	r0, r2
 8000804:	e6ff      	b.n	8000606 <__udivmoddi4+0x92>
 8000806:	4543      	cmp	r3, r8
 8000808:	d2e6      	bcs.n	80007d8 <__udivmoddi4+0x264>
 800080a:	ebb8 0e02 	subs.w	lr, r8, r2
 800080e:	eb69 050c 	sbc.w	r5, r9, ip
 8000812:	3801      	subs	r0, #1
 8000814:	e7e0      	b.n	80007d8 <__udivmoddi4+0x264>
 8000816:	4628      	mov	r0, r5
 8000818:	e7d3      	b.n	80007c2 <__udivmoddi4+0x24e>
 800081a:	4611      	mov	r1, r2
 800081c:	e78c      	b.n	8000738 <__udivmoddi4+0x1c4>
 800081e:	4681      	mov	r9, r0
 8000820:	e7b9      	b.n	8000796 <__udivmoddi4+0x222>
 8000822:	4608      	mov	r0, r1
 8000824:	e773      	b.n	800070e <__udivmoddi4+0x19a>
 8000826:	4608      	mov	r0, r1
 8000828:	e749      	b.n	80006be <__udivmoddi4+0x14a>
 800082a:	f1ac 0c02 	sub.w	ip, ip, #2
 800082e:	443d      	add	r5, r7
 8000830:	e713      	b.n	800065a <__udivmoddi4+0xe6>
 8000832:	3802      	subs	r0, #2
 8000834:	443c      	add	r4, r7
 8000836:	e724      	b.n	8000682 <__udivmoddi4+0x10e>

08000838 <__aeabi_idiv0>:
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop

0800083c <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000840:	2200      	movs	r2, #0
 8000842:	2140      	movs	r1, #64	; 0x40
 8000844:	4803      	ldr	r0, [pc, #12]	; (8000854 <SELECT+0x18>)
 8000846:	f002 fe4e 	bl	80034e6 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800084a:	2001      	movs	r0, #1
 800084c:	f001 fe9e 	bl	800258c <HAL_Delay>
}
 8000850:	bf00      	nop
 8000852:	bd80      	pop	{r7, pc}
 8000854:	40020400 	.word	0x40020400

08000858 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 800085c:	2201      	movs	r2, #1
 800085e:	2140      	movs	r1, #64	; 0x40
 8000860:	4803      	ldr	r0, [pc, #12]	; (8000870 <DESELECT+0x18>)
 8000862:	f002 fe40 	bl	80034e6 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000866:	2001      	movs	r0, #1
 8000868:	f001 fe90 	bl	800258c <HAL_Delay>
}
 800086c:	bf00      	nop
 800086e:	bd80      	pop	{r7, pc}
 8000870:	40020400 	.word	0x40020400

08000874 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	4603      	mov	r3, r0
 800087c:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800087e:	bf00      	nop
 8000880:	4b08      	ldr	r3, [pc, #32]	; (80008a4 <SPI_TxByte+0x30>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	689b      	ldr	r3, [r3, #8]
 8000886:	f003 0302 	and.w	r3, r3, #2
 800088a:	2b02      	cmp	r3, #2
 800088c:	d1f8      	bne.n	8000880 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 800088e:	1df9      	adds	r1, r7, #7
 8000890:	2364      	movs	r3, #100	; 0x64
 8000892:	2201      	movs	r2, #1
 8000894:	4803      	ldr	r0, [pc, #12]	; (80008a4 <SPI_TxByte+0x30>)
 8000896:	f005 ff9b 	bl	80067d0 <HAL_SPI_Transmit>
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	20000358 	.word	0x20000358

080008a8 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
 80008b0:	460b      	mov	r3, r1
 80008b2:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80008b4:	bf00      	nop
 80008b6:	4b08      	ldr	r3, [pc, #32]	; (80008d8 <SPI_TxBuffer+0x30>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	689b      	ldr	r3, [r3, #8]
 80008bc:	f003 0302 	and.w	r3, r3, #2
 80008c0:	2b02      	cmp	r3, #2
 80008c2:	d1f8      	bne.n	80008b6 <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80008c4:	887a      	ldrh	r2, [r7, #2]
 80008c6:	2364      	movs	r3, #100	; 0x64
 80008c8:	6879      	ldr	r1, [r7, #4]
 80008ca:	4803      	ldr	r0, [pc, #12]	; (80008d8 <SPI_TxBuffer+0x30>)
 80008cc:	f005 ff80 	bl	80067d0 <HAL_SPI_Transmit>
}
 80008d0:	bf00      	nop
 80008d2:	3708      	adds	r7, #8
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	20000358 	.word	0x20000358

080008dc <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b084      	sub	sp, #16
 80008e0:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 80008e2:	23ff      	movs	r3, #255	; 0xff
 80008e4:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80008e6:	bf00      	nop
 80008e8:	4b09      	ldr	r3, [pc, #36]	; (8000910 <SPI_RxByte+0x34>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	689b      	ldr	r3, [r3, #8]
 80008ee:	f003 0302 	and.w	r3, r3, #2
 80008f2:	2b02      	cmp	r3, #2
 80008f4:	d1f8      	bne.n	80008e8 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80008f6:	1dba      	adds	r2, r7, #6
 80008f8:	1df9      	adds	r1, r7, #7
 80008fa:	2364      	movs	r3, #100	; 0x64
 80008fc:	9300      	str	r3, [sp, #0]
 80008fe:	2301      	movs	r3, #1
 8000900:	4803      	ldr	r0, [pc, #12]	; (8000910 <SPI_RxByte+0x34>)
 8000902:	f006 f8a1 	bl	8006a48 <HAL_SPI_TransmitReceive>

	return data;
 8000906:	79bb      	ldrb	r3, [r7, #6]
}
 8000908:	4618      	mov	r0, r3
 800090a:	3708      	adds	r7, #8
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	20000358 	.word	0x20000358

08000914 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 800091c:	f7ff ffde 	bl	80008dc <SPI_RxByte>
 8000920:	4603      	mov	r3, r0
 8000922:	461a      	mov	r2, r3
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	701a      	strb	r2, [r3, #0]
}
 8000928:	bf00      	nop
 800092a:	3708      	adds	r7, #8
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}

08000930 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8000936:	4b0a      	ldr	r3, [pc, #40]	; (8000960 <SD_ReadyWait+0x30>)
 8000938:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800093c:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 800093e:	f7ff ffcd 	bl	80008dc <SPI_RxByte>
 8000942:	4603      	mov	r3, r0
 8000944:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	2bff      	cmp	r3, #255	; 0xff
 800094a:	d003      	beq.n	8000954 <SD_ReadyWait+0x24>
 800094c:	4b04      	ldr	r3, [pc, #16]	; (8000960 <SD_ReadyWait+0x30>)
 800094e:	881b      	ldrh	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d1f4      	bne.n	800093e <SD_ReadyWait+0xe>

	return res;
 8000954:	79fb      	ldrb	r3, [r7, #7]
}
 8000956:	4618      	mov	r0, r3
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000350 	.word	0x20000350

08000964 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 800096a:	f641 73ff 	movw	r3, #8191	; 0x1fff
 800096e:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8000970:	f7ff ff72 	bl	8000858 <DESELECT>
	for(int i = 0; i < 10; i++)
 8000974:	2300      	movs	r3, #0
 8000976:	60bb      	str	r3, [r7, #8]
 8000978:	e005      	b.n	8000986 <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 800097a:	20ff      	movs	r0, #255	; 0xff
 800097c:	f7ff ff7a 	bl	8000874 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8000980:	68bb      	ldr	r3, [r7, #8]
 8000982:	3301      	adds	r3, #1
 8000984:	60bb      	str	r3, [r7, #8]
 8000986:	68bb      	ldr	r3, [r7, #8]
 8000988:	2b09      	cmp	r3, #9
 800098a:	ddf6      	ble.n	800097a <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 800098c:	f7ff ff56 	bl	800083c <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8000990:	2340      	movs	r3, #64	; 0x40
 8000992:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8000994:	2300      	movs	r3, #0
 8000996:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 800099c:	2300      	movs	r3, #0
 800099e:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80009a0:	2300      	movs	r3, #0
 80009a2:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80009a4:	2395      	movs	r3, #149	; 0x95
 80009a6:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 80009a8:	463b      	mov	r3, r7
 80009aa:	2106      	movs	r1, #6
 80009ac:	4618      	mov	r0, r3
 80009ae:	f7ff ff7b 	bl	80008a8 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 80009b2:	e002      	b.n	80009ba <SD_PowerOn+0x56>
	{
		cnt--;
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	3b01      	subs	r3, #1
 80009b8:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80009ba:	f7ff ff8f 	bl	80008dc <SPI_RxByte>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d002      	beq.n	80009ca <SD_PowerOn+0x66>
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d1f4      	bne.n	80009b4 <SD_PowerOn+0x50>
	}

	DESELECT();
 80009ca:	f7ff ff45 	bl	8000858 <DESELECT>
	SPI_TxByte(0XFF);
 80009ce:	20ff      	movs	r0, #255	; 0xff
 80009d0:	f7ff ff50 	bl	8000874 <SPI_TxByte>

	PowerFlag = 1;
 80009d4:	4b03      	ldr	r3, [pc, #12]	; (80009e4 <SD_PowerOn+0x80>)
 80009d6:	2201      	movs	r2, #1
 80009d8:	701a      	strb	r2, [r3, #0]
}
 80009da:	bf00      	nop
 80009dc:	3710      	adds	r7, #16
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	2000010d 	.word	0x2000010d

080009e8 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 80009ec:	4b03      	ldr	r3, [pc, #12]	; (80009fc <SD_PowerOff+0x14>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	701a      	strb	r2, [r3, #0]
}
 80009f2:	bf00      	nop
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bc80      	pop	{r7}
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	2000010d 	.word	0x2000010d

08000a00 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
	return PowerFlag;
 8000a04:	4b02      	ldr	r3, [pc, #8]	; (8000a10 <SD_CheckPower+0x10>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
}
 8000a08:	4618      	mov	r0, r3
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr
 8000a10:	2000010d 	.word	0x2000010d

08000a14 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
 8000a1c:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8000a1e:	4b13      	ldr	r3, [pc, #76]	; (8000a6c <SD_RxDataBlock+0x58>)
 8000a20:	22c8      	movs	r2, #200	; 0xc8
 8000a22:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8000a24:	f7ff ff5a 	bl	80008dc <SPI_RxByte>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8000a2c:	7bfb      	ldrb	r3, [r7, #15]
 8000a2e:	2bff      	cmp	r3, #255	; 0xff
 8000a30:	d103      	bne.n	8000a3a <SD_RxDataBlock+0x26>
 8000a32:	4b0e      	ldr	r3, [pc, #56]	; (8000a6c <SD_RxDataBlock+0x58>)
 8000a34:	881b      	ldrh	r3, [r3, #0]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d1f4      	bne.n	8000a24 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8000a3a:	7bfb      	ldrb	r3, [r7, #15]
 8000a3c:	2bfe      	cmp	r3, #254	; 0xfe
 8000a3e:	d001      	beq.n	8000a44 <SD_RxDataBlock+0x30>
 8000a40:	2300      	movs	r3, #0
 8000a42:	e00f      	b.n	8000a64 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	1c5a      	adds	r2, r3, #1
 8000a48:	607a      	str	r2, [r7, #4]
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f7ff ff62 	bl	8000914 <SPI_RxBytePtr>
	} while(len--);
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	1e5a      	subs	r2, r3, #1
 8000a54:	603a      	str	r2, [r7, #0]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d1f4      	bne.n	8000a44 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 8000a5a:	f7ff ff3f 	bl	80008dc <SPI_RxByte>
	SPI_RxByte();
 8000a5e:	f7ff ff3d 	bl	80008dc <SPI_RxByte>

	return TRUE;
 8000a62:	2301      	movs	r3, #1
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	3710      	adds	r7, #16
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	20000352 	.word	0x20000352

08000a70 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	460b      	mov	r3, r1
 8000a7a:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8000a80:	f7ff ff56 	bl	8000930 <SD_ReadyWait>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2bff      	cmp	r3, #255	; 0xff
 8000a88:	d001      	beq.n	8000a8e <SD_TxDataBlock+0x1e>
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	e02f      	b.n	8000aee <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 8000a8e:	78fb      	ldrb	r3, [r7, #3]
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff feef 	bl	8000874 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8000a96:	78fb      	ldrb	r3, [r7, #3]
 8000a98:	2bfd      	cmp	r3, #253	; 0xfd
 8000a9a:	d020      	beq.n	8000ade <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8000a9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000aa0:	6878      	ldr	r0, [r7, #4]
 8000aa2:	f7ff ff01 	bl	80008a8 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8000aa6:	f7ff ff19 	bl	80008dc <SPI_RxByte>
		SPI_RxByte();
 8000aaa:	f7ff ff17 	bl	80008dc <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 8000aae:	e00b      	b.n	8000ac8 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8000ab0:	f7ff ff14 	bl	80008dc <SPI_RxByte>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8000ab8:	7bfb      	ldrb	r3, [r7, #15]
 8000aba:	f003 031f 	and.w	r3, r3, #31
 8000abe:	2b05      	cmp	r3, #5
 8000ac0:	d006      	beq.n	8000ad0 <SD_TxDataBlock+0x60>
			i++;
 8000ac2:	7bbb      	ldrb	r3, [r7, #14]
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8000ac8:	7bbb      	ldrb	r3, [r7, #14]
 8000aca:	2b40      	cmp	r3, #64	; 0x40
 8000acc:	d9f0      	bls.n	8000ab0 <SD_TxDataBlock+0x40>
 8000ace:	e000      	b.n	8000ad2 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8000ad0:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8000ad2:	bf00      	nop
 8000ad4:	f7ff ff02 	bl	80008dc <SPI_RxByte>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d0fa      	beq.n	8000ad4 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8000ade:	7bfb      	ldrb	r3, [r7, #15]
 8000ae0:	f003 031f 	and.w	r3, r3, #31
 8000ae4:	2b05      	cmp	r3, #5
 8000ae6:	d101      	bne.n	8000aec <SD_TxDataBlock+0x7c>
 8000ae8:	2301      	movs	r3, #1
 8000aea:	e000      	b.n	8000aee <SD_TxDataBlock+0x7e>

	return FALSE;
 8000aec:	2300      	movs	r3, #0
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3710      	adds	r7, #16
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8000af6:	b580      	push	{r7, lr}
 8000af8:	b084      	sub	sp, #16
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	4603      	mov	r3, r0
 8000afe:	6039      	str	r1, [r7, #0]
 8000b00:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8000b02:	f7ff ff15 	bl	8000930 <SD_ReadyWait>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2bff      	cmp	r3, #255	; 0xff
 8000b0a:	d001      	beq.n	8000b10 <SD_SendCmd+0x1a>
 8000b0c:	23ff      	movs	r3, #255	; 0xff
 8000b0e:	e042      	b.n	8000b96 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000b10:	79fb      	ldrb	r3, [r7, #7]
 8000b12:	4618      	mov	r0, r3
 8000b14:	f7ff feae 	bl	8000874 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	0e1b      	lsrs	r3, r3, #24
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f7ff fea8 	bl	8000874 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	0c1b      	lsrs	r3, r3, #16
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f7ff fea2 	bl	8000874 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	0a1b      	lsrs	r3, r3, #8
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	4618      	mov	r0, r3
 8000b38:	f7ff fe9c 	bl	8000874 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	4618      	mov	r0, r3
 8000b42:	f7ff fe97 	bl	8000874 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	2b40      	cmp	r3, #64	; 0x40
 8000b4a:	d102      	bne.n	8000b52 <SD_SendCmd+0x5c>
 8000b4c:	2395      	movs	r3, #149	; 0x95
 8000b4e:	73fb      	strb	r3, [r7, #15]
 8000b50:	e007      	b.n	8000b62 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	2b48      	cmp	r3, #72	; 0x48
 8000b56:	d102      	bne.n	8000b5e <SD_SendCmd+0x68>
 8000b58:	2387      	movs	r3, #135	; 0x87
 8000b5a:	73fb      	strb	r3, [r7, #15]
 8000b5c:	e001      	b.n	8000b62 <SD_SendCmd+0x6c>
	else crc = 1;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8000b62:	7bfb      	ldrb	r3, [r7, #15]
 8000b64:	4618      	mov	r0, r3
 8000b66:	f7ff fe85 	bl	8000874 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8000b6a:	79fb      	ldrb	r3, [r7, #7]
 8000b6c:	2b4c      	cmp	r3, #76	; 0x4c
 8000b6e:	d101      	bne.n	8000b74 <SD_SendCmd+0x7e>
 8000b70:	f7ff feb4 	bl	80008dc <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8000b74:	230a      	movs	r3, #10
 8000b76:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8000b78:	f7ff feb0 	bl	80008dc <SPI_RxByte>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8000b80:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	da05      	bge.n	8000b94 <SD_SendCmd+0x9e>
 8000b88:	7bbb      	ldrb	r3, [r7, #14]
 8000b8a:	3b01      	subs	r3, #1
 8000b8c:	73bb      	strb	r3, [r7, #14]
 8000b8e:	7bbb      	ldrb	r3, [r7, #14]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d1f1      	bne.n	8000b78 <SD_SendCmd+0x82>

	return res;
 8000b94:	7b7b      	ldrb	r3, [r7, #13]
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3710      	adds	r7, #16
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
	...

08000ba0 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8000ba0:	b590      	push	{r4, r7, lr}
 8000ba2:	b085      	sub	sp, #20
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <SD_disk_initialize+0x14>
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	e0d1      	b.n	8000d58 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8000bb4:	4b6a      	ldr	r3, [pc, #424]	; (8000d60 <SD_disk_initialize+0x1c0>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	f003 0302 	and.w	r3, r3, #2
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d003      	beq.n	8000bca <SD_disk_initialize+0x2a>
 8000bc2:	4b67      	ldr	r3, [pc, #412]	; (8000d60 <SD_disk_initialize+0x1c0>)
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	e0c6      	b.n	8000d58 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 8000bca:	f7ff fecb 	bl	8000964 <SD_PowerOn>

	/* slave select */
	SELECT();
 8000bce:	f7ff fe35 	bl	800083c <SELECT>

	/* check disk type */
	type = 0;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	2040      	movs	r0, #64	; 0x40
 8000bda:	f7ff ff8c 	bl	8000af6 <SD_SendCmd>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b01      	cmp	r3, #1
 8000be2:	f040 80a1 	bne.w	8000d28 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8000be6:	4b5f      	ldr	r3, [pc, #380]	; (8000d64 <SD_disk_initialize+0x1c4>)
 8000be8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000bec:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8000bee:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8000bf2:	2048      	movs	r0, #72	; 0x48
 8000bf4:	f7ff ff7f 	bl	8000af6 <SD_SendCmd>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d155      	bne.n	8000caa <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8000bfe:	2300      	movs	r3, #0
 8000c00:	73fb      	strb	r3, [r7, #15]
 8000c02:	e00c      	b.n	8000c1e <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8000c04:	7bfc      	ldrb	r4, [r7, #15]
 8000c06:	f7ff fe69 	bl	80008dc <SPI_RxByte>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	461a      	mov	r2, r3
 8000c0e:	f107 0310 	add.w	r3, r7, #16
 8000c12:	4423      	add	r3, r4
 8000c14:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8000c18:	7bfb      	ldrb	r3, [r7, #15]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	73fb      	strb	r3, [r7, #15]
 8000c1e:	7bfb      	ldrb	r3, [r7, #15]
 8000c20:	2b03      	cmp	r3, #3
 8000c22:	d9ef      	bls.n	8000c04 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000c24:	7abb      	ldrb	r3, [r7, #10]
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d17e      	bne.n	8000d28 <SD_disk_initialize+0x188>
 8000c2a:	7afb      	ldrb	r3, [r7, #11]
 8000c2c:	2baa      	cmp	r3, #170	; 0xaa
 8000c2e:	d17b      	bne.n	8000d28 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000c30:	2100      	movs	r1, #0
 8000c32:	2077      	movs	r0, #119	; 0x77
 8000c34:	f7ff ff5f 	bl	8000af6 <SD_SendCmd>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d807      	bhi.n	8000c4e <SD_disk_initialize+0xae>
 8000c3e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000c42:	2069      	movs	r0, #105	; 0x69
 8000c44:	f7ff ff57 	bl	8000af6 <SD_SendCmd>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d004      	beq.n	8000c58 <SD_disk_initialize+0xb8>
				} while (Timer1);
 8000c4e:	4b45      	ldr	r3, [pc, #276]	; (8000d64 <SD_disk_initialize+0x1c4>)
 8000c50:	881b      	ldrh	r3, [r3, #0]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d1ec      	bne.n	8000c30 <SD_disk_initialize+0x90>
 8000c56:	e000      	b.n	8000c5a <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000c58:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8000c5a:	4b42      	ldr	r3, [pc, #264]	; (8000d64 <SD_disk_initialize+0x1c4>)
 8000c5c:	881b      	ldrh	r3, [r3, #0]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d062      	beq.n	8000d28 <SD_disk_initialize+0x188>
 8000c62:	2100      	movs	r1, #0
 8000c64:	207a      	movs	r0, #122	; 0x7a
 8000c66:	f7ff ff46 	bl	8000af6 <SD_SendCmd>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d15b      	bne.n	8000d28 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8000c70:	2300      	movs	r3, #0
 8000c72:	73fb      	strb	r3, [r7, #15]
 8000c74:	e00c      	b.n	8000c90 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8000c76:	7bfc      	ldrb	r4, [r7, #15]
 8000c78:	f7ff fe30 	bl	80008dc <SPI_RxByte>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	461a      	mov	r2, r3
 8000c80:	f107 0310 	add.w	r3, r7, #16
 8000c84:	4423      	add	r3, r4
 8000c86:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8000c8a:	7bfb      	ldrb	r3, [r7, #15]
 8000c8c:	3301      	adds	r3, #1
 8000c8e:	73fb      	strb	r3, [r7, #15]
 8000c90:	7bfb      	ldrb	r3, [r7, #15]
 8000c92:	2b03      	cmp	r3, #3
 8000c94:	d9ef      	bls.n	8000c76 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8000c96:	7a3b      	ldrb	r3, [r7, #8]
 8000c98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <SD_disk_initialize+0x104>
 8000ca0:	230c      	movs	r3, #12
 8000ca2:	e000      	b.n	8000ca6 <SD_disk_initialize+0x106>
 8000ca4:	2304      	movs	r3, #4
 8000ca6:	73bb      	strb	r3, [r7, #14]
 8000ca8:	e03e      	b.n	8000d28 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8000caa:	2100      	movs	r1, #0
 8000cac:	2077      	movs	r0, #119	; 0x77
 8000cae:	f7ff ff22 	bl	8000af6 <SD_SendCmd>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d808      	bhi.n	8000cca <SD_disk_initialize+0x12a>
 8000cb8:	2100      	movs	r1, #0
 8000cba:	2069      	movs	r0, #105	; 0x69
 8000cbc:	f7ff ff1b 	bl	8000af6 <SD_SendCmd>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b01      	cmp	r3, #1
 8000cc4:	d801      	bhi.n	8000cca <SD_disk_initialize+0x12a>
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	e000      	b.n	8000ccc <SD_disk_initialize+0x12c>
 8000cca:	2301      	movs	r3, #1
 8000ccc:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8000cce:	7bbb      	ldrb	r3, [r7, #14]
 8000cd0:	2b02      	cmp	r3, #2
 8000cd2:	d10e      	bne.n	8000cf2 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	2077      	movs	r0, #119	; 0x77
 8000cd8:	f7ff ff0d 	bl	8000af6 <SD_SendCmd>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b01      	cmp	r3, #1
 8000ce0:	d80e      	bhi.n	8000d00 <SD_disk_initialize+0x160>
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	2069      	movs	r0, #105	; 0x69
 8000ce6:	f7ff ff06 	bl	8000af6 <SD_SendCmd>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d107      	bne.n	8000d00 <SD_disk_initialize+0x160>
 8000cf0:	e00c      	b.n	8000d0c <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	2041      	movs	r0, #65	; 0x41
 8000cf6:	f7ff fefe 	bl	8000af6 <SD_SendCmd>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d004      	beq.n	8000d0a <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8000d00:	4b18      	ldr	r3, [pc, #96]	; (8000d64 <SD_disk_initialize+0x1c4>)
 8000d02:	881b      	ldrh	r3, [r3, #0]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d1e2      	bne.n	8000cce <SD_disk_initialize+0x12e>
 8000d08:	e000      	b.n	8000d0c <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000d0a:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000d0c:	4b15      	ldr	r3, [pc, #84]	; (8000d64 <SD_disk_initialize+0x1c4>)
 8000d0e:	881b      	ldrh	r3, [r3, #0]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d007      	beq.n	8000d24 <SD_disk_initialize+0x184>
 8000d14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d18:	2050      	movs	r0, #80	; 0x50
 8000d1a:	f7ff feec 	bl	8000af6 <SD_SendCmd>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <SD_disk_initialize+0x188>
 8000d24:	2300      	movs	r3, #0
 8000d26:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8000d28:	4a0f      	ldr	r2, [pc, #60]	; (8000d68 <SD_disk_initialize+0x1c8>)
 8000d2a:	7bbb      	ldrb	r3, [r7, #14]
 8000d2c:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000d2e:	f7ff fd93 	bl	8000858 <DESELECT>
	SPI_RxByte();
 8000d32:	f7ff fdd3 	bl	80008dc <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8000d36:	7bbb      	ldrb	r3, [r7, #14]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d008      	beq.n	8000d4e <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8000d3c:	4b08      	ldr	r3, [pc, #32]	; (8000d60 <SD_disk_initialize+0x1c0>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	b2db      	uxtb	r3, r3
 8000d42:	f023 0301 	bic.w	r3, r3, #1
 8000d46:	b2da      	uxtb	r2, r3
 8000d48:	4b05      	ldr	r3, [pc, #20]	; (8000d60 <SD_disk_initialize+0x1c0>)
 8000d4a:	701a      	strb	r2, [r3, #0]
 8000d4c:	e001      	b.n	8000d52 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000d4e:	f7ff fe4b 	bl	80009e8 <SD_PowerOff>
	}

	return Stat;
 8000d52:	4b03      	ldr	r3, [pc, #12]	; (8000d60 <SD_disk_initialize+0x1c0>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	b2db      	uxtb	r3, r3
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3714      	adds	r7, #20
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd90      	pop	{r4, r7, pc}
 8000d60:	20000000 	.word	0x20000000
 8000d64:	20000352 	.word	0x20000352
 8000d68:	2000010c 	.word	0x2000010c

08000d6c <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	4603      	mov	r3, r0
 8000d74:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <SD_disk_status+0x14>
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	e002      	b.n	8000d86 <SD_disk_status+0x1a>
	return Stat;
 8000d80:	4b03      	ldr	r3, [pc, #12]	; (8000d90 <SD_disk_status+0x24>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	b2db      	uxtb	r3, r3
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	370c      	adds	r7, #12
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bc80      	pop	{r7}
 8000d8e:	4770      	bx	lr
 8000d90:	20000000 	.word	0x20000000

08000d94 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	60b9      	str	r1, [r7, #8]
 8000d9c:	607a      	str	r2, [r7, #4]
 8000d9e:	603b      	str	r3, [r7, #0]
 8000da0:	4603      	mov	r3, r0
 8000da2:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d102      	bne.n	8000db0 <SD_disk_read+0x1c>
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d101      	bne.n	8000db4 <SD_disk_read+0x20>
 8000db0:	2304      	movs	r3, #4
 8000db2:	e051      	b.n	8000e58 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000db4:	4b2a      	ldr	r3, [pc, #168]	; (8000e60 <SD_disk_read+0xcc>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	f003 0301 	and.w	r3, r3, #1
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <SD_disk_read+0x32>
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	e048      	b.n	8000e58 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000dc6:	4b27      	ldr	r3, [pc, #156]	; (8000e64 <SD_disk_read+0xd0>)
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	f003 0304 	and.w	r3, r3, #4
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d102      	bne.n	8000dd8 <SD_disk_read+0x44>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	025b      	lsls	r3, r3, #9
 8000dd6:	607b      	str	r3, [r7, #4]

	SELECT();
 8000dd8:	f7ff fd30 	bl	800083c <SELECT>

	if (count == 1)
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d111      	bne.n	8000e06 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000de2:	6879      	ldr	r1, [r7, #4]
 8000de4:	2051      	movs	r0, #81	; 0x51
 8000de6:	f7ff fe86 	bl	8000af6 <SD_SendCmd>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d129      	bne.n	8000e44 <SD_disk_read+0xb0>
 8000df0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000df4:	68b8      	ldr	r0, [r7, #8]
 8000df6:	f7ff fe0d 	bl	8000a14 <SD_RxDataBlock>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d021      	beq.n	8000e44 <SD_disk_read+0xb0>
 8000e00:	2300      	movs	r3, #0
 8000e02:	603b      	str	r3, [r7, #0]
 8000e04:	e01e      	b.n	8000e44 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000e06:	6879      	ldr	r1, [r7, #4]
 8000e08:	2052      	movs	r0, #82	; 0x52
 8000e0a:	f7ff fe74 	bl	8000af6 <SD_SendCmd>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d117      	bne.n	8000e44 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000e14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e18:	68b8      	ldr	r0, [r7, #8]
 8000e1a:	f7ff fdfb 	bl	8000a14 <SD_RxDataBlock>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d00a      	beq.n	8000e3a <SD_disk_read+0xa6>
				buff += 512;
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000e2a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	3b01      	subs	r3, #1
 8000e30:	603b      	str	r3, [r7, #0]
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d1ed      	bne.n	8000e14 <SD_disk_read+0x80>
 8000e38:	e000      	b.n	8000e3c <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000e3a:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	204c      	movs	r0, #76	; 0x4c
 8000e40:	f7ff fe59 	bl	8000af6 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000e44:	f7ff fd08 	bl	8000858 <DESELECT>
	SPI_RxByte();
 8000e48:	f7ff fd48 	bl	80008dc <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	bf14      	ite	ne
 8000e52:	2301      	movne	r3, #1
 8000e54:	2300      	moveq	r3, #0
 8000e56:	b2db      	uxtb	r3, r3
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3710      	adds	r7, #16
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	20000000 	.word	0x20000000
 8000e64:	2000010c 	.word	0x2000010c

08000e68 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60b9      	str	r1, [r7, #8]
 8000e70:	607a      	str	r2, [r7, #4]
 8000e72:	603b      	str	r3, [r7, #0]
 8000e74:	4603      	mov	r3, r0
 8000e76:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000e78:	7bfb      	ldrb	r3, [r7, #15]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d102      	bne.n	8000e84 <SD_disk_write+0x1c>
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d101      	bne.n	8000e88 <SD_disk_write+0x20>
 8000e84:	2304      	movs	r3, #4
 8000e86:	e06b      	b.n	8000f60 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000e88:	4b37      	ldr	r3, [pc, #220]	; (8000f68 <SD_disk_write+0x100>)
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	f003 0301 	and.w	r3, r3, #1
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <SD_disk_write+0x32>
 8000e96:	2303      	movs	r3, #3
 8000e98:	e062      	b.n	8000f60 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000e9a:	4b33      	ldr	r3, [pc, #204]	; (8000f68 <SD_disk_write+0x100>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	f003 0304 	and.w	r3, r3, #4
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <SD_disk_write+0x44>
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	e059      	b.n	8000f60 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000eac:	4b2f      	ldr	r3, [pc, #188]	; (8000f6c <SD_disk_write+0x104>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	f003 0304 	and.w	r3, r3, #4
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d102      	bne.n	8000ebe <SD_disk_write+0x56>
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	025b      	lsls	r3, r3, #9
 8000ebc:	607b      	str	r3, [r7, #4]

	SELECT();
 8000ebe:	f7ff fcbd 	bl	800083c <SELECT>

	if (count == 1)
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d110      	bne.n	8000eea <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000ec8:	6879      	ldr	r1, [r7, #4]
 8000eca:	2058      	movs	r0, #88	; 0x58
 8000ecc:	f7ff fe13 	bl	8000af6 <SD_SendCmd>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d13a      	bne.n	8000f4c <SD_disk_write+0xe4>
 8000ed6:	21fe      	movs	r1, #254	; 0xfe
 8000ed8:	68b8      	ldr	r0, [r7, #8]
 8000eda:	f7ff fdc9 	bl	8000a70 <SD_TxDataBlock>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d033      	beq.n	8000f4c <SD_disk_write+0xe4>
			count = 0;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	603b      	str	r3, [r7, #0]
 8000ee8:	e030      	b.n	8000f4c <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000eea:	4b20      	ldr	r3, [pc, #128]	; (8000f6c <SD_disk_write+0x104>)
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	f003 0302 	and.w	r3, r3, #2
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d007      	beq.n	8000f06 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	2077      	movs	r0, #119	; 0x77
 8000efa:	f7ff fdfc 	bl	8000af6 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000efe:	6839      	ldr	r1, [r7, #0]
 8000f00:	2057      	movs	r0, #87	; 0x57
 8000f02:	f7ff fdf8 	bl	8000af6 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000f06:	6879      	ldr	r1, [r7, #4]
 8000f08:	2059      	movs	r0, #89	; 0x59
 8000f0a:	f7ff fdf4 	bl	8000af6 <SD_SendCmd>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d11b      	bne.n	8000f4c <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000f14:	21fc      	movs	r1, #252	; 0xfc
 8000f16:	68b8      	ldr	r0, [r7, #8]
 8000f18:	f7ff fdaa 	bl	8000a70 <SD_TxDataBlock>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d00a      	beq.n	8000f38 <SD_disk_write+0xd0>
				buff += 512;
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000f28:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	603b      	str	r3, [r7, #0]
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d1ee      	bne.n	8000f14 <SD_disk_write+0xac>
 8000f36:	e000      	b.n	8000f3a <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000f38:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000f3a:	21fd      	movs	r1, #253	; 0xfd
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	f7ff fd97 	bl	8000a70 <SD_TxDataBlock>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d101      	bne.n	8000f4c <SD_disk_write+0xe4>
			{
				count = 1;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000f4c:	f7ff fc84 	bl	8000858 <DESELECT>
	SPI_RxByte();
 8000f50:	f7ff fcc4 	bl	80008dc <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	bf14      	ite	ne
 8000f5a:	2301      	movne	r3, #1
 8000f5c:	2300      	moveq	r3, #0
 8000f5e:	b2db      	uxtb	r3, r3
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3710      	adds	r7, #16
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	20000000 	.word	0x20000000
 8000f6c:	2000010c 	.word	0x2000010c

08000f70 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8000f70:	b590      	push	{r4, r7, lr}
 8000f72:	b08b      	sub	sp, #44	; 0x2c
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	603a      	str	r2, [r7, #0]
 8000f7a:	71fb      	strb	r3, [r7, #7]
 8000f7c:	460b      	mov	r3, r1
 8000f7e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8000f84:	79fb      	ldrb	r3, [r7, #7]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <SD_disk_ioctl+0x1e>
 8000f8a:	2304      	movs	r3, #4
 8000f8c:	e115      	b.n	80011ba <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8000f94:	79bb      	ldrb	r3, [r7, #6]
 8000f96:	2b05      	cmp	r3, #5
 8000f98:	d124      	bne.n	8000fe4 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8000f9a:	6a3b      	ldr	r3, [r7, #32]
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d012      	beq.n	8000fc8 <SD_disk_ioctl+0x58>
 8000fa2:	2b02      	cmp	r3, #2
 8000fa4:	dc1a      	bgt.n	8000fdc <SD_disk_ioctl+0x6c>
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d002      	beq.n	8000fb0 <SD_disk_ioctl+0x40>
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d006      	beq.n	8000fbc <SD_disk_ioctl+0x4c>
 8000fae:	e015      	b.n	8000fdc <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8000fb0:	f7ff fd1a 	bl	80009e8 <SD_PowerOff>
			res = RES_OK;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000fba:	e0fc      	b.n	80011b6 <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8000fbc:	f7ff fcd2 	bl	8000964 <SD_PowerOn>
			res = RES_OK;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000fc6:	e0f6      	b.n	80011b6 <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8000fc8:	6a3b      	ldr	r3, [r7, #32]
 8000fca:	1c5c      	adds	r4, r3, #1
 8000fcc:	f7ff fd18 	bl	8000a00 <SD_CheckPower>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000fda:	e0ec      	b.n	80011b6 <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8000fdc:	2304      	movs	r3, #4
 8000fde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000fe2:	e0e8      	b.n	80011b6 <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000fe4:	4b77      	ldr	r3, [pc, #476]	; (80011c4 <SD_disk_ioctl+0x254>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <SD_disk_ioctl+0x86>
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e0e1      	b.n	80011ba <SD_disk_ioctl+0x24a>

		SELECT();
 8000ff6:	f7ff fc21 	bl	800083c <SELECT>

		switch (ctrl)
 8000ffa:	79bb      	ldrb	r3, [r7, #6]
 8000ffc:	2b0d      	cmp	r3, #13
 8000ffe:	f200 80cb 	bhi.w	8001198 <SD_disk_ioctl+0x228>
 8001002:	a201      	add	r2, pc, #4	; (adr r2, 8001008 <SD_disk_ioctl+0x98>)
 8001004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001008:	08001103 	.word	0x08001103
 800100c:	08001041 	.word	0x08001041
 8001010:	080010f3 	.word	0x080010f3
 8001014:	08001199 	.word	0x08001199
 8001018:	08001199 	.word	0x08001199
 800101c:	08001199 	.word	0x08001199
 8001020:	08001199 	.word	0x08001199
 8001024:	08001199 	.word	0x08001199
 8001028:	08001199 	.word	0x08001199
 800102c:	08001199 	.word	0x08001199
 8001030:	08001199 	.word	0x08001199
 8001034:	08001115 	.word	0x08001115
 8001038:	08001139 	.word	0x08001139
 800103c:	0800115d 	.word	0x0800115d
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001040:	2100      	movs	r1, #0
 8001042:	2049      	movs	r0, #73	; 0x49
 8001044:	f7ff fd57 	bl	8000af6 <SD_SendCmd>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	f040 80a8 	bne.w	80011a0 <SD_disk_ioctl+0x230>
 8001050:	f107 030c 	add.w	r3, r7, #12
 8001054:	2110      	movs	r1, #16
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff fcdc 	bl	8000a14 <SD_RxDataBlock>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	f000 809e 	beq.w	80011a0 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8001064:	7b3b      	ldrb	r3, [r7, #12]
 8001066:	099b      	lsrs	r3, r3, #6
 8001068:	b2db      	uxtb	r3, r3
 800106a:	2b01      	cmp	r3, #1
 800106c:	d10e      	bne.n	800108c <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 800106e:	7d7b      	ldrb	r3, [r7, #21]
 8001070:	b29a      	uxth	r2, r3
 8001072:	7d3b      	ldrb	r3, [r7, #20]
 8001074:	b29b      	uxth	r3, r3
 8001076:	021b      	lsls	r3, r3, #8
 8001078:	b29b      	uxth	r3, r3
 800107a:	4413      	add	r3, r2
 800107c:	b29b      	uxth	r3, r3
 800107e:	3301      	adds	r3, #1
 8001080:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8001082:	8bfb      	ldrh	r3, [r7, #30]
 8001084:	029a      	lsls	r2, r3, #10
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	e02e      	b.n	80010ea <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800108c:	7c7b      	ldrb	r3, [r7, #17]
 800108e:	f003 030f 	and.w	r3, r3, #15
 8001092:	b2da      	uxtb	r2, r3
 8001094:	7dbb      	ldrb	r3, [r7, #22]
 8001096:	09db      	lsrs	r3, r3, #7
 8001098:	b2db      	uxtb	r3, r3
 800109a:	4413      	add	r3, r2
 800109c:	b2da      	uxtb	r2, r3
 800109e:	7d7b      	ldrb	r3, [r7, #21]
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	f003 0306 	and.w	r3, r3, #6
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	4413      	add	r3, r2
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	3302      	adds	r3, #2
 80010b0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 80010b4:	7d3b      	ldrb	r3, [r7, #20]
 80010b6:	099b      	lsrs	r3, r3, #6
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	7cfb      	ldrb	r3, [r7, #19]
 80010be:	b29b      	uxth	r3, r3
 80010c0:	009b      	lsls	r3, r3, #2
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	4413      	add	r3, r2
 80010c6:	b29a      	uxth	r2, r3
 80010c8:	7cbb      	ldrb	r3, [r7, #18]
 80010ca:	029b      	lsls	r3, r3, #10
 80010cc:	b29b      	uxth	r3, r3
 80010ce:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80010d2:	b29b      	uxth	r3, r3
 80010d4:	4413      	add	r3, r2
 80010d6:	b29b      	uxth	r3, r3
 80010d8:	3301      	adds	r3, #1
 80010da:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 80010dc:	8bfa      	ldrh	r2, [r7, #30]
 80010de:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80010e2:	3b09      	subs	r3, #9
 80010e4:	409a      	lsls	r2, r3
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 80010ea:	2300      	movs	r3, #0
 80010ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 80010f0:	e056      	b.n	80011a0 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80010f8:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 80010fa:	2300      	movs	r3, #0
 80010fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001100:	e055      	b.n	80011ae <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001102:	f7ff fc15 	bl	8000930 <SD_ReadyWait>
 8001106:	4603      	mov	r3, r0
 8001108:	2bff      	cmp	r3, #255	; 0xff
 800110a:	d14b      	bne.n	80011a4 <SD_disk_ioctl+0x234>
 800110c:	2300      	movs	r3, #0
 800110e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001112:	e047      	b.n	80011a4 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001114:	2100      	movs	r1, #0
 8001116:	2049      	movs	r0, #73	; 0x49
 8001118:	f7ff fced 	bl	8000af6 <SD_SendCmd>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d142      	bne.n	80011a8 <SD_disk_ioctl+0x238>
 8001122:	2110      	movs	r1, #16
 8001124:	6a38      	ldr	r0, [r7, #32]
 8001126:	f7ff fc75 	bl	8000a14 <SD_RxDataBlock>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d03b      	beq.n	80011a8 <SD_disk_ioctl+0x238>
 8001130:	2300      	movs	r3, #0
 8001132:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001136:	e037      	b.n	80011a8 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001138:	2100      	movs	r1, #0
 800113a:	204a      	movs	r0, #74	; 0x4a
 800113c:	f7ff fcdb 	bl	8000af6 <SD_SendCmd>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d132      	bne.n	80011ac <SD_disk_ioctl+0x23c>
 8001146:	2110      	movs	r1, #16
 8001148:	6a38      	ldr	r0, [r7, #32]
 800114a:	f7ff fc63 	bl	8000a14 <SD_RxDataBlock>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d02b      	beq.n	80011ac <SD_disk_ioctl+0x23c>
 8001154:	2300      	movs	r3, #0
 8001156:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800115a:	e027      	b.n	80011ac <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 800115c:	2100      	movs	r1, #0
 800115e:	207a      	movs	r0, #122	; 0x7a
 8001160:	f7ff fcc9 	bl	8000af6 <SD_SendCmd>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d116      	bne.n	8001198 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 800116a:	2300      	movs	r3, #0
 800116c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001170:	e00b      	b.n	800118a <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 8001172:	6a3c      	ldr	r4, [r7, #32]
 8001174:	1c63      	adds	r3, r4, #1
 8001176:	623b      	str	r3, [r7, #32]
 8001178:	f7ff fbb0 	bl	80008dc <SPI_RxByte>
 800117c:	4603      	mov	r3, r0
 800117e:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8001180:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001184:	3301      	adds	r3, #1
 8001186:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800118a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800118e:	2b03      	cmp	r3, #3
 8001190:	d9ef      	bls.n	8001172 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8001192:	2300      	movs	r3, #0
 8001194:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8001198:	2304      	movs	r3, #4
 800119a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800119e:	e006      	b.n	80011ae <SD_disk_ioctl+0x23e>
			break;
 80011a0:	bf00      	nop
 80011a2:	e004      	b.n	80011ae <SD_disk_ioctl+0x23e>
			break;
 80011a4:	bf00      	nop
 80011a6:	e002      	b.n	80011ae <SD_disk_ioctl+0x23e>
			break;
 80011a8:	bf00      	nop
 80011aa:	e000      	b.n	80011ae <SD_disk_ioctl+0x23e>
			break;
 80011ac:	bf00      	nop
		}

		DESELECT();
 80011ae:	f7ff fb53 	bl	8000858 <DESELECT>
		SPI_RxByte();
 80011b2:	f7ff fb93 	bl	80008dc <SPI_RxByte>
	}

	return res;
 80011b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80011ba:	4618      	mov	r0, r3
 80011bc:	372c      	adds	r7, #44	; 0x2c
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd90      	pop	{r4, r7, pc}
 80011c2:	bf00      	nop
 80011c4:	20000000 	.word	0x20000000

080011c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	f5ad 5d64 	sub.w	sp, sp, #14592	; 0x3900
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011d2:	f001 f96c 	bl	80024ae <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011d6:	f000 f89d 	bl	8001314 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
    // ITM_Port32(31) = 1;
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011da:	f000 fa6f 	bl	80016bc <MX_GPIO_Init>
  MX_ADC_Init();
 80011de:	f000 f8ff 	bl	80013e0 <MX_ADC_Init>
  MX_I2C1_Init();
 80011e2:	f000 f955 	bl	8001490 <MX_I2C1_Init>
  MX_SPI2_Init();
 80011e6:	f000 fa09 	bl	80015fc <MX_SPI2_Init>
  MX_USART3_UART_Init();
 80011ea:	f000 fa3d 	bl	8001668 <MX_USART3_UART_Init>
  MX_FATFS_Init();
 80011ee:	f006 fbed 	bl	80079cc <MX_FATFS_Init>
  MX_RTC_Init();
 80011f2:	f000 f97b 	bl	80014ec <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

    muxInit();
 80011f6:	f000 fbb7 	bl	8001968 <muxInit>

//    read3V3();
    // ITM_Port32(31) = 2;

    // int voltage_thresh_count = 0;
    int pressure_data[NUM_NODES] = {0};
 80011fa:	f507 53e4 	add.w	r3, r7, #7296	; 0x1c80
 80011fe:	f103 0308 	add.w	r3, r3, #8
 8001202:	3b04      	subs	r3, #4
 8001204:	4618      	mov	r0, r3
 8001206:	f44f 53e4 	mov.w	r3, #7296	; 0x1c80
 800120a:	461a      	mov	r2, r3
 800120c:	2100      	movs	r1, #0
 800120e:	f00a f879 	bl	800b304 <memset>
    int pressure_data_offsets[NUM_NODES] = {0};
 8001212:	f107 0308 	add.w	r3, r7, #8
 8001216:	3b04      	subs	r3, #4
 8001218:	4618      	mov	r0, r3
 800121a:	f44f 53e4 	mov.w	r3, #7296	; 0x1c80
 800121e:	461a      	mov	r2, r3
 8001220:	2100      	movs	r1, #0
 8001222:	f00a f86f 	bl	800b304 <memset>

    while (HAL_GPIO_ReadPin(BTN_TEST_GPIO_Port, BTN_TEST_Pin) == GPIO_PIN_SET){}
 8001226:	bf00      	nop
 8001228:	2140      	movs	r1, #64	; 0x40
 800122a:	4836      	ldr	r0, [pc, #216]	; (8001304 <main+0x13c>)
 800122c:	f002 f944 	bl	80034b8 <HAL_GPIO_ReadPin>
 8001230:	4603      	mov	r3, r0
 8001232:	2b01      	cmp	r3, #1
 8001234:	d0f8      	beq.n	8001228 <main+0x60>

//    HAL_RTC_GetDate(&hrtc, &nDate, RTC_FORMAT_BIN);

    /* Mount the SD card */
//    fs = malloc(sizeof (FATFS));           /* Get work area for the volume */
    fr = f_mount(&fs, "", 0);
 8001236:	2200      	movs	r2, #0
 8001238:	4933      	ldr	r1, [pc, #204]	; (8001308 <main+0x140>)
 800123a:	4834      	ldr	r0, [pc, #208]	; (800130c <main+0x144>)
 800123c:	f008 fe00 	bl	8009e40 <f_mount>
 8001240:	4603      	mov	r3, r0
 8001242:	461a      	mov	r2, r3
 8001244:	4b32      	ldr	r3, [pc, #200]	; (8001310 <main+0x148>)
 8001246:	701a      	strb	r2, [r3, #0]
//    fr = f_sync(&fil);

//    sprintf(date, "%02u-%02u-%02u.csv", nDate.Month, nDate.Date, nDate.Year);

    HAL_Delay(500);
 8001248:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800124c:	f001 f99e 	bl	800258c <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    // Calibrate mat
    calibrate(pressure_data_offsets, sizeof(pressure_data_offsets)/sizeof(*pressure_data_offsets));
 8001250:	f107 0308 	add.w	r3, r7, #8
 8001254:	3b04      	subs	r3, #4
 8001256:	f44f 61e4 	mov.w	r1, #1824	; 0x720
 800125a:	4618      	mov	r0, r3
 800125c:	f000 fe56 	bl	8001f0c <calibrate>

    HAL_Delay(CALIBRATION_TIME);
 8001260:	f242 7010 	movw	r0, #10000	; 0x2710
 8001264:	f001 f992 	bl	800258c <HAL_Delay>
    // Start measuring
	HAL_GPIO_WritePin(GPIOC, GPIO_RGB_R_Pin, GPIO_PIN_SET);
 8001268:	2201      	movs	r2, #1
 800126a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800126e:	4825      	ldr	r0, [pc, #148]	; (8001304 <main+0x13c>)
 8001270:	f002 f939 	bl	80034e6 <HAL_GPIO_WritePin>

    uint16_t start_time = HAL_GetTick();
 8001274:	f001 f980 	bl	8002578 <HAL_GetTick>
 8001278:	4603      	mov	r3, r0
 800127a:	f507 5264 	add.w	r2, r7, #14592	; 0x3900
 800127e:	f102 0206 	add.w	r2, r2, #6
 8001282:	8013      	strh	r3, [r2, #0]
    /* USER CODE BEGIN 3 */
      /* Reset the pressure data array */
//      memcpy(pressure_data, pressure_data_offsets, sizeof(pressure_data));

      /* Sample all nodes on mat */
      sampleMat(pressure_data, sizeof(pressure_data)/sizeof(*pressure_data));
 8001284:	f507 53e4 	add.w	r3, r7, #7296	; 0x1c80
 8001288:	f103 0308 	add.w	r3, r3, #8
 800128c:	3b04      	subs	r3, #4
 800128e:	f44f 61e4 	mov.w	r1, #1824	; 0x720
 8001292:	4618      	mov	r0, r3
 8001294:	f000 fcde 	bl	8001c54 <sampleMat>

      /* Write to SD card */
      logData2SDCard(pressure_data, NUM_NODES, true);
 8001298:	f507 53e4 	add.w	r3, r7, #7296	; 0x1c80
 800129c:	f103 0308 	add.w	r3, r3, #8
 80012a0:	3b04      	subs	r3, #4
 80012a2:	2201      	movs	r2, #1
 80012a4:	f44f 61e4 	mov.w	r1, #1824	; 0x720
 80012a8:	4618      	mov	r0, r3
 80012aa:	f000 fafd 	bl	80018a8 <logData2SDCard>

      // TODO: Check timer. If pass 2 minutes, open SD card file, read data and write to UART
      if (checkTime(start_time)) {
 80012ae:	f507 5364 	add.w	r3, r7, #14592	; 0x3900
 80012b2:	f103 0306 	add.w	r3, r3, #6
 80012b6:	881b      	ldrh	r3, [r3, #0]
 80012b8:	4618      	mov	r0, r3
 80012ba:	f000 fe6d 	bl	8001f98 <checkTime>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d0df      	beq.n	8001284 <main+0xbc>
		HAL_GPIO_WritePin(GPIOC, GPIO_RGB_R_Pin, GPIO_PIN_RESET);
 80012c4:	2200      	movs	r2, #0
 80012c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012ca:	480e      	ldr	r0, [pc, #56]	; (8001304 <main+0x13c>)
 80012cc:	f002 f90b 	bl	80034e6 <HAL_GPIO_WritePin>
		HAL_Delay(1000);
 80012d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012d4:	f001 f95a 	bl	800258c <HAL_Delay>

		// Write calibration data to SD card
		logData2SDCard(pressure_data_offsets, NUM_NODES, false);
 80012d8:	f107 0308 	add.w	r3, r7, #8
 80012dc:	3b04      	subs	r3, #4
 80012de:	2200      	movs	r2, #0
 80012e0:	f44f 61e4 	mov.w	r1, #1824	; 0x720
 80012e4:	4618      	mov	r0, r3
 80012e6:	f000 fadf 	bl	80018a8 <logData2SDCard>

		// Read SD card and send data to ESP8266 via UART
//		readSDCardSendUART();

	    /* Unmount the default drive */
		fr = f_mount(0, "", 0);
 80012ea:	2200      	movs	r2, #0
 80012ec:	4906      	ldr	r1, [pc, #24]	; (8001308 <main+0x140>)
 80012ee:	2000      	movs	r0, #0
 80012f0:	f008 fda6 	bl	8009e40 <f_mount>
 80012f4:	4603      	mov	r3, r0
 80012f6:	461a      	mov	r2, r3
 80012f8:	4b05      	ldr	r3, [pc, #20]	; (8001310 <main+0x148>)
 80012fa:	701a      	strb	r2, [r3, #0]
//	    free(fs);                              /* Here the work area can be discarded */


	    exit(0);
 80012fc:	2000      	movs	r0, #0
 80012fe:	f009 ffc9 	bl	800b294 <exit>
 8001302:	bf00      	nop
 8001304:	40020800 	.word	0x40020800
 8001308:	0800bba0 	.word	0x0800bba0
 800130c:	200003f4 	.word	0x200003f4
 8001310:	2000150c 	.word	0x2000150c

08001314 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b096      	sub	sp, #88	; 0x58
 8001318:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800131a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800131e:	2234      	movs	r2, #52	; 0x34
 8001320:	2100      	movs	r1, #0
 8001322:	4618      	mov	r0, r3
 8001324:	f009 ffee 	bl	800b304 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001328:	f107 0310 	add.w	r3, r7, #16
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]
 8001334:	60da      	str	r2, [r3, #12]
 8001336:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001338:	1d3b      	adds	r3, r7, #4
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	605a      	str	r2, [r3, #4]
 8001340:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001342:	4b26      	ldr	r3, [pc, #152]	; (80013dc <SystemClock_Config+0xc8>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800134a:	4a24      	ldr	r2, [pc, #144]	; (80013dc <SystemClock_Config+0xc8>)
 800134c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001350:	6013      	str	r3, [r2, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8001352:	230b      	movs	r3, #11
 8001354:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001356:	2301      	movs	r3, #1
 8001358:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800135a:	2301      	movs	r3, #1
 800135c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800135e:	2310      	movs	r3, #16
 8001360:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001362:	2301      	movs	r3, #1
 8001364:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001366:	2302      	movs	r3, #2
 8001368:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800136a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800136e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 8001370:	2300      	movs	r3, #0
 8001372:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 8001374:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001378:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800137a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800137e:	4618      	mov	r0, r3
 8001380:	f003 fed0 	bl	8005124 <HAL_RCC_OscConfig>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800138a:	f000 fe19 	bl	8001fc0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800138e:	230f      	movs	r3, #15
 8001390:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001392:	2303      	movs	r3, #3
 8001394:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001396:	2300      	movs	r3, #0
 8001398:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800139a:	2300      	movs	r3, #0
 800139c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800139e:	2300      	movs	r3, #0
 80013a0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013a2:	f107 0310 	add.w	r3, r7, #16
 80013a6:	2101      	movs	r1, #1
 80013a8:	4618      	mov	r0, r3
 80013aa:	f004 f9eb 	bl	8005784 <HAL_RCC_ClockConfig>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80013b4:	f000 fe04 	bl	8001fc0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80013b8:	2301      	movs	r3, #1
 80013ba:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80013bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013c0:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	4618      	mov	r0, r3
 80013c6:	f004 fc49 	bl	8005c5c <HAL_RCCEx_PeriphCLKConfig>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80013d0:	f000 fdf6 	bl	8001fc0 <Error_Handler>
  }
}
 80013d4:	bf00      	nop
 80013d6:	3758      	adds	r7, #88	; 0x58
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40007000 	.word	0x40007000

080013e0 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */
  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013e6:	1d3b      	adds	r3, r7, #4
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN ADC_Init 1 */
  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80013f0:	4b25      	ldr	r3, [pc, #148]	; (8001488 <MX_ADC_Init+0xa8>)
 80013f2:	4a26      	ldr	r2, [pc, #152]	; (800148c <MX_ADC_Init+0xac>)
 80013f4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80013f6:	4b24      	ldr	r3, [pc, #144]	; (8001488 <MX_ADC_Init+0xa8>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80013fc:	4b22      	ldr	r3, [pc, #136]	; (8001488 <MX_ADC_Init+0xa8>)
 80013fe:	2200      	movs	r2, #0
 8001400:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001402:	4b21      	ldr	r3, [pc, #132]	; (8001488 <MX_ADC_Init+0xa8>)
 8001404:	2200      	movs	r2, #0
 8001406:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001408:	4b1f      	ldr	r3, [pc, #124]	; (8001488 <MX_ADC_Init+0xa8>)
 800140a:	2200      	movs	r2, #0
 800140c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800140e:	4b1e      	ldr	r3, [pc, #120]	; (8001488 <MX_ADC_Init+0xa8>)
 8001410:	2200      	movs	r2, #0
 8001412:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8001414:	4b1c      	ldr	r3, [pc, #112]	; (8001488 <MX_ADC_Init+0xa8>)
 8001416:	2200      	movs	r2, #0
 8001418:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 800141a:	4b1b      	ldr	r3, [pc, #108]	; (8001488 <MX_ADC_Init+0xa8>)
 800141c:	2200      	movs	r2, #0
 800141e:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8001420:	4b19      	ldr	r3, [pc, #100]	; (8001488 <MX_ADC_Init+0xa8>)
 8001422:	2200      	movs	r2, #0
 8001424:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001426:	4b18      	ldr	r3, [pc, #96]	; (8001488 <MX_ADC_Init+0xa8>)
 8001428:	2200      	movs	r2, #0
 800142a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 800142e:	4b16      	ldr	r3, [pc, #88]	; (8001488 <MX_ADC_Init+0xa8>)
 8001430:	2201      	movs	r2, #1
 8001432:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001434:	4b14      	ldr	r3, [pc, #80]	; (8001488 <MX_ADC_Init+0xa8>)
 8001436:	2200      	movs	r2, #0
 8001438:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800143c:	4b12      	ldr	r3, [pc, #72]	; (8001488 <MX_ADC_Init+0xa8>)
 800143e:	2210      	movs	r2, #16
 8001440:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001442:	4b11      	ldr	r3, [pc, #68]	; (8001488 <MX_ADC_Init+0xa8>)
 8001444:	2200      	movs	r2, #0
 8001446:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001448:	4b0f      	ldr	r3, [pc, #60]	; (8001488 <MX_ADC_Init+0xa8>)
 800144a:	2200      	movs	r2, #0
 800144c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001450:	480d      	ldr	r0, [pc, #52]	; (8001488 <MX_ADC_Init+0xa8>)
 8001452:	f001 f8bd 	bl	80025d0 <HAL_ADC_Init>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_ADC_Init+0x80>
  {
    Error_Handler();
 800145c:	f000 fdb0 	bl	8001fc0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001460:	2309      	movs	r3, #9
 8001462:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001464:	2301      	movs	r3, #1
 8001466:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_48CYCLES;
 8001468:	2304      	movs	r3, #4
 800146a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800146c:	1d3b      	adds	r3, r7, #4
 800146e:	4619      	mov	r1, r3
 8001470:	4805      	ldr	r0, [pc, #20]	; (8001488 <MX_ADC_Init+0xa8>)
 8001472:	f001 fb1b 	bl	8002aac <HAL_ADC_ConfigChannel>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_ADC_Init+0xa0>
  {
    Error_Handler();
 800147c:	f000 fda0 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */
  /* USER CODE END ADC_Init 2 */

}
 8001480:	bf00      	nop
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20001534 	.word	0x20001534
 800148c:	40012400 	.word	0x40012400

08001490 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001494:	4b12      	ldr	r3, [pc, #72]	; (80014e0 <MX_I2C1_Init+0x50>)
 8001496:	4a13      	ldr	r2, [pc, #76]	; (80014e4 <MX_I2C1_Init+0x54>)
 8001498:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800149a:	4b11      	ldr	r3, [pc, #68]	; (80014e0 <MX_I2C1_Init+0x50>)
 800149c:	4a12      	ldr	r2, [pc, #72]	; (80014e8 <MX_I2C1_Init+0x58>)
 800149e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014a0:	4b0f      	ldr	r3, [pc, #60]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014a6:	4b0e      	ldr	r3, [pc, #56]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014ac:	4b0c      	ldr	r3, [pc, #48]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014b4:	4b0a      	ldr	r3, [pc, #40]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014ba:	4b09      	ldr	r3, [pc, #36]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014bc:	2200      	movs	r2, #0
 80014be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014c0:	4b07      	ldr	r3, [pc, #28]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014c6:	4b06      	ldr	r3, [pc, #24]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014cc:	4804      	ldr	r0, [pc, #16]	; (80014e0 <MX_I2C1_Init+0x50>)
 80014ce:	f002 f823 	bl	8003518 <HAL_I2C_Init>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014d8:	f000 fd72 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 80014dc:	bf00      	nop
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	2000142c 	.word	0x2000142c
 80014e4:	40005400 	.word	0x40005400
 80014e8:	000186a0 	.word	0x000186a0

080014ec <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b08c      	sub	sp, #48	; 0x30
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80014f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
  RTC_DateTypeDef sDate = {0};
 80014fe:	2300      	movs	r3, #0
 8001500:	623b      	str	r3, [r7, #32]
  RTC_AlarmTypeDef sAlarm = {0};
 8001502:	1d3b      	adds	r3, r7, #4
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]
 8001510:	615a      	str	r2, [r3, #20]
 8001512:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001514:	4b37      	ldr	r3, [pc, #220]	; (80015f4 <MX_RTC_Init+0x108>)
 8001516:	4a38      	ldr	r2, [pc, #224]	; (80015f8 <MX_RTC_Init+0x10c>)
 8001518:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800151a:	4b36      	ldr	r3, [pc, #216]	; (80015f4 <MX_RTC_Init+0x108>)
 800151c:	2200      	movs	r2, #0
 800151e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001520:	4b34      	ldr	r3, [pc, #208]	; (80015f4 <MX_RTC_Init+0x108>)
 8001522:	227f      	movs	r2, #127	; 0x7f
 8001524:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001526:	4b33      	ldr	r3, [pc, #204]	; (80015f4 <MX_RTC_Init+0x108>)
 8001528:	22ff      	movs	r2, #255	; 0xff
 800152a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800152c:	4b31      	ldr	r3, [pc, #196]	; (80015f4 <MX_RTC_Init+0x108>)
 800152e:	2200      	movs	r2, #0
 8001530:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001532:	4b30      	ldr	r3, [pc, #192]	; (80015f4 <MX_RTC_Init+0x108>)
 8001534:	2200      	movs	r2, #0
 8001536:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001538:	4b2e      	ldr	r3, [pc, #184]	; (80015f4 <MX_RTC_Init+0x108>)
 800153a:	2200      	movs	r2, #0
 800153c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800153e:	482d      	ldr	r0, [pc, #180]	; (80015f4 <MX_RTC_Init+0x108>)
 8001540:	f004 fc96 	bl	8005e70 <HAL_RTC_Init>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_RTC_Init+0x62>
  {
    Error_Handler();
 800154a:	f000 fd39 	bl	8001fc0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 22;
 800154e:	2316      	movs	r3, #22
 8001550:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sTime.Minutes = 0;
 8001554:	2300      	movs	r3, #0
 8001556:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sTime.Seconds = 0;
 800155a:	2300      	movs	r3, #0
 800155c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001560:	2300      	movs	r3, #0
 8001562:	62bb      	str	r3, [r7, #40]	; 0x28
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001564:	2300      	movs	r3, #0
 8001566:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001568:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800156c:	2200      	movs	r2, #0
 800156e:	4619      	mov	r1, r3
 8001570:	4820      	ldr	r0, [pc, #128]	; (80015f4 <MX_RTC_Init+0x108>)
 8001572:	f004 fd07 	bl	8005f84 <HAL_RTC_SetTime>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 800157c:	f000 fd20 	bl	8001fc0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 8001580:	2305      	movs	r3, #5
 8001582:	f887 3020 	strb.w	r3, [r7, #32]
  sDate.Month = RTC_MONTH_MARCH;
 8001586:	2303      	movs	r3, #3
 8001588:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sDate.Date = 11;
 800158c:	230b      	movs	r3, #11
 800158e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sDate.Year = 22;
 8001592:	2316      	movs	r3, #22
 8001594:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001598:	f107 0320 	add.w	r3, r7, #32
 800159c:	2200      	movs	r2, #0
 800159e:	4619      	mov	r1, r3
 80015a0:	4814      	ldr	r0, [pc, #80]	; (80015f4 <MX_RTC_Init+0x108>)
 80015a2:	f004 fdf3 	bl	800618c <HAL_RTC_SetDate>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 80015ac:	f000 fd08 	bl	8001fc0 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 6;
 80015b0:	2306      	movs	r3, #6
 80015b2:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0;
 80015b4:	2300      	movs	r3, #0
 80015b6:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0;
 80015b8:	2300      	movs	r3, #0
 80015ba:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80015bc:	2300      	movs	r3, #0
 80015be:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80015c0:	2300      	movs	r3, #0
 80015c2:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80015c4:	2300      	movs	r3, #0
 80015c6:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmDateWeekDay = 1;
 80015cc:	2301      	movs	r3, #1
 80015ce:	763b      	strb	r3, [r7, #24]
  sAlarm.Alarm = RTC_ALARM_A;
 80015d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015d4:	61fb      	str	r3, [r7, #28]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2200      	movs	r2, #0
 80015da:	4619      	mov	r1, r3
 80015dc:	4805      	ldr	r0, [pc, #20]	; (80015f4 <MX_RTC_Init+0x108>)
 80015de:	f004 fe73 	bl	80062c8 <HAL_RTC_SetAlarm_IT>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_RTC_Init+0x100>
  {
    Error_Handler();
 80015e8:	f000 fcea 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80015ec:	bf00      	nop
 80015ee:	3730      	adds	r7, #48	; 0x30
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	200014ec 	.word	0x200014ec
 80015f8:	40002800 	.word	0x40002800

080015fc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */
  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001600:	4b17      	ldr	r3, [pc, #92]	; (8001660 <MX_SPI2_Init+0x64>)
 8001602:	4a18      	ldr	r2, [pc, #96]	; (8001664 <MX_SPI2_Init+0x68>)
 8001604:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001606:	4b16      	ldr	r3, [pc, #88]	; (8001660 <MX_SPI2_Init+0x64>)
 8001608:	f44f 7282 	mov.w	r2, #260	; 0x104
 800160c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800160e:	4b14      	ldr	r3, [pc, #80]	; (8001660 <MX_SPI2_Init+0x64>)
 8001610:	2200      	movs	r2, #0
 8001612:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001614:	4b12      	ldr	r3, [pc, #72]	; (8001660 <MX_SPI2_Init+0x64>)
 8001616:	2200      	movs	r2, #0
 8001618:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800161a:	4b11      	ldr	r3, [pc, #68]	; (8001660 <MX_SPI2_Init+0x64>)
 800161c:	2200      	movs	r2, #0
 800161e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001620:	4b0f      	ldr	r3, [pc, #60]	; (8001660 <MX_SPI2_Init+0x64>)
 8001622:	2200      	movs	r2, #0
 8001624:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001626:	4b0e      	ldr	r3, [pc, #56]	; (8001660 <MX_SPI2_Init+0x64>)
 8001628:	f44f 7200 	mov.w	r2, #512	; 0x200
 800162c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800162e:	4b0c      	ldr	r3, [pc, #48]	; (8001660 <MX_SPI2_Init+0x64>)
 8001630:	2210      	movs	r2, #16
 8001632:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001634:	4b0a      	ldr	r3, [pc, #40]	; (8001660 <MX_SPI2_Init+0x64>)
 8001636:	2200      	movs	r2, #0
 8001638:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800163a:	4b09      	ldr	r3, [pc, #36]	; (8001660 <MX_SPI2_Init+0x64>)
 800163c:	2200      	movs	r2, #0
 800163e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001640:	4b07      	ldr	r3, [pc, #28]	; (8001660 <MX_SPI2_Init+0x64>)
 8001642:	2200      	movs	r2, #0
 8001644:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001646:	4b06      	ldr	r3, [pc, #24]	; (8001660 <MX_SPI2_Init+0x64>)
 8001648:	220a      	movs	r2, #10
 800164a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800164c:	4804      	ldr	r0, [pc, #16]	; (8001660 <MX_SPI2_Init+0x64>)
 800164e:	f005 f843 	bl	80066d8 <HAL_SPI_Init>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001658:	f000 fcb2 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  /* USER CODE END SPI2_Init 2 */

}
 800165c:	bf00      	nop
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20000358 	.word	0x20000358
 8001664:	40003800 	.word	0x40003800

08001668 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_Init 0 */
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */
  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800166c:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <MX_USART3_UART_Init+0x4c>)
 800166e:	4a12      	ldr	r2, [pc, #72]	; (80016b8 <MX_USART3_UART_Init+0x50>)
 8001670:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001672:	4b10      	ldr	r3, [pc, #64]	; (80016b4 <MX_USART3_UART_Init+0x4c>)
 8001674:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001678:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800167a:	4b0e      	ldr	r3, [pc, #56]	; (80016b4 <MX_USART3_UART_Init+0x4c>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001680:	4b0c      	ldr	r3, [pc, #48]	; (80016b4 <MX_USART3_UART_Init+0x4c>)
 8001682:	2200      	movs	r2, #0
 8001684:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001686:	4b0b      	ldr	r3, [pc, #44]	; (80016b4 <MX_USART3_UART_Init+0x4c>)
 8001688:	2200      	movs	r2, #0
 800168a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800168c:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <MX_USART3_UART_Init+0x4c>)
 800168e:	220c      	movs	r2, #12
 8001690:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001692:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <MX_USART3_UART_Init+0x4c>)
 8001694:	2200      	movs	r2, #0
 8001696:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001698:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <MX_USART3_UART_Init+0x4c>)
 800169a:	2200      	movs	r2, #0
 800169c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800169e:	4805      	ldr	r0, [pc, #20]	; (80016b4 <MX_USART3_UART_Init+0x4c>)
 80016a0:	f005 fd42 	bl	8007128 <HAL_UART_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80016aa:	f000 fc89 	bl	8001fc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  /* USER CODE END USART3_Init 2 */

}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	200003b0 	.word	0x200003b0
 80016b8:	40004800 	.word	0x40004800

080016bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08a      	sub	sp, #40	; 0x28
 80016c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c2:	f107 0314 	add.w	r3, r7, #20
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	605a      	str	r2, [r3, #4]
 80016cc:	609a      	str	r2, [r3, #8]
 80016ce:	60da      	str	r2, [r3, #12]
 80016d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016d2:	4b55      	ldr	r3, [pc, #340]	; (8001828 <MX_GPIO_Init+0x16c>)
 80016d4:	69db      	ldr	r3, [r3, #28]
 80016d6:	4a54      	ldr	r2, [pc, #336]	; (8001828 <MX_GPIO_Init+0x16c>)
 80016d8:	f043 0304 	orr.w	r3, r3, #4
 80016dc:	61d3      	str	r3, [r2, #28]
 80016de:	4b52      	ldr	r3, [pc, #328]	; (8001828 <MX_GPIO_Init+0x16c>)
 80016e0:	69db      	ldr	r3, [r3, #28]
 80016e2:	f003 0304 	and.w	r3, r3, #4
 80016e6:	613b      	str	r3, [r7, #16]
 80016e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016ea:	4b4f      	ldr	r3, [pc, #316]	; (8001828 <MX_GPIO_Init+0x16c>)
 80016ec:	69db      	ldr	r3, [r3, #28]
 80016ee:	4a4e      	ldr	r2, [pc, #312]	; (8001828 <MX_GPIO_Init+0x16c>)
 80016f0:	f043 0320 	orr.w	r3, r3, #32
 80016f4:	61d3      	str	r3, [r2, #28]
 80016f6:	4b4c      	ldr	r3, [pc, #304]	; (8001828 <MX_GPIO_Init+0x16c>)
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	f003 0320 	and.w	r3, r3, #32
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001702:	4b49      	ldr	r3, [pc, #292]	; (8001828 <MX_GPIO_Init+0x16c>)
 8001704:	69db      	ldr	r3, [r3, #28]
 8001706:	4a48      	ldr	r2, [pc, #288]	; (8001828 <MX_GPIO_Init+0x16c>)
 8001708:	f043 0301 	orr.w	r3, r3, #1
 800170c:	61d3      	str	r3, [r2, #28]
 800170e:	4b46      	ldr	r3, [pc, #280]	; (8001828 <MX_GPIO_Init+0x16c>)
 8001710:	69db      	ldr	r3, [r3, #28]
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800171a:	4b43      	ldr	r3, [pc, #268]	; (8001828 <MX_GPIO_Init+0x16c>)
 800171c:	69db      	ldr	r3, [r3, #28]
 800171e:	4a42      	ldr	r2, [pc, #264]	; (8001828 <MX_GPIO_Init+0x16c>)
 8001720:	f043 0302 	orr.w	r3, r3, #2
 8001724:	61d3      	str	r3, [r2, #28]
 8001726:	4b40      	ldr	r3, [pc, #256]	; (8001828 <MX_GPIO_Init+0x16c>)
 8001728:	69db      	ldr	r3, [r3, #28]
 800172a:	f003 0302 	and.w	r3, r3, #2
 800172e:	607b      	str	r3, [r7, #4]
 8001730:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001732:	4b3d      	ldr	r3, [pc, #244]	; (8001828 <MX_GPIO_Init+0x16c>)
 8001734:	69db      	ldr	r3, [r3, #28]
 8001736:	4a3c      	ldr	r2, [pc, #240]	; (8001828 <MX_GPIO_Init+0x16c>)
 8001738:	f043 0308 	orr.w	r3, r3, #8
 800173c:	61d3      	str	r3, [r2, #28]
 800173e:	4b3a      	ldr	r3, [pc, #232]	; (8001828 <MX_GPIO_Init+0x16c>)
 8001740:	69db      	ldr	r3, [r3, #28]
 8001742:	f003 0308 	and.w	r3, r3, #8
 8001746:	603b      	str	r3, [r7, #0]
 8001748:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SENSE_EN6_L_Pin|SENSE_EN7_L_Pin|SENSE_EN8_L_Pin|PWR_MUX_IN_Pin
 800174a:	2200      	movs	r2, #0
 800174c:	f24f 31bb 	movw	r1, #62395	; 0xf3bb
 8001750:	4836      	ldr	r0, [pc, #216]	; (800182c <MX_GPIO_Init+0x170>)
 8001752:	f001 fec8 	bl	80034e6 <HAL_GPIO_WritePin>
                          |SENSE_EN2_L_Pin|SENSE_EN1_L_Pin|PWR_EN3_L_Pin|PWR_EN2_L_Pin
                          |GPIO_RGB_B_Pin|GPIO_RGB_G_Pin|GPIO_RGB_R_Pin|WIFI_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SENSE_S1_Pin|SENSE_S2_Pin|SENSE_S3_Pin|PWR_S1_Pin
 8001756:	2200      	movs	r2, #0
 8001758:	f241 01f7 	movw	r1, #4343	; 0x10f7
 800175c:	4834      	ldr	r0, [pc, #208]	; (8001830 <MX_GPIO_Init+0x174>)
 800175e:	f001 fec2 	bl	80034e6 <HAL_GPIO_WritePin>
                          |PWR_S2_Pin|PWR_S3_Pin|PWR_EN4_L_Pin|MCU_PA12_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PWR_EN1_L_Pin|MCU_BOOT1_Pin|SENSE_EN3_L_Pin|SENSE_EN4_L_Pin
 8001762:	2200      	movs	r2, #0
 8001764:	f641 4165 	movw	r1, #7269	; 0x1c65
 8001768:	4832      	ldr	r0, [pc, #200]	; (8001834 <MX_GPIO_Init+0x178>)
 800176a:	f001 febc 	bl	80034e6 <HAL_GPIO_WritePin>
                          |SENSE_EN5_L_Pin|SPI_CS2_L_Pin|SD_CS_L_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WIFI_RST_GPIO_Port, WIFI_RST_Pin, GPIO_PIN_RESET);
 800176e:	2200      	movs	r2, #0
 8001770:	2104      	movs	r1, #4
 8001772:	4831      	ldr	r0, [pc, #196]	; (8001838 <MX_GPIO_Init+0x17c>)
 8001774:	f001 feb7 	bl	80034e6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SENSE_EN6_L_Pin SENSE_EN7_L_Pin SENSE_EN8_L_Pin PWR_MUX_IN_Pin
                           SENSE_EN2_L_Pin SENSE_EN1_L_Pin PWR_EN3_L_Pin PWR_EN2_L_Pin
                           GPIO_RGB_B_Pin GPIO_RGB_G_Pin GPIO_RGB_R_Pin WIFI_EN_Pin */
  GPIO_InitStruct.Pin = SENSE_EN6_L_Pin|SENSE_EN7_L_Pin|SENSE_EN8_L_Pin|PWR_MUX_IN_Pin
 8001778:	f24f 33bb 	movw	r3, #62395	; 0xf3bb
 800177c:	617b      	str	r3, [r7, #20]
                          |SENSE_EN2_L_Pin|SENSE_EN1_L_Pin|PWR_EN3_L_Pin|PWR_EN2_L_Pin
                          |GPIO_RGB_B_Pin|GPIO_RGB_G_Pin|GPIO_RGB_R_Pin|WIFI_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177e:	2301      	movs	r3, #1
 8001780:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001786:	2300      	movs	r3, #0
 8001788:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800178a:	f107 0314 	add.w	r3, r7, #20
 800178e:	4619      	mov	r1, r3
 8001790:	4826      	ldr	r0, [pc, #152]	; (800182c <MX_GPIO_Init+0x170>)
 8001792:	f001 fd11 	bl	80031b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSE_S1_Pin SENSE_S2_Pin SENSE_S3_Pin PWR_S1_Pin
                           PWR_S2_Pin PWR_S3_Pin PWR_EN4_L_Pin MCU_PA12_Pin */
  GPIO_InitStruct.Pin = SENSE_S1_Pin|SENSE_S2_Pin|SENSE_S3_Pin|PWR_S1_Pin
 8001796:	f241 03f7 	movw	r3, #4343	; 0x10f7
 800179a:	617b      	str	r3, [r7, #20]
                          |PWR_S2_Pin|PWR_S3_Pin|PWR_EN4_L_Pin|MCU_PA12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179c:	2301      	movs	r3, #1
 800179e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a0:	2300      	movs	r3, #0
 80017a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a4:	2300      	movs	r3, #0
 80017a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a8:	f107 0314 	add.w	r3, r7, #20
 80017ac:	4619      	mov	r1, r3
 80017ae:	4820      	ldr	r0, [pc, #128]	; (8001830 <MX_GPIO_Init+0x174>)
 80017b0:	f001 fd02 	bl	80031b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWR_EN1_L_Pin MCU_BOOT1_Pin SENSE_EN3_L_Pin SENSE_EN4_L_Pin
                           SENSE_EN5_L_Pin SPI_CS2_L_Pin SD_CS_L_Pin */
  GPIO_InitStruct.Pin = PWR_EN1_L_Pin|MCU_BOOT1_Pin|SENSE_EN3_L_Pin|SENSE_EN4_L_Pin
 80017b4:	f641 4365 	movw	r3, #7269	; 0x1c65
 80017b8:	617b      	str	r3, [r7, #20]
                          |SENSE_EN5_L_Pin|SPI_CS2_L_Pin|SD_CS_L_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ba:	2301      	movs	r3, #1
 80017bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017be:	2300      	movs	r3, #0
 80017c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c2:	2300      	movs	r3, #0
 80017c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c6:	f107 0314 	add.w	r3, r7, #20
 80017ca:	4619      	mov	r1, r3
 80017cc:	4819      	ldr	r0, [pc, #100]	; (8001834 <MX_GPIO_Init+0x178>)
 80017ce:	f001 fcf3 	bl	80031b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_TEST_Pin */
  GPIO_InitStruct.Pin = BTN_TEST_Pin;
 80017d2:	2340      	movs	r3, #64	; 0x40
 80017d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d6:	2300      	movs	r3, #0
 80017d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017da:	2300      	movs	r3, #0
 80017dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_TEST_GPIO_Port, &GPIO_InitStruct);
 80017de:	f107 0314 	add.w	r3, r7, #20
 80017e2:	4619      	mov	r1, r3
 80017e4:	4811      	ldr	r0, [pc, #68]	; (800182c <MX_GPIO_Init+0x170>)
 80017e6:	f001 fce7 	bl	80031b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LS_FLAG_Pin */
  GPIO_InitStruct.Pin = LS_FLAG_Pin;
 80017ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017f0:	2300      	movs	r3, #0
 80017f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LS_FLAG_GPIO_Port, &GPIO_InitStruct);
 80017f8:	f107 0314 	add.w	r3, r7, #20
 80017fc:	4619      	mov	r1, r3
 80017fe:	480c      	ldr	r0, [pc, #48]	; (8001830 <MX_GPIO_Init+0x174>)
 8001800:	f001 fcda 	bl	80031b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_RST_Pin */
  GPIO_InitStruct.Pin = WIFI_RST_Pin;
 8001804:	2304      	movs	r3, #4
 8001806:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001808:	2301      	movs	r3, #1
 800180a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001810:	2300      	movs	r3, #0
 8001812:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WIFI_RST_GPIO_Port, &GPIO_InitStruct);
 8001814:	f107 0314 	add.w	r3, r7, #20
 8001818:	4619      	mov	r1, r3
 800181a:	4807      	ldr	r0, [pc, #28]	; (8001838 <MX_GPIO_Init+0x17c>)
 800181c:	f001 fccc 	bl	80031b8 <HAL_GPIO_Init>

}
 8001820:	bf00      	nop
 8001822:	3728      	adds	r7, #40	; 0x28
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	40023800 	.word	0x40023800
 800182c:	40020800 	.word	0x40020800
 8001830:	40020000 	.word	0x40020000
 8001834:	40020400 	.word	0x40020400
 8001838:	40020c00 	.word	0x40020c00

0800183c <writeCurrentTime>:
    * @brief
    * @param  :
    * @retval :
    */
void writeCurrentTime(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af02      	add	r7, sp, #8
    char time[10];

    HAL_RTC_GetTime(&hrtc, &nTime, RTC_FORMAT_BIN);
 8001842:	2200      	movs	r2, #0
 8001844:	4912      	ldr	r1, [pc, #72]	; (8001890 <writeCurrentTime+0x54>)
 8001846:	4813      	ldr	r0, [pc, #76]	; (8001894 <writeCurrentTime+0x58>)
 8001848:	f004 fc50 	bl	80060ec <HAL_RTC_GetTime>
    sprintf(time, "%02u:%02u:%02u,", nTime.Hours, nTime.Minutes, nTime.Seconds);
 800184c:	4b10      	ldr	r3, [pc, #64]	; (8001890 <writeCurrentTime+0x54>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	461a      	mov	r2, r3
 8001852:	4b0f      	ldr	r3, [pc, #60]	; (8001890 <writeCurrentTime+0x54>)
 8001854:	785b      	ldrb	r3, [r3, #1]
 8001856:	4619      	mov	r1, r3
 8001858:	4b0d      	ldr	r3, [pc, #52]	; (8001890 <writeCurrentTime+0x54>)
 800185a:	789b      	ldrb	r3, [r3, #2]
 800185c:	1d38      	adds	r0, r7, #4
 800185e:	9300      	str	r3, [sp, #0]
 8001860:	460b      	mov	r3, r1
 8001862:	490d      	ldr	r1, [pc, #52]	; (8001898 <writeCurrentTime+0x5c>)
 8001864:	f009 fd56 	bl	800b314 <siprintf>
    f_lseek(&fil, f_size(&fil));
 8001868:	4b0c      	ldr	r3, [pc, #48]	; (800189c <writeCurrentTime+0x60>)
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	4619      	mov	r1, r3
 800186e:	480b      	ldr	r0, [pc, #44]	; (800189c <writeCurrentTime+0x60>)
 8001870:	f008 ff34 	bl	800a6dc <f_lseek>
    fr = f_printf( &fil, "%s", time);
 8001874:	1d3b      	adds	r3, r7, #4
 8001876:	461a      	mov	r2, r3
 8001878:	4909      	ldr	r1, [pc, #36]	; (80018a0 <writeCurrentTime+0x64>)
 800187a:	4808      	ldr	r0, [pc, #32]	; (800189c <writeCurrentTime+0x60>)
 800187c:	f009 f9c8 	bl	800ac10 <f_printf>
 8001880:	4603      	mov	r3, r0
 8001882:	b2da      	uxtb	r2, r3
 8001884:	4b07      	ldr	r3, [pc, #28]	; (80018a4 <writeCurrentTime+0x68>)
 8001886:	701a      	strb	r2, [r3, #0]
}
 8001888:	bf00      	nop
 800188a:	3710      	adds	r7, #16
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	20001510 	.word	0x20001510
 8001894:	200014ec 	.word	0x200014ec
 8001898:	0800bba4 	.word	0x0800bba4
 800189c:	20001588 	.word	0x20001588
 80018a0:	0800bbb4 	.word	0x0800bbb4
 80018a4:	2000150c 	.word	0x2000150c

080018a8 <logData2SDCard>:
    * @brief
    * @param  :
    * @retval :
    */
void logData2SDCard(int data[], int len, bool write_timestamp)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	4613      	mov	r3, r2
 80018b4:	71fb      	strb	r3, [r7, #7]
    /*Open the file*/
    fr = f_open(&fil, file_name, FA_OPEN_ALWAYS | FA_WRITE | FA_READ);
 80018b6:	2213      	movs	r2, #19
 80018b8:	4926      	ldr	r1, [pc, #152]	; (8001954 <logData2SDCard+0xac>)
 80018ba:	4827      	ldr	r0, [pc, #156]	; (8001958 <logData2SDCard+0xb0>)
 80018bc:	f008 fb06 	bl	8009ecc <f_open>
 80018c0:	4603      	mov	r3, r0
 80018c2:	461a      	mov	r2, r3
 80018c4:	4b25      	ldr	r3, [pc, #148]	; (800195c <logData2SDCard+0xb4>)
 80018c6:	701a      	strb	r2, [r3, #0]

    /* Make space for line of data */
    f_lseek(&fil, FILE_LINE_SIZE);
 80018c8:	f242 31a9 	movw	r1, #9129	; 0x23a9
 80018cc:	4822      	ldr	r0, [pc, #136]	; (8001958 <logData2SDCard+0xb0>)
 80018ce:	f008 ff05 	bl	800a6dc <f_lseek>
    f_lseek(&fil, f_size(&fil));
 80018d2:	4b21      	ldr	r3, [pc, #132]	; (8001958 <logData2SDCard+0xb0>)
 80018d4:	68db      	ldr	r3, [r3, #12]
 80018d6:	4619      	mov	r1, r3
 80018d8:	481f      	ldr	r0, [pc, #124]	; (8001958 <logData2SDCard+0xb0>)
 80018da:	f008 feff 	bl	800a6dc <f_lseek>

    if (write_timestamp) {
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <logData2SDCard+0x40>
    	writeCurrentTime();
 80018e4:	f7ff ffaa 	bl	800183c <writeCurrentTime>
    }

	/* Construct string to put into file */
    for(int node = 0; node < len - 1; node++)
 80018e8:	2300      	movs	r3, #0
 80018ea:	617b      	str	r3, [r7, #20]
 80018ec:	e010      	b.n	8001910 <logData2SDCard+0x68>
    {
        fr = f_printf(&fil, "%d,", data[node]);
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	4413      	add	r3, r2
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	461a      	mov	r2, r3
 80018fa:	4919      	ldr	r1, [pc, #100]	; (8001960 <logData2SDCard+0xb8>)
 80018fc:	4816      	ldr	r0, [pc, #88]	; (8001958 <logData2SDCard+0xb0>)
 80018fe:	f009 f987 	bl	800ac10 <f_printf>
 8001902:	4603      	mov	r3, r0
 8001904:	b2da      	uxtb	r2, r3
 8001906:	4b15      	ldr	r3, [pc, #84]	; (800195c <logData2SDCard+0xb4>)
 8001908:	701a      	strb	r2, [r3, #0]
    for(int node = 0; node < len - 1; node++)
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	3301      	adds	r3, #1
 800190e:	617b      	str	r3, [r7, #20]
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	3b01      	subs	r3, #1
 8001914:	697a      	ldr	r2, [r7, #20]
 8001916:	429a      	cmp	r2, r3
 8001918:	dbe9      	blt.n	80018ee <logData2SDCard+0x46>
    }

    fr = f_printf(&fil, "%d\n", data[len - 1]);
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001920:	3b01      	subs	r3, #1
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	68fa      	ldr	r2, [r7, #12]
 8001926:	4413      	add	r3, r2
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	461a      	mov	r2, r3
 800192c:	490d      	ldr	r1, [pc, #52]	; (8001964 <logData2SDCard+0xbc>)
 800192e:	480a      	ldr	r0, [pc, #40]	; (8001958 <logData2SDCard+0xb0>)
 8001930:	f009 f96e 	bl	800ac10 <f_printf>
 8001934:	4603      	mov	r3, r0
 8001936:	b2da      	uxtb	r2, r3
 8001938:	4b08      	ldr	r3, [pc, #32]	; (800195c <logData2SDCard+0xb4>)
 800193a:	701a      	strb	r2, [r3, #0]

	/* Close the file */
	fr = f_close(&fil);
 800193c:	4806      	ldr	r0, [pc, #24]	; (8001958 <logData2SDCard+0xb0>)
 800193e:	f008 fea3 	bl	800a688 <f_close>
 8001942:	4603      	mov	r3, r0
 8001944:	461a      	mov	r2, r3
 8001946:	4b05      	ldr	r3, [pc, #20]	; (800195c <logData2SDCard+0xb4>)
 8001948:	701a      	strb	r2, [r3, #0]


}
 800194a:	bf00      	nop
 800194c:	3718      	adds	r7, #24
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	20000004 	.word	0x20000004
 8001958:	20001588 	.word	0x20001588
 800195c:	2000150c 	.word	0x2000150c
 8001960:	0800bbb8 	.word	0x0800bbb8
 8001964:	0800bbbc 	.word	0x0800bbbc

08001968 <muxInit>:
/**
    * @brief
    * @param  :
    * @retval :
    */
void muxInit(void) {
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
	/* Set load switch */
	HAL_GPIO_WritePin(GPIOC, PWR_MUX_IN_Pin, GPIO_PIN_SET);
 800196e:	2201      	movs	r2, #1
 8001970:	2101      	movs	r1, #1
 8001972:	4819      	ldr	r0, [pc, #100]	; (80019d8 <muxInit+0x70>)
 8001974:	f001 fdb7 	bl	80034e6 <HAL_GPIO_WritePin>

	/* All muxes are active low. We want to set them high (disabled) at startup */
	for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++)
 8001978:	2300      	movs	r3, #0
 800197a:	607b      	str	r3, [r7, #4]
 800197c:	e00e      	b.n	800199c <muxInit+0x34>
	{
		disableMux(pwrMuxType[pwr_mux], pwrMuxEnable[pwr_mux]);
 800197e:	4a17      	ldr	r2, [pc, #92]	; (80019dc <muxInit+0x74>)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001986:	4916      	ldr	r1, [pc, #88]	; (80019e0 <muxInit+0x78>)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800198e:	4619      	mov	r1, r3
 8001990:	4610      	mov	r0, r2
 8001992:	f000 f935 	bl	8001c00 <disableMux>
	for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	3301      	adds	r3, #1
 800199a:	607b      	str	r3, [r7, #4]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2b03      	cmp	r3, #3
 80019a0:	dded      	ble.n	800197e <muxInit+0x16>
	}
	for (int sense_mux = 0; sense_mux < 8; sense_mux++)
 80019a2:	2300      	movs	r3, #0
 80019a4:	603b      	str	r3, [r7, #0]
 80019a6:	e00e      	b.n	80019c6 <muxInit+0x5e>
	{
		disableMux(senseMuxType[sense_mux], senseMuxEnable[sense_mux]);
 80019a8:	4a0e      	ldr	r2, [pc, #56]	; (80019e4 <muxInit+0x7c>)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80019b0:	490d      	ldr	r1, [pc, #52]	; (80019e8 <muxInit+0x80>)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80019b8:	4619      	mov	r1, r3
 80019ba:	4610      	mov	r0, r2
 80019bc:	f000 f920 	bl	8001c00 <disableMux>
	for (int sense_mux = 0; sense_mux < 8; sense_mux++)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	3301      	adds	r3, #1
 80019c4:	603b      	str	r3, [r7, #0]
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	2b07      	cmp	r3, #7
 80019ca:	dded      	ble.n	80019a8 <muxInit+0x40>
	}
}
 80019cc:	bf00      	nop
 80019ce:	bf00      	nop
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40020800 	.word	0x40020800
 80019dc:	20000024 	.word	0x20000024
 80019e0:	0800bc08 	.word	0x0800bc08
 80019e4:	20000034 	.word	0x20000034
 80019e8:	0800bc18 	.word	0x0800bc18

080019ec <selectChannel>:

/**
    * @brief  Sets to S0, S1, and S2 select pins
    */
void selectChannel(int pin, int array[]) {
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2b07      	cmp	r3, #7
 80019fa:	f200 80eb 	bhi.w	8001bd4 <selectChannel+0x1e8>
 80019fe:	a201      	add	r2, pc, #4	; (adr r2, 8001a04 <selectChannel+0x18>)
 8001a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a04:	08001a25 	.word	0x08001a25
 8001a08:	08001a5b 	.word	0x08001a5b
 8001a0c:	08001a91 	.word	0x08001a91
 8001a10:	08001ac7 	.word	0x08001ac7
 8001a14:	08001afd 	.word	0x08001afd
 8001a18:	08001b33 	.word	0x08001b33
 8001a1c:	08001b69 	.word	0x08001b69
 8001a20:	08001b9f 	.word	0x08001b9f
	switch (pin) {
		case 0:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	486b      	ldr	r0, [pc, #428]	; (8001bdc <selectChannel+0x1f0>)
 8001a30:	f001 fd59 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	3304      	adds	r3, #4
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	b29b      	uxth	r3, r3
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4866      	ldr	r0, [pc, #408]	; (8001bdc <selectChannel+0x1f0>)
 8001a42:	f001 fd50 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	3308      	adds	r3, #8
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	2200      	movs	r2, #0
 8001a50:	4619      	mov	r1, r3
 8001a52:	4862      	ldr	r0, [pc, #392]	; (8001bdc <selectChannel+0x1f0>)
 8001a54:	f001 fd47 	bl	80034e6 <HAL_GPIO_WritePin>
			break;
 8001a58:	e0bc      	b.n	8001bd4 <selectChannel+0x1e8>
		case 1:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	b29b      	uxth	r3, r3
 8001a60:	2201      	movs	r2, #1
 8001a62:	4619      	mov	r1, r3
 8001a64:	485d      	ldr	r0, [pc, #372]	; (8001bdc <selectChannel+0x1f0>)
 8001a66:	f001 fd3e 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	b29b      	uxth	r3, r3
 8001a72:	2200      	movs	r2, #0
 8001a74:	4619      	mov	r1, r3
 8001a76:	4859      	ldr	r0, [pc, #356]	; (8001bdc <selectChannel+0x1f0>)
 8001a78:	f001 fd35 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	3308      	adds	r3, #8
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	2200      	movs	r2, #0
 8001a86:	4619      	mov	r1, r3
 8001a88:	4854      	ldr	r0, [pc, #336]	; (8001bdc <selectChannel+0x1f0>)
 8001a8a:	f001 fd2c 	bl	80034e6 <HAL_GPIO_WritePin>
			break;
 8001a8e:	e0a1      	b.n	8001bd4 <selectChannel+0x1e8>
		case 2:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	2200      	movs	r2, #0
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4850      	ldr	r0, [pc, #320]	; (8001bdc <selectChannel+0x1f0>)
 8001a9c:	f001 fd23 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	3304      	adds	r3, #4
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	4619      	mov	r1, r3
 8001aac:	484b      	ldr	r0, [pc, #300]	; (8001bdc <selectChannel+0x1f0>)
 8001aae:	f001 fd1a 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	3308      	adds	r3, #8
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	2200      	movs	r2, #0
 8001abc:	4619      	mov	r1, r3
 8001abe:	4847      	ldr	r0, [pc, #284]	; (8001bdc <selectChannel+0x1f0>)
 8001ac0:	f001 fd11 	bl	80034e6 <HAL_GPIO_WritePin>
			break;
 8001ac4:	e086      	b.n	8001bd4 <selectChannel+0x1e8>
		case 3:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	2201      	movs	r2, #1
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4842      	ldr	r0, [pc, #264]	; (8001bdc <selectChannel+0x1f0>)
 8001ad2:	f001 fd08 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	3304      	adds	r3, #4
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	2201      	movs	r2, #1
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	483e      	ldr	r0, [pc, #248]	; (8001bdc <selectChannel+0x1f0>)
 8001ae4:	f001 fcff 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	3308      	adds	r3, #8
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	2200      	movs	r2, #0
 8001af2:	4619      	mov	r1, r3
 8001af4:	4839      	ldr	r0, [pc, #228]	; (8001bdc <selectChannel+0x1f0>)
 8001af6:	f001 fcf6 	bl	80034e6 <HAL_GPIO_WritePin>
			break;
 8001afa:	e06b      	b.n	8001bd4 <selectChannel+0x1e8>
		case 4:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	2200      	movs	r2, #0
 8001b04:	4619      	mov	r1, r3
 8001b06:	4835      	ldr	r0, [pc, #212]	; (8001bdc <selectChannel+0x1f0>)
 8001b08:	f001 fced 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	3304      	adds	r3, #4
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	2200      	movs	r2, #0
 8001b16:	4619      	mov	r1, r3
 8001b18:	4830      	ldr	r0, [pc, #192]	; (8001bdc <selectChannel+0x1f0>)
 8001b1a:	f001 fce4 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	3308      	adds	r3, #8
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	b29b      	uxth	r3, r3
 8001b26:	2201      	movs	r2, #1
 8001b28:	4619      	mov	r1, r3
 8001b2a:	482c      	ldr	r0, [pc, #176]	; (8001bdc <selectChannel+0x1f0>)
 8001b2c:	f001 fcdb 	bl	80034e6 <HAL_GPIO_WritePin>
			break;
 8001b30:	e050      	b.n	8001bd4 <selectChannel+0x1e8>
		case 5:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	b29b      	uxth	r3, r3
 8001b38:	2201      	movs	r2, #1
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4827      	ldr	r0, [pc, #156]	; (8001bdc <selectChannel+0x1f0>)
 8001b3e:	f001 fcd2 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	3304      	adds	r3, #4
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4823      	ldr	r0, [pc, #140]	; (8001bdc <selectChannel+0x1f0>)
 8001b50:	f001 fcc9 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	3308      	adds	r3, #8
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	4619      	mov	r1, r3
 8001b60:	481e      	ldr	r0, [pc, #120]	; (8001bdc <selectChannel+0x1f0>)
 8001b62:	f001 fcc0 	bl	80034e6 <HAL_GPIO_WritePin>
			break;
 8001b66:	e035      	b.n	8001bd4 <selectChannel+0x1e8>
		case 6:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	b29b      	uxth	r3, r3
 8001b6e:	2200      	movs	r2, #0
 8001b70:	4619      	mov	r1, r3
 8001b72:	481a      	ldr	r0, [pc, #104]	; (8001bdc <selectChannel+0x1f0>)
 8001b74:	f001 fcb7 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	3304      	adds	r3, #4
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	2201      	movs	r2, #1
 8001b82:	4619      	mov	r1, r3
 8001b84:	4815      	ldr	r0, [pc, #84]	; (8001bdc <selectChannel+0x1f0>)
 8001b86:	f001 fcae 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	3308      	adds	r3, #8
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	2201      	movs	r2, #1
 8001b94:	4619      	mov	r1, r3
 8001b96:	4811      	ldr	r0, [pc, #68]	; (8001bdc <selectChannel+0x1f0>)
 8001b98:	f001 fca5 	bl	80034e6 <HAL_GPIO_WritePin>
			break;
 8001b9c:	e01a      	b.n	8001bd4 <selectChannel+0x1e8>
		case 7:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	480c      	ldr	r0, [pc, #48]	; (8001bdc <selectChannel+0x1f0>)
 8001baa:	f001 fc9c 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	b29b      	uxth	r3, r3
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4808      	ldr	r0, [pc, #32]	; (8001bdc <selectChannel+0x1f0>)
 8001bbc:	f001 fc93 	bl	80034e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	3308      	adds	r3, #8
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	2201      	movs	r2, #1
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4803      	ldr	r0, [pc, #12]	; (8001bdc <selectChannel+0x1f0>)
 8001bce:	f001 fc8a 	bl	80034e6 <HAL_GPIO_WritePin>
			break;
 8001bd2:	bf00      	nop
	}
}
 8001bd4:	bf00      	nop
 8001bd6:	3708      	adds	r7, #8
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	40020000 	.word	0x40020000

08001be0 <enableMux>:
    * @brief
    * @param  :
    * @retval :
    */
void enableMux(GPIO_TypeDef *type, int pin)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(type,  pin,  GPIO_PIN_RESET);
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	2200      	movs	r2, #0
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f001 fc77 	bl	80034e6 <HAL_GPIO_WritePin>
}
 8001bf8:	bf00      	nop
 8001bfa:	3708      	adds	r7, #8
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <disableMux>:
    * @brief
    * @param  :
    * @retval :
    */
void disableMux(GPIO_TypeDef *type, int pin)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(type,  pin,  GPIO_PIN_SET);
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	2201      	movs	r2, #1
 8001c10:	4619      	mov	r1, r3
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f001 fc67 	bl	80034e6 <HAL_GPIO_WritePin>
}
 8001c18:	bf00      	nop
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <readPressure>:
    * @brief  :
    * @param  :
    * @retval :
    */
int readPressure(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
    // ADCSelectCH9();
    HAL_ADC_Start(&hadc);
 8001c26:	480a      	ldr	r0, [pc, #40]	; (8001c50 <readPressure+0x30>)
 8001c28:	f000 fe18 	bl	800285c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001c2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c30:	4807      	ldr	r0, [pc, #28]	; (8001c50 <readPressure+0x30>)
 8001c32:	f000 fe9f 	bl	8002974 <HAL_ADC_PollForConversion>
    int data = HAL_ADC_GetValue(&hadc);
 8001c36:	4806      	ldr	r0, [pc, #24]	; (8001c50 <readPressure+0x30>)
 8001c38:	f000 ff2c 	bl	8002a94 <HAL_ADC_GetValue>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	607b      	str	r3, [r7, #4]
    HAL_ADC_Stop(&hadc);
 8001c40:	4803      	ldr	r0, [pc, #12]	; (8001c50 <readPressure+0x30>)
 8001c42:	f000 fe6b 	bl	800291c <HAL_ADC_Stop>
    return data;
 8001c46:	687b      	ldr	r3, [r7, #4]
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3708      	adds	r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	20001534 	.word	0x20001534

08001c54 <sampleMat>:
    * @brief  :
    * @param  :
    * @retval :
    */
void sampleMat(int data[], int len)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08c      	sub	sp, #48	; 0x30
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
    int array_cnt = 0;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (len != NUM_NODES) 
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	f5b3 6fe4 	cmp.w	r3, #1824	; 0x720
 8001c68:	f040 809e 	bne.w	8001da8 <sampleMat+0x154>
    {
        /* Wrongly sized array */ 
        return;
    }

    for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++) 
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c70:	e095      	b.n	8001d9e <sampleMat+0x14a>
    {
		enableMux(pwrMuxType[pwr_mux], pwrMuxEnable[pwr_mux]);
 8001c72:	4a4f      	ldr	r2, [pc, #316]	; (8001db0 <sampleMat+0x15c>)
 8001c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c76:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001c7a:	494e      	ldr	r1, [pc, #312]	; (8001db4 <sampleMat+0x160>)
 8001c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c7e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001c82:	4619      	mov	r1, r3
 8001c84:	4610      	mov	r0, r2
 8001c86:	f7ff ffab 	bl	8001be0 <enableMux>
		for (int pwr_sel = 0; pwr_sel < 8; pwr_sel++) 
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	627b      	str	r3, [r7, #36]	; 0x24
 8001c8e:	e074      	b.n	8001d7a <sampleMat+0x126>
        {
			selectChannel(pwr_sel, pwrMuxSelect);
 8001c90:	4949      	ldr	r1, [pc, #292]	; (8001db8 <sampleMat+0x164>)
 8001c92:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001c94:	f7ff feaa 	bl	80019ec <selectChannel>
			for (int sense_mux = 0; sense_mux < 8; sense_mux++) 
 8001c98:	2300      	movs	r3, #0
 8001c9a:	623b      	str	r3, [r7, #32]
 8001c9c:	e067      	b.n	8001d6e <sampleMat+0x11a>
            {
				enableMux(senseMuxType[sense_mux], senseMuxEnable[sense_mux]);
 8001c9e:	4a47      	ldr	r2, [pc, #284]	; (8001dbc <sampleMat+0x168>)
 8001ca0:	6a3b      	ldr	r3, [r7, #32]
 8001ca2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001ca6:	4946      	ldr	r1, [pc, #280]	; (8001dc0 <sampleMat+0x16c>)
 8001ca8:	6a3b      	ldr	r3, [r7, #32]
 8001caa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4610      	mov	r0, r2
 8001cb2:	f7ff ff95 	bl	8001be0 <enableMux>
				for (int sense_sel = 0; sense_sel < 8; sense_sel++) 
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61fb      	str	r3, [r7, #28]
 8001cba:	e046      	b.n	8001d4a <sampleMat+0xf6>
                {
				    if ((sense_mux == 0) && ((sense_sel == 0 ) || (sense_sel == 1)))
 8001cbc:	6a3b      	ldr	r3, [r7, #32]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d105      	bne.n	8001cce <sampleMat+0x7a>
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d03a      	beq.n	8001d3e <sampleMat+0xea>
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d037      	beq.n	8001d3e <sampleMat+0xea>
				    {
				       continue;
				    }

				    if ((sense_mux == 7) && (sense_sel > 2))
 8001cce:	6a3b      	ldr	r3, [r7, #32]
 8001cd0:	2b07      	cmp	r3, #7
 8001cd2:	d102      	bne.n	8001cda <sampleMat+0x86>
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	dc33      	bgt.n	8001d42 <sampleMat+0xee>
				    {
				       continue;
				    }

					selectChannel(sense_sel, senseMuxSelect);
 8001cda:	493a      	ldr	r1, [pc, #232]	; (8001dc4 <sampleMat+0x170>)
 8001cdc:	69f8      	ldr	r0, [r7, #28]
 8001cde:	f7ff fe85 	bl	80019ec <selectChannel>

					/* Read voltage */
					int raw_ADC_pressure = readPressure();
 8001ce2:	f7ff ff9d 	bl	8001c20 <readPressure>
 8001ce6:	6138      	str	r0, [r7, #16]
					int cycle_cnt = 0;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	61bb      	str	r3, [r7, #24]
					int cycle_max = 10;
 8001cec:	230a      	movs	r3, #10
 8001cee:	60fb      	str	r3, [r7, #12]
					int cycle_sum = 0;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]
					while(cycle_cnt < cycle_max) {
 8001cf4:	e006      	b.n	8001d04 <sampleMat+0xb0>
//						float ADC_voltage = *ADC_VOLTAGE_CONVERSION;
						cycle_sum += raw_ADC_pressure;
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	617b      	str	r3, [r7, #20]
						cycle_cnt++;
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	3301      	adds	r3, #1
 8001d02:	61bb      	str	r3, [r7, #24]
					while(cycle_cnt < cycle_max) {
 8001d04:	69ba      	ldr	r2, [r7, #24]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	dbf4      	blt.n	8001cf6 <sampleMat+0xa2>
					}
					cycle_sum = round(cycle_sum/cycle_max);
 8001d0c:	697a      	ldr	r2, [r7, #20]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d14:	4618      	mov	r0, r3
 8001d16:	f7fe fb83 	bl	8000420 <__aeabi_i2d>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	4610      	mov	r0, r2
 8001d20:	4619      	mov	r1, r3
 8001d22:	f7fe fbe7 	bl	80004f4 <__aeabi_d2iz>
 8001d26:	4603      	mov	r3, r0
 8001d28:	617b      	str	r3, [r7, #20]
//						cycle_sum += ADC_voltage;
//						cycle_cnt++;
//					}
//					cycle_sum = cycle_sum/cycle_max;

					data[array_cnt] = cycle_sum;
 8001d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	4413      	add	r3, r2
 8001d32:	697a      	ldr	r2, [r7, #20]
 8001d34:	601a      	str	r2, [r3, #0]
					array_cnt++;
 8001d36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d38:	3301      	adds	r3, #1
 8001d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d3c:	e002      	b.n	8001d44 <sampleMat+0xf0>
				       continue;
 8001d3e:	bf00      	nop
 8001d40:	e000      	b.n	8001d44 <sampleMat+0xf0>
				       continue;
 8001d42:	bf00      	nop
				for (int sense_sel = 0; sense_sel < 8; sense_sel++) 
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	3301      	adds	r3, #1
 8001d48:	61fb      	str	r3, [r7, #28]
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	2b07      	cmp	r3, #7
 8001d4e:	ddb5      	ble.n	8001cbc <sampleMat+0x68>
				}
				disableMux(senseMuxType[sense_mux], senseMuxEnable[sense_mux]);
 8001d50:	4a1a      	ldr	r2, [pc, #104]	; (8001dbc <sampleMat+0x168>)
 8001d52:	6a3b      	ldr	r3, [r7, #32]
 8001d54:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d58:	4919      	ldr	r1, [pc, #100]	; (8001dc0 <sampleMat+0x16c>)
 8001d5a:	6a3b      	ldr	r3, [r7, #32]
 8001d5c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001d60:	4619      	mov	r1, r3
 8001d62:	4610      	mov	r0, r2
 8001d64:	f7ff ff4c 	bl	8001c00 <disableMux>
			for (int sense_mux = 0; sense_mux < 8; sense_mux++) 
 8001d68:	6a3b      	ldr	r3, [r7, #32]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	623b      	str	r3, [r7, #32]
 8001d6e:	6a3b      	ldr	r3, [r7, #32]
 8001d70:	2b07      	cmp	r3, #7
 8001d72:	dd94      	ble.n	8001c9e <sampleMat+0x4a>
		for (int pwr_sel = 0; pwr_sel < 8; pwr_sel++) 
 8001d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d76:	3301      	adds	r3, #1
 8001d78:	627b      	str	r3, [r7, #36]	; 0x24
 8001d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7c:	2b07      	cmp	r3, #7
 8001d7e:	dd87      	ble.n	8001c90 <sampleMat+0x3c>
			}
		}
		disableMux(pwrMuxType[pwr_mux], pwrMuxEnable[pwr_mux]);
 8001d80:	4a0b      	ldr	r2, [pc, #44]	; (8001db0 <sampleMat+0x15c>)
 8001d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d84:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d88:	490a      	ldr	r1, [pc, #40]	; (8001db4 <sampleMat+0x160>)
 8001d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d8c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001d90:	4619      	mov	r1, r3
 8001d92:	4610      	mov	r0, r2
 8001d94:	f7ff ff34 	bl	8001c00 <disableMux>
    for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++) 
 8001d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001da0:	2b03      	cmp	r3, #3
 8001da2:	f77f af66 	ble.w	8001c72 <sampleMat+0x1e>
 8001da6:	e000      	b.n	8001daa <sampleMat+0x156>
        return;
 8001da8:	bf00      	nop
	}
}
 8001daa:	3730      	adds	r7, #48	; 0x30
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	20000024 	.word	0x20000024
 8001db4:	0800bc08 	.word	0x0800bc08
 8001db8:	20000060 	.word	0x20000060
 8001dbc:	20000034 	.word	0x20000034
 8001dc0:	0800bc18 	.word	0x0800bc18
 8001dc4:	20000054 	.word	0x20000054

08001dc8 <calibrateMat>:
    * @brief  :
    * @param  :
    * @retval :
    */
void calibrateMat(int data[], int len)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b088      	sub	sp, #32
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
    int array_cnt = 0;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	61fb      	str	r3, [r7, #28]

    if (len != NUM_NODES)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	f5b3 6fe4 	cmp.w	r3, #1824	; 0x720
 8001ddc:	f040 8085 	bne.w	8001eea <calibrateMat+0x122>
    {
        /* Wrongly sized array */
        return;
    }

    for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++)
 8001de0:	2300      	movs	r3, #0
 8001de2:	61bb      	str	r3, [r7, #24]
 8001de4:	e07a      	b.n	8001edc <calibrateMat+0x114>
    {
		enableMux(pwrMuxType[pwr_mux], pwrMuxEnable[pwr_mux]);
 8001de6:	4a43      	ldr	r2, [pc, #268]	; (8001ef4 <calibrateMat+0x12c>)
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001dee:	4942      	ldr	r1, [pc, #264]	; (8001ef8 <calibrateMat+0x130>)
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001df6:	4619      	mov	r1, r3
 8001df8:	4610      	mov	r0, r2
 8001dfa:	f7ff fef1 	bl	8001be0 <enableMux>
		for (int pwr_sel = 0; pwr_sel < 8; pwr_sel++)
 8001dfe:	2300      	movs	r3, #0
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	e059      	b.n	8001eb8 <calibrateMat+0xf0>
        {
			selectChannel(pwr_sel, pwrMuxSelect);
 8001e04:	493d      	ldr	r1, [pc, #244]	; (8001efc <calibrateMat+0x134>)
 8001e06:	6978      	ldr	r0, [r7, #20]
 8001e08:	f7ff fdf0 	bl	80019ec <selectChannel>
			for (int sense_mux = 0; sense_mux < 8; sense_mux++)
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	613b      	str	r3, [r7, #16]
 8001e10:	e04c      	b.n	8001eac <calibrateMat+0xe4>
            {
				enableMux(senseMuxType[sense_mux], senseMuxEnable[sense_mux]);
 8001e12:	4a3b      	ldr	r2, [pc, #236]	; (8001f00 <calibrateMat+0x138>)
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001e1a:	493a      	ldr	r1, [pc, #232]	; (8001f04 <calibrateMat+0x13c>)
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001e22:	4619      	mov	r1, r3
 8001e24:	4610      	mov	r0, r2
 8001e26:	f7ff fedb 	bl	8001be0 <enableMux>
				for (int sense_sel = 0; sense_sel < 8; sense_sel++)
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]
 8001e2e:	e02b      	b.n	8001e88 <calibrateMat+0xc0>
                {
				    if ((sense_mux == 0) && ((sense_sel == 0 ) || (sense_sel == 1)))
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d105      	bne.n	8001e42 <calibrateMat+0x7a>
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d01f      	beq.n	8001e7c <calibrateMat+0xb4>
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d01c      	beq.n	8001e7c <calibrateMat+0xb4>
				    {
				       continue;
				    }

				    if ((sense_mux == 7) && (sense_sel > 2))
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	2b07      	cmp	r3, #7
 8001e46:	d102      	bne.n	8001e4e <calibrateMat+0x86>
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	dc18      	bgt.n	8001e80 <calibrateMat+0xb8>
				    {
				       continue;
				    }

					selectChannel(sense_sel, senseMuxSelect);
 8001e4e:	492e      	ldr	r1, [pc, #184]	; (8001f08 <calibrateMat+0x140>)
 8001e50:	68f8      	ldr	r0, [r7, #12]
 8001e52:	f7ff fdcb 	bl	80019ec <selectChannel>

					/* Read voltage */
					int raw_ADC_pressure = readPressure();
 8001e56:	f7ff fee3 	bl	8001c20 <readPressure>
 8001e5a:	60b8      	str	r0, [r7, #8]
					data[array_cnt] += raw_ADC_pressure;
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	4413      	add	r3, r2
 8001e64:	6819      	ldr	r1, [r3, #0]
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	4413      	add	r3, r2
 8001e6e:	68ba      	ldr	r2, [r7, #8]
 8001e70:	440a      	add	r2, r1
 8001e72:	601a      	str	r2, [r3, #0]
					array_cnt++;
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	3301      	adds	r3, #1
 8001e78:	61fb      	str	r3, [r7, #28]
 8001e7a:	e002      	b.n	8001e82 <calibrateMat+0xba>
				       continue;
 8001e7c:	bf00      	nop
 8001e7e:	e000      	b.n	8001e82 <calibrateMat+0xba>
				       continue;
 8001e80:	bf00      	nop
				for (int sense_sel = 0; sense_sel < 8; sense_sel++)
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	3301      	adds	r3, #1
 8001e86:	60fb      	str	r3, [r7, #12]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	2b07      	cmp	r3, #7
 8001e8c:	ddd0      	ble.n	8001e30 <calibrateMat+0x68>
				}
				disableMux(senseMuxType[sense_mux], senseMuxEnable[sense_mux]);
 8001e8e:	4a1c      	ldr	r2, [pc, #112]	; (8001f00 <calibrateMat+0x138>)
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001e96:	491b      	ldr	r1, [pc, #108]	; (8001f04 <calibrateMat+0x13c>)
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4610      	mov	r0, r2
 8001ea2:	f7ff fead 	bl	8001c00 <disableMux>
			for (int sense_mux = 0; sense_mux < 8; sense_mux++)
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	613b      	str	r3, [r7, #16]
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	2b07      	cmp	r3, #7
 8001eb0:	ddaf      	ble.n	8001e12 <calibrateMat+0x4a>
		for (int pwr_sel = 0; pwr_sel < 8; pwr_sel++)
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	617b      	str	r3, [r7, #20]
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	2b07      	cmp	r3, #7
 8001ebc:	dda2      	ble.n	8001e04 <calibrateMat+0x3c>
			}
		}
		disableMux(pwrMuxType[pwr_mux], pwrMuxEnable[pwr_mux]);
 8001ebe:	4a0d      	ldr	r2, [pc, #52]	; (8001ef4 <calibrateMat+0x12c>)
 8001ec0:	69bb      	ldr	r3, [r7, #24]
 8001ec2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001ec6:	490c      	ldr	r1, [pc, #48]	; (8001ef8 <calibrateMat+0x130>)
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4610      	mov	r0, r2
 8001ed2:	f7ff fe95 	bl	8001c00 <disableMux>
    for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++)
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	61bb      	str	r3, [r7, #24]
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	2b03      	cmp	r3, #3
 8001ee0:	dd81      	ble.n	8001de6 <calibrateMat+0x1e>
	}
	HAL_Delay(CALIBRATION_DELAY); // need this delay for proper readings
 8001ee2:	200a      	movs	r0, #10
 8001ee4:	f000 fb52 	bl	800258c <HAL_Delay>
 8001ee8:	e000      	b.n	8001eec <calibrateMat+0x124>
        return;
 8001eea:	bf00      	nop

}
 8001eec:	3720      	adds	r7, #32
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	20000024 	.word	0x20000024
 8001ef8:	0800bc08 	.word	0x0800bc08
 8001efc:	20000060 	.word	0x20000060
 8001f00:	20000034 	.word	0x20000034
 8001f04:	0800bc18 	.word	0x0800bc18
 8001f08:	20000054 	.word	0x20000054

08001f0c <calibrate>:
/**
    * @brief  :
    * @param  :
    * @retval :
    */
void calibrate(int data[], int len) {
 8001f0c:	b590      	push	{r4, r7, lr}
 8001f0e:	b087      	sub	sp, #28
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
	/* Calibrate over 100 mat readings */
    /* Don't use time based calibration in case of overflow */
//    HAL_GPIO_WritePin(GPIOA, MCU_PA12_Pin, GPIO_PIN_SET);
    HAL_GPIO_WritePin(GPIOC, GPIO_RGB_B_Pin, GPIO_PIN_SET);
 8001f16:	2201      	movs	r2, #1
 8001f18:	2180      	movs	r1, #128	; 0x80
 8001f1a:	481e      	ldr	r0, [pc, #120]	; (8001f94 <calibrate+0x88>)
 8001f1c:	f001 fae3 	bl	80034e6 <HAL_GPIO_WritePin>

    int rounds = 100;
 8001f20:	2364      	movs	r3, #100	; 0x64
 8001f22:	60fb      	str	r3, [r7, #12]
    for(int round = 0; round < rounds; round++)
 8001f24:	2300      	movs	r3, #0
 8001f26:	617b      	str	r3, [r7, #20]
 8001f28:	e006      	b.n	8001f38 <calibrate+0x2c>
    {
        calibrateMat(data, len); // Add up x rounds for each point
 8001f2a:	6839      	ldr	r1, [r7, #0]
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f7ff ff4b 	bl	8001dc8 <calibrateMat>
    for(int round = 0; round < rounds; round++)
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	3301      	adds	r3, #1
 8001f36:	617b      	str	r3, [r7, #20]
 8001f38:	697a      	ldr	r2, [r7, #20]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	dbf4      	blt.n	8001f2a <calibrate+0x1e>
    }

    // Take mean
	for (int i = 0; i < len; i++) {
 8001f40:	2300      	movs	r3, #0
 8001f42:	613b      	str	r3, [r7, #16]
 8001f44:	e019      	b.n	8001f7a <calibrate+0x6e>
		data[i] = round(data[i]/rounds); // take mean of each node over x rounds
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	687a      	ldr	r2, [r7, #4]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	fb92 f3f3 	sdiv	r3, r2, r3
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7fe fa62 	bl	8000420 <__aeabi_i2d>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	6939      	ldr	r1, [r7, #16]
 8001f62:	0089      	lsls	r1, r1, #2
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	1844      	adds	r4, r0, r1
 8001f68:	4610      	mov	r0, r2
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	f7fe fac2 	bl	80004f4 <__aeabi_d2iz>
 8001f70:	4603      	mov	r3, r0
 8001f72:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < len; i++) {
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	3301      	adds	r3, #1
 8001f78:	613b      	str	r3, [r7, #16]
 8001f7a:	693a      	ldr	r2, [r7, #16]
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	dbe1      	blt.n	8001f46 <calibrate+0x3a>
	}

    HAL_GPIO_WritePin(GPIOC, GPIO_RGB_B_Pin, GPIO_PIN_RESET);
 8001f82:	2200      	movs	r2, #0
 8001f84:	2180      	movs	r1, #128	; 0x80
 8001f86:	4803      	ldr	r0, [pc, #12]	; (8001f94 <calibrate+0x88>)
 8001f88:	f001 faad 	bl	80034e6 <HAL_GPIO_WritePin>
}
 8001f8c:	bf00      	nop
 8001f8e:	371c      	adds	r7, #28
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd90      	pop	{r4, r7, pc}
 8001f94:	40020800 	.word	0x40020800

08001f98 <checkTime>:

bool checkTime(uint32_t start_time) {
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]

  if((HAL_GetTick() - start_time) >= RUNTIME) // Run for 2 minutes
 8001fa0:	f000 faea 	bl	8002578 <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	f242 720f 	movw	r2, #9999	; 0x270f
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d901      	bls.n	8001fb6 <checkTime+0x1e>
  {
	  return true;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e000      	b.n	8001fb8 <checkTime+0x20>
  }
  return false;
 8001fb6:	2300      	movs	r3, #0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3708      	adds	r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fc4:	b672      	cpsid	i
}
 8001fc6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8001fc8:	e7fe      	b.n	8001fc8 <Error_Handler+0x8>
	...

08001fcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001fd2:	4b18      	ldr	r3, [pc, #96]	; (8002034 <HAL_MspInit+0x68>)
 8001fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd6:	4a17      	ldr	r2, [pc, #92]	; (8002034 <HAL_MspInit+0x68>)
 8001fd8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001fdc:	6253      	str	r3, [r2, #36]	; 0x24
 8001fde:	4b15      	ldr	r3, [pc, #84]	; (8002034 <HAL_MspInit+0x68>)
 8001fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fea:	4b12      	ldr	r3, [pc, #72]	; (8002034 <HAL_MspInit+0x68>)
 8001fec:	6a1b      	ldr	r3, [r3, #32]
 8001fee:	4a11      	ldr	r2, [pc, #68]	; (8002034 <HAL_MspInit+0x68>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	6213      	str	r3, [r2, #32]
 8001ff6:	4b0f      	ldr	r3, [pc, #60]	; (8002034 <HAL_MspInit+0x68>)
 8001ff8:	6a1b      	ldr	r3, [r3, #32]
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	60bb      	str	r3, [r7, #8]
 8002000:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002002:	4b0c      	ldr	r3, [pc, #48]	; (8002034 <HAL_MspInit+0x68>)
 8002004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002006:	4a0b      	ldr	r2, [pc, #44]	; (8002034 <HAL_MspInit+0x68>)
 8002008:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800200c:	6253      	str	r3, [r2, #36]	; 0x24
 800200e:	4b09      	ldr	r3, [pc, #36]	; (8002034 <HAL_MspInit+0x68>)
 8002010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002012:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002016:	607b      	str	r3, [r7, #4]
 8002018:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800201a:	2200      	movs	r2, #0
 800201c:	2100      	movs	r1, #0
 800201e:	2005      	movs	r0, #5
 8002020:	f001 f809 	bl	8003036 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002024:	2005      	movs	r0, #5
 8002026:	f001 f822 	bl	800306e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800202a:	bf00      	nop
 800202c:	3710      	adds	r7, #16
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40023800 	.word	0x40023800

08002038 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b08a      	sub	sp, #40	; 0x28
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002040:	f107 0314 	add.w	r3, r7, #20
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]
 8002048:	605a      	str	r2, [r3, #4]
 800204a:	609a      	str	r2, [r3, #8]
 800204c:	60da      	str	r2, [r3, #12]
 800204e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a15      	ldr	r2, [pc, #84]	; (80020ac <HAL_ADC_MspInit+0x74>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d123      	bne.n	80020a2 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800205a:	4b15      	ldr	r3, [pc, #84]	; (80020b0 <HAL_ADC_MspInit+0x78>)
 800205c:	6a1b      	ldr	r3, [r3, #32]
 800205e:	4a14      	ldr	r2, [pc, #80]	; (80020b0 <HAL_ADC_MspInit+0x78>)
 8002060:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002064:	6213      	str	r3, [r2, #32]
 8002066:	4b12      	ldr	r3, [pc, #72]	; (80020b0 <HAL_ADC_MspInit+0x78>)
 8002068:	6a1b      	ldr	r3, [r3, #32]
 800206a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800206e:	613b      	str	r3, [r7, #16]
 8002070:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002072:	4b0f      	ldr	r3, [pc, #60]	; (80020b0 <HAL_ADC_MspInit+0x78>)
 8002074:	69db      	ldr	r3, [r3, #28]
 8002076:	4a0e      	ldr	r2, [pc, #56]	; (80020b0 <HAL_ADC_MspInit+0x78>)
 8002078:	f043 0302 	orr.w	r3, r3, #2
 800207c:	61d3      	str	r3, [r2, #28]
 800207e:	4b0c      	ldr	r3, [pc, #48]	; (80020b0 <HAL_ADC_MspInit+0x78>)
 8002080:	69db      	ldr	r3, [r3, #28]
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	60fb      	str	r3, [r7, #12]
 8002088:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = SENSE_OUT_Pin;
 800208a:	2302      	movs	r3, #2
 800208c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800208e:	2303      	movs	r3, #3
 8002090:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002092:	2300      	movs	r3, #0
 8002094:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SENSE_OUT_GPIO_Port, &GPIO_InitStruct);
 8002096:	f107 0314 	add.w	r3, r7, #20
 800209a:	4619      	mov	r1, r3
 800209c:	4805      	ldr	r0, [pc, #20]	; (80020b4 <HAL_ADC_MspInit+0x7c>)
 800209e:	f001 f88b 	bl	80031b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80020a2:	bf00      	nop
 80020a4:	3728      	adds	r7, #40	; 0x28
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40012400 	.word	0x40012400
 80020b0:	40023800 	.word	0x40023800
 80020b4:	40020400 	.word	0x40020400

080020b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b08a      	sub	sp, #40	; 0x28
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c0:	f107 0314 	add.w	r3, r7, #20
 80020c4:	2200      	movs	r2, #0
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	605a      	str	r2, [r3, #4]
 80020ca:	609a      	str	r2, [r3, #8]
 80020cc:	60da      	str	r2, [r3, #12]
 80020ce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a1f      	ldr	r2, [pc, #124]	; (8002154 <HAL_I2C_MspInit+0x9c>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d138      	bne.n	800214c <HAL_I2C_MspInit+0x94>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020da:	4b1f      	ldr	r3, [pc, #124]	; (8002158 <HAL_I2C_MspInit+0xa0>)
 80020dc:	69db      	ldr	r3, [r3, #28]
 80020de:	4a1e      	ldr	r2, [pc, #120]	; (8002158 <HAL_I2C_MspInit+0xa0>)
 80020e0:	f043 0302 	orr.w	r3, r3, #2
 80020e4:	61d3      	str	r3, [r2, #28]
 80020e6:	4b1c      	ldr	r3, [pc, #112]	; (8002158 <HAL_I2C_MspInit+0xa0>)
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	613b      	str	r3, [r7, #16]
 80020f0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SDA_Pin|I2C_SCL_Pin;
 80020f2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020f8:	2312      	movs	r3, #18
 80020fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fc:	2300      	movs	r3, #0
 80020fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002100:	2303      	movs	r3, #3
 8002102:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002104:	2304      	movs	r3, #4
 8002106:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002108:	f107 0314 	add.w	r3, r7, #20
 800210c:	4619      	mov	r1, r3
 800210e:	4813      	ldr	r0, [pc, #76]	; (800215c <HAL_I2C_MspInit+0xa4>)
 8002110:	f001 f852 	bl	80031b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002114:	4b10      	ldr	r3, [pc, #64]	; (8002158 <HAL_I2C_MspInit+0xa0>)
 8002116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002118:	4a0f      	ldr	r2, [pc, #60]	; (8002158 <HAL_I2C_MspInit+0xa0>)
 800211a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800211e:	6253      	str	r3, [r2, #36]	; 0x24
 8002120:	4b0d      	ldr	r3, [pc, #52]	; (8002158 <HAL_I2C_MspInit+0xa0>)
 8002122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002124:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002128:	60fb      	str	r3, [r7, #12]
 800212a:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800212c:	2200      	movs	r2, #0
 800212e:	2100      	movs	r1, #0
 8002130:	201f      	movs	r0, #31
 8002132:	f000 ff80 	bl	8003036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002136:	201f      	movs	r0, #31
 8002138:	f000 ff99 	bl	800306e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800213c:	2200      	movs	r2, #0
 800213e:	2100      	movs	r1, #0
 8002140:	2020      	movs	r0, #32
 8002142:	f000 ff78 	bl	8003036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002146:	2020      	movs	r0, #32
 8002148:	f000 ff91 	bl	800306e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800214c:	bf00      	nop
 800214e:	3728      	adds	r7, #40	; 0x28
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	40005400 	.word	0x40005400
 8002158:	40023800 	.word	0x40023800
 800215c:	40020400 	.word	0x40020400

08002160 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a08      	ldr	r2, [pc, #32]	; (8002190 <HAL_RTC_MspInit+0x30>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d10a      	bne.n	8002188 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002172:	4b08      	ldr	r3, [pc, #32]	; (8002194 <HAL_RTC_MspInit+0x34>)
 8002174:	2201      	movs	r2, #1
 8002176:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8002178:	2200      	movs	r2, #0
 800217a:	2100      	movs	r1, #0
 800217c:	2029      	movs	r0, #41	; 0x29
 800217e:	f000 ff5a 	bl	8003036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002182:	2029      	movs	r0, #41	; 0x29
 8002184:	f000 ff73 	bl	800306e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002188:	bf00      	nop
 800218a:	3708      	adds	r7, #8
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	40002800 	.word	0x40002800
 8002194:	424706d8 	.word	0x424706d8

08002198 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b08a      	sub	sp, #40	; 0x28
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a0:	f107 0314 	add.w	r3, r7, #20
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	605a      	str	r2, [r3, #4]
 80021aa:	609a      	str	r2, [r3, #8]
 80021ac:	60da      	str	r2, [r3, #12]
 80021ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a1b      	ldr	r2, [pc, #108]	; (8002224 <HAL_SPI_MspInit+0x8c>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d130      	bne.n	800221c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80021ba:	4b1b      	ldr	r3, [pc, #108]	; (8002228 <HAL_SPI_MspInit+0x90>)
 80021bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021be:	4a1a      	ldr	r2, [pc, #104]	; (8002228 <HAL_SPI_MspInit+0x90>)
 80021c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021c4:	6253      	str	r3, [r2, #36]	; 0x24
 80021c6:	4b18      	ldr	r3, [pc, #96]	; (8002228 <HAL_SPI_MspInit+0x90>)
 80021c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021ce:	613b      	str	r3, [r7, #16]
 80021d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d2:	4b15      	ldr	r3, [pc, #84]	; (8002228 <HAL_SPI_MspInit+0x90>)
 80021d4:	69db      	ldr	r3, [r3, #28]
 80021d6:	4a14      	ldr	r2, [pc, #80]	; (8002228 <HAL_SPI_MspInit+0x90>)
 80021d8:	f043 0302 	orr.w	r3, r3, #2
 80021dc:	61d3      	str	r3, [r2, #28]
 80021de:	4b12      	ldr	r3, [pc, #72]	; (8002228 <HAL_SPI_MspInit+0x90>)
 80021e0:	69db      	ldr	r3, [r3, #28]
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80021ea:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80021ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f0:	2302      	movs	r3, #2
 80021f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f4:	2300      	movs	r3, #0
 80021f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f8:	2303      	movs	r3, #3
 80021fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021fc:	2305      	movs	r3, #5
 80021fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002200:	f107 0314 	add.w	r3, r7, #20
 8002204:	4619      	mov	r1, r3
 8002206:	4809      	ldr	r0, [pc, #36]	; (800222c <HAL_SPI_MspInit+0x94>)
 8002208:	f000 ffd6 	bl	80031b8 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800220c:	2200      	movs	r2, #0
 800220e:	2100      	movs	r1, #0
 8002210:	2024      	movs	r0, #36	; 0x24
 8002212:	f000 ff10 	bl	8003036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002216:	2024      	movs	r0, #36	; 0x24
 8002218:	f000 ff29 	bl	800306e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800221c:	bf00      	nop
 800221e:	3728      	adds	r7, #40	; 0x28
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40003800 	.word	0x40003800
 8002228:	40023800 	.word	0x40023800
 800222c:	40020400 	.word	0x40020400

08002230 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b08a      	sub	sp, #40	; 0x28
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002238:	f107 0314 	add.w	r3, r7, #20
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	605a      	str	r2, [r3, #4]
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	60da      	str	r2, [r3, #12]
 8002246:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a1b      	ldr	r2, [pc, #108]	; (80022bc <HAL_UART_MspInit+0x8c>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d130      	bne.n	80022b4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002252:	4b1b      	ldr	r3, [pc, #108]	; (80022c0 <HAL_UART_MspInit+0x90>)
 8002254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002256:	4a1a      	ldr	r2, [pc, #104]	; (80022c0 <HAL_UART_MspInit+0x90>)
 8002258:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800225c:	6253      	str	r3, [r2, #36]	; 0x24
 800225e:	4b18      	ldr	r3, [pc, #96]	; (80022c0 <HAL_UART_MspInit+0x90>)
 8002260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002262:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002266:	613b      	str	r3, [r7, #16]
 8002268:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800226a:	4b15      	ldr	r3, [pc, #84]	; (80022c0 <HAL_UART_MspInit+0x90>)
 800226c:	69db      	ldr	r3, [r3, #28]
 800226e:	4a14      	ldr	r2, [pc, #80]	; (80022c0 <HAL_UART_MspInit+0x90>)
 8002270:	f043 0304 	orr.w	r3, r3, #4
 8002274:	61d3      	str	r3, [r2, #28]
 8002276:	4b12      	ldr	r3, [pc, #72]	; (80022c0 <HAL_UART_MspInit+0x90>)
 8002278:	69db      	ldr	r3, [r3, #28]
 800227a:	f003 0304 	and.w	r3, r3, #4
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = UART_RX_Pin|UART_TX_Pin;
 8002282:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002286:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002288:	2302      	movs	r3, #2
 800228a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228c:	2300      	movs	r3, #0
 800228e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002290:	2303      	movs	r3, #3
 8002292:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002294:	2307      	movs	r3, #7
 8002296:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002298:	f107 0314 	add.w	r3, r7, #20
 800229c:	4619      	mov	r1, r3
 800229e:	4809      	ldr	r0, [pc, #36]	; (80022c4 <HAL_UART_MspInit+0x94>)
 80022a0:	f000 ff8a 	bl	80031b8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80022a4:	2200      	movs	r2, #0
 80022a6:	2100      	movs	r1, #0
 80022a8:	2027      	movs	r0, #39	; 0x27
 80022aa:	f000 fec4 	bl	8003036 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80022ae:	2027      	movs	r0, #39	; 0x27
 80022b0:	f000 fedd 	bl	800306e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80022b4:	bf00      	nop
 80022b6:	3728      	adds	r7, #40	; 0x28
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40004800 	.word	0x40004800
 80022c0:	40023800 	.word	0x40023800
 80022c4:	40020800 	.word	0x40020800

080022c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022cc:	e7fe      	b.n	80022cc <NMI_Handler+0x4>

080022ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022ce:	b480      	push	{r7}
 80022d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022d2:	e7fe      	b.n	80022d2 <HardFault_Handler+0x4>

080022d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022d8:	e7fe      	b.n	80022d8 <MemManage_Handler+0x4>

080022da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022da:	b480      	push	{r7}
 80022dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022de:	e7fe      	b.n	80022de <BusFault_Handler+0x4>

080022e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022e4:	e7fe      	b.n	80022e4 <UsageFault_Handler+0x4>

080022e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022e6:	b480      	push	{r7}
 80022e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80022ea:	bf00      	nop
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bc80      	pop	{r7}
 80022f0:	4770      	bx	lr

080022f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022f2:	b480      	push	{r7}
 80022f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022f6:	bf00      	nop
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bc80      	pop	{r7}
 80022fc:	4770      	bx	lr

080022fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022fe:	b480      	push	{r7}
 8002300:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002302:	bf00      	nop
 8002304:	46bd      	mov	sp, r7
 8002306:	bc80      	pop	{r7}
 8002308:	4770      	bx	lr
	...

0800230c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1 > 0)
 8002310:	4b0b      	ldr	r3, [pc, #44]	; (8002340 <SysTick_Handler+0x34>)
 8002312:	881b      	ldrh	r3, [r3, #0]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d005      	beq.n	8002324 <SysTick_Handler+0x18>
		Timer1--;
 8002318:	4b09      	ldr	r3, [pc, #36]	; (8002340 <SysTick_Handler+0x34>)
 800231a:	881b      	ldrh	r3, [r3, #0]
 800231c:	3b01      	subs	r3, #1
 800231e:	b29a      	uxth	r2, r3
 8002320:	4b07      	ldr	r3, [pc, #28]	; (8002340 <SysTick_Handler+0x34>)
 8002322:	801a      	strh	r2, [r3, #0]

	if(Timer2 > 0)
 8002324:	4b07      	ldr	r3, [pc, #28]	; (8002344 <SysTick_Handler+0x38>)
 8002326:	881b      	ldrh	r3, [r3, #0]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d005      	beq.n	8002338 <SysTick_Handler+0x2c>
		Timer2--;
 800232c:	4b05      	ldr	r3, [pc, #20]	; (8002344 <SysTick_Handler+0x38>)
 800232e:	881b      	ldrh	r3, [r3, #0]
 8002330:	3b01      	subs	r3, #1
 8002332:	b29a      	uxth	r2, r3
 8002334:	4b03      	ldr	r3, [pc, #12]	; (8002344 <SysTick_Handler+0x38>)
 8002336:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002338:	f000 f90c 	bl	8002554 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800233c:	bf00      	nop
 800233e:	bd80      	pop	{r7, pc}
 8002340:	20000352 	.word	0x20000352
 8002344:	20000350 	.word	0x20000350

08002348 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	bc80      	pop	{r7}
 8002352:	4770      	bx	lr

08002354 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002358:	4802      	ldr	r0, [pc, #8]	; (8002364 <I2C1_EV_IRQHandler+0x10>)
 800235a:	f001 fa21 	bl	80037a0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	2000142c 	.word	0x2000142c

08002368 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800236c:	4802      	ldr	r0, [pc, #8]	; (8002378 <I2C1_ER_IRQHandler+0x10>)
 800236e:	f001 fb88 	bl	8003a82 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002372:	bf00      	nop
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	2000142c 	.word	0x2000142c

0800237c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002380:	4802      	ldr	r0, [pc, #8]	; (800238c <SPI2_IRQHandler+0x10>)
 8002382:	f004 fd03 	bl	8006d8c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002386:	bf00      	nop
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	20000358 	.word	0x20000358

08002390 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002394:	4802      	ldr	r0, [pc, #8]	; (80023a0 <USART3_IRQHandler+0x10>)
 8002396:	f004 ff15 	bl	80071c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	200003b0 	.word	0x200003b0

080023a4 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupts through EXTI line17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80023a8:	4802      	ldr	r0, [pc, #8]	; (80023b4 <RTC_Alarm_IRQHandler+0x10>)
 80023aa:	f004 f8b3 	bl	8006514 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	200014ec 	.word	0x200014ec

080023b8 <_kill>:
{
	return 1;
}

int _kill(int pid, int sig)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80023c2:	f008 ff61 	bl	800b288 <__errno>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2216      	movs	r2, #22
 80023ca:	601a      	str	r2, [r3, #0]
	return -1;
 80023cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <_exit>:

void _exit (int status)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80023e0:	f04f 31ff 	mov.w	r1, #4294967295
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7ff ffe7 	bl	80023b8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80023ea:	e7fe      	b.n	80023ea <_exit+0x12>

080023ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023f4:	4a14      	ldr	r2, [pc, #80]	; (8002448 <_sbrk+0x5c>)
 80023f6:	4b15      	ldr	r3, [pc, #84]	; (800244c <_sbrk+0x60>)
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002400:	4b13      	ldr	r3, [pc, #76]	; (8002450 <_sbrk+0x64>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d102      	bne.n	800240e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002408:	4b11      	ldr	r3, [pc, #68]	; (8002450 <_sbrk+0x64>)
 800240a:	4a12      	ldr	r2, [pc, #72]	; (8002454 <_sbrk+0x68>)
 800240c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800240e:	4b10      	ldr	r3, [pc, #64]	; (8002450 <_sbrk+0x64>)
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4413      	add	r3, r2
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	429a      	cmp	r2, r3
 800241a:	d207      	bcs.n	800242c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800241c:	f008 ff34 	bl	800b288 <__errno>
 8002420:	4603      	mov	r3, r0
 8002422:	220c      	movs	r2, #12
 8002424:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002426:	f04f 33ff 	mov.w	r3, #4294967295
 800242a:	e009      	b.n	8002440 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800242c:	4b08      	ldr	r3, [pc, #32]	; (8002450 <_sbrk+0x64>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002432:	4b07      	ldr	r3, [pc, #28]	; (8002450 <_sbrk+0x64>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4413      	add	r3, r2
 800243a:	4a05      	ldr	r2, [pc, #20]	; (8002450 <_sbrk+0x64>)
 800243c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800243e:	68fb      	ldr	r3, [r7, #12]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3718      	adds	r7, #24
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20008000 	.word	0x20008000
 800244c:	00000800 	.word	0x00000800
 8002450:	20000110 	.word	0x20000110
 8002454:	20004640 	.word	0x20004640

08002458 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr

08002464 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002464:	480c      	ldr	r0, [pc, #48]	; (8002498 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002466:	490d      	ldr	r1, [pc, #52]	; (800249c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002468:	4a0d      	ldr	r2, [pc, #52]	; (80024a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800246a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800246c:	e002      	b.n	8002474 <LoopCopyDataInit>

0800246e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800246e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002470:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002472:	3304      	adds	r3, #4

08002474 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002474:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002476:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002478:	d3f9      	bcc.n	800246e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800247a:	4a0a      	ldr	r2, [pc, #40]	; (80024a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800247c:	4c0a      	ldr	r4, [pc, #40]	; (80024a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800247e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002480:	e001      	b.n	8002486 <LoopFillZerobss>

08002482 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002482:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002484:	3204      	adds	r2, #4

08002486 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002486:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002488:	d3fb      	bcc.n	8002482 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800248a:	f7ff ffe5 	bl	8002458 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800248e:	f008 ff15 	bl	800b2bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002492:	f7fe fe99 	bl	80011c8 <main>
  bx lr
 8002496:	4770      	bx	lr
  ldr r0, =_sdata
 8002498:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800249c:	200000f0 	.word	0x200000f0
  ldr r2, =_sidata
 80024a0:	0800c0e4 	.word	0x0800c0e4
  ldr r2, =_sbss
 80024a4:	200000f0 	.word	0x200000f0
  ldr r4, =_ebss
 80024a8:	2000463c 	.word	0x2000463c

080024ac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80024ac:	e7fe      	b.n	80024ac <ADC1_IRQHandler>

080024ae <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	b082      	sub	sp, #8
 80024b2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024b4:	2300      	movs	r3, #0
 80024b6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024b8:	2003      	movs	r0, #3
 80024ba:	f000 fdb1 	bl	8003020 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024be:	200f      	movs	r0, #15
 80024c0:	f000 f80e 	bl	80024e0 <HAL_InitTick>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d002      	beq.n	80024d0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	71fb      	strb	r3, [r7, #7]
 80024ce:	e001      	b.n	80024d4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024d0:	f7ff fd7c 	bl	8001fcc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024d4:	79fb      	ldrb	r3, [r7, #7]
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
	...

080024e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024e8:	2300      	movs	r3, #0
 80024ea:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80024ec:	4b16      	ldr	r3, [pc, #88]	; (8002548 <HAL_InitTick+0x68>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d022      	beq.n	800253a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80024f4:	4b15      	ldr	r3, [pc, #84]	; (800254c <HAL_InitTick+0x6c>)
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	4b13      	ldr	r3, [pc, #76]	; (8002548 <HAL_InitTick+0x68>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002500:	fbb1 f3f3 	udiv	r3, r1, r3
 8002504:	fbb2 f3f3 	udiv	r3, r2, r3
 8002508:	4618      	mov	r0, r3
 800250a:	f000 fdbe 	bl	800308a <HAL_SYSTICK_Config>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d10f      	bne.n	8002534 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2b0f      	cmp	r3, #15
 8002518:	d809      	bhi.n	800252e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800251a:	2200      	movs	r2, #0
 800251c:	6879      	ldr	r1, [r7, #4]
 800251e:	f04f 30ff 	mov.w	r0, #4294967295
 8002522:	f000 fd88 	bl	8003036 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002526:	4a0a      	ldr	r2, [pc, #40]	; (8002550 <HAL_InitTick+0x70>)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6013      	str	r3, [r2, #0]
 800252c:	e007      	b.n	800253e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	73fb      	strb	r3, [r7, #15]
 8002532:	e004      	b.n	800253e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	73fb      	strb	r3, [r7, #15]
 8002538:	e001      	b.n	800253e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800253e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002540:	4618      	mov	r0, r3
 8002542:	3710      	adds	r7, #16
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	20000074 	.word	0x20000074
 800254c:	2000006c 	.word	0x2000006c
 8002550:	20000070 	.word	0x20000070

08002554 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002558:	4b05      	ldr	r3, [pc, #20]	; (8002570 <HAL_IncTick+0x1c>)
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	4b05      	ldr	r3, [pc, #20]	; (8002574 <HAL_IncTick+0x20>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4413      	add	r3, r2
 8002562:	4a03      	ldr	r2, [pc, #12]	; (8002570 <HAL_IncTick+0x1c>)
 8002564:	6013      	str	r3, [r2, #0]
}
 8002566:	bf00      	nop
 8002568:	46bd      	mov	sp, r7
 800256a:	bc80      	pop	{r7}
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	200025b8 	.word	0x200025b8
 8002574:	20000074 	.word	0x20000074

08002578 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  return uwTick;
 800257c:	4b02      	ldr	r3, [pc, #8]	; (8002588 <HAL_GetTick+0x10>)
 800257e:	681b      	ldr	r3, [r3, #0]
}
 8002580:	4618      	mov	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr
 8002588:	200025b8 	.word	0x200025b8

0800258c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002594:	f7ff fff0 	bl	8002578 <HAL_GetTick>
 8002598:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a4:	d004      	beq.n	80025b0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80025a6:	4b09      	ldr	r3, [pc, #36]	; (80025cc <HAL_Delay+0x40>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	4413      	add	r3, r2
 80025ae:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025b0:	bf00      	nop
 80025b2:	f7ff ffe1 	bl	8002578 <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	68fa      	ldr	r2, [r7, #12]
 80025be:	429a      	cmp	r2, r3
 80025c0:	d8f7      	bhi.n	80025b2 <HAL_Delay+0x26>
  {
  }
}
 80025c2:	bf00      	nop
 80025c4:	bf00      	nop
 80025c6:	3710      	adds	r7, #16
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	20000074 	.word	0x20000074

080025d0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b08e      	sub	sp, #56	; 0x38
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025d8:	2300      	movs	r3, #0
 80025da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 80025de:	2300      	movs	r3, #0
 80025e0:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 80025e2:	2300      	movs	r3, #0
 80025e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d101      	bne.n	80025f0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e127      	b.n	8002840 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	691b      	ldr	r3, [r3, #16]
 80025f4:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d115      	bne.n	800262a <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2200      	movs	r2, #0
 8002602:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 800260c:	4b8e      	ldr	r3, [pc, #568]	; (8002848 <HAL_ADC_Init+0x278>)
 800260e:	6a1b      	ldr	r3, [r3, #32]
 8002610:	4a8d      	ldr	r2, [pc, #564]	; (8002848 <HAL_ADC_Init+0x278>)
 8002612:	f043 0301 	orr.w	r3, r3, #1
 8002616:	6213      	str	r3, [r2, #32]
 8002618:	4b8b      	ldr	r3, [pc, #556]	; (8002848 <HAL_ADC_Init+0x278>)
 800261a:	6a1b      	ldr	r3, [r3, #32]
 800261c:	f003 0301 	and.w	r3, r3, #1
 8002620:	60bb      	str	r3, [r7, #8]
 8002622:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f7ff fd07 	bl	8002038 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800262e:	f003 0310 	and.w	r3, r3, #16
 8002632:	2b00      	cmp	r3, #0
 8002634:	f040 80ff 	bne.w	8002836 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800263c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002640:	f023 0302 	bic.w	r3, r3, #2
 8002644:	f043 0202 	orr.w	r2, r3, #2
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 800264c:	4b7f      	ldr	r3, [pc, #508]	; (800284c <HAL_ADC_Init+0x27c>)
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	497c      	ldr	r1, [pc, #496]	; (800284c <HAL_ADC_Init+0x27c>)
 800265a:	4313      	orrs	r3, r2
 800265c:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8002666:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800266e:	4619      	mov	r1, r3
 8002670:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002674:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002676:	6a3b      	ldr	r3, [r7, #32]
 8002678:	fa93 f3a3 	rbit	r3, r3
 800267c:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	fab3 f383 	clz	r3, r3
 8002684:	b2db      	uxtb	r3, r3
 8002686:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 800268a:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002690:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002698:	4619      	mov	r1, r3
 800269a:	2302      	movs	r3, #2
 800269c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800269e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026a0:	fa93 f3a3 	rbit	r3, r3
 80026a4:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80026a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a8:	fab3 f383 	clz	r3, r3
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 80026b2:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80026b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026b6:	4313      	orrs	r3, r2
 80026b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026be:	2b10      	cmp	r3, #16
 80026c0:	d007      	beq.n	80026d2 <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 80026ca:	4313      	orrs	r3, r2
 80026cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026ce:	4313      	orrs	r3, r2
 80026d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026dc:	2b40      	cmp	r3, #64	; 0x40
 80026de:	d04f      	beq.n	8002780 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026e6:	4313      	orrs	r3, r2
 80026e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 80026f2:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	6912      	ldr	r2, [r2, #16]
 80026f8:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80026fc:	d003      	beq.n	8002706 <HAL_ADC_Init+0x136>
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	6912      	ldr	r2, [r2, #16]
 8002702:	2a01      	cmp	r2, #1
 8002704:	d102      	bne.n	800270c <HAL_ADC_Init+0x13c>
 8002706:	f44f 7280 	mov.w	r2, #256	; 0x100
 800270a:	e000      	b.n	800270e <HAL_ADC_Init+0x13e>
 800270c:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 800270e:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002710:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002712:	4313      	orrs	r3, r2
 8002714:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800271c:	2b01      	cmp	r3, #1
 800271e:	d125      	bne.n	800276c <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002726:	2b00      	cmp	r3, #0
 8002728:	d114      	bne.n	8002754 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272e:	3b01      	subs	r3, #1
 8002730:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8002734:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002736:	69ba      	ldr	r2, [r7, #24]
 8002738:	fa92 f2a2 	rbit	r2, r2
 800273c:	617a      	str	r2, [r7, #20]
  return result;
 800273e:	697a      	ldr	r2, [r7, #20]
 8002740:	fab2 f282 	clz	r2, r2
 8002744:	b2d2      	uxtb	r2, r2
 8002746:	4093      	lsls	r3, r2
 8002748:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800274c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800274e:	4313      	orrs	r3, r2
 8002750:	633b      	str	r3, [r7, #48]	; 0x30
 8002752:	e00b      	b.n	800276c <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002758:	f043 0220 	orr.w	r2, r3, #32
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002764:	f043 0201 	orr.w	r2, r3, #1
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	685a      	ldr	r2, [r3, #4]
 8002772:	4b37      	ldr	r3, [pc, #220]	; (8002850 <HAL_ADC_Init+0x280>)
 8002774:	4013      	ands	r3, r2
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	6812      	ldr	r2, [r2, #0]
 800277a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800277c:	430b      	orrs	r3, r1
 800277e:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	689a      	ldr	r2, [r3, #8]
 8002786:	4b33      	ldr	r3, [pc, #204]	; (8002854 <HAL_ADC_Init+0x284>)
 8002788:	4013      	ands	r3, r2
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	6812      	ldr	r2, [r2, #0]
 800278e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002790:	430b      	orrs	r3, r1
 8002792:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	691b      	ldr	r3, [r3, #16]
 8002798:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800279c:	d003      	beq.n	80027a6 <HAL_ADC_Init+0x1d6>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	691b      	ldr	r3, [r3, #16]
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d119      	bne.n	80027da <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ac:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027b4:	3b01      	subs	r3, #1
 80027b6:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 80027ba:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027bc:	693a      	ldr	r2, [r7, #16]
 80027be:	fa92 f2a2 	rbit	r2, r2
 80027c2:	60fa      	str	r2, [r7, #12]
  return result;
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	fab2 f282 	clz	r2, r2
 80027ca:	b2d2      	uxtb	r2, r2
 80027cc:	fa03 f202 	lsl.w	r2, r3, r2
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	430a      	orrs	r2, r1
 80027d6:	631a      	str	r2, [r3, #48]	; 0x30
 80027d8:	e007      	b.n	80027ea <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 80027e8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	4b19      	ldr	r3, [pc, #100]	; (8002858 <HAL_ADC_Init+0x288>)
 80027f2:	4013      	ands	r3, r2
 80027f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d10b      	bne.n	8002812 <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002804:	f023 0303 	bic.w	r3, r3, #3
 8002808:	f043 0201 	orr.w	r2, r3, #1
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	64da      	str	r2, [r3, #76]	; 0x4c
 8002810:	e014      	b.n	800283c <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002816:	f023 0312 	bic.w	r3, r3, #18
 800281a:	f043 0210 	orr.w	r2, r3, #16
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002826:	f043 0201 	orr.w	r2, r3, #1
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002834:	e002      	b.n	800283c <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 800283c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8002840:	4618      	mov	r0, r3
 8002842:	3738      	adds	r7, #56	; 0x38
 8002844:	46bd      	mov	sp, r7
 8002846:	bd80      	pop	{r7, pc}
 8002848:	40023800 	.word	0x40023800
 800284c:	40012700 	.word	0x40012700
 8002850:	fcfc16ff 	.word	0xfcfc16ff
 8002854:	c0fff18d 	.word	0xc0fff18d
 8002858:	bf80fffe 	.word	0xbf80fffe

0800285c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002864:	2300      	movs	r3, #0
 8002866:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800286e:	2b01      	cmp	r3, #1
 8002870:	d101      	bne.n	8002876 <HAL_ADC_Start+0x1a>
 8002872:	2302      	movs	r3, #2
 8002874:	e04e      	b.n	8002914 <HAL_ADC_Start+0xb8>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2201      	movs	r2, #1
 800287a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f000 fa64 	bl	8002d4c <ADC_Enable>
 8002884:	4603      	mov	r3, r0
 8002886:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002888:	7bfb      	ldrb	r3, [r7, #15]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d141      	bne.n	8002912 <HAL_ADC_Start+0xb6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002892:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002896:	f023 0301 	bic.w	r3, r3, #1
 800289a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d007      	beq.n	80028c0 <HAL_ADC_Start+0x64>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028b4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80028b8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028cc:	d106      	bne.n	80028dc <HAL_ADC_Start+0x80>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028d2:	f023 0206 	bic.w	r2, r3, #6
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	651a      	str	r2, [r3, #80]	; 0x50
 80028da:	e002      	b.n	80028e2 <HAL_ADC_Start+0x86>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	651a      	str	r2, [r3, #80]	; 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80028f2:	601a      	str	r2, [r3, #0]
    
    /* Enable conversion of regular group.                                    */
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d107      	bne.n	8002912 <HAL_ADC_Start+0xb6>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	689a      	ldr	r2, [r3, #8]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002910:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002912:	7bfb      	ldrb	r3, [r7, #15]
}
 8002914:	4618      	mov	r0, r3
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002924:	2300      	movs	r3, #0
 8002926:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800292e:	2b01      	cmp	r3, #1
 8002930:	d101      	bne.n	8002936 <HAL_ADC_Stop+0x1a>
 8002932:	2302      	movs	r3, #2
 8002934:	e01a      	b.n	800296c <HAL_ADC_Stop+0x50>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 fa60 	bl	8002e04 <ADC_ConversionStop_Disable>
 8002944:	4603      	mov	r3, r0
 8002946:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002948:	7bfb      	ldrb	r3, [r7, #15]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d109      	bne.n	8002962 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002952:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002956:	f023 0301 	bic.w	r3, r3, #1
 800295a:	f043 0201 	orr.w	r2, r3, #1
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 800296a:	7bfb      	ldrb	r3, [r7, #15]
}
 800296c:	4618      	mov	r0, r3
 800296e:	3710      	adds	r7, #16
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}

08002974 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800297e:	2300      	movs	r3, #0
 8002980:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and and polling for end of each conversion. */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800298c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002990:	d113      	bne.n	80029ba <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800299c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029a0:	d10b      	bne.n	80029ba <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a6:	f043 0220 	orr.w	r2, r3, #32
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e068      	b.n	8002a8c <HAL_ADC_PollForConversion+0x118>
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80029ba:	f7ff fddd 	bl	8002578 <HAL_GetTick>
 80029be:	60f8      	str	r0, [r7, #12]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80029c0:	e021      	b.n	8002a06 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c8:	d01d      	beq.n	8002a06 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d007      	beq.n	80029e0 <HAL_ADC_PollForConversion+0x6c>
 80029d0:	f7ff fdd2 	bl	8002578 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	683a      	ldr	r2, [r7, #0]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d212      	bcs.n	8002a06 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d10b      	bne.n	8002a06 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029f2:	f043 0204 	orr.w	r2, r3, #4
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

          return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e042      	b.n	8002a8c <HAL_ADC_PollForConversion+0x118>
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0302 	and.w	r3, r3, #2
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d0d6      	beq.n	80029c2 <HAL_ADC_PollForConversion+0x4e>
  }
  
  /* Clear end of conversion flag of regular group if low power feature     */
  /* "Auto Wait" is disabled, to not interfere with this feature until data */
  /* register is read using function HAL_ADC_GetValue().                    */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	699b      	ldr	r3, [r3, #24]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d104      	bne.n	8002a26 <HAL_ADC_PollForConversion+0xb2>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f06f 0212 	mvn.w	r2, #18
 8002a24:	601a      	str	r2, [r3, #0]
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a2a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	64da      	str	r2, [r3, #76]	; 0x4c
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32L1, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d124      	bne.n	8002a8a <HAL_ADC_PollForConversion+0x116>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d11f      	bne.n	8002a8a <HAL_ADC_PollForConversion+0x116>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a50:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d006      	beq.n	8002a66 <HAL_ADC_PollForConversion+0xf2>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d111      	bne.n	8002a8a <HAL_ADC_PollForConversion+0x116>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a6a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	64da      	str	r2, [r3, #76]	; 0x4c
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d105      	bne.n	8002a8a <HAL_ADC_PollForConversion+0x116>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a82:	f043 0201 	orr.w	r2, r3, #1
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	64da      	str	r2, [r3, #76]	; 0x4c
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	3710      	adds	r7, #16
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bc80      	pop	{r7}
 8002aaa:	4770      	bx	lr

08002aac <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b085      	sub	sp, #20
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8002aba:	2300      	movs	r3, #0
 8002abc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d101      	bne.n	8002acc <HAL_ADC_ConfigChannel+0x20>
 8002ac8:	2302      	movs	r3, #2
 8002aca:	e134      	b.n	8002d36 <HAL_ADC_ConfigChannel+0x28a>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	2b06      	cmp	r3, #6
 8002ada:	d81c      	bhi.n	8002b16 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	685a      	ldr	r2, [r3, #4]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	4413      	add	r3, r2
 8002aec:	3b05      	subs	r3, #5
 8002aee:	221f      	movs	r2, #31
 8002af0:	fa02 f303 	lsl.w	r3, r2, r3
 8002af4:	43db      	mvns	r3, r3
 8002af6:	4019      	ands	r1, r3
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	6818      	ldr	r0, [r3, #0]
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685a      	ldr	r2, [r3, #4]
 8002b00:	4613      	mov	r3, r2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	4413      	add	r3, r2
 8002b06:	3b05      	subs	r3, #5
 8002b08:	fa00 f203 	lsl.w	r2, r0, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	430a      	orrs	r2, r1
 8002b12:	641a      	str	r2, [r3, #64]	; 0x40
 8002b14:	e07e      	b.n	8002c14 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	2b0c      	cmp	r3, #12
 8002b1c:	d81c      	bhi.n	8002b58 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685a      	ldr	r2, [r3, #4]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	4413      	add	r3, r2
 8002b2e:	3b23      	subs	r3, #35	; 0x23
 8002b30:	221f      	movs	r2, #31
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	43db      	mvns	r3, r3
 8002b38:	4019      	ands	r1, r3
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	6818      	ldr	r0, [r3, #0]
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	685a      	ldr	r2, [r3, #4]
 8002b42:	4613      	mov	r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	4413      	add	r3, r2
 8002b48:	3b23      	subs	r3, #35	; 0x23
 8002b4a:	fa00 f203 	lsl.w	r2, r0, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	430a      	orrs	r2, r1
 8002b54:	63da      	str	r2, [r3, #60]	; 0x3c
 8002b56:	e05d      	b.n	8002c14 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	2b12      	cmp	r3, #18
 8002b5e:	d81c      	bhi.n	8002b9a <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685a      	ldr	r2, [r3, #4]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	4413      	add	r3, r2
 8002b70:	3b41      	subs	r3, #65	; 0x41
 8002b72:	221f      	movs	r2, #31
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	43db      	mvns	r3, r3
 8002b7a:	4019      	ands	r1, r3
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	6818      	ldr	r0, [r3, #0]
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	685a      	ldr	r2, [r3, #4]
 8002b84:	4613      	mov	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	4413      	add	r3, r2
 8002b8a:	3b41      	subs	r3, #65	; 0x41
 8002b8c:	fa00 f203 	lsl.w	r2, r0, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	430a      	orrs	r2, r1
 8002b96:	639a      	str	r2, [r3, #56]	; 0x38
 8002b98:	e03c      	b.n	8002c14 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	2b18      	cmp	r3, #24
 8002ba0:	d81c      	bhi.n	8002bdc <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685a      	ldr	r2, [r3, #4]
 8002bac:	4613      	mov	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	4413      	add	r3, r2
 8002bb2:	3b5f      	subs	r3, #95	; 0x5f
 8002bb4:	221f      	movs	r2, #31
 8002bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bba:	43db      	mvns	r3, r3
 8002bbc:	4019      	ands	r1, r3
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	6818      	ldr	r0, [r3, #0]
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	685a      	ldr	r2, [r3, #4]
 8002bc6:	4613      	mov	r3, r2
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	4413      	add	r3, r2
 8002bcc:	3b5f      	subs	r3, #95	; 0x5f
 8002bce:	fa00 f203 	lsl.w	r2, r0, r3
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	635a      	str	r2, [r3, #52]	; 0x34
 8002bda:	e01b      	b.n	8002c14 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685a      	ldr	r2, [r3, #4]
 8002be6:	4613      	mov	r3, r2
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	4413      	add	r3, r2
 8002bec:	3b7d      	subs	r3, #125	; 0x7d
 8002bee:	221f      	movs	r2, #31
 8002bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	4019      	ands	r1, r3
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	6818      	ldr	r0, [r3, #0]
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	685a      	ldr	r2, [r3, #4]
 8002c00:	4613      	mov	r3, r2
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	4413      	add	r3, r2
 8002c06:	3b7d      	subs	r3, #125	; 0x7d
 8002c08:	fa00 f203 	lsl.w	r2, r0, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	430a      	orrs	r2, r1
 8002c12:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2b09      	cmp	r3, #9
 8002c1a:	d81a      	bhi.n	8002c52 <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6959      	ldr	r1, [r3, #20]
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	4613      	mov	r3, r2
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	4413      	add	r3, r2
 8002c2c:	2207      	movs	r2, #7
 8002c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c32:	43db      	mvns	r3, r3
 8002c34:	4019      	ands	r1, r3
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	6898      	ldr	r0, [r3, #8]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	4613      	mov	r3, r2
 8002c40:	005b      	lsls	r3, r3, #1
 8002c42:	4413      	add	r3, r2
 8002c44:	fa00 f203 	lsl.w	r2, r0, r3
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	615a      	str	r2, [r3, #20]
 8002c50:	e042      	b.n	8002cd8 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2b13      	cmp	r3, #19
 8002c58:	d81c      	bhi.n	8002c94 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	6919      	ldr	r1, [r3, #16]
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	4613      	mov	r3, r2
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	4413      	add	r3, r2
 8002c6a:	3b1e      	subs	r3, #30
 8002c6c:	2207      	movs	r2, #7
 8002c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c72:	43db      	mvns	r3, r3
 8002c74:	4019      	ands	r1, r3
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	6898      	ldr	r0, [r3, #8]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	4613      	mov	r3, r2
 8002c80:	005b      	lsls	r3, r3, #1
 8002c82:	4413      	add	r3, r2
 8002c84:	3b1e      	subs	r3, #30
 8002c86:	fa00 f203 	lsl.w	r2, r0, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	430a      	orrs	r2, r1
 8002c90:	611a      	str	r2, [r3, #16]
 8002c92:	e021      	b.n	8002cd8 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2b1a      	cmp	r3, #26
 8002c9a:	d81c      	bhi.n	8002cd6 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68d9      	ldr	r1, [r3, #12]
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	4413      	add	r3, r2
 8002cac:	3b3c      	subs	r3, #60	; 0x3c
 8002cae:	2207      	movs	r2, #7
 8002cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb4:	43db      	mvns	r3, r3
 8002cb6:	4019      	ands	r1, r3
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	6898      	ldr	r0, [r3, #8]
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	005b      	lsls	r3, r3, #1
 8002cc4:	4413      	add	r3, r2
 8002cc6:	3b3c      	subs	r3, #60	; 0x3c
 8002cc8:	fa00 f203 	lsl.w	r2, r0, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	60da      	str	r2, [r3, #12]
 8002cd4:	e000      	b.n	8002cd8 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8002cd6:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	2b10      	cmp	r3, #16
 8002cde:	d003      	beq.n	8002ce8 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ce4:	2b11      	cmp	r3, #17
 8002ce6:	d121      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8002ce8:	4b15      	ldr	r3, [pc, #84]	; (8002d40 <HAL_ADC_ConfigChannel+0x294>)
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d11b      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8002cf4:	4b12      	ldr	r3, [pc, #72]	; (8002d40 <HAL_ADC_ConfigChannel+0x294>)
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	4a11      	ldr	r2, [pc, #68]	; (8002d40 <HAL_ADC_ConfigChannel+0x294>)
 8002cfa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002cfe:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2b10      	cmp	r3, #16
 8002d06:	d111      	bne.n	8002d2c <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002d08:	4b0e      	ldr	r3, [pc, #56]	; (8002d44 <HAL_ADC_ConfigChannel+0x298>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a0e      	ldr	r2, [pc, #56]	; (8002d48 <HAL_ADC_ConfigChannel+0x29c>)
 8002d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d12:	0c9a      	lsrs	r2, r3, #18
 8002d14:	4613      	mov	r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	4413      	add	r3, r2
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002d1e:	e002      	b.n	8002d26 <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	3b01      	subs	r3, #1
 8002d24:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1f9      	bne.n	8002d20 <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8002d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3714      	adds	r7, #20
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bc80      	pop	{r7}
 8002d3e:	4770      	bx	lr
 8002d40:	40012700 	.word	0x40012700
 8002d44:	2000006c 	.word	0x2000006c
 8002d48:	431bde83 	.word	0x431bde83

08002d4c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002d54:	2300      	movs	r3, #0
 8002d56:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d66:	2b40      	cmp	r3, #64	; 0x40
 8002d68:	d043      	beq.n	8002df2 <ADC_Enable+0xa6>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689a      	ldr	r2, [r3, #8]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f042 0201 	orr.w	r2, r2, #1
 8002d78:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002d7a:	4b20      	ldr	r3, [pc, #128]	; (8002dfc <ADC_Enable+0xb0>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a20      	ldr	r2, [pc, #128]	; (8002e00 <ADC_Enable+0xb4>)
 8002d80:	fba2 2303 	umull	r2, r3, r2, r3
 8002d84:	0c9a      	lsrs	r2, r3, #18
 8002d86:	4613      	mov	r3, r2
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	4413      	add	r3, r2
 8002d8c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8002d8e:	e002      	b.n	8002d96 <ADC_Enable+0x4a>
    {
      wait_loop_index--;
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	3b01      	subs	r3, #1
 8002d94:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d1f9      	bne.n	8002d90 <ADC_Enable+0x44>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();    
 8002d9c:	f7ff fbec 	bl	8002578 <HAL_GetTick>
 8002da0:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002da2:	e01f      	b.n	8002de4 <ADC_Enable+0x98>
    {
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 8002da4:	f7ff fbe8 	bl	8002578 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d918      	bls.n	8002de4 <ADC_Enable+0x98>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dbc:	2b40      	cmp	r3, #64	; 0x40
 8002dbe:	d011      	beq.n	8002de4 <ADC_Enable+0x98>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dc4:	f043 0210 	orr.w	r2, r3, #16
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dd0:	f043 0201 	orr.w	r2, r3, #1
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	651a      	str	r2, [r3, #80]	; 0x50

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

          return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e007      	b.n	8002df4 <ADC_Enable+0xa8>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dee:	2b40      	cmp	r3, #64	; 0x40
 8002df0:	d1d8      	bne.n	8002da4 <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002df2:	2300      	movs	r3, #0
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3710      	adds	r7, #16
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	2000006c 	.word	0x2000006c
 8002e00:	431bde83 	.word	0x431bde83

08002e04 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e1a:	2b40      	cmp	r3, #64	; 0x40
 8002e1c:	d12e      	bne.n	8002e7c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	689a      	ldr	r2, [r3, #8]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f022 0201 	bic.w	r2, r2, #1
 8002e2c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e2e:	f7ff fba3 	bl	8002578 <HAL_GetTick>
 8002e32:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */    
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e34:	e01b      	b.n	8002e6e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart ) > ADC_DISABLE_TIMEOUT)
 8002e36:	f7ff fb9f 	bl	8002578 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d914      	bls.n	8002e6e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e4e:	2b40      	cmp	r3, #64	; 0x40
 8002e50:	d10d      	bne.n	8002e6e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e56:	f043 0210 	orr.w	r2, r3, #16
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e62:	f043 0201 	orr.w	r2, r3, #1
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	651a      	str	r2, [r3, #80]	; 0x50

          return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e007      	b.n	8002e7e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e78:	2b40      	cmp	r3, #64	; 0x40
 8002e7a:	d0dc      	beq.n	8002e36 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3710      	adds	r7, #16
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
	...

08002e88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f003 0307 	and.w	r3, r3, #7
 8002e96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e98:	4b0c      	ldr	r3, [pc, #48]	; (8002ecc <__NVIC_SetPriorityGrouping+0x44>)
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e9e:	68ba      	ldr	r2, [r7, #8]
 8002ea0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002eb0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002eb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002eb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eba:	4a04      	ldr	r2, [pc, #16]	; (8002ecc <__NVIC_SetPriorityGrouping+0x44>)
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	60d3      	str	r3, [r2, #12]
}
 8002ec0:	bf00      	nop
 8002ec2:	3714      	adds	r7, #20
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bc80      	pop	{r7}
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	e000ed00 	.word	0xe000ed00

08002ed0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ed4:	4b04      	ldr	r3, [pc, #16]	; (8002ee8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	0a1b      	lsrs	r3, r3, #8
 8002eda:	f003 0307 	and.w	r3, r3, #7
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bc80      	pop	{r7}
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	e000ed00 	.word	0xe000ed00

08002eec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	db0b      	blt.n	8002f16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002efe:	79fb      	ldrb	r3, [r7, #7]
 8002f00:	f003 021f 	and.w	r2, r3, #31
 8002f04:	4906      	ldr	r1, [pc, #24]	; (8002f20 <__NVIC_EnableIRQ+0x34>)
 8002f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f0a:	095b      	lsrs	r3, r3, #5
 8002f0c:	2001      	movs	r0, #1
 8002f0e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f16:	bf00      	nop
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bc80      	pop	{r7}
 8002f1e:	4770      	bx	lr
 8002f20:	e000e100 	.word	0xe000e100

08002f24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	6039      	str	r1, [r7, #0]
 8002f2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	db0a      	blt.n	8002f4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	b2da      	uxtb	r2, r3
 8002f3c:	490c      	ldr	r1, [pc, #48]	; (8002f70 <__NVIC_SetPriority+0x4c>)
 8002f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f42:	0112      	lsls	r2, r2, #4
 8002f44:	b2d2      	uxtb	r2, r2
 8002f46:	440b      	add	r3, r1
 8002f48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f4c:	e00a      	b.n	8002f64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	b2da      	uxtb	r2, r3
 8002f52:	4908      	ldr	r1, [pc, #32]	; (8002f74 <__NVIC_SetPriority+0x50>)
 8002f54:	79fb      	ldrb	r3, [r7, #7]
 8002f56:	f003 030f 	and.w	r3, r3, #15
 8002f5a:	3b04      	subs	r3, #4
 8002f5c:	0112      	lsls	r2, r2, #4
 8002f5e:	b2d2      	uxtb	r2, r2
 8002f60:	440b      	add	r3, r1
 8002f62:	761a      	strb	r2, [r3, #24]
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bc80      	pop	{r7}
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	e000e100 	.word	0xe000e100
 8002f74:	e000ed00 	.word	0xe000ed00

08002f78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b089      	sub	sp, #36	; 0x24
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	60b9      	str	r1, [r7, #8]
 8002f82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f003 0307 	and.w	r3, r3, #7
 8002f8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	f1c3 0307 	rsb	r3, r3, #7
 8002f92:	2b04      	cmp	r3, #4
 8002f94:	bf28      	it	cs
 8002f96:	2304      	movcs	r3, #4
 8002f98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	3304      	adds	r3, #4
 8002f9e:	2b06      	cmp	r3, #6
 8002fa0:	d902      	bls.n	8002fa8 <NVIC_EncodePriority+0x30>
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	3b03      	subs	r3, #3
 8002fa6:	e000      	b.n	8002faa <NVIC_EncodePriority+0x32>
 8002fa8:	2300      	movs	r3, #0
 8002faa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fac:	f04f 32ff 	mov.w	r2, #4294967295
 8002fb0:	69bb      	ldr	r3, [r7, #24]
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	43da      	mvns	r2, r3
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	401a      	ands	r2, r3
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fc0:	f04f 31ff 	mov.w	r1, #4294967295
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8002fca:	43d9      	mvns	r1, r3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fd0:	4313      	orrs	r3, r2
         );
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3724      	adds	r7, #36	; 0x24
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bc80      	pop	{r7}
 8002fda:	4770      	bx	lr

08002fdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fec:	d301      	bcc.n	8002ff2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e00f      	b.n	8003012 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ff2:	4a0a      	ldr	r2, [pc, #40]	; (800301c <SysTick_Config+0x40>)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ffa:	210f      	movs	r1, #15
 8002ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8003000:	f7ff ff90 	bl	8002f24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003004:	4b05      	ldr	r3, [pc, #20]	; (800301c <SysTick_Config+0x40>)
 8003006:	2200      	movs	r2, #0
 8003008:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800300a:	4b04      	ldr	r3, [pc, #16]	; (800301c <SysTick_Config+0x40>)
 800300c:	2207      	movs	r2, #7
 800300e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	3708      	adds	r7, #8
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	e000e010 	.word	0xe000e010

08003020 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003028:	6878      	ldr	r0, [r7, #4]
 800302a:	f7ff ff2d 	bl	8002e88 <__NVIC_SetPriorityGrouping>
}
 800302e:	bf00      	nop
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}

08003036 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003036:	b580      	push	{r7, lr}
 8003038:	b086      	sub	sp, #24
 800303a:	af00      	add	r7, sp, #0
 800303c:	4603      	mov	r3, r0
 800303e:	60b9      	str	r1, [r7, #8]
 8003040:	607a      	str	r2, [r7, #4]
 8003042:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003044:	2300      	movs	r3, #0
 8003046:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003048:	f7ff ff42 	bl	8002ed0 <__NVIC_GetPriorityGrouping>
 800304c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	68b9      	ldr	r1, [r7, #8]
 8003052:	6978      	ldr	r0, [r7, #20]
 8003054:	f7ff ff90 	bl	8002f78 <NVIC_EncodePriority>
 8003058:	4602      	mov	r2, r0
 800305a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800305e:	4611      	mov	r1, r2
 8003060:	4618      	mov	r0, r3
 8003062:	f7ff ff5f 	bl	8002f24 <__NVIC_SetPriority>
}
 8003066:	bf00      	nop
 8003068:	3718      	adds	r7, #24
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}

0800306e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b082      	sub	sp, #8
 8003072:	af00      	add	r7, sp, #0
 8003074:	4603      	mov	r3, r0
 8003076:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff ff35 	bl	8002eec <__NVIC_EnableIRQ>
}
 8003082:	bf00      	nop
 8003084:	3708      	adds	r7, #8
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}

0800308a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800308a:	b580      	push	{r7, lr}
 800308c:	b082      	sub	sp, #8
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f7ff ffa2 	bl	8002fdc <SysTick_Config>
 8003098:	4603      	mov	r3, r0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030a2:	b480      	push	{r7}
 80030a4:	b085      	sub	sp, #20
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030aa:	2300      	movs	r3, #0
 80030ac:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d008      	beq.n	80030cc <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2204      	movs	r2, #4
 80030be:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e022      	b.n	8003112 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 020e 	bic.w	r2, r2, #14
 80030da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f022 0201 	bic.w	r2, r2, #1
 80030ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f0:	f003 021c 	and.w	r2, r3, #28
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030f8:	2101      	movs	r1, #1
 80030fa:	fa01 f202 	lsl.w	r2, r1, r2
 80030fe:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	f883 2020 	strb.w	r2, [r3, #32]

    return status;
 8003110:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003112:	4618      	mov	r0, r3
 8003114:	3714      	adds	r7, #20
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr

0800311c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003124:	2300      	movs	r3, #0
 8003126:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800312e:	b2db      	uxtb	r3, r3
 8003130:	2b02      	cmp	r3, #2
 8003132:	d005      	beq.n	8003140 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2204      	movs	r2, #4
 8003138:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	73fb      	strb	r3, [r7, #15]
 800313e:	e029      	b.n	8003194 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f022 020e 	bic.w	r2, r2, #14
 800314e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f022 0201 	bic.w	r2, r2, #1
 800315e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003164:	f003 021c 	and.w	r2, r3, #28
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800316c:	2101      	movs	r1, #1
 800316e:	fa01 f202 	lsl.w	r2, r1, r2
 8003172:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003188:	2b00      	cmp	r3, #0
 800318a:	d003      	beq.n	8003194 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	4798      	blx	r3
    }
  }
  return status;
 8003194:	7bfb      	ldrb	r3, [r7, #15]
}
 8003196:	4618      	mov	r0, r3
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800319e:	b480      	push	{r7}
 80031a0:	b083      	sub	sp, #12
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80031ac:	b2db      	uxtb	r3, r3
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	370c      	adds	r7, #12
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bc80      	pop	{r7}
 80031b6:	4770      	bx	lr

080031b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b087      	sub	sp, #28
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80031c2:	2300      	movs	r3, #0
 80031c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80031c6:	2300      	movs	r3, #0
 80031c8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80031ca:	2300      	movs	r3, #0
 80031cc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80031ce:	e154      	b.n	800347a <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	2101      	movs	r1, #1
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	fa01 f303 	lsl.w	r3, r1, r3
 80031dc:	4013      	ands	r3, r2
 80031de:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	f000 8146 	beq.w	8003474 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f003 0303 	and.w	r3, r3, #3
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d005      	beq.n	8003200 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d130      	bne.n	8003262 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	005b      	lsls	r3, r3, #1
 800320a:	2203      	movs	r2, #3
 800320c:	fa02 f303 	lsl.w	r3, r2, r3
 8003210:	43db      	mvns	r3, r3
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	4013      	ands	r3, r2
 8003216:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	68da      	ldr	r2, [r3, #12]
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	005b      	lsls	r3, r3, #1
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	693a      	ldr	r2, [r7, #16]
 8003226:	4313      	orrs	r3, r2
 8003228:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	693a      	ldr	r2, [r7, #16]
 800322e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8003236:	2201      	movs	r2, #1
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	fa02 f303 	lsl.w	r3, r2, r3
 800323e:	43db      	mvns	r3, r3
 8003240:	693a      	ldr	r2, [r7, #16]
 8003242:	4013      	ands	r3, r2
 8003244:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	091b      	lsrs	r3, r3, #4
 800324c:	f003 0201 	and.w	r2, r3, #1
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	fa02 f303 	lsl.w	r3, r2, r3
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	4313      	orrs	r3, r2
 800325a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f003 0303 	and.w	r3, r3, #3
 800326a:	2b03      	cmp	r3, #3
 800326c:	d017      	beq.n	800329e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	005b      	lsls	r3, r3, #1
 8003278:	2203      	movs	r2, #3
 800327a:	fa02 f303 	lsl.w	r3, r2, r3
 800327e:	43db      	mvns	r3, r3
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	4013      	ands	r3, r2
 8003284:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	689a      	ldr	r2, [r3, #8]
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	fa02 f303 	lsl.w	r3, r2, r3
 8003292:	693a      	ldr	r2, [r7, #16]
 8003294:	4313      	orrs	r3, r2
 8003296:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	693a      	ldr	r2, [r7, #16]
 800329c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	f003 0303 	and.w	r3, r3, #3
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d123      	bne.n	80032f2 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	08da      	lsrs	r2, r3, #3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	3208      	adds	r2, #8
 80032b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032b6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	f003 0307 	and.w	r3, r3, #7
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	220f      	movs	r2, #15
 80032c2:	fa02 f303 	lsl.w	r3, r2, r3
 80032c6:	43db      	mvns	r3, r3
 80032c8:	693a      	ldr	r2, [r7, #16]
 80032ca:	4013      	ands	r3, r2
 80032cc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	691a      	ldr	r2, [r3, #16]
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	f003 0307 	and.w	r3, r3, #7
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	fa02 f303 	lsl.w	r3, r2, r3
 80032de:	693a      	ldr	r2, [r7, #16]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	08da      	lsrs	r2, r3, #3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	3208      	adds	r2, #8
 80032ec:	6939      	ldr	r1, [r7, #16]
 80032ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	005b      	lsls	r3, r3, #1
 80032fc:	2203      	movs	r2, #3
 80032fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003302:	43db      	mvns	r3, r3
 8003304:	693a      	ldr	r2, [r7, #16]
 8003306:	4013      	ands	r3, r2
 8003308:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f003 0203 	and.w	r2, r3, #3
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	005b      	lsls	r3, r3, #1
 8003316:	fa02 f303 	lsl.w	r3, r2, r3
 800331a:	693a      	ldr	r2, [r7, #16]
 800331c:	4313      	orrs	r3, r2
 800331e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	693a      	ldr	r2, [r7, #16]
 8003324:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800332e:	2b00      	cmp	r3, #0
 8003330:	f000 80a0 	beq.w	8003474 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003334:	4b58      	ldr	r3, [pc, #352]	; (8003498 <HAL_GPIO_Init+0x2e0>)
 8003336:	6a1b      	ldr	r3, [r3, #32]
 8003338:	4a57      	ldr	r2, [pc, #348]	; (8003498 <HAL_GPIO_Init+0x2e0>)
 800333a:	f043 0301 	orr.w	r3, r3, #1
 800333e:	6213      	str	r3, [r2, #32]
 8003340:	4b55      	ldr	r3, [pc, #340]	; (8003498 <HAL_GPIO_Init+0x2e0>)
 8003342:	6a1b      	ldr	r3, [r3, #32]
 8003344:	f003 0301 	and.w	r3, r3, #1
 8003348:	60bb      	str	r3, [r7, #8]
 800334a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800334c:	4a53      	ldr	r2, [pc, #332]	; (800349c <HAL_GPIO_Init+0x2e4>)
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	089b      	lsrs	r3, r3, #2
 8003352:	3302      	adds	r3, #2
 8003354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003358:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	f003 0303 	and.w	r3, r3, #3
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	220f      	movs	r2, #15
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	43db      	mvns	r3, r3
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	4013      	ands	r3, r2
 800336e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	4a4b      	ldr	r2, [pc, #300]	; (80034a0 <HAL_GPIO_Init+0x2e8>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d019      	beq.n	80033ac <HAL_GPIO_Init+0x1f4>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	4a4a      	ldr	r2, [pc, #296]	; (80034a4 <HAL_GPIO_Init+0x2ec>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d013      	beq.n	80033a8 <HAL_GPIO_Init+0x1f0>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a49      	ldr	r2, [pc, #292]	; (80034a8 <HAL_GPIO_Init+0x2f0>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d00d      	beq.n	80033a4 <HAL_GPIO_Init+0x1ec>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	4a48      	ldr	r2, [pc, #288]	; (80034ac <HAL_GPIO_Init+0x2f4>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d007      	beq.n	80033a0 <HAL_GPIO_Init+0x1e8>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	4a47      	ldr	r2, [pc, #284]	; (80034b0 <HAL_GPIO_Init+0x2f8>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d101      	bne.n	800339c <HAL_GPIO_Init+0x1e4>
 8003398:	2304      	movs	r3, #4
 800339a:	e008      	b.n	80033ae <HAL_GPIO_Init+0x1f6>
 800339c:	2305      	movs	r3, #5
 800339e:	e006      	b.n	80033ae <HAL_GPIO_Init+0x1f6>
 80033a0:	2303      	movs	r3, #3
 80033a2:	e004      	b.n	80033ae <HAL_GPIO_Init+0x1f6>
 80033a4:	2302      	movs	r3, #2
 80033a6:	e002      	b.n	80033ae <HAL_GPIO_Init+0x1f6>
 80033a8:	2301      	movs	r3, #1
 80033aa:	e000      	b.n	80033ae <HAL_GPIO_Init+0x1f6>
 80033ac:	2300      	movs	r3, #0
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	f002 0203 	and.w	r2, r2, #3
 80033b4:	0092      	lsls	r2, r2, #2
 80033b6:	4093      	lsls	r3, r2
 80033b8:	693a      	ldr	r2, [r7, #16]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80033be:	4937      	ldr	r1, [pc, #220]	; (800349c <HAL_GPIO_Init+0x2e4>)
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	089b      	lsrs	r3, r3, #2
 80033c4:	3302      	adds	r3, #2
 80033c6:	693a      	ldr	r2, [r7, #16]
 80033c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033cc:	4b39      	ldr	r3, [pc, #228]	; (80034b4 <HAL_GPIO_Init+0x2fc>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	43db      	mvns	r3, r3
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	4013      	ands	r3, r2
 80033da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d003      	beq.n	80033f0 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80033f0:	4a30      	ldr	r2, [pc, #192]	; (80034b4 <HAL_GPIO_Init+0x2fc>)
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80033f6:	4b2f      	ldr	r3, [pc, #188]	; (80034b4 <HAL_GPIO_Init+0x2fc>)
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	43db      	mvns	r3, r3
 8003400:	693a      	ldr	r2, [r7, #16]
 8003402:	4013      	ands	r3, r2
 8003404:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d003      	beq.n	800341a <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8003412:	693a      	ldr	r2, [r7, #16]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	4313      	orrs	r3, r2
 8003418:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800341a:	4a26      	ldr	r2, [pc, #152]	; (80034b4 <HAL_GPIO_Init+0x2fc>)
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003420:	4b24      	ldr	r3, [pc, #144]	; (80034b4 <HAL_GPIO_Init+0x2fc>)
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	43db      	mvns	r3, r3
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	4013      	ands	r3, r2
 800342e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d003      	beq.n	8003444 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 800343c:	693a      	ldr	r2, [r7, #16]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	4313      	orrs	r3, r2
 8003442:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003444:	4a1b      	ldr	r2, [pc, #108]	; (80034b4 <HAL_GPIO_Init+0x2fc>)
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800344a:	4b1a      	ldr	r3, [pc, #104]	; (80034b4 <HAL_GPIO_Init+0x2fc>)
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	43db      	mvns	r3, r3
 8003454:	693a      	ldr	r2, [r7, #16]
 8003456:	4013      	ands	r3, r2
 8003458:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d003      	beq.n	800346e <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	4313      	orrs	r3, r2
 800346c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800346e:	4a11      	ldr	r2, [pc, #68]	; (80034b4 <HAL_GPIO_Init+0x2fc>)
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	3301      	adds	r3, #1
 8003478:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	fa22 f303 	lsr.w	r3, r2, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	f47f aea3 	bne.w	80031d0 <HAL_GPIO_Init+0x18>
  }
}
 800348a:	bf00      	nop
 800348c:	bf00      	nop
 800348e:	371c      	adds	r7, #28
 8003490:	46bd      	mov	sp, r7
 8003492:	bc80      	pop	{r7}
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	40023800 	.word	0x40023800
 800349c:	40010000 	.word	0x40010000
 80034a0:	40020000 	.word	0x40020000
 80034a4:	40020400 	.word	0x40020400
 80034a8:	40020800 	.word	0x40020800
 80034ac:	40020c00 	.word	0x40020c00
 80034b0:	40021000 	.word	0x40021000
 80034b4:	40010400 	.word	0x40010400

080034b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	460b      	mov	r3, r1
 80034c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	691a      	ldr	r2, [r3, #16]
 80034c8:	887b      	ldrh	r3, [r7, #2]
 80034ca:	4013      	ands	r3, r2
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d002      	beq.n	80034d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034d0:	2301      	movs	r3, #1
 80034d2:	73fb      	strb	r3, [r7, #15]
 80034d4:	e001      	b.n	80034da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034d6:	2300      	movs	r3, #0
 80034d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034da:	7bfb      	ldrb	r3, [r7, #15]
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3714      	adds	r7, #20
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bc80      	pop	{r7}
 80034e4:	4770      	bx	lr

080034e6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034e6:	b480      	push	{r7}
 80034e8:	b083      	sub	sp, #12
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
 80034ee:	460b      	mov	r3, r1
 80034f0:	807b      	strh	r3, [r7, #2]
 80034f2:	4613      	mov	r3, r2
 80034f4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034f6:	787b      	ldrb	r3, [r7, #1]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d003      	beq.n	8003504 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80034fc:	887a      	ldrh	r2, [r7, #2]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8003502:	e003      	b.n	800350c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8003504:	887b      	ldrh	r3, [r7, #2]
 8003506:	041a      	lsls	r2, r3, #16
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	619a      	str	r2, [r3, #24]
}
 800350c:	bf00      	nop
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	bc80      	pop	{r7}
 8003514:	4770      	bx	lr
	...

08003518 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d101      	bne.n	800352a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e12b      	b.n	8003782 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003530:	b2db      	uxtb	r3, r3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d106      	bne.n	8003544 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f7fe fdba 	bl	80020b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2224      	movs	r2, #36	; 0x24
 8003548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f022 0201 	bic.w	r2, r2, #1
 800355a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800356a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800357a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800357c:	f002 fae6 	bl	8005b4c <HAL_RCC_GetPCLK1Freq>
 8003580:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	4a81      	ldr	r2, [pc, #516]	; (800378c <HAL_I2C_Init+0x274>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d807      	bhi.n	800359c <HAL_I2C_Init+0x84>
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	4a80      	ldr	r2, [pc, #512]	; (8003790 <HAL_I2C_Init+0x278>)
 8003590:	4293      	cmp	r3, r2
 8003592:	bf94      	ite	ls
 8003594:	2301      	movls	r3, #1
 8003596:	2300      	movhi	r3, #0
 8003598:	b2db      	uxtb	r3, r3
 800359a:	e006      	b.n	80035aa <HAL_I2C_Init+0x92>
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	4a7d      	ldr	r2, [pc, #500]	; (8003794 <HAL_I2C_Init+0x27c>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	bf94      	ite	ls
 80035a4:	2301      	movls	r3, #1
 80035a6:	2300      	movhi	r3, #0
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e0e7      	b.n	8003782 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	4a78      	ldr	r2, [pc, #480]	; (8003798 <HAL_I2C_Init+0x280>)
 80035b6:	fba2 2303 	umull	r2, r3, r2, r3
 80035ba:	0c9b      	lsrs	r3, r3, #18
 80035bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	68ba      	ldr	r2, [r7, #8]
 80035ce:	430a      	orrs	r2, r1
 80035d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	6a1b      	ldr	r3, [r3, #32]
 80035d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	4a6a      	ldr	r2, [pc, #424]	; (800378c <HAL_I2C_Init+0x274>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d802      	bhi.n	80035ec <HAL_I2C_Init+0xd4>
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	3301      	adds	r3, #1
 80035ea:	e009      	b.n	8003600 <HAL_I2C_Init+0xe8>
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80035f2:	fb02 f303 	mul.w	r3, r2, r3
 80035f6:	4a69      	ldr	r2, [pc, #420]	; (800379c <HAL_I2C_Init+0x284>)
 80035f8:	fba2 2303 	umull	r2, r3, r2, r3
 80035fc:	099b      	lsrs	r3, r3, #6
 80035fe:	3301      	adds	r3, #1
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	6812      	ldr	r2, [r2, #0]
 8003604:	430b      	orrs	r3, r1
 8003606:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	69db      	ldr	r3, [r3, #28]
 800360e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003612:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	495c      	ldr	r1, [pc, #368]	; (800378c <HAL_I2C_Init+0x274>)
 800361c:	428b      	cmp	r3, r1
 800361e:	d819      	bhi.n	8003654 <HAL_I2C_Init+0x13c>
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	1e59      	subs	r1, r3, #1
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	005b      	lsls	r3, r3, #1
 800362a:	fbb1 f3f3 	udiv	r3, r1, r3
 800362e:	1c59      	adds	r1, r3, #1
 8003630:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003634:	400b      	ands	r3, r1
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00a      	beq.n	8003650 <HAL_I2C_Init+0x138>
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	1e59      	subs	r1, r3, #1
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	fbb1 f3f3 	udiv	r3, r1, r3
 8003648:	3301      	adds	r3, #1
 800364a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800364e:	e051      	b.n	80036f4 <HAL_I2C_Init+0x1dc>
 8003650:	2304      	movs	r3, #4
 8003652:	e04f      	b.n	80036f4 <HAL_I2C_Init+0x1dc>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d111      	bne.n	8003680 <HAL_I2C_Init+0x168>
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	1e58      	subs	r0, r3, #1
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6859      	ldr	r1, [r3, #4]
 8003664:	460b      	mov	r3, r1
 8003666:	005b      	lsls	r3, r3, #1
 8003668:	440b      	add	r3, r1
 800366a:	fbb0 f3f3 	udiv	r3, r0, r3
 800366e:	3301      	adds	r3, #1
 8003670:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003674:	2b00      	cmp	r3, #0
 8003676:	bf0c      	ite	eq
 8003678:	2301      	moveq	r3, #1
 800367a:	2300      	movne	r3, #0
 800367c:	b2db      	uxtb	r3, r3
 800367e:	e012      	b.n	80036a6 <HAL_I2C_Init+0x18e>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	1e58      	subs	r0, r3, #1
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6859      	ldr	r1, [r3, #4]
 8003688:	460b      	mov	r3, r1
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	440b      	add	r3, r1
 800368e:	0099      	lsls	r1, r3, #2
 8003690:	440b      	add	r3, r1
 8003692:	fbb0 f3f3 	udiv	r3, r0, r3
 8003696:	3301      	adds	r3, #1
 8003698:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800369c:	2b00      	cmp	r3, #0
 800369e:	bf0c      	ite	eq
 80036a0:	2301      	moveq	r3, #1
 80036a2:	2300      	movne	r3, #0
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d001      	beq.n	80036ae <HAL_I2C_Init+0x196>
 80036aa:	2301      	movs	r3, #1
 80036ac:	e022      	b.n	80036f4 <HAL_I2C_Init+0x1dc>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d10e      	bne.n	80036d4 <HAL_I2C_Init+0x1bc>
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	1e58      	subs	r0, r3, #1
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6859      	ldr	r1, [r3, #4]
 80036be:	460b      	mov	r3, r1
 80036c0:	005b      	lsls	r3, r3, #1
 80036c2:	440b      	add	r3, r1
 80036c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80036c8:	3301      	adds	r3, #1
 80036ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036d2:	e00f      	b.n	80036f4 <HAL_I2C_Init+0x1dc>
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	1e58      	subs	r0, r3, #1
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6859      	ldr	r1, [r3, #4]
 80036dc:	460b      	mov	r3, r1
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	440b      	add	r3, r1
 80036e2:	0099      	lsls	r1, r3, #2
 80036e4:	440b      	add	r3, r1
 80036e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ea:	3301      	adds	r3, #1
 80036ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80036f4:	6879      	ldr	r1, [r7, #4]
 80036f6:	6809      	ldr	r1, [r1, #0]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	69da      	ldr	r2, [r3, #28]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6a1b      	ldr	r3, [r3, #32]
 800370e:	431a      	orrs	r2, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	430a      	orrs	r2, r1
 8003716:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003722:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	6911      	ldr	r1, [r2, #16]
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	68d2      	ldr	r2, [r2, #12]
 800372e:	4311      	orrs	r1, r2
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	6812      	ldr	r2, [r2, #0]
 8003734:	430b      	orrs	r3, r1
 8003736:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	695a      	ldr	r2, [r3, #20]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	699b      	ldr	r3, [r3, #24]
 800374a:	431a      	orrs	r2, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	430a      	orrs	r2, r1
 8003752:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f042 0201 	orr.w	r2, r2, #1
 8003762:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2220      	movs	r2, #32
 800376e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003780:	2300      	movs	r3, #0
}
 8003782:	4618      	mov	r0, r3
 8003784:	3710      	adds	r7, #16
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	000186a0 	.word	0x000186a0
 8003790:	001e847f 	.word	0x001e847f
 8003794:	003d08ff 	.word	0x003d08ff
 8003798:	431bde83 	.word	0x431bde83
 800379c:	10624dd3 	.word	0x10624dd3

080037a0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b088      	sub	sp, #32
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80037a8:	2300      	movs	r3, #0
 80037aa:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037c0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037c8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80037ca:	7bfb      	ldrb	r3, [r7, #15]
 80037cc:	2b10      	cmp	r3, #16
 80037ce:	d003      	beq.n	80037d8 <HAL_I2C_EV_IRQHandler+0x38>
 80037d0:	7bfb      	ldrb	r3, [r7, #15]
 80037d2:	2b40      	cmp	r3, #64	; 0x40
 80037d4:	f040 80c1 	bne.w	800395a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	695b      	ldr	r3, [r3, #20]
 80037e6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d10d      	bne.n	800380e <HAL_I2C_EV_IRQHandler+0x6e>
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80037f8:	d003      	beq.n	8003802 <HAL_I2C_EV_IRQHandler+0x62>
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003800:	d101      	bne.n	8003806 <HAL_I2C_EV_IRQHandler+0x66>
 8003802:	2301      	movs	r3, #1
 8003804:	e000      	b.n	8003808 <HAL_I2C_EV_IRQHandler+0x68>
 8003806:	2300      	movs	r3, #0
 8003808:	2b01      	cmp	r3, #1
 800380a:	f000 8132 	beq.w	8003a72 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	f003 0301 	and.w	r3, r3, #1
 8003814:	2b00      	cmp	r3, #0
 8003816:	d00c      	beq.n	8003832 <HAL_I2C_EV_IRQHandler+0x92>
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	0a5b      	lsrs	r3, r3, #9
 800381c:	f003 0301 	and.w	r3, r3, #1
 8003820:	2b00      	cmp	r3, #0
 8003822:	d006      	beq.n	8003832 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f001 fc63 	bl	80050f0 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f000 fd6f 	bl	800430e <I2C_Master_SB>
 8003830:	e092      	b.n	8003958 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	08db      	lsrs	r3, r3, #3
 8003836:	f003 0301 	and.w	r3, r3, #1
 800383a:	2b00      	cmp	r3, #0
 800383c:	d009      	beq.n	8003852 <HAL_I2C_EV_IRQHandler+0xb2>
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	0a5b      	lsrs	r3, r3, #9
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	2b00      	cmp	r3, #0
 8003848:	d003      	beq.n	8003852 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f000 fde4 	bl	8004418 <I2C_Master_ADD10>
 8003850:	e082      	b.n	8003958 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	085b      	lsrs	r3, r3, #1
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	2b00      	cmp	r3, #0
 800385c:	d009      	beq.n	8003872 <HAL_I2C_EV_IRQHandler+0xd2>
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	0a5b      	lsrs	r3, r3, #9
 8003862:	f003 0301 	and.w	r3, r3, #1
 8003866:	2b00      	cmp	r3, #0
 8003868:	d003      	beq.n	8003872 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f000 fdfd 	bl	800446a <I2C_Master_ADDR>
 8003870:	e072      	b.n	8003958 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	089b      	lsrs	r3, r3, #2
 8003876:	f003 0301 	and.w	r3, r3, #1
 800387a:	2b00      	cmp	r3, #0
 800387c:	d03b      	beq.n	80038f6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003888:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800388c:	f000 80f3 	beq.w	8003a76 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	09db      	lsrs	r3, r3, #7
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	2b00      	cmp	r3, #0
 800389a:	d00f      	beq.n	80038bc <HAL_I2C_EV_IRQHandler+0x11c>
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	0a9b      	lsrs	r3, r3, #10
 80038a0:	f003 0301 	and.w	r3, r3, #1
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d009      	beq.n	80038bc <HAL_I2C_EV_IRQHandler+0x11c>
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	089b      	lsrs	r3, r3, #2
 80038ac:	f003 0301 	and.w	r3, r3, #1
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d103      	bne.n	80038bc <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f000 f9e9 	bl	8003c8c <I2C_MasterTransmit_TXE>
 80038ba:	e04d      	b.n	8003958 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	089b      	lsrs	r3, r3, #2
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	f000 80d6 	beq.w	8003a76 <HAL_I2C_EV_IRQHandler+0x2d6>
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	0a5b      	lsrs	r3, r3, #9
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f000 80cf 	beq.w	8003a76 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80038d8:	7bbb      	ldrb	r3, [r7, #14]
 80038da:	2b21      	cmp	r3, #33	; 0x21
 80038dc:	d103      	bne.n	80038e6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 fa70 	bl	8003dc4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038e4:	e0c7      	b.n	8003a76 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80038e6:	7bfb      	ldrb	r3, [r7, #15]
 80038e8:	2b40      	cmp	r3, #64	; 0x40
 80038ea:	f040 80c4 	bne.w	8003a76 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 fade 	bl	8003eb0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038f4:	e0bf      	b.n	8003a76 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003900:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003904:	f000 80b7 	beq.w	8003a76 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	099b      	lsrs	r3, r3, #6
 800390c:	f003 0301 	and.w	r3, r3, #1
 8003910:	2b00      	cmp	r3, #0
 8003912:	d00f      	beq.n	8003934 <HAL_I2C_EV_IRQHandler+0x194>
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	0a9b      	lsrs	r3, r3, #10
 8003918:	f003 0301 	and.w	r3, r3, #1
 800391c:	2b00      	cmp	r3, #0
 800391e:	d009      	beq.n	8003934 <HAL_I2C_EV_IRQHandler+0x194>
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	089b      	lsrs	r3, r3, #2
 8003924:	f003 0301 	and.w	r3, r3, #1
 8003928:	2b00      	cmp	r3, #0
 800392a:	d103      	bne.n	8003934 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f000 fb53 	bl	8003fd8 <I2C_MasterReceive_RXNE>
 8003932:	e011      	b.n	8003958 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	089b      	lsrs	r3, r3, #2
 8003938:	f003 0301 	and.w	r3, r3, #1
 800393c:	2b00      	cmp	r3, #0
 800393e:	f000 809a 	beq.w	8003a76 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	0a5b      	lsrs	r3, r3, #9
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	2b00      	cmp	r3, #0
 800394c:	f000 8093 	beq.w	8003a76 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 fbf2 	bl	800413a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003956:	e08e      	b.n	8003a76 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003958:	e08d      	b.n	8003a76 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395e:	2b00      	cmp	r3, #0
 8003960:	d004      	beq.n	800396c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	695b      	ldr	r3, [r3, #20]
 8003968:	61fb      	str	r3, [r7, #28]
 800396a:	e007      	b.n	800397c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	699b      	ldr	r3, [r3, #24]
 8003972:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	085b      	lsrs	r3, r3, #1
 8003980:	f003 0301 	and.w	r3, r3, #1
 8003984:	2b00      	cmp	r3, #0
 8003986:	d012      	beq.n	80039ae <HAL_I2C_EV_IRQHandler+0x20e>
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	0a5b      	lsrs	r3, r3, #9
 800398c:	f003 0301 	and.w	r3, r3, #1
 8003990:	2b00      	cmp	r3, #0
 8003992:	d00c      	beq.n	80039ae <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003998:	2b00      	cmp	r3, #0
 800399a:	d003      	beq.n	80039a4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	699b      	ldr	r3, [r3, #24]
 80039a2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80039a4:	69b9      	ldr	r1, [r7, #24]
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f000 ffab 	bl	8004902 <I2C_Slave_ADDR>
 80039ac:	e066      	b.n	8003a7c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	091b      	lsrs	r3, r3, #4
 80039b2:	f003 0301 	and.w	r3, r3, #1
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d009      	beq.n	80039ce <HAL_I2C_EV_IRQHandler+0x22e>
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	0a5b      	lsrs	r3, r3, #9
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d003      	beq.n	80039ce <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f000 ffe6 	bl	8004998 <I2C_Slave_STOPF>
 80039cc:	e056      	b.n	8003a7c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80039ce:	7bbb      	ldrb	r3, [r7, #14]
 80039d0:	2b21      	cmp	r3, #33	; 0x21
 80039d2:	d002      	beq.n	80039da <HAL_I2C_EV_IRQHandler+0x23a>
 80039d4:	7bbb      	ldrb	r3, [r7, #14]
 80039d6:	2b29      	cmp	r3, #41	; 0x29
 80039d8:	d125      	bne.n	8003a26 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	09db      	lsrs	r3, r3, #7
 80039de:	f003 0301 	and.w	r3, r3, #1
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00f      	beq.n	8003a06 <HAL_I2C_EV_IRQHandler+0x266>
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	0a9b      	lsrs	r3, r3, #10
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d009      	beq.n	8003a06 <HAL_I2C_EV_IRQHandler+0x266>
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	089b      	lsrs	r3, r3, #2
 80039f6:	f003 0301 	and.w	r3, r3, #1
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d103      	bne.n	8003a06 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f000 fec3 	bl	800478a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003a04:	e039      	b.n	8003a7a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	089b      	lsrs	r3, r3, #2
 8003a0a:	f003 0301 	and.w	r3, r3, #1
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d033      	beq.n	8003a7a <HAL_I2C_EV_IRQHandler+0x2da>
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	0a5b      	lsrs	r3, r3, #9
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d02d      	beq.n	8003a7a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f000 fef0 	bl	8004804 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003a24:	e029      	b.n	8003a7a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	099b      	lsrs	r3, r3, #6
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d00f      	beq.n	8003a52 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	0a9b      	lsrs	r3, r3, #10
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d009      	beq.n	8003a52 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	089b      	lsrs	r3, r3, #2
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d103      	bne.n	8003a52 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f000 fefa 	bl	8004844 <I2C_SlaveReceive_RXNE>
 8003a50:	e014      	b.n	8003a7c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	089b      	lsrs	r3, r3, #2
 8003a56:	f003 0301 	and.w	r3, r3, #1
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00e      	beq.n	8003a7c <HAL_I2C_EV_IRQHandler+0x2dc>
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	0a5b      	lsrs	r3, r3, #9
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d008      	beq.n	8003a7c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 ff28 	bl	80048c0 <I2C_SlaveReceive_BTF>
 8003a70:	e004      	b.n	8003a7c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003a72:	bf00      	nop
 8003a74:	e002      	b.n	8003a7c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a76:	bf00      	nop
 8003a78:	e000      	b.n	8003a7c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003a7a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003a7c:	3720      	adds	r7, #32
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}

08003a82 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003a82:	b580      	push	{r7, lr}
 8003a84:	b08a      	sub	sp, #40	; 0x28
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	695b      	ldr	r3, [r3, #20]
 8003a90:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003aa4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003aa6:	6a3b      	ldr	r3, [r7, #32]
 8003aa8:	0a1b      	lsrs	r3, r3, #8
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00e      	beq.n	8003ad0 <HAL_I2C_ER_IRQHandler+0x4e>
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	0a1b      	lsrs	r3, r3, #8
 8003ab6:	f003 0301 	and.w	r3, r3, #1
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d008      	beq.n	8003ad0 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac0:	f043 0301 	orr.w	r3, r3, #1
 8003ac4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003ace:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003ad0:	6a3b      	ldr	r3, [r7, #32]
 8003ad2:	0a5b      	lsrs	r3, r3, #9
 8003ad4:	f003 0301 	and.w	r3, r3, #1
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00e      	beq.n	8003afa <HAL_I2C_ER_IRQHandler+0x78>
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	0a1b      	lsrs	r3, r3, #8
 8003ae0:	f003 0301 	and.w	r3, r3, #1
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d008      	beq.n	8003afa <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aea:	f043 0302 	orr.w	r3, r3, #2
 8003aee:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003af8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003afa:	6a3b      	ldr	r3, [r7, #32]
 8003afc:	0a9b      	lsrs	r3, r3, #10
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d03f      	beq.n	8003b86 <HAL_I2C_ER_IRQHandler+0x104>
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	0a1b      	lsrs	r3, r3, #8
 8003b0a:	f003 0301 	and.w	r3, r3, #1
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d039      	beq.n	8003b86 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003b12:	7efb      	ldrb	r3, [r7, #27]
 8003b14:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b24:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003b2c:	7ebb      	ldrb	r3, [r7, #26]
 8003b2e:	2b20      	cmp	r3, #32
 8003b30:	d112      	bne.n	8003b58 <HAL_I2C_ER_IRQHandler+0xd6>
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d10f      	bne.n	8003b58 <HAL_I2C_ER_IRQHandler+0xd6>
 8003b38:	7cfb      	ldrb	r3, [r7, #19]
 8003b3a:	2b21      	cmp	r3, #33	; 0x21
 8003b3c:	d008      	beq.n	8003b50 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003b3e:	7cfb      	ldrb	r3, [r7, #19]
 8003b40:	2b29      	cmp	r3, #41	; 0x29
 8003b42:	d005      	beq.n	8003b50 <HAL_I2C_ER_IRQHandler+0xce>
 8003b44:	7cfb      	ldrb	r3, [r7, #19]
 8003b46:	2b28      	cmp	r3, #40	; 0x28
 8003b48:	d106      	bne.n	8003b58 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2b21      	cmp	r3, #33	; 0x21
 8003b4e:	d103      	bne.n	8003b58 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f001 f851 	bl	8004bf8 <I2C_Slave_AF>
 8003b56:	e016      	b.n	8003b86 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b60:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b64:	f043 0304 	orr.w	r3, r3, #4
 8003b68:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003b6a:	7efb      	ldrb	r3, [r7, #27]
 8003b6c:	2b10      	cmp	r3, #16
 8003b6e:	d002      	beq.n	8003b76 <HAL_I2C_ER_IRQHandler+0xf4>
 8003b70:	7efb      	ldrb	r3, [r7, #27]
 8003b72:	2b40      	cmp	r3, #64	; 0x40
 8003b74:	d107      	bne.n	8003b86 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b84:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003b86:	6a3b      	ldr	r3, [r7, #32]
 8003b88:	0adb      	lsrs	r3, r3, #11
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00e      	beq.n	8003bb0 <HAL_I2C_ER_IRQHandler+0x12e>
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	0a1b      	lsrs	r3, r3, #8
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d008      	beq.n	8003bb0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba0:	f043 0308 	orr.w	r3, r3, #8
 8003ba4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003bae:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d008      	beq.n	8003bc8 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bbc:	431a      	orrs	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f001 f888 	bl	8004cd8 <I2C_ITError>
  }
}
 8003bc8:	bf00      	nop
 8003bca:	3728      	adds	r7, #40	; 0x28
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003bd8:	bf00      	nop
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bc80      	pop	{r7}
 8003be0:	4770      	bx	lr

08003be2 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003be2:	b480      	push	{r7}
 8003be4:	b083      	sub	sp, #12
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003bea:	bf00      	nop
 8003bec:	370c      	adds	r7, #12
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bc80      	pop	{r7}
 8003bf2:	4770      	bx	lr

08003bf4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003bfc:	bf00      	nop
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bc80      	pop	{r7}
 8003c04:	4770      	bx	lr

08003c06 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c06:	b480      	push	{r7}
 8003c08:	b083      	sub	sp, #12
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003c0e:	bf00      	nop
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bc80      	pop	{r7}
 8003c16:	4770      	bx	lr

08003c18 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	460b      	mov	r3, r1
 8003c22:	70fb      	strb	r3, [r7, #3]
 8003c24:	4613      	mov	r3, r2
 8003c26:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bc80      	pop	{r7}
 8003c30:	4770      	bx	lr

08003c32 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c32:	b480      	push	{r7}
 8003c34:	b083      	sub	sp, #12
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003c3a:	bf00      	nop
 8003c3c:	370c      	adds	r7, #12
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bc80      	pop	{r7}
 8003c42:	4770      	bx	lr

08003c44 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003c4c:	bf00      	nop
 8003c4e:	370c      	adds	r7, #12
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bc80      	pop	{r7}
 8003c54:	4770      	bx	lr

08003c56 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c56:	b480      	push	{r7}
 8003c58:	b083      	sub	sp, #12
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003c5e:	bf00      	nop
 8003c60:	370c      	adds	r7, #12
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bc80      	pop	{r7}
 8003c66:	4770      	bx	lr

08003c68 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003c70:	bf00      	nop
 8003c72:	370c      	adds	r7, #12
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bc80      	pop	{r7}
 8003c78:	4770      	bx	lr

08003c7a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c7a:	b480      	push	{r7}
 8003c7c:	b083      	sub	sp, #12
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003c82:	bf00      	nop
 8003c84:	370c      	adds	r7, #12
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bc80      	pop	{r7}
 8003c8a:	4770      	bx	lr

08003c8c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c9a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ca2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d150      	bne.n	8003d54 <I2C_MasterTransmit_TXE+0xc8>
 8003cb2:	7bfb      	ldrb	r3, [r7, #15]
 8003cb4:	2b21      	cmp	r3, #33	; 0x21
 8003cb6:	d14d      	bne.n	8003d54 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	2b08      	cmp	r3, #8
 8003cbc:	d01d      	beq.n	8003cfa <I2C_MasterTransmit_TXE+0x6e>
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	2b20      	cmp	r3, #32
 8003cc2:	d01a      	beq.n	8003cfa <I2C_MasterTransmit_TXE+0x6e>
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003cca:	d016      	beq.n	8003cfa <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	685a      	ldr	r2, [r3, #4]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003cda:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2211      	movs	r2, #17
 8003ce0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2220      	movs	r2, #32
 8003cee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f7ff ff6c 	bl	8003bd0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003cf8:	e060      	b.n	8003dbc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	685a      	ldr	r2, [r3, #4]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003d08:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d18:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2220      	movs	r2, #32
 8003d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b40      	cmp	r3, #64	; 0x40
 8003d32:	d107      	bne.n	8003d44 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f7ff ff81 	bl	8003c44 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003d42:	e03b      	b.n	8003dbc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	f7ff ff3f 	bl	8003bd0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003d52:	e033      	b.n	8003dbc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003d54:	7bfb      	ldrb	r3, [r7, #15]
 8003d56:	2b21      	cmp	r3, #33	; 0x21
 8003d58:	d005      	beq.n	8003d66 <I2C_MasterTransmit_TXE+0xda>
 8003d5a:	7bbb      	ldrb	r3, [r7, #14]
 8003d5c:	2b40      	cmp	r3, #64	; 0x40
 8003d5e:	d12d      	bne.n	8003dbc <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003d60:	7bfb      	ldrb	r3, [r7, #15]
 8003d62:	2b22      	cmp	r3, #34	; 0x22
 8003d64:	d12a      	bne.n	8003dbc <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d108      	bne.n	8003d82 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	685a      	ldr	r2, [r3, #4]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d7e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003d80:	e01c      	b.n	8003dbc <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b40      	cmp	r3, #64	; 0x40
 8003d8c:	d103      	bne.n	8003d96 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 f88e 	bl	8003eb0 <I2C_MemoryTransmit_TXE_BTF>
}
 8003d94:	e012      	b.n	8003dbc <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9a:	781a      	ldrb	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da6:	1c5a      	adds	r2, r3, #1
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	3b01      	subs	r3, #1
 8003db4:	b29a      	uxth	r2, r3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003dba:	e7ff      	b.n	8003dbc <I2C_MasterTransmit_TXE+0x130>
 8003dbc:	bf00      	nop
 8003dbe:	3710      	adds	r7, #16
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}

08003dc4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	2b21      	cmp	r3, #33	; 0x21
 8003ddc:	d164      	bne.n	8003ea8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d012      	beq.n	8003e0e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dec:	781a      	ldrb	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df8:	1c5a      	adds	r2, r3, #1
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e02:	b29b      	uxth	r3, r3
 8003e04:	3b01      	subs	r3, #1
 8003e06:	b29a      	uxth	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003e0c:	e04c      	b.n	8003ea8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2b08      	cmp	r3, #8
 8003e12:	d01d      	beq.n	8003e50 <I2C_MasterTransmit_BTF+0x8c>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2b20      	cmp	r3, #32
 8003e18:	d01a      	beq.n	8003e50 <I2C_MasterTransmit_BTF+0x8c>
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e20:	d016      	beq.n	8003e50 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	685a      	ldr	r2, [r3, #4]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e30:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2211      	movs	r2, #17
 8003e36:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2220      	movs	r2, #32
 8003e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f7ff fec1 	bl	8003bd0 <HAL_I2C_MasterTxCpltCallback>
}
 8003e4e:	e02b      	b.n	8003ea8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	685a      	ldr	r2, [r3, #4]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e5e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e6e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2220      	movs	r2, #32
 8003e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	2b40      	cmp	r3, #64	; 0x40
 8003e88:	d107      	bne.n	8003e9a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f7ff fed6 	bl	8003c44 <HAL_I2C_MemTxCpltCallback>
}
 8003e98:	e006      	b.n	8003ea8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f7ff fe94 	bl	8003bd0 <HAL_I2C_MasterTxCpltCallback>
}
 8003ea8:	bf00      	nop
 8003eaa:	3710      	adds	r7, #16
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}

08003eb0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b084      	sub	sp, #16
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ebe:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d11d      	bne.n	8003f04 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d10b      	bne.n	8003ee8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ed4:	b2da      	uxtb	r2, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ee0:	1c9a      	adds	r2, r3, #2
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8003ee6:	e073      	b.n	8003fd0 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	121b      	asrs	r3, r3, #8
 8003ef0:	b2da      	uxtb	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003efc:	1c5a      	adds	r2, r3, #1
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003f02:	e065      	b.n	8003fd0 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d10b      	bne.n	8003f24 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f1c:	1c5a      	adds	r2, r3, #1
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003f22:	e055      	b.n	8003fd0 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f28:	2b02      	cmp	r3, #2
 8003f2a:	d151      	bne.n	8003fd0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003f2c:	7bfb      	ldrb	r3, [r7, #15]
 8003f2e:	2b22      	cmp	r3, #34	; 0x22
 8003f30:	d10d      	bne.n	8003f4e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f40:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f46:	1c5a      	adds	r2, r3, #1
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003f4c:	e040      	b.n	8003fd0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f52:	b29b      	uxth	r3, r3
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d015      	beq.n	8003f84 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003f58:	7bfb      	ldrb	r3, [r7, #15]
 8003f5a:	2b21      	cmp	r3, #33	; 0x21
 8003f5c:	d112      	bne.n	8003f84 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f62:	781a      	ldrb	r2, [r3, #0]
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6e:	1c5a      	adds	r2, r3, #1
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	b29a      	uxth	r2, r3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003f82:	e025      	b.n	8003fd0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d120      	bne.n	8003fd0 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8003f8e:	7bfb      	ldrb	r3, [r7, #15]
 8003f90:	2b21      	cmp	r3, #33	; 0x21
 8003f92:	d11d      	bne.n	8003fd0 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	685a      	ldr	r2, [r3, #4]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003fa2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fb2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2220      	movs	r2, #32
 8003fbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f7ff fe3a 	bl	8003c44 <HAL_I2C_MemTxCpltCallback>
}
 8003fd0:	bf00      	nop
 8003fd2:	3710      	adds	r7, #16
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}

08003fd8 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b084      	sub	sp, #16
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	2b22      	cmp	r3, #34	; 0x22
 8003fea:	f040 80a2 	bne.w	8004132 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2b03      	cmp	r3, #3
 8003ffa:	d921      	bls.n	8004040 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	691a      	ldr	r2, [r3, #16]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004006:	b2d2      	uxtb	r2, r2
 8004008:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400e:	1c5a      	adds	r2, r3, #1
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004018:	b29b      	uxth	r3, r3
 800401a:	3b01      	subs	r3, #1
 800401c:	b29a      	uxth	r2, r3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004026:	b29b      	uxth	r3, r3
 8004028:	2b03      	cmp	r3, #3
 800402a:	f040 8082 	bne.w	8004132 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	685a      	ldr	r2, [r3, #4]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800403c:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800403e:	e078      	b.n	8004132 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004044:	2b02      	cmp	r3, #2
 8004046:	d074      	beq.n	8004132 <I2C_MasterReceive_RXNE+0x15a>
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2b01      	cmp	r3, #1
 800404c:	d002      	beq.n	8004054 <I2C_MasterReceive_RXNE+0x7c>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d16e      	bne.n	8004132 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f001 f819 	bl	800508c <I2C_WaitOnSTOPRequestThroughIT>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d142      	bne.n	80040e6 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800406e:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	685a      	ldr	r2, [r3, #4]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800407e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	691a      	ldr	r2, [r3, #16]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408a:	b2d2      	uxtb	r2, r2
 800408c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004092:	1c5a      	adds	r2, r3, #1
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800409c:	b29b      	uxth	r3, r3
 800409e:	3b01      	subs	r3, #1
 80040a0:	b29a      	uxth	r2, r3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2220      	movs	r2, #32
 80040aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	2b40      	cmp	r3, #64	; 0x40
 80040b8:	d10a      	bne.n	80040d0 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f7ff fdc4 	bl	8003c56 <HAL_I2C_MemRxCpltCallback>
}
 80040ce:	e030      	b.n	8004132 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2212      	movs	r2, #18
 80040dc:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f7ff fd7f 	bl	8003be2 <HAL_I2C_MasterRxCpltCallback>
}
 80040e4:	e025      	b.n	8004132 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	685a      	ldr	r2, [r3, #4]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80040f4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	691a      	ldr	r2, [r3, #16]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004100:	b2d2      	uxtb	r2, r2
 8004102:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004108:	1c5a      	adds	r2, r3, #1
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004112:	b29b      	uxth	r3, r3
 8004114:	3b01      	subs	r3, #1
 8004116:	b29a      	uxth	r2, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2220      	movs	r2, #32
 8004120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2200      	movs	r2, #0
 8004128:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f7ff fd9b 	bl	8003c68 <HAL_I2C_ErrorCallback>
}
 8004132:	bf00      	nop
 8004134:	3710      	adds	r7, #16
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}

0800413a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800413a:	b580      	push	{r7, lr}
 800413c:	b084      	sub	sp, #16
 800413e:	af00      	add	r7, sp, #0
 8004140:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004146:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800414c:	b29b      	uxth	r3, r3
 800414e:	2b04      	cmp	r3, #4
 8004150:	d11b      	bne.n	800418a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	685a      	ldr	r2, [r3, #4]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004160:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	691a      	ldr	r2, [r3, #16]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800416c:	b2d2      	uxtb	r2, r2
 800416e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004174:	1c5a      	adds	r2, r3, #1
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800417e:	b29b      	uxth	r3, r3
 8004180:	3b01      	subs	r3, #1
 8004182:	b29a      	uxth	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004188:	e0bd      	b.n	8004306 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800418e:	b29b      	uxth	r3, r3
 8004190:	2b03      	cmp	r3, #3
 8004192:	d129      	bne.n	80041e8 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041a2:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2b04      	cmp	r3, #4
 80041a8:	d00a      	beq.n	80041c0 <I2C_MasterReceive_BTF+0x86>
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d007      	beq.n	80041c0 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041be:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	691a      	ldr	r2, [r3, #16]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ca:	b2d2      	uxtb	r2, r2
 80041cc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d2:	1c5a      	adds	r2, r3, #1
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041dc:	b29b      	uxth	r3, r3
 80041de:	3b01      	subs	r3, #1
 80041e0:	b29a      	uxth	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80041e6:	e08e      	b.n	8004306 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d176      	bne.n	80042e0 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d002      	beq.n	80041fe <I2C_MasterReceive_BTF+0xc4>
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2b10      	cmp	r3, #16
 80041fc:	d108      	bne.n	8004210 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800420c:	601a      	str	r2, [r3, #0]
 800420e:	e019      	b.n	8004244 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2b04      	cmp	r3, #4
 8004214:	d002      	beq.n	800421c <I2C_MasterReceive_BTF+0xe2>
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2b02      	cmp	r3, #2
 800421a:	d108      	bne.n	800422e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	e00a      	b.n	8004244 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2b10      	cmp	r3, #16
 8004232:	d007      	beq.n	8004244 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004242:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	691a      	ldr	r2, [r3, #16]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424e:	b2d2      	uxtb	r2, r2
 8004250:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004256:	1c5a      	adds	r2, r3, #1
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004260:	b29b      	uxth	r3, r3
 8004262:	3b01      	subs	r3, #1
 8004264:	b29a      	uxth	r2, r3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	691a      	ldr	r2, [r3, #16]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004274:	b2d2      	uxtb	r2, r2
 8004276:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427c:	1c5a      	adds	r2, r3, #1
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004286:	b29b      	uxth	r3, r3
 8004288:	3b01      	subs	r3, #1
 800428a:	b29a      	uxth	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	685a      	ldr	r2, [r3, #4]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800429e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2220      	movs	r2, #32
 80042a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b40      	cmp	r3, #64	; 0x40
 80042b2:	d10a      	bne.n	80042ca <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f7ff fcc7 	bl	8003c56 <HAL_I2C_MemRxCpltCallback>
}
 80042c8:	e01d      	b.n	8004306 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2212      	movs	r2, #18
 80042d6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f7ff fc82 	bl	8003be2 <HAL_I2C_MasterRxCpltCallback>
}
 80042de:	e012      	b.n	8004306 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	691a      	ldr	r2, [r3, #16]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ea:	b2d2      	uxtb	r2, r2
 80042ec:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f2:	1c5a      	adds	r2, r3, #1
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	3b01      	subs	r3, #1
 8004300:	b29a      	uxth	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004306:	bf00      	nop
 8004308:	3710      	adds	r7, #16
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}

0800430e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800430e:	b480      	push	{r7}
 8004310:	b083      	sub	sp, #12
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800431c:	b2db      	uxtb	r3, r3
 800431e:	2b40      	cmp	r3, #64	; 0x40
 8004320:	d117      	bne.n	8004352 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004326:	2b00      	cmp	r3, #0
 8004328:	d109      	bne.n	800433e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800432e:	b2db      	uxtb	r3, r3
 8004330:	461a      	mov	r2, r3
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800433a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800433c:	e067      	b.n	800440e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004342:	b2db      	uxtb	r3, r3
 8004344:	f043 0301 	orr.w	r3, r3, #1
 8004348:	b2da      	uxtb	r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	611a      	str	r2, [r3, #16]
}
 8004350:	e05d      	b.n	800440e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800435a:	d133      	bne.n	80043c4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004362:	b2db      	uxtb	r3, r3
 8004364:	2b21      	cmp	r3, #33	; 0x21
 8004366:	d109      	bne.n	800437c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800436c:	b2db      	uxtb	r3, r3
 800436e:	461a      	mov	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004378:	611a      	str	r2, [r3, #16]
 800437a:	e008      	b.n	800438e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004380:	b2db      	uxtb	r3, r3
 8004382:	f043 0301 	orr.w	r3, r3, #1
 8004386:	b2da      	uxtb	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004392:	2b00      	cmp	r3, #0
 8004394:	d004      	beq.n	80043a0 <I2C_Master_SB+0x92>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800439a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800439c:	2b00      	cmp	r3, #0
 800439e:	d108      	bne.n	80043b2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d032      	beq.n	800440e <I2C_Master_SB+0x100>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d02d      	beq.n	800440e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	685a      	ldr	r2, [r3, #4]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80043c0:	605a      	str	r2, [r3, #4]
}
 80043c2:	e024      	b.n	800440e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d10e      	bne.n	80043ea <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	11db      	asrs	r3, r3, #7
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	f003 0306 	and.w	r3, r3, #6
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	f063 030f 	orn	r3, r3, #15
 80043e0:	b2da      	uxtb	r2, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	611a      	str	r2, [r3, #16]
}
 80043e8:	e011      	b.n	800440e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d10d      	bne.n	800440e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043f6:	b29b      	uxth	r3, r3
 80043f8:	11db      	asrs	r3, r3, #7
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	f003 0306 	and.w	r3, r3, #6
 8004400:	b2db      	uxtb	r3, r3
 8004402:	f063 030e 	orn	r3, r3, #14
 8004406:	b2da      	uxtb	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	611a      	str	r2, [r3, #16]
}
 800440e:	bf00      	nop
 8004410:	370c      	adds	r7, #12
 8004412:	46bd      	mov	sp, r7
 8004414:	bc80      	pop	{r7}
 8004416:	4770      	bx	lr

08004418 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004424:	b2da      	uxtb	r2, r3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004430:	2b00      	cmp	r3, #0
 8004432:	d004      	beq.n	800443e <I2C_Master_ADD10+0x26>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800443a:	2b00      	cmp	r3, #0
 800443c:	d108      	bne.n	8004450 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00c      	beq.n	8004460 <I2C_Master_ADD10+0x48>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800444a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800444c:	2b00      	cmp	r3, #0
 800444e:	d007      	beq.n	8004460 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	685a      	ldr	r2, [r3, #4]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800445e:	605a      	str	r2, [r3, #4]
  }
}
 8004460:	bf00      	nop
 8004462:	370c      	adds	r7, #12
 8004464:	46bd      	mov	sp, r7
 8004466:	bc80      	pop	{r7}
 8004468:	4770      	bx	lr

0800446a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800446a:	b480      	push	{r7}
 800446c:	b091      	sub	sp, #68	; 0x44
 800446e:	af00      	add	r7, sp, #0
 8004470:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004478:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004480:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004486:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800448e:	b2db      	uxtb	r3, r3
 8004490:	2b22      	cmp	r3, #34	; 0x22
 8004492:	f040 8169 	bne.w	8004768 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800449a:	2b00      	cmp	r3, #0
 800449c:	d10f      	bne.n	80044be <I2C_Master_ADDR+0x54>
 800449e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80044a2:	2b40      	cmp	r3, #64	; 0x40
 80044a4:	d10b      	bne.n	80044be <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044a6:	2300      	movs	r3, #0
 80044a8:	633b      	str	r3, [r7, #48]	; 0x30
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	695b      	ldr	r3, [r3, #20]
 80044b0:	633b      	str	r3, [r7, #48]	; 0x30
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	633b      	str	r3, [r7, #48]	; 0x30
 80044ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044bc:	e160      	b.n	8004780 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d11d      	bne.n	8004502 <I2C_Master_ADDR+0x98>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80044ce:	d118      	bne.n	8004502 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044d0:	2300      	movs	r3, #0
 80044d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	699b      	ldr	r3, [r3, #24]
 80044e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044f4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044fa:	1c5a      	adds	r2, r3, #1
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	651a      	str	r2, [r3, #80]	; 0x50
 8004500:	e13e      	b.n	8004780 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004506:	b29b      	uxth	r3, r3
 8004508:	2b00      	cmp	r3, #0
 800450a:	d113      	bne.n	8004534 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800450c:	2300      	movs	r3, #0
 800450e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	62bb      	str	r3, [r7, #40]	; 0x28
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004520:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004530:	601a      	str	r2, [r3, #0]
 8004532:	e115      	b.n	8004760 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004538:	b29b      	uxth	r3, r3
 800453a:	2b01      	cmp	r3, #1
 800453c:	f040 808a 	bne.w	8004654 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004542:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004546:	d137      	bne.n	80045b8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004556:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004562:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004566:	d113      	bne.n	8004590 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004576:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004578:	2300      	movs	r3, #0
 800457a:	627b      	str	r3, [r7, #36]	; 0x24
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	695b      	ldr	r3, [r3, #20]
 8004582:	627b      	str	r3, [r7, #36]	; 0x24
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	627b      	str	r3, [r7, #36]	; 0x24
 800458c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458e:	e0e7      	b.n	8004760 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004590:	2300      	movs	r3, #0
 8004592:	623b      	str	r3, [r7, #32]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	623b      	str	r3, [r7, #32]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	699b      	ldr	r3, [r3, #24]
 80045a2:	623b      	str	r3, [r7, #32]
 80045a4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045b4:	601a      	str	r2, [r3, #0]
 80045b6:	e0d3      	b.n	8004760 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80045b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045ba:	2b08      	cmp	r3, #8
 80045bc:	d02e      	beq.n	800461c <I2C_Master_ADDR+0x1b2>
 80045be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045c0:	2b20      	cmp	r3, #32
 80045c2:	d02b      	beq.n	800461c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80045c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045c6:	2b12      	cmp	r3, #18
 80045c8:	d102      	bne.n	80045d0 <I2C_Master_ADDR+0x166>
 80045ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d125      	bne.n	800461c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80045d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d2:	2b04      	cmp	r3, #4
 80045d4:	d00e      	beq.n	80045f4 <I2C_Master_ADDR+0x18a>
 80045d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d8:	2b02      	cmp	r3, #2
 80045da:	d00b      	beq.n	80045f4 <I2C_Master_ADDR+0x18a>
 80045dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045de:	2b10      	cmp	r3, #16
 80045e0:	d008      	beq.n	80045f4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045f0:	601a      	str	r2, [r3, #0]
 80045f2:	e007      	b.n	8004604 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004602:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004604:	2300      	movs	r3, #0
 8004606:	61fb      	str	r3, [r7, #28]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	61fb      	str	r3, [r7, #28]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	61fb      	str	r3, [r7, #28]
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	e0a1      	b.n	8004760 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800462a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800462c:	2300      	movs	r3, #0
 800462e:	61bb      	str	r3, [r7, #24]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	695b      	ldr	r3, [r3, #20]
 8004636:	61bb      	str	r3, [r7, #24]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	699b      	ldr	r3, [r3, #24]
 800463e:	61bb      	str	r3, [r7, #24]
 8004640:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004650:	601a      	str	r2, [r3, #0]
 8004652:	e085      	b.n	8004760 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004658:	b29b      	uxth	r3, r3
 800465a:	2b02      	cmp	r3, #2
 800465c:	d14d      	bne.n	80046fa <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800465e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004660:	2b04      	cmp	r3, #4
 8004662:	d016      	beq.n	8004692 <I2C_Master_ADDR+0x228>
 8004664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004666:	2b02      	cmp	r3, #2
 8004668:	d013      	beq.n	8004692 <I2C_Master_ADDR+0x228>
 800466a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800466c:	2b10      	cmp	r3, #16
 800466e:	d010      	beq.n	8004692 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800467e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800468e:	601a      	str	r2, [r3, #0]
 8004690:	e007      	b.n	80046a2 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80046a0:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046b0:	d117      	bne.n	80046e2 <I2C_Master_ADDR+0x278>
 80046b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046b4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80046b8:	d00b      	beq.n	80046d2 <I2C_Master_ADDR+0x268>
 80046ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d008      	beq.n	80046d2 <I2C_Master_ADDR+0x268>
 80046c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046c2:	2b08      	cmp	r3, #8
 80046c4:	d005      	beq.n	80046d2 <I2C_Master_ADDR+0x268>
 80046c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046c8:	2b10      	cmp	r3, #16
 80046ca:	d002      	beq.n	80046d2 <I2C_Master_ADDR+0x268>
 80046cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046ce:	2b20      	cmp	r3, #32
 80046d0:	d107      	bne.n	80046e2 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	685a      	ldr	r2, [r3, #4]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80046e0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046e2:	2300      	movs	r3, #0
 80046e4:	617b      	str	r3, [r7, #20]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	695b      	ldr	r3, [r3, #20]
 80046ec:	617b      	str	r3, [r7, #20]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	699b      	ldr	r3, [r3, #24]
 80046f4:	617b      	str	r3, [r7, #20]
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	e032      	b.n	8004760 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004708:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004714:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004718:	d117      	bne.n	800474a <I2C_Master_ADDR+0x2e0>
 800471a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800471c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004720:	d00b      	beq.n	800473a <I2C_Master_ADDR+0x2d0>
 8004722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004724:	2b01      	cmp	r3, #1
 8004726:	d008      	beq.n	800473a <I2C_Master_ADDR+0x2d0>
 8004728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800472a:	2b08      	cmp	r3, #8
 800472c:	d005      	beq.n	800473a <I2C_Master_ADDR+0x2d0>
 800472e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004730:	2b10      	cmp	r3, #16
 8004732:	d002      	beq.n	800473a <I2C_Master_ADDR+0x2d0>
 8004734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004736:	2b20      	cmp	r3, #32
 8004738:	d107      	bne.n	800474a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	685a      	ldr	r2, [r3, #4]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004748:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800474a:	2300      	movs	r3, #0
 800474c:	613b      	str	r3, [r7, #16]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	695b      	ldr	r3, [r3, #20]
 8004754:	613b      	str	r3, [r7, #16]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	699b      	ldr	r3, [r3, #24]
 800475c:	613b      	str	r3, [r7, #16]
 800475e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004766:	e00b      	b.n	8004780 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004768:	2300      	movs	r3, #0
 800476a:	60fb      	str	r3, [r7, #12]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	60fb      	str	r3, [r7, #12]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	699b      	ldr	r3, [r3, #24]
 800477a:	60fb      	str	r3, [r7, #12]
 800477c:	68fb      	ldr	r3, [r7, #12]
}
 800477e:	e7ff      	b.n	8004780 <I2C_Master_ADDR+0x316>
 8004780:	bf00      	nop
 8004782:	3744      	adds	r7, #68	; 0x44
 8004784:	46bd      	mov	sp, r7
 8004786:	bc80      	pop	{r7}
 8004788:	4770      	bx	lr

0800478a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800478a:	b580      	push	{r7, lr}
 800478c:	b084      	sub	sp, #16
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004798:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800479e:	b29b      	uxth	r3, r3
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d02b      	beq.n	80047fc <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a8:	781a      	ldrb	r2, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b4:	1c5a      	adds	r2, r3, #1
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047be:	b29b      	uxth	r3, r3
 80047c0:	3b01      	subs	r3, #1
 80047c2:	b29a      	uxth	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047cc:	b29b      	uxth	r3, r3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d114      	bne.n	80047fc <I2C_SlaveTransmit_TXE+0x72>
 80047d2:	7bfb      	ldrb	r3, [r7, #15]
 80047d4:	2b29      	cmp	r3, #41	; 0x29
 80047d6:	d111      	bne.n	80047fc <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	685a      	ldr	r2, [r3, #4]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047e6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2221      	movs	r2, #33	; 0x21
 80047ec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2228      	movs	r2, #40	; 0x28
 80047f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f7ff f9fc 	bl	8003bf4 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80047fc:	bf00      	nop
 80047fe:	3710      	adds	r7, #16
 8004800:	46bd      	mov	sp, r7
 8004802:	bd80      	pop	{r7, pc}

08004804 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004810:	b29b      	uxth	r3, r3
 8004812:	2b00      	cmp	r3, #0
 8004814:	d011      	beq.n	800483a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481a:	781a      	ldrb	r2, [r3, #0]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004826:	1c5a      	adds	r2, r3, #1
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004830:	b29b      	uxth	r3, r3
 8004832:	3b01      	subs	r3, #1
 8004834:	b29a      	uxth	r2, r3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800483a:	bf00      	nop
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	bc80      	pop	{r7}
 8004842:	4770      	bx	lr

08004844 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004852:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004858:	b29b      	uxth	r3, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	d02c      	beq.n	80048b8 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	691a      	ldr	r2, [r3, #16]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004868:	b2d2      	uxtb	r2, r2
 800486a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004870:	1c5a      	adds	r2, r3, #1
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800487a:	b29b      	uxth	r3, r3
 800487c:	3b01      	subs	r3, #1
 800487e:	b29a      	uxth	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004888:	b29b      	uxth	r3, r3
 800488a:	2b00      	cmp	r3, #0
 800488c:	d114      	bne.n	80048b8 <I2C_SlaveReceive_RXNE+0x74>
 800488e:	7bfb      	ldrb	r3, [r7, #15]
 8004890:	2b2a      	cmp	r3, #42	; 0x2a
 8004892:	d111      	bne.n	80048b8 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685a      	ldr	r2, [r3, #4]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048a2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2222      	movs	r2, #34	; 0x22
 80048a8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2228      	movs	r2, #40	; 0x28
 80048ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f7ff f9a7 	bl	8003c06 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80048b8:	bf00      	nop
 80048ba:	3710      	adds	r7, #16
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}

080048c0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d012      	beq.n	80048f8 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	691a      	ldr	r2, [r3, #16]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048dc:	b2d2      	uxtb	r2, r2
 80048de:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e4:	1c5a      	adds	r2, r3, #1
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	3b01      	subs	r3, #1
 80048f2:	b29a      	uxth	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80048f8:	bf00      	nop
 80048fa:	370c      	adds	r7, #12
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bc80      	pop	{r7}
 8004900:	4770      	bx	lr

08004902 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004902:	b580      	push	{r7, lr}
 8004904:	b084      	sub	sp, #16
 8004906:	af00      	add	r7, sp, #0
 8004908:	6078      	str	r0, [r7, #4]
 800490a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800490c:	2300      	movs	r3, #0
 800490e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004916:	b2db      	uxtb	r3, r3
 8004918:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800491c:	2b28      	cmp	r3, #40	; 0x28
 800491e:	d127      	bne.n	8004970 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	685a      	ldr	r2, [r3, #4]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800492e:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	089b      	lsrs	r3, r3, #2
 8004934:	f003 0301 	and.w	r3, r3, #1
 8004938:	2b00      	cmp	r3, #0
 800493a:	d101      	bne.n	8004940 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800493c:	2301      	movs	r3, #1
 800493e:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	09db      	lsrs	r3, r3, #7
 8004944:	f003 0301 	and.w	r3, r3, #1
 8004948:	2b00      	cmp	r3, #0
 800494a:	d103      	bne.n	8004954 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	68db      	ldr	r3, [r3, #12]
 8004950:	81bb      	strh	r3, [r7, #12]
 8004952:	e002      	b.n	800495a <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004962:	89ba      	ldrh	r2, [r7, #12]
 8004964:	7bfb      	ldrb	r3, [r7, #15]
 8004966:	4619      	mov	r1, r3
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f7ff f955 	bl	8003c18 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800496e:	e00e      	b.n	800498e <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004970:	2300      	movs	r3, #0
 8004972:	60bb      	str	r3, [r7, #8]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	695b      	ldr	r3, [r3, #20]
 800497a:	60bb      	str	r3, [r7, #8]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	699b      	ldr	r3, [r3, #24]
 8004982:	60bb      	str	r3, [r7, #8]
 8004984:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800498e:	bf00      	nop
 8004990:	3710      	adds	r7, #16
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}
	...

08004998 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049a6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	685a      	ldr	r2, [r3, #4]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80049b6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80049b8:	2300      	movs	r3, #0
 80049ba:	60bb      	str	r3, [r7, #8]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	695b      	ldr	r3, [r3, #20]
 80049c2:	60bb      	str	r3, [r7, #8]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f042 0201 	orr.w	r2, r2, #1
 80049d2:	601a      	str	r2, [r3, #0]
 80049d4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049e4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049f4:	d172      	bne.n	8004adc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80049f6:	7bfb      	ldrb	r3, [r7, #15]
 80049f8:	2b22      	cmp	r3, #34	; 0x22
 80049fa:	d002      	beq.n	8004a02 <I2C_Slave_STOPF+0x6a>
 80049fc:	7bfb      	ldrb	r3, [r7, #15]
 80049fe:	2b2a      	cmp	r3, #42	; 0x2a
 8004a00:	d135      	bne.n	8004a6e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	b29a      	uxth	r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d005      	beq.n	8004a26 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a1e:	f043 0204 	orr.w	r2, r3, #4
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	685a      	ldr	r2, [r3, #4]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a34:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f7fe fbaf 	bl	800319e <HAL_DMA_GetState>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d049      	beq.n	8004ada <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a4a:	4a69      	ldr	r2, [pc, #420]	; (8004bf0 <I2C_Slave_STOPF+0x258>)
 8004a4c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a52:	4618      	mov	r0, r3
 8004a54:	f7fe fb62 	bl	800311c <HAL_DMA_Abort_IT>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d03d      	beq.n	8004ada <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a64:	687a      	ldr	r2, [r7, #4]
 8004a66:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004a68:	4610      	mov	r0, r2
 8004a6a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004a6c:	e035      	b.n	8004ada <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	b29a      	uxth	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d005      	beq.n	8004a92 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a8a:	f043 0204 	orr.w	r2, r3, #4
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	685a      	ldr	r2, [r3, #4]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004aa0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f7fe fb79 	bl	800319e <HAL_DMA_GetState>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d014      	beq.n	8004adc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ab6:	4a4e      	ldr	r2, [pc, #312]	; (8004bf0 <I2C_Slave_STOPF+0x258>)
 8004ab8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f7fe fb2c 	bl	800311c <HAL_DMA_Abort_IT>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d008      	beq.n	8004adc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ad4:	4610      	mov	r0, r2
 8004ad6:	4798      	blx	r3
 8004ad8:	e000      	b.n	8004adc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ada:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d03e      	beq.n	8004b64 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	695b      	ldr	r3, [r3, #20]
 8004aec:	f003 0304 	and.w	r3, r3, #4
 8004af0:	2b04      	cmp	r3, #4
 8004af2:	d112      	bne.n	8004b1a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	691a      	ldr	r2, [r3, #16]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afe:	b2d2      	uxtb	r2, r2
 8004b00:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b06:	1c5a      	adds	r2, r3, #1
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	3b01      	subs	r3, #1
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	695b      	ldr	r3, [r3, #20]
 8004b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b24:	2b40      	cmp	r3, #64	; 0x40
 8004b26:	d112      	bne.n	8004b4e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	691a      	ldr	r2, [r3, #16]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b32:	b2d2      	uxtb	r2, r2
 8004b34:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b3a:	1c5a      	adds	r2, r3, #1
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	3b01      	subs	r3, #1
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d005      	beq.n	8004b64 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b5c:	f043 0204 	orr.w	r2, r3, #4
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d003      	beq.n	8004b74 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f000 f8b3 	bl	8004cd8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004b72:	e039      	b.n	8004be8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004b74:	7bfb      	ldrb	r3, [r7, #15]
 8004b76:	2b2a      	cmp	r3, #42	; 0x2a
 8004b78:	d109      	bne.n	8004b8e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2228      	movs	r2, #40	; 0x28
 8004b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f7ff f83c 	bl	8003c06 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b28      	cmp	r3, #40	; 0x28
 8004b98:	d111      	bne.n	8004bbe <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a15      	ldr	r2, [pc, #84]	; (8004bf4 <I2C_Slave_STOPF+0x25c>)
 8004b9e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2220      	movs	r2, #32
 8004baa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f7ff f83b 	bl	8003c32 <HAL_I2C_ListenCpltCallback>
}
 8004bbc:	e014      	b.n	8004be8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc2:	2b22      	cmp	r3, #34	; 0x22
 8004bc4:	d002      	beq.n	8004bcc <I2C_Slave_STOPF+0x234>
 8004bc6:	7bfb      	ldrb	r3, [r7, #15]
 8004bc8:	2b22      	cmp	r3, #34	; 0x22
 8004bca:	d10d      	bne.n	8004be8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2220      	movs	r2, #32
 8004bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	f7ff f80f 	bl	8003c06 <HAL_I2C_SlaveRxCpltCallback>
}
 8004be8:	bf00      	nop
 8004bea:	3710      	adds	r7, #16
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	08004f3d 	.word	0x08004f3d
 8004bf4:	ffff0000 	.word	0xffff0000

08004bf8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b084      	sub	sp, #16
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c06:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c0c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	2b08      	cmp	r3, #8
 8004c12:	d002      	beq.n	8004c1a <I2C_Slave_AF+0x22>
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	2b20      	cmp	r3, #32
 8004c18:	d129      	bne.n	8004c6e <I2C_Slave_AF+0x76>
 8004c1a:	7bfb      	ldrb	r3, [r7, #15]
 8004c1c:	2b28      	cmp	r3, #40	; 0x28
 8004c1e:	d126      	bne.n	8004c6e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a2c      	ldr	r2, [pc, #176]	; (8004cd4 <I2C_Slave_AF+0xdc>)
 8004c24:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	685a      	ldr	r2, [r3, #4]
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004c34:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004c3e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c4e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2220      	movs	r2, #32
 8004c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f7fe ffe3 	bl	8003c32 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004c6c:	e02e      	b.n	8004ccc <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004c6e:	7bfb      	ldrb	r3, [r7, #15]
 8004c70:	2b21      	cmp	r3, #33	; 0x21
 8004c72:	d126      	bne.n	8004cc2 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	4a17      	ldr	r2, [pc, #92]	; (8004cd4 <I2C_Slave_AF+0xdc>)
 8004c78:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2221      	movs	r2, #33	; 0x21
 8004c7e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2220      	movs	r2, #32
 8004c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	685a      	ldr	r2, [r3, #4]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004c9e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ca8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cb8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f7fe ff9a 	bl	8003bf4 <HAL_I2C_SlaveTxCpltCallback>
}
 8004cc0:	e004      	b.n	8004ccc <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004cca:	615a      	str	r2, [r3, #20]
}
 8004ccc:	bf00      	nop
 8004cce:	3710      	adds	r7, #16
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	ffff0000 	.word	0xffff0000

08004cd8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ce6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cee:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004cf0:	7bbb      	ldrb	r3, [r7, #14]
 8004cf2:	2b10      	cmp	r3, #16
 8004cf4:	d002      	beq.n	8004cfc <I2C_ITError+0x24>
 8004cf6:	7bbb      	ldrb	r3, [r7, #14]
 8004cf8:	2b40      	cmp	r3, #64	; 0x40
 8004cfa:	d10a      	bne.n	8004d12 <I2C_ITError+0x3a>
 8004cfc:	7bfb      	ldrb	r3, [r7, #15]
 8004cfe:	2b22      	cmp	r3, #34	; 0x22
 8004d00:	d107      	bne.n	8004d12 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d10:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d12:	7bfb      	ldrb	r3, [r7, #15]
 8004d14:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004d18:	2b28      	cmp	r3, #40	; 0x28
 8004d1a:	d107      	bne.n	8004d2c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2228      	movs	r2, #40	; 0x28
 8004d26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004d2a:	e015      	b.n	8004d58 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d3a:	d00a      	beq.n	8004d52 <I2C_ITError+0x7a>
 8004d3c:	7bfb      	ldrb	r3, [r7, #15]
 8004d3e:	2b60      	cmp	r3, #96	; 0x60
 8004d40:	d007      	beq.n	8004d52 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2220      	movs	r2, #32
 8004d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d66:	d162      	bne.n	8004e2e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	685a      	ldr	r2, [r3, #4]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d76:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d7c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d020      	beq.n	8004dc8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d8a:	4a6a      	ldr	r2, [pc, #424]	; (8004f34 <I2C_ITError+0x25c>)
 8004d8c:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d92:	4618      	mov	r0, r3
 8004d94:	f7fe f9c2 	bl	800311c <HAL_DMA_Abort_IT>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f000 8089 	beq.w	8004eb2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f022 0201 	bic.w	r2, r2, #1
 8004dae:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2220      	movs	r2, #32
 8004db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004dc2:	4610      	mov	r0, r2
 8004dc4:	4798      	blx	r3
 8004dc6:	e074      	b.n	8004eb2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dcc:	4a59      	ldr	r2, [pc, #356]	; (8004f34 <I2C_ITError+0x25c>)
 8004dce:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f7fe f9a1 	bl	800311c <HAL_DMA_Abort_IT>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d068      	beq.n	8004eb2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	695b      	ldr	r3, [r3, #20]
 8004de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dea:	2b40      	cmp	r3, #64	; 0x40
 8004dec:	d10b      	bne.n	8004e06 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	691a      	ldr	r2, [r3, #16]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df8:	b2d2      	uxtb	r2, r2
 8004dfa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e00:	1c5a      	adds	r2, r3, #1
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f022 0201 	bic.w	r2, r2, #1
 8004e14:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2220      	movs	r2, #32
 8004e1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004e28:	4610      	mov	r0, r2
 8004e2a:	4798      	blx	r3
 8004e2c:	e041      	b.n	8004eb2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e34:	b2db      	uxtb	r3, r3
 8004e36:	2b60      	cmp	r3, #96	; 0x60
 8004e38:	d125      	bne.n	8004e86 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2220      	movs	r2, #32
 8004e3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e52:	2b40      	cmp	r3, #64	; 0x40
 8004e54:	d10b      	bne.n	8004e6e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	691a      	ldr	r2, [r3, #16]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e60:	b2d2      	uxtb	r2, r2
 8004e62:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e68:	1c5a      	adds	r2, r3, #1
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f022 0201 	bic.w	r2, r2, #1
 8004e7c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	f7fe fefb 	bl	8003c7a <HAL_I2C_AbortCpltCallback>
 8004e84:	e015      	b.n	8004eb2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	695b      	ldr	r3, [r3, #20]
 8004e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e90:	2b40      	cmp	r3, #64	; 0x40
 8004e92:	d10b      	bne.n	8004eac <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	691a      	ldr	r2, [r3, #16]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9e:	b2d2      	uxtb	r2, r2
 8004ea0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea6:	1c5a      	adds	r2, r3, #1
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f7fe fedb 	bl	8003c68 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	f003 0301 	and.w	r3, r3, #1
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d10e      	bne.n	8004ee0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d109      	bne.n	8004ee0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d104      	bne.n	8004ee0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d007      	beq.n	8004ef0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	685a      	ldr	r2, [r3, #4]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004eee:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ef6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efc:	f003 0304 	and.w	r3, r3, #4
 8004f00:	2b04      	cmp	r3, #4
 8004f02:	d113      	bne.n	8004f2c <I2C_ITError+0x254>
 8004f04:	7bfb      	ldrb	r3, [r7, #15]
 8004f06:	2b28      	cmp	r3, #40	; 0x28
 8004f08:	d110      	bne.n	8004f2c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4a0a      	ldr	r2, [pc, #40]	; (8004f38 <I2C_ITError+0x260>)
 8004f0e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2220      	movs	r2, #32
 8004f1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f7fe fe83 	bl	8003c32 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004f2c:	bf00      	nop
 8004f2e:	3710      	adds	r7, #16
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}
 8004f34:	08004f3d 	.word	0x08004f3d
 8004f38:	ffff0000 	.word	0xffff0000

08004f3c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b086      	sub	sp, #24
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004f44:	2300      	movs	r3, #0
 8004f46:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f54:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004f56:	4b4b      	ldr	r3, [pc, #300]	; (8005084 <I2C_DMAAbort+0x148>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	08db      	lsrs	r3, r3, #3
 8004f5c:	4a4a      	ldr	r2, [pc, #296]	; (8005088 <I2C_DMAAbort+0x14c>)
 8004f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f62:	0a1a      	lsrs	r2, r3, #8
 8004f64:	4613      	mov	r3, r2
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	4413      	add	r3, r2
 8004f6a:	00da      	lsls	r2, r3, #3
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d106      	bne.n	8004f84 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7a:	f043 0220 	orr.w	r2, r3, #32
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8004f82:	e00a      	b.n	8004f9a <I2C_DMAAbort+0x5e>
    }
    count--;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	3b01      	subs	r3, #1
 8004f88:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004f94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f98:	d0ea      	beq.n	8004f70 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d003      	beq.n	8004faa <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d003      	beq.n	8004fba <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fc8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d003      	beq.n	8004fe0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fdc:	2200      	movs	r2, #0
 8004fde:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d003      	beq.n	8004ff0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fec:	2200      	movs	r2, #0
 8004fee:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f022 0201 	bic.w	r2, r2, #1
 8004ffe:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005006:	b2db      	uxtb	r3, r3
 8005008:	2b60      	cmp	r3, #96	; 0x60
 800500a:	d10e      	bne.n	800502a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	2220      	movs	r2, #32
 8005010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	2200      	movs	r2, #0
 8005020:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005022:	6978      	ldr	r0, [r7, #20]
 8005024:	f7fe fe29 	bl	8003c7a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005028:	e027      	b.n	800507a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800502a:	7cfb      	ldrb	r3, [r7, #19]
 800502c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005030:	2b28      	cmp	r3, #40	; 0x28
 8005032:	d117      	bne.n	8005064 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f042 0201 	orr.w	r2, r2, #1
 8005042:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005052:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	2200      	movs	r2, #0
 8005058:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	2228      	movs	r2, #40	; 0x28
 800505e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005062:	e007      	b.n	8005074 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	2220      	movs	r2, #32
 8005068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	2200      	movs	r2, #0
 8005070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005074:	6978      	ldr	r0, [r7, #20]
 8005076:	f7fe fdf7 	bl	8003c68 <HAL_I2C_ErrorCallback>
}
 800507a:	bf00      	nop
 800507c:	3718      	adds	r7, #24
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	2000006c 	.word	0x2000006c
 8005088:	14f8b589 	.word	0x14f8b589

0800508c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800508c:	b480      	push	{r7}
 800508e:	b085      	sub	sp, #20
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005094:	2300      	movs	r3, #0
 8005096:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005098:	4b13      	ldr	r3, [pc, #76]	; (80050e8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	08db      	lsrs	r3, r3, #3
 800509e:	4a13      	ldr	r2, [pc, #76]	; (80050ec <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80050a0:	fba2 2303 	umull	r2, r3, r2, r3
 80050a4:	0a1a      	lsrs	r2, r3, #8
 80050a6:	4613      	mov	r3, r2
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	4413      	add	r3, r2
 80050ac:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	3b01      	subs	r3, #1
 80050b2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d107      	bne.n	80050ca <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050be:	f043 0220 	orr.w	r2, r3, #32
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e008      	b.n	80050dc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050d8:	d0e9      	beq.n	80050ae <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80050da:	2300      	movs	r3, #0
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3714      	adds	r7, #20
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bc80      	pop	{r7}
 80050e4:	4770      	bx	lr
 80050e6:	bf00      	nop
 80050e8:	2000006c 	.word	0x2000006c
 80050ec:	14f8b589 	.word	0x14f8b589

080050f0 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b083      	sub	sp, #12
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050fc:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005100:	d103      	bne.n	800510a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2201      	movs	r2, #1
 8005106:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005108:	e007      	b.n	800511a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800510e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005112:	d102      	bne.n	800511a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2208      	movs	r2, #8
 8005118:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800511a:	bf00      	nop
 800511c:	370c      	adds	r7, #12
 800511e:	46bd      	mov	sp, r7
 8005120:	bc80      	pop	{r7}
 8005122:	4770      	bx	lr

08005124 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b088      	sub	sp, #32
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d101      	bne.n	8005136 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e31d      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005136:	4b94      	ldr	r3, [pc, #592]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	f003 030c 	and.w	r3, r3, #12
 800513e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005140:	4b91      	ldr	r3, [pc, #580]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005148:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	2b00      	cmp	r3, #0
 8005154:	d07b      	beq.n	800524e <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005156:	69bb      	ldr	r3, [r7, #24]
 8005158:	2b08      	cmp	r3, #8
 800515a:	d006      	beq.n	800516a <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800515c:	69bb      	ldr	r3, [r7, #24]
 800515e:	2b0c      	cmp	r3, #12
 8005160:	d10f      	bne.n	8005182 <HAL_RCC_OscConfig+0x5e>
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005168:	d10b      	bne.n	8005182 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800516a:	4b87      	ldr	r3, [pc, #540]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005172:	2b00      	cmp	r3, #0
 8005174:	d06a      	beq.n	800524c <HAL_RCC_OscConfig+0x128>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d166      	bne.n	800524c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e2f7      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	2b01      	cmp	r3, #1
 8005188:	d106      	bne.n	8005198 <HAL_RCC_OscConfig+0x74>
 800518a:	4b7f      	ldr	r3, [pc, #508]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a7e      	ldr	r2, [pc, #504]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 8005190:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005194:	6013      	str	r3, [r2, #0]
 8005196:	e02d      	b.n	80051f4 <HAL_RCC_OscConfig+0xd0>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d10c      	bne.n	80051ba <HAL_RCC_OscConfig+0x96>
 80051a0:	4b79      	ldr	r3, [pc, #484]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a78      	ldr	r2, [pc, #480]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 80051a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051aa:	6013      	str	r3, [r2, #0]
 80051ac:	4b76      	ldr	r3, [pc, #472]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a75      	ldr	r2, [pc, #468]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 80051b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051b6:	6013      	str	r3, [r2, #0]
 80051b8:	e01c      	b.n	80051f4 <HAL_RCC_OscConfig+0xd0>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	2b05      	cmp	r3, #5
 80051c0:	d10c      	bne.n	80051dc <HAL_RCC_OscConfig+0xb8>
 80051c2:	4b71      	ldr	r3, [pc, #452]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a70      	ldr	r2, [pc, #448]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 80051c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051cc:	6013      	str	r3, [r2, #0]
 80051ce:	4b6e      	ldr	r3, [pc, #440]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a6d      	ldr	r2, [pc, #436]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 80051d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051d8:	6013      	str	r3, [r2, #0]
 80051da:	e00b      	b.n	80051f4 <HAL_RCC_OscConfig+0xd0>
 80051dc:	4b6a      	ldr	r3, [pc, #424]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a69      	ldr	r2, [pc, #420]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 80051e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051e6:	6013      	str	r3, [r2, #0]
 80051e8:	4b67      	ldr	r3, [pc, #412]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a66      	ldr	r2, [pc, #408]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 80051ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d013      	beq.n	8005224 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051fc:	f7fd f9bc 	bl	8002578 <HAL_GetTick>
 8005200:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005202:	e008      	b.n	8005216 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005204:	f7fd f9b8 	bl	8002578 <HAL_GetTick>
 8005208:	4602      	mov	r2, r0
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	1ad3      	subs	r3, r2, r3
 800520e:	2b64      	cmp	r3, #100	; 0x64
 8005210:	d901      	bls.n	8005216 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	e2ad      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005216:	4b5c      	ldr	r3, [pc, #368]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800521e:	2b00      	cmp	r3, #0
 8005220:	d0f0      	beq.n	8005204 <HAL_RCC_OscConfig+0xe0>
 8005222:	e014      	b.n	800524e <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005224:	f7fd f9a8 	bl	8002578 <HAL_GetTick>
 8005228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800522a:	e008      	b.n	800523e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800522c:	f7fd f9a4 	bl	8002578 <HAL_GetTick>
 8005230:	4602      	mov	r2, r0
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	2b64      	cmp	r3, #100	; 0x64
 8005238:	d901      	bls.n	800523e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e299      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800523e:	4b52      	ldr	r3, [pc, #328]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d1f0      	bne.n	800522c <HAL_RCC_OscConfig+0x108>
 800524a:	e000      	b.n	800524e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800524c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0302 	and.w	r3, r3, #2
 8005256:	2b00      	cmp	r3, #0
 8005258:	d05a      	beq.n	8005310 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	2b04      	cmp	r3, #4
 800525e:	d005      	beq.n	800526c <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005260:	69bb      	ldr	r3, [r7, #24]
 8005262:	2b0c      	cmp	r3, #12
 8005264:	d119      	bne.n	800529a <HAL_RCC_OscConfig+0x176>
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d116      	bne.n	800529a <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800526c:	4b46      	ldr	r3, [pc, #280]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 0302 	and.w	r3, r3, #2
 8005274:	2b00      	cmp	r3, #0
 8005276:	d005      	beq.n	8005284 <HAL_RCC_OscConfig+0x160>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	68db      	ldr	r3, [r3, #12]
 800527c:	2b01      	cmp	r3, #1
 800527e:	d001      	beq.n	8005284 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e276      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005284:	4b40      	ldr	r3, [pc, #256]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	691b      	ldr	r3, [r3, #16]
 8005290:	021b      	lsls	r3, r3, #8
 8005292:	493d      	ldr	r1, [pc, #244]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 8005294:	4313      	orrs	r3, r2
 8005296:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005298:	e03a      	b.n	8005310 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	68db      	ldr	r3, [r3, #12]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d020      	beq.n	80052e4 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052a2:	4b3a      	ldr	r3, [pc, #232]	; (800538c <HAL_RCC_OscConfig+0x268>)
 80052a4:	2201      	movs	r2, #1
 80052a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052a8:	f7fd f966 	bl	8002578 <HAL_GetTick>
 80052ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80052ae:	e008      	b.n	80052c2 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052b0:	f7fd f962 	bl	8002578 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d901      	bls.n	80052c2 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e257      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80052c2:	4b31      	ldr	r3, [pc, #196]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0302 	and.w	r3, r3, #2
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d0f0      	beq.n	80052b0 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052ce:	4b2e      	ldr	r3, [pc, #184]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	021b      	lsls	r3, r3, #8
 80052dc:	492a      	ldr	r1, [pc, #168]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 80052de:	4313      	orrs	r3, r2
 80052e0:	604b      	str	r3, [r1, #4]
 80052e2:	e015      	b.n	8005310 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052e4:	4b29      	ldr	r3, [pc, #164]	; (800538c <HAL_RCC_OscConfig+0x268>)
 80052e6:	2200      	movs	r2, #0
 80052e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052ea:	f7fd f945 	bl	8002578 <HAL_GetTick>
 80052ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80052f0:	e008      	b.n	8005304 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052f2:	f7fd f941 	bl	8002578 <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d901      	bls.n	8005304 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	e236      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005304:	4b20      	ldr	r3, [pc, #128]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0302 	and.w	r3, r3, #2
 800530c:	2b00      	cmp	r3, #0
 800530e:	d1f0      	bne.n	80052f2 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0310 	and.w	r3, r3, #16
 8005318:	2b00      	cmp	r3, #0
 800531a:	f000 80b8 	beq.w	800548e <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d170      	bne.n	8005406 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005324:	4b18      	ldr	r3, [pc, #96]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800532c:	2b00      	cmp	r3, #0
 800532e:	d005      	beq.n	800533c <HAL_RCC_OscConfig+0x218>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	699b      	ldr	r3, [r3, #24]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d101      	bne.n	800533c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e21a      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a1a      	ldr	r2, [r3, #32]
 8005340:	4b11      	ldr	r3, [pc, #68]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005348:	429a      	cmp	r2, r3
 800534a:	d921      	bls.n	8005390 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6a1b      	ldr	r3, [r3, #32]
 8005350:	4618      	mov	r0, r3
 8005352:	f000 fc23 	bl	8005b9c <RCC_SetFlashLatencyFromMSIRange>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d001      	beq.n	8005360 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	e208      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005360:	4b09      	ldr	r3, [pc, #36]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a1b      	ldr	r3, [r3, #32]
 800536c:	4906      	ldr	r1, [pc, #24]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 800536e:	4313      	orrs	r3, r2
 8005370:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005372:	4b05      	ldr	r3, [pc, #20]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	061b      	lsls	r3, r3, #24
 8005380:	4901      	ldr	r1, [pc, #4]	; (8005388 <HAL_RCC_OscConfig+0x264>)
 8005382:	4313      	orrs	r3, r2
 8005384:	604b      	str	r3, [r1, #4]
 8005386:	e020      	b.n	80053ca <HAL_RCC_OscConfig+0x2a6>
 8005388:	40023800 	.word	0x40023800
 800538c:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005390:	4ba4      	ldr	r3, [pc, #656]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6a1b      	ldr	r3, [r3, #32]
 800539c:	49a1      	ldr	r1, [pc, #644]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80053a2:	4ba0      	ldr	r3, [pc, #640]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	69db      	ldr	r3, [r3, #28]
 80053ae:	061b      	lsls	r3, r3, #24
 80053b0:	499c      	ldr	r1, [pc, #624]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 80053b2:	4313      	orrs	r3, r2
 80053b4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a1b      	ldr	r3, [r3, #32]
 80053ba:	4618      	mov	r0, r3
 80053bc:	f000 fbee 	bl	8005b9c <RCC_SetFlashLatencyFromMSIRange>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d001      	beq.n	80053ca <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e1d3      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a1b      	ldr	r3, [r3, #32]
 80053ce:	0b5b      	lsrs	r3, r3, #13
 80053d0:	3301      	adds	r3, #1
 80053d2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80053d6:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80053da:	4a92      	ldr	r2, [pc, #584]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 80053dc:	6892      	ldr	r2, [r2, #8]
 80053de:	0912      	lsrs	r2, r2, #4
 80053e0:	f002 020f 	and.w	r2, r2, #15
 80053e4:	4990      	ldr	r1, [pc, #576]	; (8005628 <HAL_RCC_OscConfig+0x504>)
 80053e6:	5c8a      	ldrb	r2, [r1, r2]
 80053e8:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80053ea:	4a90      	ldr	r2, [pc, #576]	; (800562c <HAL_RCC_OscConfig+0x508>)
 80053ec:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80053ee:	4b90      	ldr	r3, [pc, #576]	; (8005630 <HAL_RCC_OscConfig+0x50c>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4618      	mov	r0, r3
 80053f4:	f7fd f874 	bl	80024e0 <HAL_InitTick>
 80053f8:	4603      	mov	r3, r0
 80053fa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80053fc:	7bfb      	ldrb	r3, [r7, #15]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d045      	beq.n	800548e <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8005402:	7bfb      	ldrb	r3, [r7, #15]
 8005404:	e1b5      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	699b      	ldr	r3, [r3, #24]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d029      	beq.n	8005462 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800540e:	4b89      	ldr	r3, [pc, #548]	; (8005634 <HAL_RCC_OscConfig+0x510>)
 8005410:	2201      	movs	r2, #1
 8005412:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005414:	f7fd f8b0 	bl	8002578 <HAL_GetTick>
 8005418:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800541a:	e008      	b.n	800542e <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800541c:	f7fd f8ac 	bl	8002578 <HAL_GetTick>
 8005420:	4602      	mov	r2, r0
 8005422:	693b      	ldr	r3, [r7, #16]
 8005424:	1ad3      	subs	r3, r2, r3
 8005426:	2b02      	cmp	r3, #2
 8005428:	d901      	bls.n	800542e <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e1a1      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800542e:	4b7d      	ldr	r3, [pc, #500]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005436:	2b00      	cmp	r3, #0
 8005438:	d0f0      	beq.n	800541c <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800543a:	4b7a      	ldr	r3, [pc, #488]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a1b      	ldr	r3, [r3, #32]
 8005446:	4977      	ldr	r1, [pc, #476]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 8005448:	4313      	orrs	r3, r2
 800544a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800544c:	4b75      	ldr	r3, [pc, #468]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	69db      	ldr	r3, [r3, #28]
 8005458:	061b      	lsls	r3, r3, #24
 800545a:	4972      	ldr	r1, [pc, #456]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 800545c:	4313      	orrs	r3, r2
 800545e:	604b      	str	r3, [r1, #4]
 8005460:	e015      	b.n	800548e <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005462:	4b74      	ldr	r3, [pc, #464]	; (8005634 <HAL_RCC_OscConfig+0x510>)
 8005464:	2200      	movs	r2, #0
 8005466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005468:	f7fd f886 	bl	8002578 <HAL_GetTick>
 800546c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800546e:	e008      	b.n	8005482 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005470:	f7fd f882 	bl	8002578 <HAL_GetTick>
 8005474:	4602      	mov	r2, r0
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	2b02      	cmp	r3, #2
 800547c:	d901      	bls.n	8005482 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e177      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005482:	4b68      	ldr	r3, [pc, #416]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1f0      	bne.n	8005470 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 0308 	and.w	r3, r3, #8
 8005496:	2b00      	cmp	r3, #0
 8005498:	d030      	beq.n	80054fc <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d016      	beq.n	80054d0 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054a2:	4b65      	ldr	r3, [pc, #404]	; (8005638 <HAL_RCC_OscConfig+0x514>)
 80054a4:	2201      	movs	r2, #1
 80054a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054a8:	f7fd f866 	bl	8002578 <HAL_GetTick>
 80054ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80054ae:	e008      	b.n	80054c2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054b0:	f7fd f862 	bl	8002578 <HAL_GetTick>
 80054b4:	4602      	mov	r2, r0
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d901      	bls.n	80054c2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80054be:	2303      	movs	r3, #3
 80054c0:	e157      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80054c2:	4b58      	ldr	r3, [pc, #352]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 80054c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054c6:	f003 0302 	and.w	r3, r3, #2
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d0f0      	beq.n	80054b0 <HAL_RCC_OscConfig+0x38c>
 80054ce:	e015      	b.n	80054fc <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054d0:	4b59      	ldr	r3, [pc, #356]	; (8005638 <HAL_RCC_OscConfig+0x514>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054d6:	f7fd f84f 	bl	8002578 <HAL_GetTick>
 80054da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80054dc:	e008      	b.n	80054f0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054de:	f7fd f84b 	bl	8002578 <HAL_GetTick>
 80054e2:	4602      	mov	r2, r0
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	1ad3      	subs	r3, r2, r3
 80054e8:	2b02      	cmp	r3, #2
 80054ea:	d901      	bls.n	80054f0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80054ec:	2303      	movs	r3, #3
 80054ee:	e140      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80054f0:	4b4c      	ldr	r3, [pc, #304]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 80054f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054f4:	f003 0302 	and.w	r3, r3, #2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d1f0      	bne.n	80054de <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 0304 	and.w	r3, r3, #4
 8005504:	2b00      	cmp	r3, #0
 8005506:	f000 80b5 	beq.w	8005674 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 800550a:	2300      	movs	r3, #0
 800550c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800550e:	4b45      	ldr	r3, [pc, #276]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 8005510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005516:	2b00      	cmp	r3, #0
 8005518:	d10d      	bne.n	8005536 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800551a:	4b42      	ldr	r3, [pc, #264]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 800551c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551e:	4a41      	ldr	r2, [pc, #260]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 8005520:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005524:	6253      	str	r3, [r2, #36]	; 0x24
 8005526:	4b3f      	ldr	r3, [pc, #252]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 8005528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800552a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800552e:	60bb      	str	r3, [r7, #8]
 8005530:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005532:	2301      	movs	r3, #1
 8005534:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005536:	4b41      	ldr	r3, [pc, #260]	; (800563c <HAL_RCC_OscConfig+0x518>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800553e:	2b00      	cmp	r3, #0
 8005540:	d118      	bne.n	8005574 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005542:	4b3e      	ldr	r3, [pc, #248]	; (800563c <HAL_RCC_OscConfig+0x518>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a3d      	ldr	r2, [pc, #244]	; (800563c <HAL_RCC_OscConfig+0x518>)
 8005548:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800554c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800554e:	f7fd f813 	bl	8002578 <HAL_GetTick>
 8005552:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005554:	e008      	b.n	8005568 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005556:	f7fd f80f 	bl	8002578 <HAL_GetTick>
 800555a:	4602      	mov	r2, r0
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	1ad3      	subs	r3, r2, r3
 8005560:	2b64      	cmp	r3, #100	; 0x64
 8005562:	d901      	bls.n	8005568 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8005564:	2303      	movs	r3, #3
 8005566:	e104      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005568:	4b34      	ldr	r3, [pc, #208]	; (800563c <HAL_RCC_OscConfig+0x518>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005570:	2b00      	cmp	r3, #0
 8005572:	d0f0      	beq.n	8005556 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	2b01      	cmp	r3, #1
 800557a:	d106      	bne.n	800558a <HAL_RCC_OscConfig+0x466>
 800557c:	4b29      	ldr	r3, [pc, #164]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 800557e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005580:	4a28      	ldr	r2, [pc, #160]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 8005582:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005586:	6353      	str	r3, [r2, #52]	; 0x34
 8005588:	e02d      	b.n	80055e6 <HAL_RCC_OscConfig+0x4c2>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d10c      	bne.n	80055ac <HAL_RCC_OscConfig+0x488>
 8005592:	4b24      	ldr	r3, [pc, #144]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 8005594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005596:	4a23      	ldr	r2, [pc, #140]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 8005598:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800559c:	6353      	str	r3, [r2, #52]	; 0x34
 800559e:	4b21      	ldr	r3, [pc, #132]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 80055a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055a2:	4a20      	ldr	r2, [pc, #128]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 80055a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80055a8:	6353      	str	r3, [r2, #52]	; 0x34
 80055aa:	e01c      	b.n	80055e6 <HAL_RCC_OscConfig+0x4c2>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	2b05      	cmp	r3, #5
 80055b2:	d10c      	bne.n	80055ce <HAL_RCC_OscConfig+0x4aa>
 80055b4:	4b1b      	ldr	r3, [pc, #108]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 80055b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055b8:	4a1a      	ldr	r2, [pc, #104]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 80055ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80055be:	6353      	str	r3, [r2, #52]	; 0x34
 80055c0:	4b18      	ldr	r3, [pc, #96]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 80055c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055c4:	4a17      	ldr	r2, [pc, #92]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 80055c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055ca:	6353      	str	r3, [r2, #52]	; 0x34
 80055cc:	e00b      	b.n	80055e6 <HAL_RCC_OscConfig+0x4c2>
 80055ce:	4b15      	ldr	r3, [pc, #84]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 80055d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055d2:	4a14      	ldr	r2, [pc, #80]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 80055d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055d8:	6353      	str	r3, [r2, #52]	; 0x34
 80055da:	4b12      	ldr	r3, [pc, #72]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 80055dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055de:	4a11      	ldr	r2, [pc, #68]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 80055e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80055e4:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d015      	beq.n	800561a <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055ee:	f7fc ffc3 	bl	8002578 <HAL_GetTick>
 80055f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80055f4:	e00a      	b.n	800560c <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055f6:	f7fc ffbf 	bl	8002578 <HAL_GetTick>
 80055fa:	4602      	mov	r2, r0
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	1ad3      	subs	r3, r2, r3
 8005600:	f241 3288 	movw	r2, #5000	; 0x1388
 8005604:	4293      	cmp	r3, r2
 8005606:	d901      	bls.n	800560c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	e0b2      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800560c:	4b05      	ldr	r3, [pc, #20]	; (8005624 <HAL_RCC_OscConfig+0x500>)
 800560e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005610:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005614:	2b00      	cmp	r3, #0
 8005616:	d0ee      	beq.n	80055f6 <HAL_RCC_OscConfig+0x4d2>
 8005618:	e023      	b.n	8005662 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800561a:	f7fc ffad 	bl	8002578 <HAL_GetTick>
 800561e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005620:	e019      	b.n	8005656 <HAL_RCC_OscConfig+0x532>
 8005622:	bf00      	nop
 8005624:	40023800 	.word	0x40023800
 8005628:	0800bc44 	.word	0x0800bc44
 800562c:	2000006c 	.word	0x2000006c
 8005630:	20000070 	.word	0x20000070
 8005634:	42470020 	.word	0x42470020
 8005638:	42470680 	.word	0x42470680
 800563c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005640:	f7fc ff9a 	bl	8002578 <HAL_GetTick>
 8005644:	4602      	mov	r2, r0
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	f241 3288 	movw	r2, #5000	; 0x1388
 800564e:	4293      	cmp	r3, r2
 8005650:	d901      	bls.n	8005656 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e08d      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005656:	4b49      	ldr	r3, [pc, #292]	; (800577c <HAL_RCC_OscConfig+0x658>)
 8005658:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800565a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800565e:	2b00      	cmp	r3, #0
 8005660:	d1ee      	bne.n	8005640 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005662:	7ffb      	ldrb	r3, [r7, #31]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d105      	bne.n	8005674 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005668:	4b44      	ldr	r3, [pc, #272]	; (800577c <HAL_RCC_OscConfig+0x658>)
 800566a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566c:	4a43      	ldr	r2, [pc, #268]	; (800577c <HAL_RCC_OscConfig+0x658>)
 800566e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005672:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005678:	2b00      	cmp	r3, #0
 800567a:	d079      	beq.n	8005770 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800567c:	69bb      	ldr	r3, [r7, #24]
 800567e:	2b0c      	cmp	r3, #12
 8005680:	d056      	beq.n	8005730 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005686:	2b02      	cmp	r3, #2
 8005688:	d13b      	bne.n	8005702 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800568a:	4b3d      	ldr	r3, [pc, #244]	; (8005780 <HAL_RCC_OscConfig+0x65c>)
 800568c:	2200      	movs	r2, #0
 800568e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005690:	f7fc ff72 	bl	8002578 <HAL_GetTick>
 8005694:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005696:	e008      	b.n	80056aa <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005698:	f7fc ff6e 	bl	8002578 <HAL_GetTick>
 800569c:	4602      	mov	r2, r0
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	1ad3      	subs	r3, r2, r3
 80056a2:	2b02      	cmp	r3, #2
 80056a4:	d901      	bls.n	80056aa <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80056a6:	2303      	movs	r3, #3
 80056a8:	e063      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80056aa:	4b34      	ldr	r3, [pc, #208]	; (800577c <HAL_RCC_OscConfig+0x658>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d1f0      	bne.n	8005698 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056b6:	4b31      	ldr	r3, [pc, #196]	; (800577c <HAL_RCC_OscConfig+0x658>)
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056c6:	4319      	orrs	r1, r3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056cc:	430b      	orrs	r3, r1
 80056ce:	492b      	ldr	r1, [pc, #172]	; (800577c <HAL_RCC_OscConfig+0x658>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056d4:	4b2a      	ldr	r3, [pc, #168]	; (8005780 <HAL_RCC_OscConfig+0x65c>)
 80056d6:	2201      	movs	r2, #1
 80056d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056da:	f7fc ff4d 	bl	8002578 <HAL_GetTick>
 80056de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80056e0:	e008      	b.n	80056f4 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056e2:	f7fc ff49 	bl	8002578 <HAL_GetTick>
 80056e6:	4602      	mov	r2, r0
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	1ad3      	subs	r3, r2, r3
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	d901      	bls.n	80056f4 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80056f0:	2303      	movs	r3, #3
 80056f2:	e03e      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80056f4:	4b21      	ldr	r3, [pc, #132]	; (800577c <HAL_RCC_OscConfig+0x658>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d0f0      	beq.n	80056e2 <HAL_RCC_OscConfig+0x5be>
 8005700:	e036      	b.n	8005770 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005702:	4b1f      	ldr	r3, [pc, #124]	; (8005780 <HAL_RCC_OscConfig+0x65c>)
 8005704:	2200      	movs	r2, #0
 8005706:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005708:	f7fc ff36 	bl	8002578 <HAL_GetTick>
 800570c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800570e:	e008      	b.n	8005722 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005710:	f7fc ff32 	bl	8002578 <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	2b02      	cmp	r3, #2
 800571c:	d901      	bls.n	8005722 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e027      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005722:	4b16      	ldr	r3, [pc, #88]	; (800577c <HAL_RCC_OscConfig+0x658>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1f0      	bne.n	8005710 <HAL_RCC_OscConfig+0x5ec>
 800572e:	e01f      	b.n	8005770 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005734:	2b01      	cmp	r3, #1
 8005736:	d101      	bne.n	800573c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e01a      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800573c:	4b0f      	ldr	r3, [pc, #60]	; (800577c <HAL_RCC_OscConfig+0x658>)
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800574c:	429a      	cmp	r2, r3
 800574e:	d10d      	bne.n	800576c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800575a:	429a      	cmp	r2, r3
 800575c:	d106      	bne.n	800576c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005768:	429a      	cmp	r2, r3
 800576a:	d001      	beq.n	8005770 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	e000      	b.n	8005772 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3720      	adds	r7, #32
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	40023800 	.word	0x40023800
 8005780:	42470060 	.word	0x42470060

08005784 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d101      	bne.n	8005798 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005794:	2301      	movs	r3, #1
 8005796:	e11a      	b.n	80059ce <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005798:	4b8f      	ldr	r3, [pc, #572]	; (80059d8 <HAL_RCC_ClockConfig+0x254>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f003 0301 	and.w	r3, r3, #1
 80057a0:	683a      	ldr	r2, [r7, #0]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d919      	bls.n	80057da <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d105      	bne.n	80057b8 <HAL_RCC_ClockConfig+0x34>
 80057ac:	4b8a      	ldr	r3, [pc, #552]	; (80059d8 <HAL_RCC_ClockConfig+0x254>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a89      	ldr	r2, [pc, #548]	; (80059d8 <HAL_RCC_ClockConfig+0x254>)
 80057b2:	f043 0304 	orr.w	r3, r3, #4
 80057b6:	6013      	str	r3, [r2, #0]
 80057b8:	4b87      	ldr	r3, [pc, #540]	; (80059d8 <HAL_RCC_ClockConfig+0x254>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f023 0201 	bic.w	r2, r3, #1
 80057c0:	4985      	ldr	r1, [pc, #532]	; (80059d8 <HAL_RCC_ClockConfig+0x254>)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	4313      	orrs	r3, r2
 80057c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057c8:	4b83      	ldr	r3, [pc, #524]	; (80059d8 <HAL_RCC_ClockConfig+0x254>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0301 	and.w	r3, r3, #1
 80057d0:	683a      	ldr	r2, [r7, #0]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d001      	beq.n	80057da <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e0f9      	b.n	80059ce <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0302 	and.w	r3, r3, #2
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d008      	beq.n	80057f8 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057e6:	4b7d      	ldr	r3, [pc, #500]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	497a      	ldr	r1, [pc, #488]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 80057f4:	4313      	orrs	r3, r2
 80057f6:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0301 	and.w	r3, r3, #1
 8005800:	2b00      	cmp	r3, #0
 8005802:	f000 808e 	beq.w	8005922 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	2b02      	cmp	r3, #2
 800580c:	d107      	bne.n	800581e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800580e:	4b73      	ldr	r3, [pc, #460]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d121      	bne.n	800585e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e0d7      	b.n	80059ce <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	2b03      	cmp	r3, #3
 8005824:	d107      	bne.n	8005836 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005826:	4b6d      	ldr	r3, [pc, #436]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800582e:	2b00      	cmp	r3, #0
 8005830:	d115      	bne.n	800585e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e0cb      	b.n	80059ce <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	2b01      	cmp	r3, #1
 800583c:	d107      	bne.n	800584e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800583e:	4b67      	ldr	r3, [pc, #412]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 0302 	and.w	r3, r3, #2
 8005846:	2b00      	cmp	r3, #0
 8005848:	d109      	bne.n	800585e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e0bf      	b.n	80059ce <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800584e:	4b63      	ldr	r3, [pc, #396]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005856:	2b00      	cmp	r3, #0
 8005858:	d101      	bne.n	800585e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e0b7      	b.n	80059ce <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800585e:	4b5f      	ldr	r3, [pc, #380]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f023 0203 	bic.w	r2, r3, #3
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	495c      	ldr	r1, [pc, #368]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 800586c:	4313      	orrs	r3, r2
 800586e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005870:	f7fc fe82 	bl	8002578 <HAL_GetTick>
 8005874:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	2b02      	cmp	r3, #2
 800587c:	d112      	bne.n	80058a4 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800587e:	e00a      	b.n	8005896 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005880:	f7fc fe7a 	bl	8002578 <HAL_GetTick>
 8005884:	4602      	mov	r2, r0
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	1ad3      	subs	r3, r2, r3
 800588a:	f241 3288 	movw	r2, #5000	; 0x1388
 800588e:	4293      	cmp	r3, r2
 8005890:	d901      	bls.n	8005896 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8005892:	2303      	movs	r3, #3
 8005894:	e09b      	b.n	80059ce <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005896:	4b51      	ldr	r3, [pc, #324]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	f003 030c 	and.w	r3, r3, #12
 800589e:	2b08      	cmp	r3, #8
 80058a0:	d1ee      	bne.n	8005880 <HAL_RCC_ClockConfig+0xfc>
 80058a2:	e03e      	b.n	8005922 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	2b03      	cmp	r3, #3
 80058aa:	d112      	bne.n	80058d2 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058ac:	e00a      	b.n	80058c4 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058ae:	f7fc fe63 	bl	8002578 <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80058bc:	4293      	cmp	r3, r2
 80058be:	d901      	bls.n	80058c4 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 80058c0:	2303      	movs	r3, #3
 80058c2:	e084      	b.n	80059ce <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058c4:	4b45      	ldr	r3, [pc, #276]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	f003 030c 	and.w	r3, r3, #12
 80058cc:	2b0c      	cmp	r3, #12
 80058ce:	d1ee      	bne.n	80058ae <HAL_RCC_ClockConfig+0x12a>
 80058d0:	e027      	b.n	8005922 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d11d      	bne.n	8005916 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80058da:	e00a      	b.n	80058f2 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058dc:	f7fc fe4c 	bl	8002578 <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d901      	bls.n	80058f2 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e06d      	b.n	80059ce <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80058f2:	4b3a      	ldr	r3, [pc, #232]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 80058f4:	689b      	ldr	r3, [r3, #8]
 80058f6:	f003 030c 	and.w	r3, r3, #12
 80058fa:	2b04      	cmp	r3, #4
 80058fc:	d1ee      	bne.n	80058dc <HAL_RCC_ClockConfig+0x158>
 80058fe:	e010      	b.n	8005922 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005900:	f7fc fe3a 	bl	8002578 <HAL_GetTick>
 8005904:	4602      	mov	r2, r0
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	f241 3288 	movw	r2, #5000	; 0x1388
 800590e:	4293      	cmp	r3, r2
 8005910:	d901      	bls.n	8005916 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e05b      	b.n	80059ce <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005916:	4b31      	ldr	r3, [pc, #196]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f003 030c 	and.w	r3, r3, #12
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1ee      	bne.n	8005900 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005922:	4b2d      	ldr	r3, [pc, #180]	; (80059d8 <HAL_RCC_ClockConfig+0x254>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 0301 	and.w	r3, r3, #1
 800592a:	683a      	ldr	r2, [r7, #0]
 800592c:	429a      	cmp	r2, r3
 800592e:	d219      	bcs.n	8005964 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	2b01      	cmp	r3, #1
 8005934:	d105      	bne.n	8005942 <HAL_RCC_ClockConfig+0x1be>
 8005936:	4b28      	ldr	r3, [pc, #160]	; (80059d8 <HAL_RCC_ClockConfig+0x254>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a27      	ldr	r2, [pc, #156]	; (80059d8 <HAL_RCC_ClockConfig+0x254>)
 800593c:	f043 0304 	orr.w	r3, r3, #4
 8005940:	6013      	str	r3, [r2, #0]
 8005942:	4b25      	ldr	r3, [pc, #148]	; (80059d8 <HAL_RCC_ClockConfig+0x254>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f023 0201 	bic.w	r2, r3, #1
 800594a:	4923      	ldr	r1, [pc, #140]	; (80059d8 <HAL_RCC_ClockConfig+0x254>)
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	4313      	orrs	r3, r2
 8005950:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005952:	4b21      	ldr	r3, [pc, #132]	; (80059d8 <HAL_RCC_ClockConfig+0x254>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f003 0301 	and.w	r3, r3, #1
 800595a:	683a      	ldr	r2, [r7, #0]
 800595c:	429a      	cmp	r2, r3
 800595e:	d001      	beq.n	8005964 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	e034      	b.n	80059ce <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0304 	and.w	r3, r3, #4
 800596c:	2b00      	cmp	r3, #0
 800596e:	d008      	beq.n	8005982 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005970:	4b1a      	ldr	r3, [pc, #104]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	4917      	ldr	r1, [pc, #92]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 800597e:	4313      	orrs	r3, r2
 8005980:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 0308 	and.w	r3, r3, #8
 800598a:	2b00      	cmp	r3, #0
 800598c:	d009      	beq.n	80059a2 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800598e:	4b13      	ldr	r3, [pc, #76]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	00db      	lsls	r3, r3, #3
 800599c:	490f      	ldr	r1, [pc, #60]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80059a2:	f000 f823 	bl	80059ec <HAL_RCC_GetSysClockFreq>
 80059a6:	4602      	mov	r2, r0
 80059a8:	4b0c      	ldr	r3, [pc, #48]	; (80059dc <HAL_RCC_ClockConfig+0x258>)
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	091b      	lsrs	r3, r3, #4
 80059ae:	f003 030f 	and.w	r3, r3, #15
 80059b2:	490b      	ldr	r1, [pc, #44]	; (80059e0 <HAL_RCC_ClockConfig+0x25c>)
 80059b4:	5ccb      	ldrb	r3, [r1, r3]
 80059b6:	fa22 f303 	lsr.w	r3, r2, r3
 80059ba:	4a0a      	ldr	r2, [pc, #40]	; (80059e4 <HAL_RCC_ClockConfig+0x260>)
 80059bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80059be:	4b0a      	ldr	r3, [pc, #40]	; (80059e8 <HAL_RCC_ClockConfig+0x264>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7fc fd8c 	bl	80024e0 <HAL_InitTick>
 80059c8:	4603      	mov	r3, r0
 80059ca:	72fb      	strb	r3, [r7, #11]

  return status;
 80059cc:	7afb      	ldrb	r3, [r7, #11]
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3710      	adds	r7, #16
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
 80059d6:	bf00      	nop
 80059d8:	40023c00 	.word	0x40023c00
 80059dc:	40023800 	.word	0x40023800
 80059e0:	0800bc44 	.word	0x0800bc44
 80059e4:	2000006c 	.word	0x2000006c
 80059e8:	20000070 	.word	0x20000070

080059ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059ec:	b5b0      	push	{r4, r5, r7, lr}
 80059ee:	b086      	sub	sp, #24
 80059f0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 80059f2:	4b4d      	ldr	r3, [pc, #308]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x13c>)
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f003 030c 	and.w	r3, r3, #12
 80059fe:	2b0c      	cmp	r3, #12
 8005a00:	d00c      	beq.n	8005a1c <HAL_RCC_GetSysClockFreq+0x30>
 8005a02:	2b0c      	cmp	r3, #12
 8005a04:	d87c      	bhi.n	8005b00 <HAL_RCC_GetSysClockFreq+0x114>
 8005a06:	2b04      	cmp	r3, #4
 8005a08:	d002      	beq.n	8005a10 <HAL_RCC_GetSysClockFreq+0x24>
 8005a0a:	2b08      	cmp	r3, #8
 8005a0c:	d003      	beq.n	8005a16 <HAL_RCC_GetSysClockFreq+0x2a>
 8005a0e:	e077      	b.n	8005b00 <HAL_RCC_GetSysClockFreq+0x114>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a10:	4b46      	ldr	r3, [pc, #280]	; (8005b2c <HAL_RCC_GetSysClockFreq+0x140>)
 8005a12:	613b      	str	r3, [r7, #16]
      break;
 8005a14:	e082      	b.n	8005b1c <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005a16:	4b46      	ldr	r3, [pc, #280]	; (8005b30 <HAL_RCC_GetSysClockFreq+0x144>)
 8005a18:	613b      	str	r3, [r7, #16]
      break;
 8005a1a:	e07f      	b.n	8005b1c <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	0c9b      	lsrs	r3, r3, #18
 8005a20:	f003 030f 	and.w	r3, r3, #15
 8005a24:	4a43      	ldr	r2, [pc, #268]	; (8005b34 <HAL_RCC_GetSysClockFreq+0x148>)
 8005a26:	5cd3      	ldrb	r3, [r2, r3]
 8005a28:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	0d9b      	lsrs	r3, r3, #22
 8005a2e:	f003 0303 	and.w	r3, r3, #3
 8005a32:	3301      	adds	r3, #1
 8005a34:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a36:	4b3c      	ldr	r3, [pc, #240]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d01a      	beq.n	8005a78 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	461a      	mov	r2, r3
 8005a46:	f04f 0300 	mov.w	r3, #0
 8005a4a:	4939      	ldr	r1, [pc, #228]	; (8005b30 <HAL_RCC_GetSysClockFreq+0x144>)
 8005a4c:	fb01 f003 	mul.w	r0, r1, r3
 8005a50:	2100      	movs	r1, #0
 8005a52:	fb01 f102 	mul.w	r1, r1, r2
 8005a56:	1844      	adds	r4, r0, r1
 8005a58:	4935      	ldr	r1, [pc, #212]	; (8005b30 <HAL_RCC_GetSysClockFreq+0x144>)
 8005a5a:	fba2 0101 	umull	r0, r1, r2, r1
 8005a5e:	1863      	adds	r3, r4, r1
 8005a60:	4619      	mov	r1, r3
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	461a      	mov	r2, r3
 8005a66:	f04f 0300 	mov.w	r3, #0
 8005a6a:	f7fa fd6b 	bl	8000544 <__aeabi_uldivmod>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	460b      	mov	r3, r1
 8005a72:	4613      	mov	r3, r2
 8005a74:	617b      	str	r3, [r7, #20]
 8005a76:	e040      	b.n	8005afa <HAL_RCC_GetSysClockFreq+0x10e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	461c      	mov	r4, r3
 8005a7c:	f04f 0500 	mov.w	r5, #0
 8005a80:	4620      	mov	r0, r4
 8005a82:	4629      	mov	r1, r5
 8005a84:	f04f 0200 	mov.w	r2, #0
 8005a88:	f04f 0300 	mov.w	r3, #0
 8005a8c:	014b      	lsls	r3, r1, #5
 8005a8e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005a92:	0142      	lsls	r2, r0, #5
 8005a94:	4610      	mov	r0, r2
 8005a96:	4619      	mov	r1, r3
 8005a98:	1b00      	subs	r0, r0, r4
 8005a9a:	eb61 0105 	sbc.w	r1, r1, r5
 8005a9e:	f04f 0200 	mov.w	r2, #0
 8005aa2:	f04f 0300 	mov.w	r3, #0
 8005aa6:	018b      	lsls	r3, r1, #6
 8005aa8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005aac:	0182      	lsls	r2, r0, #6
 8005aae:	1a12      	subs	r2, r2, r0
 8005ab0:	eb63 0301 	sbc.w	r3, r3, r1
 8005ab4:	f04f 0000 	mov.w	r0, #0
 8005ab8:	f04f 0100 	mov.w	r1, #0
 8005abc:	00d9      	lsls	r1, r3, #3
 8005abe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005ac2:	00d0      	lsls	r0, r2, #3
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	460b      	mov	r3, r1
 8005ac8:	1912      	adds	r2, r2, r4
 8005aca:	eb45 0303 	adc.w	r3, r5, r3
 8005ace:	f04f 0000 	mov.w	r0, #0
 8005ad2:	f04f 0100 	mov.w	r1, #0
 8005ad6:	0299      	lsls	r1, r3, #10
 8005ad8:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005adc:	0290      	lsls	r0, r2, #10
 8005ade:	4602      	mov	r2, r0
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	4610      	mov	r0, r2
 8005ae4:	4619      	mov	r1, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	461a      	mov	r2, r3
 8005aea:	f04f 0300 	mov.w	r3, #0
 8005aee:	f7fa fd29 	bl	8000544 <__aeabi_uldivmod>
 8005af2:	4602      	mov	r2, r0
 8005af4:	460b      	mov	r3, r1
 8005af6:	4613      	mov	r3, r2
 8005af8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	613b      	str	r3, [r7, #16]
      break;
 8005afe:	e00d      	b.n	8005b1c <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005b00:	4b09      	ldr	r3, [pc, #36]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	0b5b      	lsrs	r3, r3, #13
 8005b06:	f003 0307 	and.w	r3, r3, #7
 8005b0a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	3301      	adds	r3, #1
 8005b10:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005b14:	fa02 f303 	lsl.w	r3, r2, r3
 8005b18:	613b      	str	r3, [r7, #16]
      break;
 8005b1a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b1c:	693b      	ldr	r3, [r7, #16]
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3718      	adds	r7, #24
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bdb0      	pop	{r4, r5, r7, pc}
 8005b26:	bf00      	nop
 8005b28:	40023800 	.word	0x40023800
 8005b2c:	00f42400 	.word	0x00f42400
 8005b30:	01312d00 	.word	0x01312d00
 8005b34:	0800bc38 	.word	0x0800bc38

08005b38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b3c:	4b02      	ldr	r3, [pc, #8]	; (8005b48 <HAL_RCC_GetHCLKFreq+0x10>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bc80      	pop	{r7}
 8005b46:	4770      	bx	lr
 8005b48:	2000006c 	.word	0x2000006c

08005b4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005b50:	f7ff fff2 	bl	8005b38 <HAL_RCC_GetHCLKFreq>
 8005b54:	4602      	mov	r2, r0
 8005b56:	4b05      	ldr	r3, [pc, #20]	; (8005b6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	0a1b      	lsrs	r3, r3, #8
 8005b5c:	f003 0307 	and.w	r3, r3, #7
 8005b60:	4903      	ldr	r1, [pc, #12]	; (8005b70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b62:	5ccb      	ldrb	r3, [r1, r3]
 8005b64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	bd80      	pop	{r7, pc}
 8005b6c:	40023800 	.word	0x40023800
 8005b70:	0800bc54 	.word	0x0800bc54

08005b74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005b78:	f7ff ffde 	bl	8005b38 <HAL_RCC_GetHCLKFreq>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	4b05      	ldr	r3, [pc, #20]	; (8005b94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	0adb      	lsrs	r3, r3, #11
 8005b84:	f003 0307 	and.w	r3, r3, #7
 8005b88:	4903      	ldr	r1, [pc, #12]	; (8005b98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b8a:	5ccb      	ldrb	r3, [r1, r3]
 8005b8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	40023800 	.word	0x40023800
 8005b98:	0800bc54 	.word	0x0800bc54

08005b9c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b087      	sub	sp, #28
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005ba8:	4b29      	ldr	r3, [pc, #164]	; (8005c50 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005baa:	689b      	ldr	r3, [r3, #8]
 8005bac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d12c      	bne.n	8005c0e <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005bb4:	4b26      	ldr	r3, [pc, #152]	; (8005c50 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d005      	beq.n	8005bcc <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005bc0:	4b24      	ldr	r3, [pc, #144]	; (8005c54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8005bc8:	617b      	str	r3, [r7, #20]
 8005bca:	e016      	b.n	8005bfa <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bcc:	4b20      	ldr	r3, [pc, #128]	; (8005c50 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd0:	4a1f      	ldr	r2, [pc, #124]	; (8005c50 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005bd2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bd6:	6253      	str	r3, [r2, #36]	; 0x24
 8005bd8:	4b1d      	ldr	r3, [pc, #116]	; (8005c50 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005be0:	60fb      	str	r3, [r7, #12]
 8005be2:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005be4:	4b1b      	ldr	r3, [pc, #108]	; (8005c54 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8005bec:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8005bee:	4b18      	ldr	r3, [pc, #96]	; (8005c50 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf2:	4a17      	ldr	r2, [pc, #92]	; (8005c50 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005bf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bf8:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8005c00:	d105      	bne.n	8005c0e <RCC_SetFlashLatencyFromMSIRange+0x72>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005c08:	d101      	bne.n	8005c0e <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d105      	bne.n	8005c20 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8005c14:	4b10      	ldr	r3, [pc, #64]	; (8005c58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a0f      	ldr	r2, [pc, #60]	; (8005c58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005c1a:	f043 0304 	orr.w	r3, r3, #4
 8005c1e:	6013      	str	r3, [r2, #0]
 8005c20:	4b0d      	ldr	r3, [pc, #52]	; (8005c58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f023 0201 	bic.w	r2, r3, #1
 8005c28:	490b      	ldr	r1, [pc, #44]	; (8005c58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005c30:	4b09      	ldr	r3, [pc, #36]	; (8005c58 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 0301 	and.w	r3, r3, #1
 8005c38:	693a      	ldr	r2, [r7, #16]
 8005c3a:	429a      	cmp	r2, r3
 8005c3c:	d001      	beq.n	8005c42 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e000      	b.n	8005c44 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8005c42:	2300      	movs	r3, #0
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	371c      	adds	r7, #28
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bc80      	pop	{r7}
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop
 8005c50:	40023800 	.word	0x40023800
 8005c54:	40007000 	.word	0x40007000
 8005c58:	40023c00 	.word	0x40023c00

08005c5c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b086      	sub	sp, #24
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 0301 	and.w	r3, r3, #1
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d106      	bne.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f003 0302 	and.w	r3, r3, #2
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	f000 80ed 	beq.w	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c82:	4b78      	ldr	r3, [pc, #480]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d10d      	bne.n	8005caa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c8e:	4b75      	ldr	r3, [pc, #468]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c92:	4a74      	ldr	r2, [pc, #464]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005c94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c98:	6253      	str	r3, [r2, #36]	; 0x24
 8005c9a:	4b72      	ldr	r3, [pc, #456]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ca2:	60bb      	str	r3, [r7, #8]
 8005ca4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005caa:	4b6f      	ldr	r3, [pc, #444]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d118      	bne.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cb6:	4b6c      	ldr	r3, [pc, #432]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a6b      	ldr	r2, [pc, #428]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005cbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cc2:	f7fc fc59 	bl	8002578 <HAL_GetTick>
 8005cc6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cc8:	e008      	b.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cca:	f7fc fc55 	bl	8002578 <HAL_GetTick>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	1ad3      	subs	r3, r2, r3
 8005cd4:	2b64      	cmp	r3, #100	; 0x64
 8005cd6:	d901      	bls.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e0be      	b.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cdc:	4b62      	ldr	r3, [pc, #392]	; (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d0f0      	beq.n	8005cca <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005ce8:	4b5e      	ldr	r3, [pc, #376]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8005cf0:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d106      	bne.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d00f      	beq.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005d16:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005d1a:	d108      	bne.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005d1c:	4b51      	ldr	r3, [pc, #324]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d24:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005d28:	d101      	bne.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e095      	b.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005d2e:	4b4d      	ldr	r3, [pc, #308]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d32:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005d36:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d041      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d005      	beq.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 0301 	and.w	r3, r3, #1
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d10c      	bne.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005d60:	68fa      	ldr	r2, [r7, #12]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d02d      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 0302 	and.w	r3, r3, #2
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d027      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8005d72:	4b3c      	ldr	r3, [pc, #240]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005d74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d76:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005d7a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005d7c:	4b3b      	ldr	r3, [pc, #236]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005d7e:	2201      	movs	r2, #1
 8005d80:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d82:	4b3a      	ldr	r3, [pc, #232]	; (8005e6c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005d84:	2200      	movs	r2, #0
 8005d86:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8005d88:	4a36      	ldr	r2, [pc, #216]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d014      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d98:	f7fc fbee 	bl	8002578 <HAL_GetTick>
 8005d9c:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d9e:	e00a      	b.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005da0:	f7fc fbea 	bl	8002578 <HAL_GetTick>
 8005da4:	4602      	mov	r2, r0
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d901      	bls.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e051      	b.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005db6:	4b2b      	ldr	r3, [pc, #172]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d0ee      	beq.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d01a      	beq.n	8005e04 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005dd6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005dda:	d10a      	bne.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005ddc:	4b21      	ldr	r3, [pc, #132]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8005dec:	491d      	ldr	r1, [pc, #116]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005dee:	4313      	orrs	r3, r2
 8005df0:	600b      	str	r3, [r1, #0]
 8005df2:	4b1c      	ldr	r3, [pc, #112]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005df4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005dfe:	4919      	ldr	r1, [pc, #100]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005e00:	4313      	orrs	r3, r2
 8005e02:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0301 	and.w	r3, r3, #1
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d01a      	beq.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005e18:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005e1c:	d10a      	bne.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8005e1e:	4b11      	ldr	r3, [pc, #68]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8005e2e:	490d      	ldr	r1, [pc, #52]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005e30:	4313      	orrs	r3, r2
 8005e32:	600b      	str	r3, [r1, #0]
 8005e34:	4b0b      	ldr	r3, [pc, #44]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005e36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005e40:	4908      	ldr	r1, [pc, #32]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005e42:	4313      	orrs	r3, r2
 8005e44:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005e46:	7dfb      	ldrb	r3, [r7, #23]
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d105      	bne.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e4c:	4b05      	ldr	r3, [pc, #20]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e50:	4a04      	ldr	r2, [pc, #16]	; (8005e64 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005e52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e56:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 8005e58:	2300      	movs	r3, #0
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3718      	adds	r7, #24
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	40023800 	.word	0x40023800
 8005e68:	40007000 	.word	0x40007000
 8005e6c:	424706dc 	.word	0x424706dc

08005e70 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e07c      	b.n	8005f7c <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	7f5b      	ldrb	r3, [r3, #29]
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d105      	bne.n	8005e98 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f7fc f964 	bl	8002160 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2202      	movs	r2, #2
 8005e9c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	22ca      	movs	r2, #202	; 0xca
 8005ea4:	625a      	str	r2, [r3, #36]	; 0x24
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2253      	movs	r2, #83	; 0x53
 8005eac:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f000 fba5 	bl	80065fe <RTC_EnterInitMode>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d008      	beq.n	8005ecc <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	22ff      	movs	r2, #255	; 0xff
 8005ec0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2204      	movs	r2, #4
 8005ec6:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e057      	b.n	8005f7c <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	6812      	ldr	r2, [r2, #0]
 8005ed6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005eda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ede:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	6899      	ldr	r1, [r3, #8]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685a      	ldr	r2, [r3, #4]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	691b      	ldr	r3, [r3, #16]
 8005eee:	431a      	orrs	r2, r3
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	695b      	ldr	r3, [r3, #20]
 8005ef4:	431a      	orrs	r2, r3
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	430a      	orrs	r2, r1
 8005efc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	68d2      	ldr	r2, [r2, #12]
 8005f06:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	6919      	ldr	r1, [r3, #16]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	041a      	lsls	r2, r3, #16
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	430a      	orrs	r2, r1
 8005f1a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68da      	ldr	r2, [r3, #12]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f2a:	60da      	str	r2, [r3, #12]
#if defined (RTC_CR_BYPSHAD)
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
#endif /* RTC_CR_BYPSHAD */
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f000 fb40 	bl	80065b2 <HAL_RTC_WaitForSynchro>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d008      	beq.n	8005f4a <HAL_RTC_Init+0xda>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	22ff      	movs	r2, #255	; 0xff
 8005f3e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2204      	movs	r2, #4
 8005f44:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e018      	b.n	8005f7c <HAL_RTC_Init+0x10c>
      }
    }
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005f58:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	699a      	ldr	r2, [r3, #24]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	430a      	orrs	r2, r1
 8005f6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	22ff      	movs	r2, #255	; 0xff
 8005f72:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
  }
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3708      	adds	r7, #8
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005f84:	b590      	push	{r4, r7, lr}
 8005f86:	b087      	sub	sp, #28
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	7f1b      	ldrb	r3, [r3, #28]
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d101      	bne.n	8005f9c <HAL_RTC_SetTime+0x18>
 8005f98:	2302      	movs	r3, #2
 8005f9a:	e0a3      	b.n	80060e4 <HAL_RTC_SetTime+0x160>
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2202      	movs	r2, #2
 8005fa6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d126      	bne.n	8005ffc <HAL_RTC_SetTime+0x78>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	689b      	ldr	r3, [r3, #8]
 8005fb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d102      	bne.n	8005fc2 <HAL_RTC_SetTime+0x3e>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	f000 fb43 	bl	8006652 <RTC_ByteToBcd2>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	785b      	ldrb	r3, [r3, #1]
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f000 fb3c 	bl	8006652 <RTC_ByteToBcd2>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005fde:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	789b      	ldrb	r3, [r3, #2]
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f000 fb34 	bl	8006652 <RTC_ByteToBcd2>
 8005fea:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005fec:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	78db      	ldrb	r3, [r3, #3]
 8005ff4:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	617b      	str	r3, [r7, #20]
 8005ffa:	e018      	b.n	800602e <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006006:	2b00      	cmp	r3, #0
 8006008:	d102      	bne.n	8006010 <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	2200      	movs	r2, #0
 800600e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	785b      	ldrb	r3, [r3, #1]
 800601a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800601c:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800601e:	68ba      	ldr	r2, [r7, #8]
 8006020:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006022:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	78db      	ldrb	r3, [r3, #3]
 8006028:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800602a:	4313      	orrs	r3, r2
 800602c:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	22ca      	movs	r2, #202	; 0xca
 8006034:	625a      	str	r2, [r3, #36]	; 0x24
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	2253      	movs	r2, #83	; 0x53
 800603c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800603e:	68f8      	ldr	r0, [r7, #12]
 8006040:	f000 fadd 	bl	80065fe <RTC_EnterInitMode>
 8006044:	4603      	mov	r3, r0
 8006046:	2b00      	cmp	r3, #0
 8006048:	d00b      	beq.n	8006062 <HAL_RTC_SetTime+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	22ff      	movs	r2, #255	; 0xff
 8006050:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2204      	movs	r2, #4
 8006056:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2200      	movs	r2, #0
 800605c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e040      	b.n	80060e4 <HAL_RTC_SetTime+0x160>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800606c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006070:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	689a      	ldr	r2, [r3, #8]
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006080:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	6899      	ldr	r1, [r3, #8]
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	685a      	ldr	r2, [r3, #4]
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	431a      	orrs	r2, r3
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	430a      	orrs	r2, r1
 8006098:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	68da      	ldr	r2, [r3, #12]
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80060a8:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f000 fa81 	bl	80065b2 <HAL_RTC_WaitForSynchro>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00b      	beq.n	80060ce <HAL_RTC_SetTime+0x14a>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	22ff      	movs	r2, #255	; 0xff
 80060bc:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2204      	movs	r2, #4
 80060c2:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	771a      	strb	r2, [r3, #28]

      return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e00a      	b.n	80060e4 <HAL_RTC_SetTime+0x160>
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	22ff      	movs	r2, #255	; 0xff
 80060d4:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2201      	movs	r2, #1
 80060da:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80060e2:	2300      	movs	r3, #0
  }
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	371c      	adds	r7, #28
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd90      	pop	{r4, r7, pc}

080060ec <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b086      	sub	sp, #24
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	60f8      	str	r0, [r7, #12]
 80060f4:	60b9      	str	r1, [r7, #8]
 80060f6:	607a      	str	r2, [r7, #4]
  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006102:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006106:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	0c1b      	lsrs	r3, r3, #16
 800610c:	b2db      	uxtb	r3, r3
 800610e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006112:	b2da      	uxtb	r2, r3
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	0a1b      	lsrs	r3, r3, #8
 800611c:	b2db      	uxtb	r3, r3
 800611e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006122:	b2da      	uxtb	r2, r3
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	b2db      	uxtb	r3, r3
 800612c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006130:	b2da      	uxtb	r2, r3
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	0c1b      	lsrs	r3, r3, #16
 800613a:	b2db      	uxtb	r3, r3
 800613c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006140:	b2da      	uxtb	r2, r3
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d11a      	bne.n	8006182 <HAL_RTC_GetTime+0x96>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	781b      	ldrb	r3, [r3, #0]
 8006150:	4618      	mov	r0, r3
 8006152:	f000 fa9d 	bl	8006690 <RTC_Bcd2ToByte>
 8006156:	4603      	mov	r3, r0
 8006158:	461a      	mov	r2, r3
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	785b      	ldrb	r3, [r3, #1]
 8006162:	4618      	mov	r0, r3
 8006164:	f000 fa94 	bl	8006690 <RTC_Bcd2ToByte>
 8006168:	4603      	mov	r3, r0
 800616a:	461a      	mov	r2, r3
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	789b      	ldrb	r3, [r3, #2]
 8006174:	4618      	mov	r0, r3
 8006176:	f000 fa8b 	bl	8006690 <RTC_Bcd2ToByte>
 800617a:	4603      	mov	r3, r0
 800617c:	461a      	mov	r2, r3
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006182:	2300      	movs	r3, #0
}
 8006184:	4618      	mov	r0, r3
 8006186:	3718      	adds	r7, #24
 8006188:	46bd      	mov	sp, r7
 800618a:	bd80      	pop	{r7, pc}

0800618c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800618c:	b590      	push	{r4, r7, lr}
 800618e:	b087      	sub	sp, #28
 8006190:	af00      	add	r7, sp, #0
 8006192:	60f8      	str	r0, [r7, #12]
 8006194:	60b9      	str	r1, [r7, #8]
 8006196:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	7f1b      	ldrb	r3, [r3, #28]
 800619c:	2b01      	cmp	r3, #1
 800619e:	d101      	bne.n	80061a4 <HAL_RTC_SetDate+0x18>
 80061a0:	2302      	movs	r3, #2
 80061a2:	e08d      	b.n	80062c0 <HAL_RTC_SetDate+0x134>
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2201      	movs	r2, #1
 80061a8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2202      	movs	r2, #2
 80061ae:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10e      	bne.n	80061d4 <HAL_RTC_SetDate+0x48>
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	785b      	ldrb	r3, [r3, #1]
 80061ba:	f003 0310 	and.w	r3, r3, #16
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d008      	beq.n	80061d4 <HAL_RTC_SetDate+0x48>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	785b      	ldrb	r3, [r3, #1]
 80061c6:	f023 0310 	bic.w	r3, r3, #16
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	330a      	adds	r3, #10
 80061ce:	b2da      	uxtb	r2, r3
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d11c      	bne.n	8006214 <HAL_RTC_SetDate+0x88>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	78db      	ldrb	r3, [r3, #3]
 80061de:	4618      	mov	r0, r3
 80061e0:	f000 fa37 	bl	8006652 <RTC_ByteToBcd2>
 80061e4:	4603      	mov	r3, r0
 80061e6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	785b      	ldrb	r3, [r3, #1]
 80061ec:	4618      	mov	r0, r3
 80061ee:	f000 fa30 	bl	8006652 <RTC_ByteToBcd2>
 80061f2:	4603      	mov	r3, r0
 80061f4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80061f6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	789b      	ldrb	r3, [r3, #2]
 80061fc:	4618      	mov	r0, r3
 80061fe:	f000 fa28 	bl	8006652 <RTC_ByteToBcd2>
 8006202:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8006204:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	781b      	ldrb	r3, [r3, #0]
 800620c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800620e:	4313      	orrs	r3, r2
 8006210:	617b      	str	r3, [r7, #20]
 8006212:	e00e      	b.n	8006232 <HAL_RTC_SetDate+0xa6>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	78db      	ldrb	r3, [r3, #3]
 8006218:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	785b      	ldrb	r3, [r3, #1]
 800621e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006220:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8006222:	68ba      	ldr	r2, [r7, #8]
 8006224:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8006226:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	781b      	ldrb	r3, [r3, #0]
 800622c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800622e:	4313      	orrs	r3, r2
 8006230:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	22ca      	movs	r2, #202	; 0xca
 8006238:	625a      	str	r2, [r3, #36]	; 0x24
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2253      	movs	r2, #83	; 0x53
 8006240:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006242:	68f8      	ldr	r0, [r7, #12]
 8006244:	f000 f9db 	bl	80065fe <RTC_EnterInitMode>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d00b      	beq.n	8006266 <HAL_RTC_SetDate+0xda>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	22ff      	movs	r2, #255	; 0xff
 8006254:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2204      	movs	r2, #4
 800625a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2200      	movs	r2, #0
 8006260:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e02c      	b.n	80062c0 <HAL_RTC_SetDate+0x134>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681a      	ldr	r2, [r3, #0]
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006270:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006274:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68da      	ldr	r2, [r3, #12]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006284:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	f000 f993 	bl	80065b2 <HAL_RTC_WaitForSynchro>
 800628c:	4603      	mov	r3, r0
 800628e:	2b00      	cmp	r3, #0
 8006290:	d00b      	beq.n	80062aa <HAL_RTC_SetDate+0x11e>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	22ff      	movs	r2, #255	; 0xff
 8006298:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2204      	movs	r2, #4
 800629e:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2200      	movs	r2, #0
 80062a4:	771a      	strb	r2, [r3, #28]

      return HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	e00a      	b.n	80062c0 <HAL_RTC_SetDate+0x134>
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	22ff      	movs	r2, #255	; 0xff
 80062b0:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2201      	movs	r2, #1
 80062b6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2200      	movs	r2, #0
 80062bc:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80062be:	2300      	movs	r3, #0
  }
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	371c      	adds	r7, #28
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd90      	pop	{r4, r7, pc}

080062c8 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80062c8:	b590      	push	{r4, r7, lr}
 80062ca:	b087      	sub	sp, #28
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 80062d4:	2300      	movs	r3, #0
 80062d6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg = 0;
 80062d8:	2300      	movs	r3, #0
 80062da:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	7f1b      	ldrb	r3, [r3, #28]
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d101      	bne.n	80062e8 <HAL_RTC_SetAlarm_IT+0x20>
 80062e4:	2302      	movs	r3, #2
 80062e6:	e10f      	b.n	8006508 <HAL_RTC_SetAlarm_IT+0x240>
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2201      	movs	r2, #1
 80062ec:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2202      	movs	r2, #2
 80062f2:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d136      	bne.n	8006368 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006304:	2b00      	cmp	r3, #0
 8006306:	d102      	bne.n	800630e <HAL_RTC_SetAlarm_IT+0x46>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	2200      	movs	r2, #0
 800630c:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	781b      	ldrb	r3, [r3, #0]
 8006312:	4618      	mov	r0, r3
 8006314:	f000 f99d 	bl	8006652 <RTC_ByteToBcd2>
 8006318:	4603      	mov	r3, r0
 800631a:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	785b      	ldrb	r3, [r3, #1]
 8006320:	4618      	mov	r0, r3
 8006322:	f000 f996 	bl	8006652 <RTC_ByteToBcd2>
 8006326:	4603      	mov	r3, r0
 8006328:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800632a:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	789b      	ldrb	r3, [r3, #2]
 8006330:	4618      	mov	r0, r3
 8006332:	f000 f98e 	bl	8006652 <RTC_ByteToBcd2>
 8006336:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8006338:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	78db      	ldrb	r3, [r3, #3]
 8006340:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8006342:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	7d1b      	ldrb	r3, [r3, #20]
 800634a:	4618      	mov	r0, r3
 800634c:	f000 f981 	bl	8006652 <RTC_ByteToBcd2>
 8006350:	4603      	mov	r3, r0
 8006352:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8006354:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	691b      	ldr	r3, [r3, #16]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800635c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	68db      	ldr	r3, [r3, #12]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8006362:	4313      	orrs	r3, r2
 8006364:	617b      	str	r3, [r7, #20]
 8006366:	e022      	b.n	80063ae <HAL_RTC_SetAlarm_IT+0xe6>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006372:	2b00      	cmp	r3, #0
 8006374:	d102      	bne.n	800637c <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	2200      	movs	r2, #0
 800637a:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	781b      	ldrb	r3, [r3, #0]
 8006380:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	785b      	ldrb	r3, [r3, #1]
 8006386:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8006388:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800638a:	68ba      	ldr	r2, [r7, #8]
 800638c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800638e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	78db      	ldrb	r3, [r3, #3]
 8006394:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8006396:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	7d1b      	ldrb	r3, [r3, #20]
 800639c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800639e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	691b      	ldr	r3, [r3, #16]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 80063a4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	68db      	ldr	r3, [r3, #12]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 80063aa:	4313      	orrs	r3, r2
 80063ac:	617b      	str	r3, [r7, #20]
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	22ca      	movs	r2, #202	; 0xca
 80063b4:	625a      	str	r2, [r3, #36]	; 0x24
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	2253      	movs	r2, #83	; 0x53
 80063bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	699b      	ldr	r3, [r3, #24]
 80063c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063c6:	d144      	bne.n	8006452 <HAL_RTC_SetAlarm_IT+0x18a>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	689a      	ldr	r2, [r3, #8]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80063d6:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	b2da      	uxtb	r2, r3
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80063e8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80063ea:	f7fc f8c5 	bl	8002578 <HAL_GetTick>
 80063ee:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80063f0:	e013      	b.n	800641a <HAL_RTC_SetAlarm_IT+0x152>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80063f2:	f7fc f8c1 	bl	8002578 <HAL_GetTick>
 80063f6:	4602      	mov	r2, r0
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	1ad3      	subs	r3, r2, r3
 80063fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006400:	d90b      	bls.n	800641a <HAL_RTC_SetAlarm_IT+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	22ff      	movs	r2, #255	; 0xff
 8006408:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2203      	movs	r2, #3
 800640e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	2200      	movs	r2, #0
 8006414:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8006416:	2303      	movs	r3, #3
 8006418:	e076      	b.n	8006508 <HAL_RTC_SetAlarm_IT+0x240>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	f003 0301 	and.w	r3, r3, #1
 8006424:	2b00      	cmp	r3, #0
 8006426:	d0e4      	beq.n	80063f2 <HAL_RTC_SetAlarm_IT+0x12a>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	697a      	ldr	r2, [r7, #20]
 800642e:	61da      	str	r2, [r3, #28]
#if defined(STM32L100xBA) || defined (STM32L151xBA) || defined (STM32L152xBA) || defined(STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined(STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined(STM32L151xE) || defined(STM32L151xDX) || defined (STM32L152xE) || defined (STM32L152xDX) || defined (STM32L162xE) || defined (STM32L162xDX)
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	689a      	ldr	r2, [r3, #8]
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800643e:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	689a      	ldr	r2, [r3, #8]
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800644e:	609a      	str	r2, [r3, #8]
 8006450:	e043      	b.n	80064da <HAL_RTC_SetAlarm_IT+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	689a      	ldr	r2, [r3, #8]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006460:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	b2da      	uxtb	r2, r3
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8006472:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006474:	f7fc f880 	bl	8002578 <HAL_GetTick>
 8006478:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800647a:	e013      	b.n	80064a4 <HAL_RTC_SetAlarm_IT+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800647c:	f7fc f87c 	bl	8002578 <HAL_GetTick>
 8006480:	4602      	mov	r2, r0
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800648a:	d90b      	bls.n	80064a4 <HAL_RTC_SetAlarm_IT+0x1dc>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	22ff      	movs	r2, #255	; 0xff
 8006492:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	2203      	movs	r2, #3
 8006498:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2200      	movs	r2, #0
 800649e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80064a0:	2303      	movs	r3, #3
 80064a2:	e031      	b.n	8006508 <HAL_RTC_SetAlarm_IT+0x240>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	68db      	ldr	r3, [r3, #12]
 80064aa:	f003 0302 	and.w	r3, r3, #2
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d0e4      	beq.n	800647c <HAL_RTC_SetAlarm_IT+0x1b4>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	621a      	str	r2, [r3, #32]
#if defined(STM32L100xBA) || defined (STM32L151xBA) || defined (STM32L152xBA) || defined(STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined(STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined(STM32L151xE) || defined(STM32L151xDX) || defined (STM32L152xE) || defined (STM32L152xDX) || defined (STM32L162xE) || defined (STM32L162xDX)
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	689a      	ldr	r2, [r3, #8]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064c8:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	689a      	ldr	r2, [r3, #8]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064d8:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80064da:	4b0d      	ldr	r3, [pc, #52]	; (8006510 <HAL_RTC_SetAlarm_IT+0x248>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a0c      	ldr	r2, [pc, #48]	; (8006510 <HAL_RTC_SetAlarm_IT+0x248>)
 80064e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80064e4:	6013      	str	r3, [r2, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80064e6:	4b0a      	ldr	r3, [pc, #40]	; (8006510 <HAL_RTC_SetAlarm_IT+0x248>)
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	4a09      	ldr	r2, [pc, #36]	; (8006510 <HAL_RTC_SetAlarm_IT+0x248>)
 80064ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80064f0:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	22ff      	movs	r2, #255	; 0xff
 80064f8:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2201      	movs	r2, #1
 80064fe:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8006506:	2300      	movs	r3, #0
}
 8006508:	4618      	mov	r0, r3
 800650a:	371c      	adds	r7, #28
 800650c:	46bd      	mov	sp, r7
 800650e:	bd90      	pop	{r4, r7, pc}
 8006510:	40010400 	.word	0x40010400

08006514 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b082      	sub	sp, #8
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	689b      	ldr	r3, [r3, #8]
 8006522:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006526:	2b00      	cmp	r3, #0
 8006528:	d012      	beq.n	8006550 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68db      	ldr	r3, [r3, #12]
 8006530:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006534:	2b00      	cmp	r3, #0
 8006536:	d00b      	beq.n	8006550 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 f831 	bl	80065a0 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	b2da      	uxtb	r2, r3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800654e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800655a:	2b00      	cmp	r3, #0
 800655c:	d012      	beq.n	8006584 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006568:	2b00      	cmp	r3, #0
 800656a:	d00b      	beq.n	8006584 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f000 f8aa 	bl	80066c6 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	68db      	ldr	r3, [r3, #12]
 8006578:	b2da      	uxtb	r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8006582:	60da      	str	r2, [r3, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8006584:	4b05      	ldr	r3, [pc, #20]	; (800659c <HAL_RTC_AlarmIRQHandler+0x88>)
 8006586:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800658a:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	775a      	strb	r2, [r3, #29]
}
 8006592:	bf00      	nop
 8006594:	3708      	adds	r7, #8
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	40010400 	.word	0x40010400

080065a0 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 80065a8:	bf00      	nop
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bc80      	pop	{r7}
 80065b0:	4770      	bx	lr

080065b2 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80065b2:	b580      	push	{r7, lr}
 80065b4:	b084      	sub	sp, #16
 80065b6:	af00      	add	r7, sp, #0
 80065b8:	6078      	str	r0, [r7, #4]
  /* If RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
  if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
#endif /* RTC_CR_BYPSHAD */
  {
    /* Clear RSF flag */
    hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	68da      	ldr	r2, [r3, #12]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80065c8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80065ca:	f7fb ffd5 	bl	8002578 <HAL_GetTick>
 80065ce:	60f8      	str	r0, [r7, #12]

    /* Wait the registers to be synchronised */
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80065d0:	e009      	b.n	80065e6 <HAL_RTC_WaitForSynchro+0x34>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80065d2:	f7fb ffd1 	bl	8002578 <HAL_GetTick>
 80065d6:	4602      	mov	r2, r0
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	1ad3      	subs	r3, r2, r3
 80065dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80065e0:	d901      	bls.n	80065e6 <HAL_RTC_WaitForSynchro+0x34>
      {
        return HAL_TIMEOUT;
 80065e2:	2303      	movs	r3, #3
 80065e4:	e007      	b.n	80065f6 <HAL_RTC_WaitForSynchro+0x44>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	68db      	ldr	r3, [r3, #12]
 80065ec:	f003 0320 	and.w	r3, r3, #32
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d0ee      	beq.n	80065d2 <HAL_RTC_WaitForSynchro+0x20>
      }
    }
  }

  return HAL_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3710      	adds	r7, #16
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}

080065fe <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80065fe:	b580      	push	{r7, lr}
 8006600:	b084      	sub	sp, #16
 8006602:	af00      	add	r7, sp, #0
 8006604:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006610:	2b00      	cmp	r3, #0
 8006612:	d119      	bne.n	8006648 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f04f 32ff 	mov.w	r2, #4294967295
 800661c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800661e:	f7fb ffab 	bl	8002578 <HAL_GetTick>
 8006622:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006624:	e009      	b.n	800663a <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006626:	f7fb ffa7 	bl	8002578 <HAL_GetTick>
 800662a:	4602      	mov	r2, r0
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	1ad3      	subs	r3, r2, r3
 8006630:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006634:	d901      	bls.n	800663a <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 8006636:	2303      	movs	r3, #3
 8006638:	e007      	b.n	800664a <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006644:	2b00      	cmp	r3, #0
 8006646:	d0ee      	beq.n	8006626 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8006648:	2300      	movs	r3, #0
}
 800664a:	4618      	mov	r0, r3
 800664c:	3710      	adds	r7, #16
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}

08006652 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006652:	b480      	push	{r7}
 8006654:	b085      	sub	sp, #20
 8006656:	af00      	add	r7, sp, #0
 8006658:	4603      	mov	r3, r0
 800665a:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800665c:	2300      	movs	r3, #0
 800665e:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8006660:	79fb      	ldrb	r3, [r7, #7]
 8006662:	72fb      	strb	r3, [r7, #11]

  while (Param >= 10U)
 8006664:	e005      	b.n	8006672 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	3301      	adds	r3, #1
 800666a:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800666c:	7afb      	ldrb	r3, [r7, #11]
 800666e:	3b0a      	subs	r3, #10
 8006670:	72fb      	strb	r3, [r7, #11]
  while (Param >= 10U)
 8006672:	7afb      	ldrb	r3, [r7, #11]
 8006674:	2b09      	cmp	r3, #9
 8006676:	d8f6      	bhi.n	8006666 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	b2db      	uxtb	r3, r3
 800667c:	011b      	lsls	r3, r3, #4
 800667e:	b2da      	uxtb	r2, r3
 8006680:	7afb      	ldrb	r3, [r7, #11]
 8006682:	4313      	orrs	r3, r2
 8006684:	b2db      	uxtb	r3, r3
}
 8006686:	4618      	mov	r0, r3
 8006688:	3714      	adds	r7, #20
 800668a:	46bd      	mov	sp, r7
 800668c:	bc80      	pop	{r7}
 800668e:	4770      	bx	lr

08006690 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006690:	b480      	push	{r7}
 8006692:	b085      	sub	sp, #20
 8006694:	af00      	add	r7, sp, #0
 8006696:	4603      	mov	r3, r0
 8006698:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800669a:	79fb      	ldrb	r3, [r7, #7]
 800669c:	091b      	lsrs	r3, r3, #4
 800669e:	b2db      	uxtb	r3, r3
 80066a0:	461a      	mov	r2, r3
 80066a2:	4613      	mov	r3, r2
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	4413      	add	r3, r2
 80066a8:	005b      	lsls	r3, r3, #1
 80066aa:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	b2da      	uxtb	r2, r3
 80066b0:	79fb      	ldrb	r3, [r7, #7]
 80066b2:	f003 030f 	and.w	r3, r3, #15
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	4413      	add	r3, r2
 80066ba:	b2db      	uxtb	r3, r3
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3714      	adds	r7, #20
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bc80      	pop	{r7}
 80066c4:	4770      	bx	lr

080066c6 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80066c6:	b480      	push	{r7}
 80066c8:	b083      	sub	sp, #12
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80066ce:	bf00      	nop
 80066d0:	370c      	adds	r7, #12
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bc80      	pop	{r7}
 80066d6:	4770      	bx	lr

080066d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b082      	sub	sp, #8
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d101      	bne.n	80066ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	e06e      	b.n	80067c8 <HAL_SPI_Init+0xf0>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx serie.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d108      	bne.n	8006704 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066fa:	d009      	beq.n	8006710 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2200      	movs	r2, #0
 8006700:	61da      	str	r2, [r3, #28]
 8006702:	e005      	b.n	8006710 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2200      	movs	r2, #0
 800670e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800671c:	b2db      	uxtb	r3, r3
 800671e:	2b00      	cmp	r3, #0
 8006720:	d106      	bne.n	8006730 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f7fb fd34 	bl	8002198 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2202      	movs	r2, #2
 8006734:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006746:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006758:	431a      	orrs	r2, r3
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006762:	431a      	orrs	r2, r3
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	691b      	ldr	r3, [r3, #16]
 8006768:	f003 0302 	and.w	r3, r3, #2
 800676c:	431a      	orrs	r2, r3
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	695b      	ldr	r3, [r3, #20]
 8006772:	f003 0301 	and.w	r3, r3, #1
 8006776:	431a      	orrs	r2, r3
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	699b      	ldr	r3, [r3, #24]
 800677c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006780:	431a      	orrs	r2, r3
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	69db      	ldr	r3, [r3, #28]
 8006786:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800678a:	431a      	orrs	r2, r3
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6a1b      	ldr	r3, [r3, #32]
 8006790:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006794:	ea42 0103 	orr.w	r1, r2, r3
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800679c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	430a      	orrs	r2, r1
 80067a6:	601a      	str	r2, [r3, #0]
#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
#else
  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	699b      	ldr	r3, [r3, #24]
 80067ac:	0c1a      	lsrs	r2, r3, #16
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f002 0204 	and.w	r2, r2, #4
 80067b6:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2200      	movs	r2, #0
 80067bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2201      	movs	r2, #1
 80067c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80067c6:	2300      	movs	r3, #0
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3708      	adds	r7, #8
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b088      	sub	sp, #32
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	60b9      	str	r1, [r7, #8]
 80067da:	603b      	str	r3, [r7, #0]
 80067dc:	4613      	mov	r3, r2
 80067de:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80067e0:	2300      	movs	r3, #0
 80067e2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80067ea:	2b01      	cmp	r3, #1
 80067ec:	d101      	bne.n	80067f2 <HAL_SPI_Transmit+0x22>
 80067ee:	2302      	movs	r3, #2
 80067f0:	e126      	b.n	8006a40 <HAL_SPI_Transmit+0x270>
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2201      	movs	r2, #1
 80067f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067fa:	f7fb febd 	bl	8002578 <HAL_GetTick>
 80067fe:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006800:	88fb      	ldrh	r3, [r7, #6]
 8006802:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800680a:	b2db      	uxtb	r3, r3
 800680c:	2b01      	cmp	r3, #1
 800680e:	d002      	beq.n	8006816 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006810:	2302      	movs	r3, #2
 8006812:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006814:	e10b      	b.n	8006a2e <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d002      	beq.n	8006822 <HAL_SPI_Transmit+0x52>
 800681c:	88fb      	ldrh	r3, [r7, #6]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d102      	bne.n	8006828 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006826:	e102      	b.n	8006a2e <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2203      	movs	r2, #3
 800682c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2200      	movs	r2, #0
 8006834:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	68ba      	ldr	r2, [r7, #8]
 800683a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	88fa      	ldrh	r2, [r7, #6]
 8006840:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	88fa      	ldrh	r2, [r7, #6]
 8006846:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2200      	movs	r2, #0
 800684c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2200      	movs	r2, #0
 8006852:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2200      	movs	r2, #0
 8006858:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2200      	movs	r2, #0
 800685e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2200      	movs	r2, #0
 8006864:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800686e:	d10f      	bne.n	8006890 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	681a      	ldr	r2, [r3, #0]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800687e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800688e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800689a:	2b40      	cmp	r3, #64	; 0x40
 800689c:	d007      	beq.n	80068ae <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	68db      	ldr	r3, [r3, #12]
 80068b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068b6:	d14b      	bne.n	8006950 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d002      	beq.n	80068c6 <HAL_SPI_Transmit+0xf6>
 80068c0:	8afb      	ldrh	r3, [r7, #22]
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d13e      	bne.n	8006944 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ca:	881a      	ldrh	r2, [r3, #0]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068d6:	1c9a      	adds	r2, r3, #2
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	3b01      	subs	r3, #1
 80068e4:	b29a      	uxth	r2, r3
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80068ea:	e02b      	b.n	8006944 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	f003 0302 	and.w	r3, r3, #2
 80068f6:	2b02      	cmp	r3, #2
 80068f8:	d112      	bne.n	8006920 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068fe:	881a      	ldrh	r2, [r3, #0]
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800690a:	1c9a      	adds	r2, r3, #2
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006914:	b29b      	uxth	r3, r3
 8006916:	3b01      	subs	r3, #1
 8006918:	b29a      	uxth	r2, r3
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	86da      	strh	r2, [r3, #54]	; 0x36
 800691e:	e011      	b.n	8006944 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006920:	f7fb fe2a 	bl	8002578 <HAL_GetTick>
 8006924:	4602      	mov	r2, r0
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	683a      	ldr	r2, [r7, #0]
 800692c:	429a      	cmp	r2, r3
 800692e:	d803      	bhi.n	8006938 <HAL_SPI_Transmit+0x168>
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006936:	d102      	bne.n	800693e <HAL_SPI_Transmit+0x16e>
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d102      	bne.n	8006944 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800693e:	2303      	movs	r3, #3
 8006940:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006942:	e074      	b.n	8006a2e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006948:	b29b      	uxth	r3, r3
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1ce      	bne.n	80068ec <HAL_SPI_Transmit+0x11c>
 800694e:	e04c      	b.n	80069ea <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d002      	beq.n	800695e <HAL_SPI_Transmit+0x18e>
 8006958:	8afb      	ldrh	r3, [r7, #22]
 800695a:	2b01      	cmp	r3, #1
 800695c:	d140      	bne.n	80069e0 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	330c      	adds	r3, #12
 8006968:	7812      	ldrb	r2, [r2, #0]
 800696a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006970:	1c5a      	adds	r2, r3, #1
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800697a:	b29b      	uxth	r3, r3
 800697c:	3b01      	subs	r3, #1
 800697e:	b29a      	uxth	r2, r3
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006984:	e02c      	b.n	80069e0 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	f003 0302 	and.w	r3, r3, #2
 8006990:	2b02      	cmp	r3, #2
 8006992:	d113      	bne.n	80069bc <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	330c      	adds	r3, #12
 800699e:	7812      	ldrb	r2, [r2, #0]
 80069a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069a6:	1c5a      	adds	r2, r3, #1
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	3b01      	subs	r3, #1
 80069b4:	b29a      	uxth	r2, r3
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	86da      	strh	r2, [r3, #54]	; 0x36
 80069ba:	e011      	b.n	80069e0 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069bc:	f7fb fddc 	bl	8002578 <HAL_GetTick>
 80069c0:	4602      	mov	r2, r0
 80069c2:	69bb      	ldr	r3, [r7, #24]
 80069c4:	1ad3      	subs	r3, r2, r3
 80069c6:	683a      	ldr	r2, [r7, #0]
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d803      	bhi.n	80069d4 <HAL_SPI_Transmit+0x204>
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069d2:	d102      	bne.n	80069da <HAL_SPI_Transmit+0x20a>
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d102      	bne.n	80069e0 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80069da:	2303      	movs	r3, #3
 80069dc:	77fb      	strb	r3, [r7, #31]
          goto error;
 80069de:	e026      	b.n	8006a2e <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069e4:	b29b      	uxth	r3, r3
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d1cd      	bne.n	8006986 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069ea:	69ba      	ldr	r2, [r7, #24]
 80069ec:	6839      	ldr	r1, [r7, #0]
 80069ee:	68f8      	ldr	r0, [r7, #12]
 80069f0:	f000 fb58 	bl	80070a4 <SPI_EndRxTxTransaction>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d002      	beq.n	8006a00 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2220      	movs	r2, #32
 80069fe:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	689b      	ldr	r3, [r3, #8]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d10a      	bne.n	8006a1e <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a08:	2300      	movs	r3, #0
 8006a0a:	613b      	str	r3, [r7, #16]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	68db      	ldr	r3, [r3, #12]
 8006a12:	613b      	str	r3, [r7, #16]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	613b      	str	r3, [r7, #16]
 8006a1c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d002      	beq.n	8006a2c <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	77fb      	strb	r3, [r7, #31]
 8006a2a:	e000      	b.n	8006a2e <HAL_SPI_Transmit+0x25e>
  }

error:
 8006a2c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	2201      	movs	r2, #1
 8006a32:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006a3e:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3720      	adds	r7, #32
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b08c      	sub	sp, #48	; 0x30
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	60f8      	str	r0, [r7, #12]
 8006a50:	60b9      	str	r1, [r7, #8]
 8006a52:	607a      	str	r2, [r7, #4]
 8006a54:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006a56:	2301      	movs	r3, #1
 8006a58:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d101      	bne.n	8006a6e <HAL_SPI_TransmitReceive+0x26>
 8006a6a:	2302      	movs	r3, #2
 8006a6c:	e18a      	b.n	8006d84 <HAL_SPI_TransmitReceive+0x33c>
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2201      	movs	r2, #1
 8006a72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a76:	f7fb fd7f 	bl	8002578 <HAL_GetTick>
 8006a7a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006a8c:	887b      	ldrh	r3, [r7, #2]
 8006a8e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006a90:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d00f      	beq.n	8006ab8 <HAL_SPI_TransmitReceive+0x70>
 8006a98:	69fb      	ldr	r3, [r7, #28]
 8006a9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a9e:	d107      	bne.n	8006ab0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d103      	bne.n	8006ab0 <HAL_SPI_TransmitReceive+0x68>
 8006aa8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006aac:	2b04      	cmp	r3, #4
 8006aae:	d003      	beq.n	8006ab8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006ab0:	2302      	movs	r3, #2
 8006ab2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006ab6:	e15b      	b.n	8006d70 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d005      	beq.n	8006aca <HAL_SPI_TransmitReceive+0x82>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d002      	beq.n	8006aca <HAL_SPI_TransmitReceive+0x82>
 8006ac4:	887b      	ldrh	r3, [r7, #2]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d103      	bne.n	8006ad2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006ad0:	e14e      	b.n	8006d70 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ad8:	b2db      	uxtb	r3, r3
 8006ada:	2b04      	cmp	r3, #4
 8006adc:	d003      	beq.n	8006ae6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2205      	movs	r2, #5
 8006ae2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	887a      	ldrh	r2, [r7, #2]
 8006af6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	887a      	ldrh	r2, [r7, #2]
 8006afc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	68ba      	ldr	r2, [r7, #8]
 8006b02:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	887a      	ldrh	r2, [r7, #2]
 8006b08:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	887a      	ldrh	r2, [r7, #2]
 8006b0e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	2200      	movs	r2, #0
 8006b14:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b26:	2b40      	cmp	r3, #64	; 0x40
 8006b28:	d007      	beq.n	8006b3a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	681a      	ldr	r2, [r3, #0]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b38:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	68db      	ldr	r3, [r3, #12]
 8006b3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b42:	d178      	bne.n	8006c36 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d002      	beq.n	8006b52 <HAL_SPI_TransmitReceive+0x10a>
 8006b4c:	8b7b      	ldrh	r3, [r7, #26]
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d166      	bne.n	8006c20 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b56:	881a      	ldrh	r2, [r3, #0]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b62:	1c9a      	adds	r2, r3, #2
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	b29a      	uxth	r2, r3
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b76:	e053      	b.n	8006c20 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	f003 0302 	and.w	r3, r3, #2
 8006b82:	2b02      	cmp	r3, #2
 8006b84:	d11b      	bne.n	8006bbe <HAL_SPI_TransmitReceive+0x176>
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d016      	beq.n	8006bbe <HAL_SPI_TransmitReceive+0x176>
 8006b90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d113      	bne.n	8006bbe <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b9a:	881a      	ldrh	r2, [r3, #0]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ba6:	1c9a      	adds	r2, r3, #2
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	3b01      	subs	r3, #1
 8006bb4:	b29a      	uxth	r2, r3
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	f003 0301 	and.w	r3, r3, #1
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d119      	bne.n	8006c00 <HAL_SPI_TransmitReceive+0x1b8>
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d014      	beq.n	8006c00 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	68da      	ldr	r2, [r3, #12]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be0:	b292      	uxth	r2, r2
 8006be2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be8:	1c9a      	adds	r2, r3, #2
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	3b01      	subs	r3, #1
 8006bf6:	b29a      	uxth	r2, r3
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006c00:	f7fb fcba 	bl	8002578 <HAL_GetTick>
 8006c04:	4602      	mov	r2, r0
 8006c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c08:	1ad3      	subs	r3, r2, r3
 8006c0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d807      	bhi.n	8006c20 <HAL_SPI_TransmitReceive+0x1d8>
 8006c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c16:	d003      	beq.n	8006c20 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006c18:	2303      	movs	r3, #3
 8006c1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006c1e:	e0a7      	b.n	8006d70 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1a6      	bne.n	8006b78 <HAL_SPI_TransmitReceive+0x130>
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c2e:	b29b      	uxth	r3, r3
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d1a1      	bne.n	8006b78 <HAL_SPI_TransmitReceive+0x130>
 8006c34:	e07c      	b.n	8006d30 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d002      	beq.n	8006c44 <HAL_SPI_TransmitReceive+0x1fc>
 8006c3e:	8b7b      	ldrh	r3, [r7, #26]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d16b      	bne.n	8006d1c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	330c      	adds	r3, #12
 8006c4e:	7812      	ldrb	r2, [r2, #0]
 8006c50:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c56:	1c5a      	adds	r2, r3, #1
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	3b01      	subs	r3, #1
 8006c64:	b29a      	uxth	r2, r3
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c6a:	e057      	b.n	8006d1c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	689b      	ldr	r3, [r3, #8]
 8006c72:	f003 0302 	and.w	r3, r3, #2
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	d11c      	bne.n	8006cb4 <HAL_SPI_TransmitReceive+0x26c>
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d017      	beq.n	8006cb4 <HAL_SPI_TransmitReceive+0x26c>
 8006c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c86:	2b01      	cmp	r3, #1
 8006c88:	d114      	bne.n	8006cb4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	330c      	adds	r3, #12
 8006c94:	7812      	ldrb	r2, [r2, #0]
 8006c96:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c9c:	1c5a      	adds	r2, r3, #1
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	3b01      	subs	r3, #1
 8006caa:	b29a      	uxth	r2, r3
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	689b      	ldr	r3, [r3, #8]
 8006cba:	f003 0301 	and.w	r3, r3, #1
 8006cbe:	2b01      	cmp	r3, #1
 8006cc0:	d119      	bne.n	8006cf6 <HAL_SPI_TransmitReceive+0x2ae>
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d014      	beq.n	8006cf6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	68da      	ldr	r2, [r3, #12]
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd6:	b2d2      	uxtb	r2, r2
 8006cd8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cde:	1c5a      	adds	r2, r3, #1
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	3b01      	subs	r3, #1
 8006cec:	b29a      	uxth	r2, r3
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006cf6:	f7fb fc3f 	bl	8002578 <HAL_GetTick>
 8006cfa:	4602      	mov	r2, r0
 8006cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cfe:	1ad3      	subs	r3, r2, r3
 8006d00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d803      	bhi.n	8006d0e <HAL_SPI_TransmitReceive+0x2c6>
 8006d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d0c:	d102      	bne.n	8006d14 <HAL_SPI_TransmitReceive+0x2cc>
 8006d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d103      	bne.n	8006d1c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006d14:	2303      	movs	r3, #3
 8006d16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006d1a:	e029      	b.n	8006d70 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d20:	b29b      	uxth	r3, r3
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d1a2      	bne.n	8006c6c <HAL_SPI_TransmitReceive+0x224>
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d19d      	bne.n	8006c6c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d32:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006d34:	68f8      	ldr	r0, [r7, #12]
 8006d36:	f000 f9b5 	bl	80070a4 <SPI_EndRxTxTransaction>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d006      	beq.n	8006d4e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2220      	movs	r2, #32
 8006d4a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006d4c:	e010      	b.n	8006d70 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d10b      	bne.n	8006d6e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d56:	2300      	movs	r3, #0
 8006d58:	617b      	str	r3, [r7, #20]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	68db      	ldr	r3, [r3, #12]
 8006d60:	617b      	str	r3, [r7, #20]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	617b      	str	r3, [r7, #20]
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	e000      	b.n	8006d70 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006d6e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006d80:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3730      	adds	r7, #48	; 0x30
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b088      	sub	sp, #32
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006da4:	69bb      	ldr	r3, [r7, #24]
 8006da6:	099b      	lsrs	r3, r3, #6
 8006da8:	f003 0301 	and.w	r3, r3, #1
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d10f      	bne.n	8006dd0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006db0:	69bb      	ldr	r3, [r7, #24]
 8006db2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d00a      	beq.n	8006dd0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006dba:	69fb      	ldr	r3, [r7, #28]
 8006dbc:	099b      	lsrs	r3, r3, #6
 8006dbe:	f003 0301 	and.w	r3, r3, #1
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d004      	beq.n	8006dd0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	4798      	blx	r3
    return;
 8006dce:	e0be      	b.n	8006f4e <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006dd0:	69bb      	ldr	r3, [r7, #24]
 8006dd2:	085b      	lsrs	r3, r3, #1
 8006dd4:	f003 0301 	and.w	r3, r3, #1
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d00a      	beq.n	8006df2 <HAL_SPI_IRQHandler+0x66>
 8006ddc:	69fb      	ldr	r3, [r7, #28]
 8006dde:	09db      	lsrs	r3, r3, #7
 8006de0:	f003 0301 	and.w	r3, r3, #1
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d004      	beq.n	8006df2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	4798      	blx	r3
    return;
 8006df0:	e0ad      	b.n	8006f4e <HAL_SPI_IRQHandler+0x1c2>
  /* SPI in Error Treatment --------------------------------------------------*/
#if defined(SPI_CR2_FRF)
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
#else
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8006df2:	69bb      	ldr	r3, [r7, #24]
 8006df4:	095b      	lsrs	r3, r3, #5
 8006df6:	f003 0301 	and.w	r3, r3, #1
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d106      	bne.n	8006e0c <HAL_SPI_IRQHandler+0x80>
 8006dfe:	69bb      	ldr	r3, [r7, #24]
 8006e00:	099b      	lsrs	r3, r3, #6
 8006e02:	f003 0301 	and.w	r3, r3, #1
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	f000 80a1 	beq.w	8006f4e <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006e0c:	69fb      	ldr	r3, [r7, #28]
 8006e0e:	095b      	lsrs	r3, r3, #5
 8006e10:	f003 0301 	and.w	r3, r3, #1
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	f000 809a 	beq.w	8006f4e <HAL_SPI_IRQHandler+0x1c2>
#endif
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006e1a:	69bb      	ldr	r3, [r7, #24]
 8006e1c:	099b      	lsrs	r3, r3, #6
 8006e1e:	f003 0301 	and.w	r3, r3, #1
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d023      	beq.n	8006e6e <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	2b03      	cmp	r3, #3
 8006e30:	d011      	beq.n	8006e56 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e36:	f043 0204 	orr.w	r2, r3, #4
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e3e:	2300      	movs	r3, #0
 8006e40:	617b      	str	r3, [r7, #20]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	68db      	ldr	r3, [r3, #12]
 8006e48:	617b      	str	r3, [r7, #20]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	617b      	str	r3, [r7, #20]
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	e00b      	b.n	8006e6e <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e56:	2300      	movs	r3, #0
 8006e58:	613b      	str	r3, [r7, #16]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	613b      	str	r3, [r7, #16]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	613b      	str	r3, [r7, #16]
 8006e6a:	693b      	ldr	r3, [r7, #16]
        return;
 8006e6c:	e06f      	b.n	8006f4e <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006e6e:	69bb      	ldr	r3, [r7, #24]
 8006e70:	095b      	lsrs	r3, r3, #5
 8006e72:	f003 0301 	and.w	r3, r3, #1
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d014      	beq.n	8006ea4 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e7e:	f043 0201 	orr.w	r2, r3, #1
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006e86:	2300      	movs	r3, #0
 8006e88:	60fb      	str	r3, [r7, #12]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	60fb      	str	r3, [r7, #12]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	681a      	ldr	r2, [r3, #0]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ea0:	601a      	str	r2, [r3, #0]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
      __HAL_SPI_CLEAR_FREFLAG(hspi);
    }
#endif

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d04f      	beq.n	8006f4c <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	685a      	ldr	r2, [r3, #4]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006eba:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006ec4:	69fb      	ldr	r3, [r7, #28]
 8006ec6:	f003 0302 	and.w	r3, r3, #2
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d104      	bne.n	8006ed8 <HAL_SPI_IRQHandler+0x14c>
 8006ece:	69fb      	ldr	r3, [r7, #28]
 8006ed0:	f003 0301 	and.w	r3, r3, #1
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d034      	beq.n	8006f42 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	685a      	ldr	r2, [r3, #4]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f022 0203 	bic.w	r2, r2, #3
 8006ee6:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d011      	beq.n	8006f14 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ef4:	4a17      	ldr	r2, [pc, #92]	; (8006f54 <HAL_SPI_IRQHandler+0x1c8>)
 8006ef6:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006efc:	4618      	mov	r0, r3
 8006efe:	f7fc f90d 	bl	800311c <HAL_DMA_Abort_IT>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d005      	beq.n	8006f14 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f0c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d016      	beq.n	8006f4a <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f20:	4a0c      	ldr	r2, [pc, #48]	; (8006f54 <HAL_SPI_IRQHandler+0x1c8>)
 8006f22:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f28:	4618      	mov	r0, r3
 8006f2a:	f7fc f8f7 	bl	800311c <HAL_DMA_Abort_IT>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d00a      	beq.n	8006f4a <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f38:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006f40:	e003      	b.n	8006f4a <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f000 f808 	bl	8006f58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006f48:	e000      	b.n	8006f4c <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8006f4a:	bf00      	nop
    return;
 8006f4c:	bf00      	nop
  }
}
 8006f4e:	3720      	adds	r7, #32
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}
 8006f54:	08006f6b 	.word	0x08006f6b

08006f58 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b083      	sub	sp, #12
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006f60:	bf00      	nop
 8006f62:	370c      	adds	r7, #12
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bc80      	pop	{r7}
 8006f68:	4770      	bx	lr

08006f6a <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f6a:	b580      	push	{r7, lr}
 8006f6c:	b084      	sub	sp, #16
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f76:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2200      	movs	r2, #0
 8006f82:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006f84:	68f8      	ldr	r0, [r7, #12]
 8006f86:	f7ff ffe7 	bl	8006f58 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006f8a:	bf00      	nop
 8006f8c:	3710      	adds	r7, #16
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}
	...

08006f94 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b088      	sub	sp, #32
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	60b9      	str	r1, [r7, #8]
 8006f9e:	603b      	str	r3, [r7, #0]
 8006fa0:	4613      	mov	r3, r2
 8006fa2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006fa4:	f7fb fae8 	bl	8002578 <HAL_GetTick>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fac:	1a9b      	subs	r3, r3, r2
 8006fae:	683a      	ldr	r2, [r7, #0]
 8006fb0:	4413      	add	r3, r2
 8006fb2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006fb4:	f7fb fae0 	bl	8002578 <HAL_GetTick>
 8006fb8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006fba:	4b39      	ldr	r3, [pc, #228]	; (80070a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	015b      	lsls	r3, r3, #5
 8006fc0:	0d1b      	lsrs	r3, r3, #20
 8006fc2:	69fa      	ldr	r2, [r7, #28]
 8006fc4:	fb02 f303 	mul.w	r3, r2, r3
 8006fc8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006fca:	e054      	b.n	8007076 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fd2:	d050      	beq.n	8007076 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006fd4:	f7fb fad0 	bl	8002578 <HAL_GetTick>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	69bb      	ldr	r3, [r7, #24]
 8006fdc:	1ad3      	subs	r3, r2, r3
 8006fde:	69fa      	ldr	r2, [r7, #28]
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d902      	bls.n	8006fea <SPI_WaitFlagStateUntilTimeout+0x56>
 8006fe4:	69fb      	ldr	r3, [r7, #28]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d13d      	bne.n	8007066 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	685a      	ldr	r2, [r3, #4]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006ff8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007002:	d111      	bne.n	8007028 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800700c:	d004      	beq.n	8007018 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007016:	d107      	bne.n	8007028 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007026:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800702c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007030:	d10f      	bne.n	8007052 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007040:	601a      	str	r2, [r3, #0]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007050:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2201      	movs	r2, #1
 8007056:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2200      	movs	r2, #0
 800705e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007062:	2303      	movs	r3, #3
 8007064:	e017      	b.n	8007096 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d101      	bne.n	8007070 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800706c:	2300      	movs	r3, #0
 800706e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	3b01      	subs	r3, #1
 8007074:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	689a      	ldr	r2, [r3, #8]
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	4013      	ands	r3, r2
 8007080:	68ba      	ldr	r2, [r7, #8]
 8007082:	429a      	cmp	r2, r3
 8007084:	bf0c      	ite	eq
 8007086:	2301      	moveq	r3, #1
 8007088:	2300      	movne	r3, #0
 800708a:	b2db      	uxtb	r3, r3
 800708c:	461a      	mov	r2, r3
 800708e:	79fb      	ldrb	r3, [r7, #7]
 8007090:	429a      	cmp	r2, r3
 8007092:	d19b      	bne.n	8006fcc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007094:	2300      	movs	r3, #0
}
 8007096:	4618      	mov	r0, r3
 8007098:	3720      	adds	r7, #32
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}
 800709e:	bf00      	nop
 80070a0:	2000006c 	.word	0x2000006c

080070a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b088      	sub	sp, #32
 80070a8:	af02      	add	r7, sp, #8
 80070aa:	60f8      	str	r0, [r7, #12]
 80070ac:	60b9      	str	r1, [r7, #8]
 80070ae:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80070b0:	4b1b      	ldr	r3, [pc, #108]	; (8007120 <SPI_EndRxTxTransaction+0x7c>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a1b      	ldr	r2, [pc, #108]	; (8007124 <SPI_EndRxTxTransaction+0x80>)
 80070b6:	fba2 2303 	umull	r2, r3, r2, r3
 80070ba:	0d5b      	lsrs	r3, r3, #21
 80070bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80070c0:	fb02 f303 	mul.w	r3, r2, r3
 80070c4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80070ce:	d112      	bne.n	80070f6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	9300      	str	r3, [sp, #0]
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	2200      	movs	r2, #0
 80070d8:	2180      	movs	r1, #128	; 0x80
 80070da:	68f8      	ldr	r0, [r7, #12]
 80070dc:	f7ff ff5a 	bl	8006f94 <SPI_WaitFlagStateUntilTimeout>
 80070e0:	4603      	mov	r3, r0
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d016      	beq.n	8007114 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070ea:	f043 0220 	orr.w	r2, r3, #32
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80070f2:	2303      	movs	r3, #3
 80070f4:	e00f      	b.n	8007116 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d00a      	beq.n	8007112 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	3b01      	subs	r3, #1
 8007100:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	689b      	ldr	r3, [r3, #8]
 8007108:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800710c:	2b80      	cmp	r3, #128	; 0x80
 800710e:	d0f2      	beq.n	80070f6 <SPI_EndRxTxTransaction+0x52>
 8007110:	e000      	b.n	8007114 <SPI_EndRxTxTransaction+0x70>
        break;
 8007112:	bf00      	nop
  }

  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3718      	adds	r7, #24
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}
 800711e:	bf00      	nop
 8007120:	2000006c 	.word	0x2000006c
 8007124:	165e9f81 	.word	0x165e9f81

08007128 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b082      	sub	sp, #8
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d101      	bne.n	800713a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007136:	2301      	movs	r3, #1
 8007138:	e03f      	b.n	80071ba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007140:	b2db      	uxtb	r3, r3
 8007142:	2b00      	cmp	r3, #0
 8007144:	d106      	bne.n	8007154 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f7fb f86e 	bl	8002230 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2224      	movs	r2, #36	; 0x24
 8007158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	68da      	ldr	r2, [r3, #12]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800716a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f000 fb49 	bl	8007804 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	691a      	ldr	r2, [r3, #16]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007180:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	695a      	ldr	r2, [r3, #20]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007190:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	68da      	ldr	r2, [r3, #12]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80071a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2200      	movs	r2, #0
 80071a6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2220      	movs	r2, #32
 80071ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2220      	movs	r2, #32
 80071b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80071b8:	2300      	movs	r3, #0
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3708      	adds	r7, #8
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}
	...

080071c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b08a      	sub	sp, #40	; 0x28
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	68db      	ldr	r3, [r3, #12]
 80071da:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	695b      	ldr	r3, [r3, #20]
 80071e2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80071e4:	2300      	movs	r3, #0
 80071e6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80071e8:	2300      	movs	r3, #0
 80071ea:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80071ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ee:	f003 030f 	and.w	r3, r3, #15
 80071f2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80071f4:	69bb      	ldr	r3, [r7, #24]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d10d      	bne.n	8007216 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80071fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071fc:	f003 0320 	and.w	r3, r3, #32
 8007200:	2b00      	cmp	r3, #0
 8007202:	d008      	beq.n	8007216 <HAL_UART_IRQHandler+0x52>
 8007204:	6a3b      	ldr	r3, [r7, #32]
 8007206:	f003 0320 	and.w	r3, r3, #32
 800720a:	2b00      	cmp	r3, #0
 800720c:	d003      	beq.n	8007216 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 fa4f 	bl	80076b2 <UART_Receive_IT>
      return;
 8007214:	e17b      	b.n	800750e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007216:	69bb      	ldr	r3, [r7, #24]
 8007218:	2b00      	cmp	r3, #0
 800721a:	f000 80b1 	beq.w	8007380 <HAL_UART_IRQHandler+0x1bc>
 800721e:	69fb      	ldr	r3, [r7, #28]
 8007220:	f003 0301 	and.w	r3, r3, #1
 8007224:	2b00      	cmp	r3, #0
 8007226:	d105      	bne.n	8007234 <HAL_UART_IRQHandler+0x70>
 8007228:	6a3b      	ldr	r3, [r7, #32]
 800722a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800722e:	2b00      	cmp	r3, #0
 8007230:	f000 80a6 	beq.w	8007380 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007236:	f003 0301 	and.w	r3, r3, #1
 800723a:	2b00      	cmp	r3, #0
 800723c:	d00a      	beq.n	8007254 <HAL_UART_IRQHandler+0x90>
 800723e:	6a3b      	ldr	r3, [r7, #32]
 8007240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007244:	2b00      	cmp	r3, #0
 8007246:	d005      	beq.n	8007254 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800724c:	f043 0201 	orr.w	r2, r3, #1
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007256:	f003 0304 	and.w	r3, r3, #4
 800725a:	2b00      	cmp	r3, #0
 800725c:	d00a      	beq.n	8007274 <HAL_UART_IRQHandler+0xb0>
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	f003 0301 	and.w	r3, r3, #1
 8007264:	2b00      	cmp	r3, #0
 8007266:	d005      	beq.n	8007274 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800726c:	f043 0202 	orr.w	r2, r3, #2
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007276:	f003 0302 	and.w	r3, r3, #2
 800727a:	2b00      	cmp	r3, #0
 800727c:	d00a      	beq.n	8007294 <HAL_UART_IRQHandler+0xd0>
 800727e:	69fb      	ldr	r3, [r7, #28]
 8007280:	f003 0301 	and.w	r3, r3, #1
 8007284:	2b00      	cmp	r3, #0
 8007286:	d005      	beq.n	8007294 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800728c:	f043 0204 	orr.w	r2, r3, #4
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007296:	f003 0308 	and.w	r3, r3, #8
 800729a:	2b00      	cmp	r3, #0
 800729c:	d00f      	beq.n	80072be <HAL_UART_IRQHandler+0xfa>
 800729e:	6a3b      	ldr	r3, [r7, #32]
 80072a0:	f003 0320 	and.w	r3, r3, #32
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d104      	bne.n	80072b2 <HAL_UART_IRQHandler+0xee>
 80072a8:	69fb      	ldr	r3, [r7, #28]
 80072aa:	f003 0301 	and.w	r3, r3, #1
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d005      	beq.n	80072be <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072b6:	f043 0208 	orr.w	r2, r3, #8
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f000 811e 	beq.w	8007504 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ca:	f003 0320 	and.w	r3, r3, #32
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d007      	beq.n	80072e2 <HAL_UART_IRQHandler+0x11e>
 80072d2:	6a3b      	ldr	r3, [r7, #32]
 80072d4:	f003 0320 	and.w	r3, r3, #32
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d002      	beq.n	80072e2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f000 f9e8 	bl	80076b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	695b      	ldr	r3, [r3, #20]
 80072e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072ec:	2b40      	cmp	r3, #64	; 0x40
 80072ee:	bf0c      	ite	eq
 80072f0:	2301      	moveq	r3, #1
 80072f2:	2300      	movne	r3, #0
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072fc:	f003 0308 	and.w	r3, r3, #8
 8007300:	2b00      	cmp	r3, #0
 8007302:	d102      	bne.n	800730a <HAL_UART_IRQHandler+0x146>
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d031      	beq.n	800736e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f000 f92a 	bl	8007564 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	695b      	ldr	r3, [r3, #20]
 8007316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800731a:	2b40      	cmp	r3, #64	; 0x40
 800731c:	d123      	bne.n	8007366 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	695a      	ldr	r2, [r3, #20]
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800732c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007332:	2b00      	cmp	r3, #0
 8007334:	d013      	beq.n	800735e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800733a:	4a76      	ldr	r2, [pc, #472]	; (8007514 <HAL_UART_IRQHandler+0x350>)
 800733c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007342:	4618      	mov	r0, r3
 8007344:	f7fb feea 	bl	800311c <HAL_DMA_Abort_IT>
 8007348:	4603      	mov	r3, r0
 800734a:	2b00      	cmp	r3, #0
 800734c:	d016      	beq.n	800737c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007352:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007354:	687a      	ldr	r2, [r7, #4]
 8007356:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007358:	4610      	mov	r0, r2
 800735a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800735c:	e00e      	b.n	800737c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800735e:	6878      	ldr	r0, [r7, #4]
 8007360:	f000 f8ec 	bl	800753c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007364:	e00a      	b.n	800737c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f000 f8e8 	bl	800753c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800736c:	e006      	b.n	800737c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f000 f8e4 	bl	800753c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2200      	movs	r2, #0
 8007378:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800737a:	e0c3      	b.n	8007504 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800737c:	bf00      	nop
    return;
 800737e:	e0c1      	b.n	8007504 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007384:	2b01      	cmp	r3, #1
 8007386:	f040 80a1 	bne.w	80074cc <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800738a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800738c:	f003 0310 	and.w	r3, r3, #16
 8007390:	2b00      	cmp	r3, #0
 8007392:	f000 809b 	beq.w	80074cc <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007396:	6a3b      	ldr	r3, [r7, #32]
 8007398:	f003 0310 	and.w	r3, r3, #16
 800739c:	2b00      	cmp	r3, #0
 800739e:	f000 8095 	beq.w	80074cc <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80073a2:	2300      	movs	r3, #0
 80073a4:	60fb      	str	r3, [r7, #12]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	60fb      	str	r3, [r7, #12]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	60fb      	str	r3, [r7, #12]
 80073b6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	695b      	ldr	r3, [r3, #20]
 80073be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073c2:	2b40      	cmp	r3, #64	; 0x40
 80073c4:	d14e      	bne.n	8007464 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80073d0:	8a3b      	ldrh	r3, [r7, #16]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	f000 8098 	beq.w	8007508 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80073dc:	8a3a      	ldrh	r2, [r7, #16]
 80073de:	429a      	cmp	r2, r3
 80073e0:	f080 8092 	bcs.w	8007508 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	8a3a      	ldrh	r2, [r7, #16]
 80073e8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ee:	699b      	ldr	r3, [r3, #24]
 80073f0:	2b20      	cmp	r3, #32
 80073f2:	d02b      	beq.n	800744c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	68da      	ldr	r2, [r3, #12]
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007402:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	695a      	ldr	r2, [r3, #20]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f022 0201 	bic.w	r2, r2, #1
 8007412:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	695a      	ldr	r2, [r3, #20]
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007422:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2220      	movs	r2, #32
 8007428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	68da      	ldr	r2, [r3, #12]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f022 0210 	bic.w	r2, r2, #16
 8007440:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007446:	4618      	mov	r0, r3
 8007448:	f7fb fe2b 	bl	80030a2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007454:	b29b      	uxth	r3, r3
 8007456:	1ad3      	subs	r3, r2, r3
 8007458:	b29b      	uxth	r3, r3
 800745a:	4619      	mov	r1, r3
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f000 f876 	bl	800754e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007462:	e051      	b.n	8007508 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800746c:	b29b      	uxth	r3, r3
 800746e:	1ad3      	subs	r3, r2, r3
 8007470:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007476:	b29b      	uxth	r3, r3
 8007478:	2b00      	cmp	r3, #0
 800747a:	d047      	beq.n	800750c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800747c:	8a7b      	ldrh	r3, [r7, #18]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d044      	beq.n	800750c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	68da      	ldr	r2, [r3, #12]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007490:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	695a      	ldr	r2, [r3, #20]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f022 0201 	bic.w	r2, r2, #1
 80074a0:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2220      	movs	r2, #32
 80074a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	68da      	ldr	r2, [r3, #12]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f022 0210 	bic.w	r2, r2, #16
 80074be:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80074c0:	8a7b      	ldrh	r3, [r7, #18]
 80074c2:	4619      	mov	r1, r3
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f000 f842 	bl	800754e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80074ca:	e01f      	b.n	800750c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80074cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d008      	beq.n	80074e8 <HAL_UART_IRQHandler+0x324>
 80074d6:	6a3b      	ldr	r3, [r7, #32]
 80074d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d003      	beq.n	80074e8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	f000 f87f 	bl	80075e4 <UART_Transmit_IT>
    return;
 80074e6:	e012      	b.n	800750e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80074e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d00d      	beq.n	800750e <HAL_UART_IRQHandler+0x34a>
 80074f2:	6a3b      	ldr	r3, [r7, #32]
 80074f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d008      	beq.n	800750e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f000 f8c0 	bl	8007682 <UART_EndTransmit_IT>
    return;
 8007502:	e004      	b.n	800750e <HAL_UART_IRQHandler+0x34a>
    return;
 8007504:	bf00      	nop
 8007506:	e002      	b.n	800750e <HAL_UART_IRQHandler+0x34a>
      return;
 8007508:	bf00      	nop
 800750a:	e000      	b.n	800750e <HAL_UART_IRQHandler+0x34a>
      return;
 800750c:	bf00      	nop
  }
}
 800750e:	3728      	adds	r7, #40	; 0x28
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}
 8007514:	080075bd 	.word	0x080075bd

08007518 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007518:	b480      	push	{r7}
 800751a:	b083      	sub	sp, #12
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007520:	bf00      	nop
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	bc80      	pop	{r7}
 8007528:	4770      	bx	lr

0800752a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800752a:	b480      	push	{r7}
 800752c:	b083      	sub	sp, #12
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007532:	bf00      	nop
 8007534:	370c      	adds	r7, #12
 8007536:	46bd      	mov	sp, r7
 8007538:	bc80      	pop	{r7}
 800753a:	4770      	bx	lr

0800753c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007544:	bf00      	nop
 8007546:	370c      	adds	r7, #12
 8007548:	46bd      	mov	sp, r7
 800754a:	bc80      	pop	{r7}
 800754c:	4770      	bx	lr

0800754e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800754e:	b480      	push	{r7}
 8007550:	b083      	sub	sp, #12
 8007552:	af00      	add	r7, sp, #0
 8007554:	6078      	str	r0, [r7, #4]
 8007556:	460b      	mov	r3, r1
 8007558:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800755a:	bf00      	nop
 800755c:	370c      	adds	r7, #12
 800755e:	46bd      	mov	sp, r7
 8007560:	bc80      	pop	{r7}
 8007562:	4770      	bx	lr

08007564 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007564:	b480      	push	{r7}
 8007566:	b083      	sub	sp, #12
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	68da      	ldr	r2, [r3, #12]
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800757a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	695a      	ldr	r2, [r3, #20]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f022 0201 	bic.w	r2, r2, #1
 800758a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007590:	2b01      	cmp	r3, #1
 8007592:	d107      	bne.n	80075a4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68da      	ldr	r2, [r3, #12]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f022 0210 	bic.w	r2, r2, #16
 80075a2:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2220      	movs	r2, #32
 80075a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2200      	movs	r2, #0
 80075b0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80075b2:	bf00      	nop
 80075b4:	370c      	adds	r7, #12
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bc80      	pop	{r7}
 80075ba:	4770      	bx	lr

080075bc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075c8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2200      	movs	r2, #0
 80075ce:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	2200      	movs	r2, #0
 80075d4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075d6:	68f8      	ldr	r0, [r7, #12]
 80075d8:	f7ff ffb0 	bl	800753c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075dc:	bf00      	nop
 80075de:	3710      	adds	r7, #16
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}

080075e4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b085      	sub	sp, #20
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	2b21      	cmp	r3, #33	; 0x21
 80075f6:	d13e      	bne.n	8007676 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007600:	d114      	bne.n	800762c <UART_Transmit_IT+0x48>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	691b      	ldr	r3, [r3, #16]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d110      	bne.n	800762c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6a1b      	ldr	r3, [r3, #32]
 800760e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	881b      	ldrh	r3, [r3, #0]
 8007614:	461a      	mov	r2, r3
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800761e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	6a1b      	ldr	r3, [r3, #32]
 8007624:	1c9a      	adds	r2, r3, #2
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	621a      	str	r2, [r3, #32]
 800762a:	e008      	b.n	800763e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6a1b      	ldr	r3, [r3, #32]
 8007630:	1c59      	adds	r1, r3, #1
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	6211      	str	r1, [r2, #32]
 8007636:	781a      	ldrb	r2, [r3, #0]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007642:	b29b      	uxth	r3, r3
 8007644:	3b01      	subs	r3, #1
 8007646:	b29b      	uxth	r3, r3
 8007648:	687a      	ldr	r2, [r7, #4]
 800764a:	4619      	mov	r1, r3
 800764c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800764e:	2b00      	cmp	r3, #0
 8007650:	d10f      	bne.n	8007672 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	68da      	ldr	r2, [r3, #12]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007660:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	68da      	ldr	r2, [r3, #12]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007670:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007672:	2300      	movs	r3, #0
 8007674:	e000      	b.n	8007678 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007676:	2302      	movs	r3, #2
  }
}
 8007678:	4618      	mov	r0, r3
 800767a:	3714      	adds	r7, #20
 800767c:	46bd      	mov	sp, r7
 800767e:	bc80      	pop	{r7}
 8007680:	4770      	bx	lr

08007682 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007682:	b580      	push	{r7, lr}
 8007684:	b082      	sub	sp, #8
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	68da      	ldr	r2, [r3, #12]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007698:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2220      	movs	r2, #32
 800769e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f7ff ff38 	bl	8007518 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80076a8:	2300      	movs	r3, #0
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3708      	adds	r7, #8
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}

080076b2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80076b2:	b580      	push	{r7, lr}
 80076b4:	b086      	sub	sp, #24
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80076c0:	b2db      	uxtb	r3, r3
 80076c2:	2b22      	cmp	r3, #34	; 0x22
 80076c4:	f040 8099 	bne.w	80077fa <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076d0:	d117      	bne.n	8007702 <UART_Receive_IT+0x50>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	691b      	ldr	r3, [r3, #16]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d113      	bne.n	8007702 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80076da:	2300      	movs	r3, #0
 80076dc:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076e2:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	685b      	ldr	r3, [r3, #4]
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076f0:	b29a      	uxth	r2, r3
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076fa:	1c9a      	adds	r2, r3, #2
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	629a      	str	r2, [r3, #40]	; 0x28
 8007700:	e026      	b.n	8007750 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007706:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8007708:	2300      	movs	r3, #0
 800770a:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007714:	d007      	beq.n	8007726 <UART_Receive_IT+0x74>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d10a      	bne.n	8007734 <UART_Receive_IT+0x82>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	691b      	ldr	r3, [r3, #16]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d106      	bne.n	8007734 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	b2da      	uxtb	r2, r3
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	701a      	strb	r2, [r3, #0]
 8007732:	e008      	b.n	8007746 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	685b      	ldr	r3, [r3, #4]
 800773a:	b2db      	uxtb	r3, r3
 800773c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007740:	b2da      	uxtb	r2, r3
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800774a:	1c5a      	adds	r2, r3, #1
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007754:	b29b      	uxth	r3, r3
 8007756:	3b01      	subs	r3, #1
 8007758:	b29b      	uxth	r3, r3
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	4619      	mov	r1, r3
 800775e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007760:	2b00      	cmp	r3, #0
 8007762:	d148      	bne.n	80077f6 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	68da      	ldr	r2, [r3, #12]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f022 0220 	bic.w	r2, r2, #32
 8007772:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	68da      	ldr	r2, [r3, #12]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007782:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	695a      	ldr	r2, [r3, #20]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f022 0201 	bic.w	r2, r2, #1
 8007792:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2220      	movs	r2, #32
 8007798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a0:	2b01      	cmp	r3, #1
 80077a2:	d123      	bne.n	80077ec <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	68da      	ldr	r2, [r3, #12]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f022 0210 	bic.w	r2, r2, #16
 80077b8:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f003 0310 	and.w	r3, r3, #16
 80077c4:	2b10      	cmp	r3, #16
 80077c6:	d10a      	bne.n	80077de <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80077c8:	2300      	movs	r3, #0
 80077ca:	60fb      	str	r3, [r7, #12]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	60fb      	str	r3, [r7, #12]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	685b      	ldr	r3, [r3, #4]
 80077da:	60fb      	str	r3, [r7, #12]
 80077dc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80077e2:	4619      	mov	r1, r3
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f7ff feb2 	bl	800754e <HAL_UARTEx_RxEventCallback>
 80077ea:	e002      	b.n	80077f2 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f7ff fe9c 	bl	800752a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80077f2:	2300      	movs	r3, #0
 80077f4:	e002      	b.n	80077fc <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80077f6:	2300      	movs	r3, #0
 80077f8:	e000      	b.n	80077fc <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80077fa:	2302      	movs	r3, #2
  }
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3718      	adds	r7, #24
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}

08007804 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b084      	sub	sp, #16
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	691b      	ldr	r3, [r3, #16]
 8007812:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	68da      	ldr	r2, [r3, #12]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	430a      	orrs	r2, r1
 8007820:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	689a      	ldr	r2, [r3, #8]
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	691b      	ldr	r3, [r3, #16]
 800782a:	431a      	orrs	r2, r3
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	695b      	ldr	r3, [r3, #20]
 8007830:	431a      	orrs	r2, r3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	69db      	ldr	r3, [r3, #28]
 8007836:	4313      	orrs	r3, r2
 8007838:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	68db      	ldr	r3, [r3, #12]
 8007840:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007844:	f023 030c 	bic.w	r3, r3, #12
 8007848:	687a      	ldr	r2, [r7, #4]
 800784a:	6812      	ldr	r2, [r2, #0]
 800784c:	68b9      	ldr	r1, [r7, #8]
 800784e:	430b      	orrs	r3, r1
 8007850:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	695b      	ldr	r3, [r3, #20]
 8007858:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	699a      	ldr	r2, [r3, #24]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	430a      	orrs	r2, r1
 8007866:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a55      	ldr	r2, [pc, #340]	; (80079c4 <UART_SetConfig+0x1c0>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d103      	bne.n	800787a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007872:	f7fe f97f 	bl	8005b74 <HAL_RCC_GetPCLK2Freq>
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	e002      	b.n	8007880 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800787a:	f7fe f967 	bl	8005b4c <HAL_RCC_GetPCLK1Freq>
 800787e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	69db      	ldr	r3, [r3, #28]
 8007884:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007888:	d14c      	bne.n	8007924 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800788a:	68fa      	ldr	r2, [r7, #12]
 800788c:	4613      	mov	r3, r2
 800788e:	009b      	lsls	r3, r3, #2
 8007890:	4413      	add	r3, r2
 8007892:	009a      	lsls	r2, r3, #2
 8007894:	441a      	add	r2, r3
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	685b      	ldr	r3, [r3, #4]
 800789a:	005b      	lsls	r3, r3, #1
 800789c:	fbb2 f3f3 	udiv	r3, r2, r3
 80078a0:	4a49      	ldr	r2, [pc, #292]	; (80079c8 <UART_SetConfig+0x1c4>)
 80078a2:	fba2 2303 	umull	r2, r3, r2, r3
 80078a6:	095b      	lsrs	r3, r3, #5
 80078a8:	0119      	lsls	r1, r3, #4
 80078aa:	68fa      	ldr	r2, [r7, #12]
 80078ac:	4613      	mov	r3, r2
 80078ae:	009b      	lsls	r3, r3, #2
 80078b0:	4413      	add	r3, r2
 80078b2:	009a      	lsls	r2, r3, #2
 80078b4:	441a      	add	r2, r3
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	005b      	lsls	r3, r3, #1
 80078bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80078c0:	4b41      	ldr	r3, [pc, #260]	; (80079c8 <UART_SetConfig+0x1c4>)
 80078c2:	fba3 0302 	umull	r0, r3, r3, r2
 80078c6:	095b      	lsrs	r3, r3, #5
 80078c8:	2064      	movs	r0, #100	; 0x64
 80078ca:	fb00 f303 	mul.w	r3, r0, r3
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	00db      	lsls	r3, r3, #3
 80078d2:	3332      	adds	r3, #50	; 0x32
 80078d4:	4a3c      	ldr	r2, [pc, #240]	; (80079c8 <UART_SetConfig+0x1c4>)
 80078d6:	fba2 2303 	umull	r2, r3, r2, r3
 80078da:	095b      	lsrs	r3, r3, #5
 80078dc:	005b      	lsls	r3, r3, #1
 80078de:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80078e2:	4419      	add	r1, r3
 80078e4:	68fa      	ldr	r2, [r7, #12]
 80078e6:	4613      	mov	r3, r2
 80078e8:	009b      	lsls	r3, r3, #2
 80078ea:	4413      	add	r3, r2
 80078ec:	009a      	lsls	r2, r3, #2
 80078ee:	441a      	add	r2, r3
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	005b      	lsls	r3, r3, #1
 80078f6:	fbb2 f2f3 	udiv	r2, r2, r3
 80078fa:	4b33      	ldr	r3, [pc, #204]	; (80079c8 <UART_SetConfig+0x1c4>)
 80078fc:	fba3 0302 	umull	r0, r3, r3, r2
 8007900:	095b      	lsrs	r3, r3, #5
 8007902:	2064      	movs	r0, #100	; 0x64
 8007904:	fb00 f303 	mul.w	r3, r0, r3
 8007908:	1ad3      	subs	r3, r2, r3
 800790a:	00db      	lsls	r3, r3, #3
 800790c:	3332      	adds	r3, #50	; 0x32
 800790e:	4a2e      	ldr	r2, [pc, #184]	; (80079c8 <UART_SetConfig+0x1c4>)
 8007910:	fba2 2303 	umull	r2, r3, r2, r3
 8007914:	095b      	lsrs	r3, r3, #5
 8007916:	f003 0207 	and.w	r2, r3, #7
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	440a      	add	r2, r1
 8007920:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007922:	e04a      	b.n	80079ba <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007924:	68fa      	ldr	r2, [r7, #12]
 8007926:	4613      	mov	r3, r2
 8007928:	009b      	lsls	r3, r3, #2
 800792a:	4413      	add	r3, r2
 800792c:	009a      	lsls	r2, r3, #2
 800792e:	441a      	add	r2, r3
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	685b      	ldr	r3, [r3, #4]
 8007934:	009b      	lsls	r3, r3, #2
 8007936:	fbb2 f3f3 	udiv	r3, r2, r3
 800793a:	4a23      	ldr	r2, [pc, #140]	; (80079c8 <UART_SetConfig+0x1c4>)
 800793c:	fba2 2303 	umull	r2, r3, r2, r3
 8007940:	095b      	lsrs	r3, r3, #5
 8007942:	0119      	lsls	r1, r3, #4
 8007944:	68fa      	ldr	r2, [r7, #12]
 8007946:	4613      	mov	r3, r2
 8007948:	009b      	lsls	r3, r3, #2
 800794a:	4413      	add	r3, r2
 800794c:	009a      	lsls	r2, r3, #2
 800794e:	441a      	add	r2, r3
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	009b      	lsls	r3, r3, #2
 8007956:	fbb2 f2f3 	udiv	r2, r2, r3
 800795a:	4b1b      	ldr	r3, [pc, #108]	; (80079c8 <UART_SetConfig+0x1c4>)
 800795c:	fba3 0302 	umull	r0, r3, r3, r2
 8007960:	095b      	lsrs	r3, r3, #5
 8007962:	2064      	movs	r0, #100	; 0x64
 8007964:	fb00 f303 	mul.w	r3, r0, r3
 8007968:	1ad3      	subs	r3, r2, r3
 800796a:	011b      	lsls	r3, r3, #4
 800796c:	3332      	adds	r3, #50	; 0x32
 800796e:	4a16      	ldr	r2, [pc, #88]	; (80079c8 <UART_SetConfig+0x1c4>)
 8007970:	fba2 2303 	umull	r2, r3, r2, r3
 8007974:	095b      	lsrs	r3, r3, #5
 8007976:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800797a:	4419      	add	r1, r3
 800797c:	68fa      	ldr	r2, [r7, #12]
 800797e:	4613      	mov	r3, r2
 8007980:	009b      	lsls	r3, r3, #2
 8007982:	4413      	add	r3, r2
 8007984:	009a      	lsls	r2, r3, #2
 8007986:	441a      	add	r2, r3
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	fbb2 f2f3 	udiv	r2, r2, r3
 8007992:	4b0d      	ldr	r3, [pc, #52]	; (80079c8 <UART_SetConfig+0x1c4>)
 8007994:	fba3 0302 	umull	r0, r3, r3, r2
 8007998:	095b      	lsrs	r3, r3, #5
 800799a:	2064      	movs	r0, #100	; 0x64
 800799c:	fb00 f303 	mul.w	r3, r0, r3
 80079a0:	1ad3      	subs	r3, r2, r3
 80079a2:	011b      	lsls	r3, r3, #4
 80079a4:	3332      	adds	r3, #50	; 0x32
 80079a6:	4a08      	ldr	r2, [pc, #32]	; (80079c8 <UART_SetConfig+0x1c4>)
 80079a8:	fba2 2303 	umull	r2, r3, r2, r3
 80079ac:	095b      	lsrs	r3, r3, #5
 80079ae:	f003 020f 	and.w	r2, r3, #15
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	440a      	add	r2, r1
 80079b8:	609a      	str	r2, [r3, #8]
}
 80079ba:	bf00      	nop
 80079bc:	3710      	adds	r7, #16
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}
 80079c2:	bf00      	nop
 80079c4:	40013800 	.word	0x40013800
 80079c8:	51eb851f 	.word	0x51eb851f

080079cc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80079d0:	4904      	ldr	r1, [pc, #16]	; (80079e4 <MX_FATFS_Init+0x18>)
 80079d2:	4805      	ldr	r0, [pc, #20]	; (80079e8 <MX_FATFS_Init+0x1c>)
 80079d4:	f003 fb86 	bl	800b0e4 <FATFS_LinkDriver>
 80079d8:	4603      	mov	r3, r0
 80079da:	461a      	mov	r2, r3
 80079dc:	4b03      	ldr	r3, [pc, #12]	; (80079ec <MX_FATFS_Init+0x20>)
 80079de:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80079e0:	bf00      	nop
 80079e2:	bd80      	pop	{r7, pc}
 80079e4:	200025bc 	.word	0x200025bc
 80079e8:	20000078 	.word	0x20000078
 80079ec:	200025c0 	.word	0x200025c0

080079f0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80079f0:	b480      	push	{r7}
 80079f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80079f4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bc80      	pop	{r7}
 80079fc:	4770      	bx	lr

080079fe <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80079fe:	b580      	push	{r7, lr}
 8007a00:	b082      	sub	sp, #8
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	4603      	mov	r3, r0
 8007a06:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 8007a08:	79fb      	ldrb	r3, [r7, #7]
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f7f9 f8c8 	bl	8000ba0 <SD_disk_initialize>
 8007a10:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3708      	adds	r7, #8
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}

08007a1a <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007a1a:	b580      	push	{r7, lr}
 8007a1c:	b082      	sub	sp, #8
 8007a1e:	af00      	add	r7, sp, #0
 8007a20:	4603      	mov	r3, r0
 8007a22:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 8007a24:	79fb      	ldrb	r3, [r7, #7]
 8007a26:	4618      	mov	r0, r3
 8007a28:	f7f9 f9a0 	bl	8000d6c <SD_disk_status>
 8007a2c:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3708      	adds	r7, #8
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}

08007a36 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007a36:	b580      	push	{r7, lr}
 8007a38:	b084      	sub	sp, #16
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	60b9      	str	r1, [r7, #8]
 8007a3e:	607a      	str	r2, [r7, #4]
 8007a40:	603b      	str	r3, [r7, #0]
 8007a42:	4603      	mov	r3, r0
 8007a44:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 8007a46:	7bf8      	ldrb	r0, [r7, #15]
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	687a      	ldr	r2, [r7, #4]
 8007a4c:	68b9      	ldr	r1, [r7, #8]
 8007a4e:	f7f9 f9a1 	bl	8000d94 <SD_disk_read>
 8007a52:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3710      	adds	r7, #16
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60b9      	str	r1, [r7, #8]
 8007a64:	607a      	str	r2, [r7, #4]
 8007a66:	603b      	str	r3, [r7, #0]
 8007a68:	4603      	mov	r3, r0
 8007a6a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 8007a6c:	7bf8      	ldrb	r0, [r7, #15]
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	687a      	ldr	r2, [r7, #4]
 8007a72:	68b9      	ldr	r1, [r7, #8]
 8007a74:	f7f9 f9f8 	bl	8000e68 <SD_disk_write>
 8007a78:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	3710      	adds	r7, #16
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}

08007a82 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007a82:	b580      	push	{r7, lr}
 8007a84:	b082      	sub	sp, #8
 8007a86:	af00      	add	r7, sp, #0
 8007a88:	4603      	mov	r3, r0
 8007a8a:	603a      	str	r2, [r7, #0]
 8007a8c:	71fb      	strb	r3, [r7, #7]
 8007a8e:	460b      	mov	r3, r1
 8007a90:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 8007a92:	79b9      	ldrb	r1, [r7, #6]
 8007a94:	79fb      	ldrb	r3, [r7, #7]
 8007a96:	683a      	ldr	r2, [r7, #0]
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f7f9 fa69 	bl	8000f70 <SD_disk_ioctl>
 8007a9e:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3708      	adds	r7, #8
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	bd80      	pop	{r7, pc}

08007aa8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b084      	sub	sp, #16
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	4603      	mov	r3, r0
 8007ab0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007ab2:	79fb      	ldrb	r3, [r7, #7]
 8007ab4:	4a08      	ldr	r2, [pc, #32]	; (8007ad8 <disk_status+0x30>)
 8007ab6:	009b      	lsls	r3, r3, #2
 8007ab8:	4413      	add	r3, r2
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	79fa      	ldrb	r2, [r7, #7]
 8007ac0:	4905      	ldr	r1, [pc, #20]	; (8007ad8 <disk_status+0x30>)
 8007ac2:	440a      	add	r2, r1
 8007ac4:	7a12      	ldrb	r2, [r2, #8]
 8007ac6:	4610      	mov	r0, r2
 8007ac8:	4798      	blx	r3
 8007aca:	4603      	mov	r3, r0
 8007acc:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3710      	adds	r7, #16
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}
 8007ad8:	2000033c 	.word	0x2000033c

08007adc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b084      	sub	sp, #16
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007aea:	79fb      	ldrb	r3, [r7, #7]
 8007aec:	4a0d      	ldr	r2, [pc, #52]	; (8007b24 <disk_initialize+0x48>)
 8007aee:	5cd3      	ldrb	r3, [r2, r3]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d111      	bne.n	8007b18 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007af4:	79fb      	ldrb	r3, [r7, #7]
 8007af6:	4a0b      	ldr	r2, [pc, #44]	; (8007b24 <disk_initialize+0x48>)
 8007af8:	2101      	movs	r1, #1
 8007afa:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007afc:	79fb      	ldrb	r3, [r7, #7]
 8007afe:	4a09      	ldr	r2, [pc, #36]	; (8007b24 <disk_initialize+0x48>)
 8007b00:	009b      	lsls	r3, r3, #2
 8007b02:	4413      	add	r3, r2
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	79fa      	ldrb	r2, [r7, #7]
 8007b0a:	4906      	ldr	r1, [pc, #24]	; (8007b24 <disk_initialize+0x48>)
 8007b0c:	440a      	add	r2, r1
 8007b0e:	7a12      	ldrb	r2, [r2, #8]
 8007b10:	4610      	mov	r0, r2
 8007b12:	4798      	blx	r3
 8007b14:	4603      	mov	r3, r0
 8007b16:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	3710      	adds	r7, #16
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd80      	pop	{r7, pc}
 8007b22:	bf00      	nop
 8007b24:	2000033c 	.word	0x2000033c

08007b28 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007b28:	b590      	push	{r4, r7, lr}
 8007b2a:	b087      	sub	sp, #28
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	60b9      	str	r1, [r7, #8]
 8007b30:	607a      	str	r2, [r7, #4]
 8007b32:	603b      	str	r3, [r7, #0]
 8007b34:	4603      	mov	r3, r0
 8007b36:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007b38:	7bfb      	ldrb	r3, [r7, #15]
 8007b3a:	4a0a      	ldr	r2, [pc, #40]	; (8007b64 <disk_read+0x3c>)
 8007b3c:	009b      	lsls	r3, r3, #2
 8007b3e:	4413      	add	r3, r2
 8007b40:	685b      	ldr	r3, [r3, #4]
 8007b42:	689c      	ldr	r4, [r3, #8]
 8007b44:	7bfb      	ldrb	r3, [r7, #15]
 8007b46:	4a07      	ldr	r2, [pc, #28]	; (8007b64 <disk_read+0x3c>)
 8007b48:	4413      	add	r3, r2
 8007b4a:	7a18      	ldrb	r0, [r3, #8]
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	68b9      	ldr	r1, [r7, #8]
 8007b52:	47a0      	blx	r4
 8007b54:	4603      	mov	r3, r0
 8007b56:	75fb      	strb	r3, [r7, #23]
  return res;
 8007b58:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	371c      	adds	r7, #28
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	bd90      	pop	{r4, r7, pc}
 8007b62:	bf00      	nop
 8007b64:	2000033c 	.word	0x2000033c

08007b68 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007b68:	b590      	push	{r4, r7, lr}
 8007b6a:	b087      	sub	sp, #28
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	60b9      	str	r1, [r7, #8]
 8007b70:	607a      	str	r2, [r7, #4]
 8007b72:	603b      	str	r3, [r7, #0]
 8007b74:	4603      	mov	r3, r0
 8007b76:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007b78:	7bfb      	ldrb	r3, [r7, #15]
 8007b7a:	4a0a      	ldr	r2, [pc, #40]	; (8007ba4 <disk_write+0x3c>)
 8007b7c:	009b      	lsls	r3, r3, #2
 8007b7e:	4413      	add	r3, r2
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	68dc      	ldr	r4, [r3, #12]
 8007b84:	7bfb      	ldrb	r3, [r7, #15]
 8007b86:	4a07      	ldr	r2, [pc, #28]	; (8007ba4 <disk_write+0x3c>)
 8007b88:	4413      	add	r3, r2
 8007b8a:	7a18      	ldrb	r0, [r3, #8]
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	687a      	ldr	r2, [r7, #4]
 8007b90:	68b9      	ldr	r1, [r7, #8]
 8007b92:	47a0      	blx	r4
 8007b94:	4603      	mov	r3, r0
 8007b96:	75fb      	strb	r3, [r7, #23]
  return res;
 8007b98:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	371c      	adds	r7, #28
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd90      	pop	{r4, r7, pc}
 8007ba2:	bf00      	nop
 8007ba4:	2000033c 	.word	0x2000033c

08007ba8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b084      	sub	sp, #16
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	4603      	mov	r3, r0
 8007bb0:	603a      	str	r2, [r7, #0]
 8007bb2:	71fb      	strb	r3, [r7, #7]
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007bb8:	79fb      	ldrb	r3, [r7, #7]
 8007bba:	4a09      	ldr	r2, [pc, #36]	; (8007be0 <disk_ioctl+0x38>)
 8007bbc:	009b      	lsls	r3, r3, #2
 8007bbe:	4413      	add	r3, r2
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	691b      	ldr	r3, [r3, #16]
 8007bc4:	79fa      	ldrb	r2, [r7, #7]
 8007bc6:	4906      	ldr	r1, [pc, #24]	; (8007be0 <disk_ioctl+0x38>)
 8007bc8:	440a      	add	r2, r1
 8007bca:	7a10      	ldrb	r0, [r2, #8]
 8007bcc:	79b9      	ldrb	r1, [r7, #6]
 8007bce:	683a      	ldr	r2, [r7, #0]
 8007bd0:	4798      	blx	r3
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	73fb      	strb	r3, [r7, #15]
  return res;
 8007bd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3710      	adds	r7, #16
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}
 8007be0:	2000033c 	.word	0x2000033c

08007be4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007be4:	b480      	push	{r7}
 8007be6:	b085      	sub	sp, #20
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	3301      	adds	r3, #1
 8007bf0:	781b      	ldrb	r3, [r3, #0]
 8007bf2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007bf4:	89fb      	ldrh	r3, [r7, #14]
 8007bf6:	021b      	lsls	r3, r3, #8
 8007bf8:	b21a      	sxth	r2, r3
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	781b      	ldrb	r3, [r3, #0]
 8007bfe:	b21b      	sxth	r3, r3
 8007c00:	4313      	orrs	r3, r2
 8007c02:	b21b      	sxth	r3, r3
 8007c04:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007c06:	89fb      	ldrh	r3, [r7, #14]
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3714      	adds	r7, #20
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bc80      	pop	{r7}
 8007c10:	4770      	bx	lr

08007c12 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007c12:	b480      	push	{r7}
 8007c14:	b085      	sub	sp, #20
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	3303      	adds	r3, #3
 8007c1e:	781b      	ldrb	r3, [r3, #0]
 8007c20:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	021b      	lsls	r3, r3, #8
 8007c26:	687a      	ldr	r2, [r7, #4]
 8007c28:	3202      	adds	r2, #2
 8007c2a:	7812      	ldrb	r2, [r2, #0]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	021b      	lsls	r3, r3, #8
 8007c34:	687a      	ldr	r2, [r7, #4]
 8007c36:	3201      	adds	r2, #1
 8007c38:	7812      	ldrb	r2, [r2, #0]
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	021b      	lsls	r3, r3, #8
 8007c42:	687a      	ldr	r2, [r7, #4]
 8007c44:	7812      	ldrb	r2, [r2, #0]
 8007c46:	4313      	orrs	r3, r2
 8007c48:	60fb      	str	r3, [r7, #12]
	return rv;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3714      	adds	r7, #20
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bc80      	pop	{r7}
 8007c54:	4770      	bx	lr

08007c56 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007c56:	b480      	push	{r7}
 8007c58:	b083      	sub	sp, #12
 8007c5a:	af00      	add	r7, sp, #0
 8007c5c:	6078      	str	r0, [r7, #4]
 8007c5e:	460b      	mov	r3, r1
 8007c60:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	1c5a      	adds	r2, r3, #1
 8007c66:	607a      	str	r2, [r7, #4]
 8007c68:	887a      	ldrh	r2, [r7, #2]
 8007c6a:	b2d2      	uxtb	r2, r2
 8007c6c:	701a      	strb	r2, [r3, #0]
 8007c6e:	887b      	ldrh	r3, [r7, #2]
 8007c70:	0a1b      	lsrs	r3, r3, #8
 8007c72:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	1c5a      	adds	r2, r3, #1
 8007c78:	607a      	str	r2, [r7, #4]
 8007c7a:	887a      	ldrh	r2, [r7, #2]
 8007c7c:	b2d2      	uxtb	r2, r2
 8007c7e:	701a      	strb	r2, [r3, #0]
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bc80      	pop	{r7}
 8007c88:	4770      	bx	lr

08007c8a <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007c8a:	b480      	push	{r7}
 8007c8c:	b083      	sub	sp, #12
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
 8007c92:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	1c5a      	adds	r2, r3, #1
 8007c98:	607a      	str	r2, [r7, #4]
 8007c9a:	683a      	ldr	r2, [r7, #0]
 8007c9c:	b2d2      	uxtb	r2, r2
 8007c9e:	701a      	strb	r2, [r3, #0]
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	0a1b      	lsrs	r3, r3, #8
 8007ca4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	1c5a      	adds	r2, r3, #1
 8007caa:	607a      	str	r2, [r7, #4]
 8007cac:	683a      	ldr	r2, [r7, #0]
 8007cae:	b2d2      	uxtb	r2, r2
 8007cb0:	701a      	strb	r2, [r3, #0]
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	0a1b      	lsrs	r3, r3, #8
 8007cb6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	1c5a      	adds	r2, r3, #1
 8007cbc:	607a      	str	r2, [r7, #4]
 8007cbe:	683a      	ldr	r2, [r7, #0]
 8007cc0:	b2d2      	uxtb	r2, r2
 8007cc2:	701a      	strb	r2, [r3, #0]
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	0a1b      	lsrs	r3, r3, #8
 8007cc8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	1c5a      	adds	r2, r3, #1
 8007cce:	607a      	str	r2, [r7, #4]
 8007cd0:	683a      	ldr	r2, [r7, #0]
 8007cd2:	b2d2      	uxtb	r2, r2
 8007cd4:	701a      	strb	r2, [r3, #0]
}
 8007cd6:	bf00      	nop
 8007cd8:	370c      	adds	r7, #12
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bc80      	pop	{r7}
 8007cde:	4770      	bx	lr

08007ce0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007ce0:	b480      	push	{r7}
 8007ce2:	b087      	sub	sp, #28
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	60f8      	str	r0, [r7, #12]
 8007ce8:	60b9      	str	r1, [r7, #8]
 8007cea:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d00d      	beq.n	8007d16 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007cfa:	693a      	ldr	r2, [r7, #16]
 8007cfc:	1c53      	adds	r3, r2, #1
 8007cfe:	613b      	str	r3, [r7, #16]
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	1c59      	adds	r1, r3, #1
 8007d04:	6179      	str	r1, [r7, #20]
 8007d06:	7812      	ldrb	r2, [r2, #0]
 8007d08:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	3b01      	subs	r3, #1
 8007d0e:	607b      	str	r3, [r7, #4]
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d1f1      	bne.n	8007cfa <mem_cpy+0x1a>
	}
}
 8007d16:	bf00      	nop
 8007d18:	371c      	adds	r7, #28
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bc80      	pop	{r7}
 8007d1e:	4770      	bx	lr

08007d20 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007d20:	b480      	push	{r7}
 8007d22:	b087      	sub	sp, #28
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	60f8      	str	r0, [r7, #12]
 8007d28:	60b9      	str	r1, [r7, #8]
 8007d2a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	1c5a      	adds	r2, r3, #1
 8007d34:	617a      	str	r2, [r7, #20]
 8007d36:	68ba      	ldr	r2, [r7, #8]
 8007d38:	b2d2      	uxtb	r2, r2
 8007d3a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	3b01      	subs	r3, #1
 8007d40:	607b      	str	r3, [r7, #4]
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d1f3      	bne.n	8007d30 <mem_set+0x10>
}
 8007d48:	bf00      	nop
 8007d4a:	bf00      	nop
 8007d4c:	371c      	adds	r7, #28
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bc80      	pop	{r7}
 8007d52:	4770      	bx	lr

08007d54 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007d54:	b480      	push	{r7}
 8007d56:	b089      	sub	sp, #36	; 0x24
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	60f8      	str	r0, [r7, #12]
 8007d5c:	60b9      	str	r1, [r7, #8]
 8007d5e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	61fb      	str	r3, [r7, #28]
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007d6c:	69fb      	ldr	r3, [r7, #28]
 8007d6e:	1c5a      	adds	r2, r3, #1
 8007d70:	61fa      	str	r2, [r7, #28]
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	4619      	mov	r1, r3
 8007d76:	69bb      	ldr	r3, [r7, #24]
 8007d78:	1c5a      	adds	r2, r3, #1
 8007d7a:	61ba      	str	r2, [r7, #24]
 8007d7c:	781b      	ldrb	r3, [r3, #0]
 8007d7e:	1acb      	subs	r3, r1, r3
 8007d80:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	3b01      	subs	r3, #1
 8007d86:	607b      	str	r3, [r7, #4]
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d002      	beq.n	8007d94 <mem_cmp+0x40>
 8007d8e:	697b      	ldr	r3, [r7, #20]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d0eb      	beq.n	8007d6c <mem_cmp+0x18>

	return r;
 8007d94:	697b      	ldr	r3, [r7, #20]
}
 8007d96:	4618      	mov	r0, r3
 8007d98:	3724      	adds	r7, #36	; 0x24
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	bc80      	pop	{r7}
 8007d9e:	4770      	bx	lr

08007da0 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007da0:	b480      	push	{r7}
 8007da2:	b083      	sub	sp, #12
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007daa:	e002      	b.n	8007db2 <chk_chr+0x12>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	3301      	adds	r3, #1
 8007db0:	607b      	str	r3, [r7, #4]
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	781b      	ldrb	r3, [r3, #0]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d005      	beq.n	8007dc6 <chk_chr+0x26>
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	781b      	ldrb	r3, [r3, #0]
 8007dbe:	461a      	mov	r2, r3
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d1f2      	bne.n	8007dac <chk_chr+0xc>
	return *str;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	781b      	ldrb	r3, [r3, #0]
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	370c      	adds	r7, #12
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bc80      	pop	{r7}
 8007dd2:	4770      	bx	lr

08007dd4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b085      	sub	sp, #20
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
 8007ddc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007dde:	2300      	movs	r3, #0
 8007de0:	60bb      	str	r3, [r7, #8]
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	60fb      	str	r3, [r7, #12]
 8007de6:	e029      	b.n	8007e3c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007de8:	4a26      	ldr	r2, [pc, #152]	; (8007e84 <chk_lock+0xb0>)
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	011b      	lsls	r3, r3, #4
 8007dee:	4413      	add	r3, r2
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d01d      	beq.n	8007e32 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007df6:	4a23      	ldr	r2, [pc, #140]	; (8007e84 <chk_lock+0xb0>)
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	011b      	lsls	r3, r3, #4
 8007dfc:	4413      	add	r3, r2
 8007dfe:	681a      	ldr	r2, [r3, #0]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	429a      	cmp	r2, r3
 8007e06:	d116      	bne.n	8007e36 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007e08:	4a1e      	ldr	r2, [pc, #120]	; (8007e84 <chk_lock+0xb0>)
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	011b      	lsls	r3, r3, #4
 8007e0e:	4413      	add	r3, r2
 8007e10:	3304      	adds	r3, #4
 8007e12:	681a      	ldr	r2, [r3, #0]
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d10c      	bne.n	8007e36 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007e1c:	4a19      	ldr	r2, [pc, #100]	; (8007e84 <chk_lock+0xb0>)
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	011b      	lsls	r3, r3, #4
 8007e22:	4413      	add	r3, r2
 8007e24:	3308      	adds	r3, #8
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d102      	bne.n	8007e36 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007e30:	e007      	b.n	8007e42 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007e32:	2301      	movs	r3, #1
 8007e34:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	3301      	adds	r3, #1
 8007e3a:	60fb      	str	r3, [r7, #12]
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	2b01      	cmp	r3, #1
 8007e40:	d9d2      	bls.n	8007de8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2b02      	cmp	r3, #2
 8007e46:	d109      	bne.n	8007e5c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007e48:	68bb      	ldr	r3, [r7, #8]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d102      	bne.n	8007e54 <chk_lock+0x80>
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	2b02      	cmp	r3, #2
 8007e52:	d101      	bne.n	8007e58 <chk_lock+0x84>
 8007e54:	2300      	movs	r3, #0
 8007e56:	e010      	b.n	8007e7a <chk_lock+0xa6>
 8007e58:	2312      	movs	r3, #18
 8007e5a:	e00e      	b.n	8007e7a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d108      	bne.n	8007e74 <chk_lock+0xa0>
 8007e62:	4a08      	ldr	r2, [pc, #32]	; (8007e84 <chk_lock+0xb0>)
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	011b      	lsls	r3, r3, #4
 8007e68:	4413      	add	r3, r2
 8007e6a:	330c      	adds	r3, #12
 8007e6c:	881b      	ldrh	r3, [r3, #0]
 8007e6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e72:	d101      	bne.n	8007e78 <chk_lock+0xa4>
 8007e74:	2310      	movs	r3, #16
 8007e76:	e000      	b.n	8007e7a <chk_lock+0xa6>
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3714      	adds	r7, #20
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bc80      	pop	{r7}
 8007e82:	4770      	bx	lr
 8007e84:	2000011c 	.word	0x2000011c

08007e88 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b083      	sub	sp, #12
 8007e8c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	607b      	str	r3, [r7, #4]
 8007e92:	e002      	b.n	8007e9a <enq_lock+0x12>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	3301      	adds	r3, #1
 8007e98:	607b      	str	r3, [r7, #4]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d806      	bhi.n	8007eae <enq_lock+0x26>
 8007ea0:	4a08      	ldr	r2, [pc, #32]	; (8007ec4 <enq_lock+0x3c>)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	011b      	lsls	r3, r3, #4
 8007ea6:	4413      	add	r3, r2
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d1f2      	bne.n	8007e94 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2b02      	cmp	r3, #2
 8007eb2:	bf14      	ite	ne
 8007eb4:	2301      	movne	r3, #1
 8007eb6:	2300      	moveq	r3, #0
 8007eb8:	b2db      	uxtb	r3, r3
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	370c      	adds	r7, #12
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bc80      	pop	{r7}
 8007ec2:	4770      	bx	lr
 8007ec4:	2000011c 	.word	0x2000011c

08007ec8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b085      	sub	sp, #20
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	60fb      	str	r3, [r7, #12]
 8007ed6:	e01f      	b.n	8007f18 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007ed8:	4a41      	ldr	r2, [pc, #260]	; (8007fe0 <inc_lock+0x118>)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	011b      	lsls	r3, r3, #4
 8007ede:	4413      	add	r3, r2
 8007ee0:	681a      	ldr	r2, [r3, #0]
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d113      	bne.n	8007f12 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007eea:	4a3d      	ldr	r2, [pc, #244]	; (8007fe0 <inc_lock+0x118>)
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	011b      	lsls	r3, r3, #4
 8007ef0:	4413      	add	r3, r2
 8007ef2:	3304      	adds	r3, #4
 8007ef4:	681a      	ldr	r2, [r3, #0]
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007efa:	429a      	cmp	r2, r3
 8007efc:	d109      	bne.n	8007f12 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007efe:	4a38      	ldr	r2, [pc, #224]	; (8007fe0 <inc_lock+0x118>)
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	011b      	lsls	r3, r3, #4
 8007f04:	4413      	add	r3, r2
 8007f06:	3308      	adds	r3, #8
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007f0e:	429a      	cmp	r2, r3
 8007f10:	d006      	beq.n	8007f20 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	3301      	adds	r3, #1
 8007f16:	60fb      	str	r3, [r7, #12]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d9dc      	bls.n	8007ed8 <inc_lock+0x10>
 8007f1e:	e000      	b.n	8007f22 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007f20:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	2b02      	cmp	r3, #2
 8007f26:	d132      	bne.n	8007f8e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	60fb      	str	r3, [r7, #12]
 8007f2c:	e002      	b.n	8007f34 <inc_lock+0x6c>
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	3301      	adds	r3, #1
 8007f32:	60fb      	str	r3, [r7, #12]
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d806      	bhi.n	8007f48 <inc_lock+0x80>
 8007f3a:	4a29      	ldr	r2, [pc, #164]	; (8007fe0 <inc_lock+0x118>)
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	011b      	lsls	r3, r3, #4
 8007f40:	4413      	add	r3, r2
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d1f2      	bne.n	8007f2e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d101      	bne.n	8007f52 <inc_lock+0x8a>
 8007f4e:	2300      	movs	r3, #0
 8007f50:	e040      	b.n	8007fd4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	4922      	ldr	r1, [pc, #136]	; (8007fe0 <inc_lock+0x118>)
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	011b      	lsls	r3, r3, #4
 8007f5c:	440b      	add	r3, r1
 8007f5e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	689a      	ldr	r2, [r3, #8]
 8007f64:	491e      	ldr	r1, [pc, #120]	; (8007fe0 <inc_lock+0x118>)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	011b      	lsls	r3, r3, #4
 8007f6a:	440b      	add	r3, r1
 8007f6c:	3304      	adds	r3, #4
 8007f6e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	695a      	ldr	r2, [r3, #20]
 8007f74:	491a      	ldr	r1, [pc, #104]	; (8007fe0 <inc_lock+0x118>)
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	011b      	lsls	r3, r3, #4
 8007f7a:	440b      	add	r3, r1
 8007f7c:	3308      	adds	r3, #8
 8007f7e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007f80:	4a17      	ldr	r2, [pc, #92]	; (8007fe0 <inc_lock+0x118>)
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	011b      	lsls	r3, r3, #4
 8007f86:	4413      	add	r3, r2
 8007f88:	330c      	adds	r3, #12
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d009      	beq.n	8007fa8 <inc_lock+0xe0>
 8007f94:	4a12      	ldr	r2, [pc, #72]	; (8007fe0 <inc_lock+0x118>)
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	011b      	lsls	r3, r3, #4
 8007f9a:	4413      	add	r3, r2
 8007f9c:	330c      	adds	r3, #12
 8007f9e:	881b      	ldrh	r3, [r3, #0]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d001      	beq.n	8007fa8 <inc_lock+0xe0>
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	e015      	b.n	8007fd4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d108      	bne.n	8007fc0 <inc_lock+0xf8>
 8007fae:	4a0c      	ldr	r2, [pc, #48]	; (8007fe0 <inc_lock+0x118>)
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	011b      	lsls	r3, r3, #4
 8007fb4:	4413      	add	r3, r2
 8007fb6:	330c      	adds	r3, #12
 8007fb8:	881b      	ldrh	r3, [r3, #0]
 8007fba:	3301      	adds	r3, #1
 8007fbc:	b29a      	uxth	r2, r3
 8007fbe:	e001      	b.n	8007fc4 <inc_lock+0xfc>
 8007fc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007fc4:	4906      	ldr	r1, [pc, #24]	; (8007fe0 <inc_lock+0x118>)
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	011b      	lsls	r3, r3, #4
 8007fca:	440b      	add	r3, r1
 8007fcc:	330c      	adds	r3, #12
 8007fce:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	3301      	adds	r3, #1
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3714      	adds	r7, #20
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bc80      	pop	{r7}
 8007fdc:	4770      	bx	lr
 8007fde:	bf00      	nop
 8007fe0:	2000011c 	.word	0x2000011c

08007fe4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b085      	sub	sp, #20
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	3b01      	subs	r3, #1
 8007ff0:	607b      	str	r3, [r7, #4]
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d825      	bhi.n	8008044 <dec_lock+0x60>
		n = Files[i].ctr;
 8007ff8:	4a16      	ldr	r2, [pc, #88]	; (8008054 <dec_lock+0x70>)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	011b      	lsls	r3, r3, #4
 8007ffe:	4413      	add	r3, r2
 8008000:	330c      	adds	r3, #12
 8008002:	881b      	ldrh	r3, [r3, #0]
 8008004:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008006:	89fb      	ldrh	r3, [r7, #14]
 8008008:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800800c:	d101      	bne.n	8008012 <dec_lock+0x2e>
 800800e:	2300      	movs	r3, #0
 8008010:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008012:	89fb      	ldrh	r3, [r7, #14]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d002      	beq.n	800801e <dec_lock+0x3a>
 8008018:	89fb      	ldrh	r3, [r7, #14]
 800801a:	3b01      	subs	r3, #1
 800801c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800801e:	4a0d      	ldr	r2, [pc, #52]	; (8008054 <dec_lock+0x70>)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	011b      	lsls	r3, r3, #4
 8008024:	4413      	add	r3, r2
 8008026:	330c      	adds	r3, #12
 8008028:	89fa      	ldrh	r2, [r7, #14]
 800802a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800802c:	89fb      	ldrh	r3, [r7, #14]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d105      	bne.n	800803e <dec_lock+0x5a>
 8008032:	4a08      	ldr	r2, [pc, #32]	; (8008054 <dec_lock+0x70>)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	011b      	lsls	r3, r3, #4
 8008038:	4413      	add	r3, r2
 800803a:	2200      	movs	r2, #0
 800803c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800803e:	2300      	movs	r3, #0
 8008040:	737b      	strb	r3, [r7, #13]
 8008042:	e001      	b.n	8008048 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008044:	2302      	movs	r3, #2
 8008046:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008048:	7b7b      	ldrb	r3, [r7, #13]
}
 800804a:	4618      	mov	r0, r3
 800804c:	3714      	adds	r7, #20
 800804e:	46bd      	mov	sp, r7
 8008050:	bc80      	pop	{r7}
 8008052:	4770      	bx	lr
 8008054:	2000011c 	.word	0x2000011c

08008058 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008058:	b480      	push	{r7}
 800805a:	b085      	sub	sp, #20
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008060:	2300      	movs	r3, #0
 8008062:	60fb      	str	r3, [r7, #12]
 8008064:	e010      	b.n	8008088 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008066:	4a0d      	ldr	r2, [pc, #52]	; (800809c <clear_lock+0x44>)
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	011b      	lsls	r3, r3, #4
 800806c:	4413      	add	r3, r2
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	687a      	ldr	r2, [r7, #4]
 8008072:	429a      	cmp	r2, r3
 8008074:	d105      	bne.n	8008082 <clear_lock+0x2a>
 8008076:	4a09      	ldr	r2, [pc, #36]	; (800809c <clear_lock+0x44>)
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	011b      	lsls	r3, r3, #4
 800807c:	4413      	add	r3, r2
 800807e:	2200      	movs	r2, #0
 8008080:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	3301      	adds	r3, #1
 8008086:	60fb      	str	r3, [r7, #12]
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	2b01      	cmp	r3, #1
 800808c:	d9eb      	bls.n	8008066 <clear_lock+0xe>
	}
}
 800808e:	bf00      	nop
 8008090:	bf00      	nop
 8008092:	3714      	adds	r7, #20
 8008094:	46bd      	mov	sp, r7
 8008096:	bc80      	pop	{r7}
 8008098:	4770      	bx	lr
 800809a:	bf00      	nop
 800809c:	2000011c 	.word	0x2000011c

080080a0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b086      	sub	sp, #24
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80080a8:	2300      	movs	r3, #0
 80080aa:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	78db      	ldrb	r3, [r3, #3]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d034      	beq.n	800811e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080b8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	7858      	ldrb	r0, [r3, #1]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80080c4:	2301      	movs	r3, #1
 80080c6:	697a      	ldr	r2, [r7, #20]
 80080c8:	f7ff fd4e 	bl	8007b68 <disk_write>
 80080cc:	4603      	mov	r3, r0
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d002      	beq.n	80080d8 <sync_window+0x38>
			res = FR_DISK_ERR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	73fb      	strb	r3, [r7, #15]
 80080d6:	e022      	b.n	800811e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2200      	movs	r2, #0
 80080dc:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080e2:	697a      	ldr	r2, [r7, #20]
 80080e4:	1ad2      	subs	r2, r2, r3
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	6a1b      	ldr	r3, [r3, #32]
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d217      	bcs.n	800811e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	789b      	ldrb	r3, [r3, #2]
 80080f2:	613b      	str	r3, [r7, #16]
 80080f4:	e010      	b.n	8008118 <sync_window+0x78>
					wsect += fs->fsize;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6a1b      	ldr	r3, [r3, #32]
 80080fa:	697a      	ldr	r2, [r7, #20]
 80080fc:	4413      	add	r3, r2
 80080fe:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	7858      	ldrb	r0, [r3, #1]
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800810a:	2301      	movs	r3, #1
 800810c:	697a      	ldr	r2, [r7, #20]
 800810e:	f7ff fd2b 	bl	8007b68 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008112:	693b      	ldr	r3, [r7, #16]
 8008114:	3b01      	subs	r3, #1
 8008116:	613b      	str	r3, [r7, #16]
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	2b01      	cmp	r3, #1
 800811c:	d8eb      	bhi.n	80080f6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800811e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008120:	4618      	mov	r0, r3
 8008122:	3718      	adds	r7, #24
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b084      	sub	sp, #16
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
 8008130:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008132:	2300      	movs	r3, #0
 8008134:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800813a:	683a      	ldr	r2, [r7, #0]
 800813c:	429a      	cmp	r2, r3
 800813e:	d01b      	beq.n	8008178 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f7ff ffad 	bl	80080a0 <sync_window>
 8008146:	4603      	mov	r3, r0
 8008148:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800814a:	7bfb      	ldrb	r3, [r7, #15]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d113      	bne.n	8008178 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	7858      	ldrb	r0, [r3, #1]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800815a:	2301      	movs	r3, #1
 800815c:	683a      	ldr	r2, [r7, #0]
 800815e:	f7ff fce3 	bl	8007b28 <disk_read>
 8008162:	4603      	mov	r3, r0
 8008164:	2b00      	cmp	r3, #0
 8008166:	d004      	beq.n	8008172 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008168:	f04f 33ff 	mov.w	r3, #4294967295
 800816c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800816e:	2301      	movs	r3, #1
 8008170:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	683a      	ldr	r2, [r7, #0]
 8008176:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8008178:	7bfb      	ldrb	r3, [r7, #15]
}
 800817a:	4618      	mov	r0, r3
 800817c:	3710      	adds	r7, #16
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}
	...

08008184 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b084      	sub	sp, #16
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f7ff ff87 	bl	80080a0 <sync_window>
 8008192:	4603      	mov	r3, r0
 8008194:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008196:	7bfb      	ldrb	r3, [r7, #15]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d159      	bne.n	8008250 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	781b      	ldrb	r3, [r3, #0]
 80081a0:	2b03      	cmp	r3, #3
 80081a2:	d149      	bne.n	8008238 <sync_fs+0xb4>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	791b      	ldrb	r3, [r3, #4]
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d145      	bne.n	8008238 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	899b      	ldrh	r3, [r3, #12]
 80081b6:	461a      	mov	r2, r3
 80081b8:	2100      	movs	r1, #0
 80081ba:	f7ff fdb1 	bl	8007d20 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	3338      	adds	r3, #56	; 0x38
 80081c2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80081c6:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80081ca:	4618      	mov	r0, r3
 80081cc:	f7ff fd43 	bl	8007c56 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	3338      	adds	r3, #56	; 0x38
 80081d4:	4921      	ldr	r1, [pc, #132]	; (800825c <sync_fs+0xd8>)
 80081d6:	4618      	mov	r0, r3
 80081d8:	f7ff fd57 	bl	8007c8a <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	3338      	adds	r3, #56	; 0x38
 80081e0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80081e4:	491e      	ldr	r1, [pc, #120]	; (8008260 <sync_fs+0xdc>)
 80081e6:	4618      	mov	r0, r3
 80081e8:	f7ff fd4f 	bl	8007c8a <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	3338      	adds	r3, #56	; 0x38
 80081f0:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	699b      	ldr	r3, [r3, #24]
 80081f8:	4619      	mov	r1, r3
 80081fa:	4610      	mov	r0, r2
 80081fc:	f7ff fd45 	bl	8007c8a <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	3338      	adds	r3, #56	; 0x38
 8008204:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	695b      	ldr	r3, [r3, #20]
 800820c:	4619      	mov	r1, r3
 800820e:	4610      	mov	r0, r2
 8008210:	f7ff fd3b 	bl	8007c8a <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008218:	1c5a      	adds	r2, r3, #1
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	7858      	ldrb	r0, [r3, #1]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800822c:	2301      	movs	r3, #1
 800822e:	f7ff fc9b 	bl	8007b68 <disk_write>
			fs->fsi_flag = 0;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2200      	movs	r2, #0
 8008236:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	785b      	ldrb	r3, [r3, #1]
 800823c:	2200      	movs	r2, #0
 800823e:	2100      	movs	r1, #0
 8008240:	4618      	mov	r0, r3
 8008242:	f7ff fcb1 	bl	8007ba8 <disk_ioctl>
 8008246:	4603      	mov	r3, r0
 8008248:	2b00      	cmp	r3, #0
 800824a:	d001      	beq.n	8008250 <sync_fs+0xcc>
 800824c:	2301      	movs	r3, #1
 800824e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008250:	7bfb      	ldrb	r3, [r7, #15]
}
 8008252:	4618      	mov	r0, r3
 8008254:	3710      	adds	r7, #16
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}
 800825a:	bf00      	nop
 800825c:	41615252 	.word	0x41615252
 8008260:	61417272 	.word	0x61417272

08008264 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008264:	b480      	push	{r7}
 8008266:	b083      	sub	sp, #12
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
 800826c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	3b02      	subs	r3, #2
 8008272:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	69db      	ldr	r3, [r3, #28]
 8008278:	3b02      	subs	r3, #2
 800827a:	683a      	ldr	r2, [r7, #0]
 800827c:	429a      	cmp	r2, r3
 800827e:	d301      	bcc.n	8008284 <clust2sect+0x20>
 8008280:	2300      	movs	r3, #0
 8008282:	e008      	b.n	8008296 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	895b      	ldrh	r3, [r3, #10]
 8008288:	461a      	mov	r2, r3
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	fb03 f202 	mul.w	r2, r3, r2
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008294:	4413      	add	r3, r2
}
 8008296:	4618      	mov	r0, r3
 8008298:	370c      	adds	r7, #12
 800829a:	46bd      	mov	sp, r7
 800829c:	bc80      	pop	{r7}
 800829e:	4770      	bx	lr

080082a0 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b086      	sub	sp, #24
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
 80082a8:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d904      	bls.n	80082c0 <get_fat+0x20>
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	69db      	ldr	r3, [r3, #28]
 80082ba:	683a      	ldr	r2, [r7, #0]
 80082bc:	429a      	cmp	r2, r3
 80082be:	d302      	bcc.n	80082c6 <get_fat+0x26>
		val = 1;	/* Internal error */
 80082c0:	2301      	movs	r3, #1
 80082c2:	617b      	str	r3, [r7, #20]
 80082c4:	e0bb      	b.n	800843e <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80082c6:	f04f 33ff 	mov.w	r3, #4294967295
 80082ca:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	781b      	ldrb	r3, [r3, #0]
 80082d0:	2b03      	cmp	r3, #3
 80082d2:	f000 8083 	beq.w	80083dc <get_fat+0x13c>
 80082d6:	2b03      	cmp	r3, #3
 80082d8:	f300 80a7 	bgt.w	800842a <get_fat+0x18a>
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d002      	beq.n	80082e6 <get_fat+0x46>
 80082e0:	2b02      	cmp	r3, #2
 80082e2:	d056      	beq.n	8008392 <get_fat+0xf2>
 80082e4:	e0a1      	b.n	800842a <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	60fb      	str	r3, [r7, #12]
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	085b      	lsrs	r3, r3, #1
 80082ee:	68fa      	ldr	r2, [r7, #12]
 80082f0:	4413      	add	r3, r2
 80082f2:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	899b      	ldrh	r3, [r3, #12]
 80082fc:	4619      	mov	r1, r3
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	fbb3 f3f1 	udiv	r3, r3, r1
 8008304:	4413      	add	r3, r2
 8008306:	4619      	mov	r1, r3
 8008308:	6938      	ldr	r0, [r7, #16]
 800830a:	f7ff ff0d 	bl	8008128 <move_window>
 800830e:	4603      	mov	r3, r0
 8008310:	2b00      	cmp	r3, #0
 8008312:	f040 808d 	bne.w	8008430 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	1c5a      	adds	r2, r3, #1
 800831a:	60fa      	str	r2, [r7, #12]
 800831c:	693a      	ldr	r2, [r7, #16]
 800831e:	8992      	ldrh	r2, [r2, #12]
 8008320:	fbb3 f1f2 	udiv	r1, r3, r2
 8008324:	fb02 f201 	mul.w	r2, r2, r1
 8008328:	1a9b      	subs	r3, r3, r2
 800832a:	693a      	ldr	r2, [r7, #16]
 800832c:	4413      	add	r3, r2
 800832e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008332:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	899b      	ldrh	r3, [r3, #12]
 800833c:	4619      	mov	r1, r3
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	fbb3 f3f1 	udiv	r3, r3, r1
 8008344:	4413      	add	r3, r2
 8008346:	4619      	mov	r1, r3
 8008348:	6938      	ldr	r0, [r7, #16]
 800834a:	f7ff feed 	bl	8008128 <move_window>
 800834e:	4603      	mov	r3, r0
 8008350:	2b00      	cmp	r3, #0
 8008352:	d16f      	bne.n	8008434 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	899b      	ldrh	r3, [r3, #12]
 8008358:	461a      	mov	r2, r3
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008360:	fb02 f201 	mul.w	r2, r2, r1
 8008364:	1a9b      	subs	r3, r3, r2
 8008366:	693a      	ldr	r2, [r7, #16]
 8008368:	4413      	add	r3, r2
 800836a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800836e:	021b      	lsls	r3, r3, #8
 8008370:	461a      	mov	r2, r3
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	4313      	orrs	r3, r2
 8008376:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	f003 0301 	and.w	r3, r3, #1
 800837e:	2b00      	cmp	r3, #0
 8008380:	d002      	beq.n	8008388 <get_fat+0xe8>
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	091b      	lsrs	r3, r3, #4
 8008386:	e002      	b.n	800838e <get_fat+0xee>
 8008388:	68bb      	ldr	r3, [r7, #8]
 800838a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800838e:	617b      	str	r3, [r7, #20]
			break;
 8008390:	e055      	b.n	800843e <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	899b      	ldrh	r3, [r3, #12]
 800839a:	085b      	lsrs	r3, r3, #1
 800839c:	b29b      	uxth	r3, r3
 800839e:	4619      	mov	r1, r3
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80083a6:	4413      	add	r3, r2
 80083a8:	4619      	mov	r1, r3
 80083aa:	6938      	ldr	r0, [r7, #16]
 80083ac:	f7ff febc 	bl	8008128 <move_window>
 80083b0:	4603      	mov	r3, r0
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d140      	bne.n	8008438 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80083b6:	693b      	ldr	r3, [r7, #16]
 80083b8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	005b      	lsls	r3, r3, #1
 80083c0:	693a      	ldr	r2, [r7, #16]
 80083c2:	8992      	ldrh	r2, [r2, #12]
 80083c4:	fbb3 f0f2 	udiv	r0, r3, r2
 80083c8:	fb02 f200 	mul.w	r2, r2, r0
 80083cc:	1a9b      	subs	r3, r3, r2
 80083ce:	440b      	add	r3, r1
 80083d0:	4618      	mov	r0, r3
 80083d2:	f7ff fc07 	bl	8007be4 <ld_word>
 80083d6:	4603      	mov	r3, r0
 80083d8:	617b      	str	r3, [r7, #20]
			break;
 80083da:	e030      	b.n	800843e <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80083dc:	693b      	ldr	r3, [r7, #16]
 80083de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80083e0:	693b      	ldr	r3, [r7, #16]
 80083e2:	899b      	ldrh	r3, [r3, #12]
 80083e4:	089b      	lsrs	r3, r3, #2
 80083e6:	b29b      	uxth	r3, r3
 80083e8:	4619      	mov	r1, r3
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	fbb3 f3f1 	udiv	r3, r3, r1
 80083f0:	4413      	add	r3, r2
 80083f2:	4619      	mov	r1, r3
 80083f4:	6938      	ldr	r0, [r7, #16]
 80083f6:	f7ff fe97 	bl	8008128 <move_window>
 80083fa:	4603      	mov	r3, r0
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d11d      	bne.n	800843c <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008400:	693b      	ldr	r3, [r7, #16]
 8008402:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	009b      	lsls	r3, r3, #2
 800840a:	693a      	ldr	r2, [r7, #16]
 800840c:	8992      	ldrh	r2, [r2, #12]
 800840e:	fbb3 f0f2 	udiv	r0, r3, r2
 8008412:	fb02 f200 	mul.w	r2, r2, r0
 8008416:	1a9b      	subs	r3, r3, r2
 8008418:	440b      	add	r3, r1
 800841a:	4618      	mov	r0, r3
 800841c:	f7ff fbf9 	bl	8007c12 <ld_dword>
 8008420:	4603      	mov	r3, r0
 8008422:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008426:	617b      	str	r3, [r7, #20]
			break;
 8008428:	e009      	b.n	800843e <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800842a:	2301      	movs	r3, #1
 800842c:	617b      	str	r3, [r7, #20]
 800842e:	e006      	b.n	800843e <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008430:	bf00      	nop
 8008432:	e004      	b.n	800843e <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008434:	bf00      	nop
 8008436:	e002      	b.n	800843e <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008438:	bf00      	nop
 800843a:	e000      	b.n	800843e <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800843c:	bf00      	nop
		}
	}

	return val;
 800843e:	697b      	ldr	r3, [r7, #20]
}
 8008440:	4618      	mov	r0, r3
 8008442:	3718      	adds	r7, #24
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008448:	b590      	push	{r4, r7, lr}
 800844a:	b089      	sub	sp, #36	; 0x24
 800844c:	af00      	add	r7, sp, #0
 800844e:	60f8      	str	r0, [r7, #12]
 8008450:	60b9      	str	r1, [r7, #8]
 8008452:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008454:	2302      	movs	r3, #2
 8008456:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	2b01      	cmp	r3, #1
 800845c:	f240 8102 	bls.w	8008664 <put_fat+0x21c>
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	69db      	ldr	r3, [r3, #28]
 8008464:	68ba      	ldr	r2, [r7, #8]
 8008466:	429a      	cmp	r2, r3
 8008468:	f080 80fc 	bcs.w	8008664 <put_fat+0x21c>
		switch (fs->fs_type) {
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	781b      	ldrb	r3, [r3, #0]
 8008470:	2b03      	cmp	r3, #3
 8008472:	f000 80b6 	beq.w	80085e2 <put_fat+0x19a>
 8008476:	2b03      	cmp	r3, #3
 8008478:	f300 80fd 	bgt.w	8008676 <put_fat+0x22e>
 800847c:	2b01      	cmp	r3, #1
 800847e:	d003      	beq.n	8008488 <put_fat+0x40>
 8008480:	2b02      	cmp	r3, #2
 8008482:	f000 8083 	beq.w	800858c <put_fat+0x144>
 8008486:	e0f6      	b.n	8008676 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	61bb      	str	r3, [r7, #24]
 800848c:	69bb      	ldr	r3, [r7, #24]
 800848e:	085b      	lsrs	r3, r3, #1
 8008490:	69ba      	ldr	r2, [r7, #24]
 8008492:	4413      	add	r3, r2
 8008494:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	899b      	ldrh	r3, [r3, #12]
 800849e:	4619      	mov	r1, r3
 80084a0:	69bb      	ldr	r3, [r7, #24]
 80084a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80084a6:	4413      	add	r3, r2
 80084a8:	4619      	mov	r1, r3
 80084aa:	68f8      	ldr	r0, [r7, #12]
 80084ac:	f7ff fe3c 	bl	8008128 <move_window>
 80084b0:	4603      	mov	r3, r0
 80084b2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80084b4:	7ffb      	ldrb	r3, [r7, #31]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	f040 80d6 	bne.w	8008668 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80084c2:	69bb      	ldr	r3, [r7, #24]
 80084c4:	1c5a      	adds	r2, r3, #1
 80084c6:	61ba      	str	r2, [r7, #24]
 80084c8:	68fa      	ldr	r2, [r7, #12]
 80084ca:	8992      	ldrh	r2, [r2, #12]
 80084cc:	fbb3 f0f2 	udiv	r0, r3, r2
 80084d0:	fb02 f200 	mul.w	r2, r2, r0
 80084d4:	1a9b      	subs	r3, r3, r2
 80084d6:	440b      	add	r3, r1
 80084d8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	f003 0301 	and.w	r3, r3, #1
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d00d      	beq.n	8008500 <put_fat+0xb8>
 80084e4:	697b      	ldr	r3, [r7, #20]
 80084e6:	781b      	ldrb	r3, [r3, #0]
 80084e8:	b25b      	sxtb	r3, r3
 80084ea:	f003 030f 	and.w	r3, r3, #15
 80084ee:	b25a      	sxtb	r2, r3
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	011b      	lsls	r3, r3, #4
 80084f6:	b25b      	sxtb	r3, r3
 80084f8:	4313      	orrs	r3, r2
 80084fa:	b25b      	sxtb	r3, r3
 80084fc:	b2db      	uxtb	r3, r3
 80084fe:	e001      	b.n	8008504 <put_fat+0xbc>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	b2db      	uxtb	r3, r3
 8008504:	697a      	ldr	r2, [r7, #20]
 8008506:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	2201      	movs	r2, #1
 800850c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	899b      	ldrh	r3, [r3, #12]
 8008516:	4619      	mov	r1, r3
 8008518:	69bb      	ldr	r3, [r7, #24]
 800851a:	fbb3 f3f1 	udiv	r3, r3, r1
 800851e:	4413      	add	r3, r2
 8008520:	4619      	mov	r1, r3
 8008522:	68f8      	ldr	r0, [r7, #12]
 8008524:	f7ff fe00 	bl	8008128 <move_window>
 8008528:	4603      	mov	r3, r0
 800852a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800852c:	7ffb      	ldrb	r3, [r7, #31]
 800852e:	2b00      	cmp	r3, #0
 8008530:	f040 809c 	bne.w	800866c <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	899b      	ldrh	r3, [r3, #12]
 800853e:	461a      	mov	r2, r3
 8008540:	69bb      	ldr	r3, [r7, #24]
 8008542:	fbb3 f0f2 	udiv	r0, r3, r2
 8008546:	fb02 f200 	mul.w	r2, r2, r0
 800854a:	1a9b      	subs	r3, r3, r2
 800854c:	440b      	add	r3, r1
 800854e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	f003 0301 	and.w	r3, r3, #1
 8008556:	2b00      	cmp	r3, #0
 8008558:	d003      	beq.n	8008562 <put_fat+0x11a>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	091b      	lsrs	r3, r3, #4
 800855e:	b2db      	uxtb	r3, r3
 8008560:	e00e      	b.n	8008580 <put_fat+0x138>
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	781b      	ldrb	r3, [r3, #0]
 8008566:	b25b      	sxtb	r3, r3
 8008568:	f023 030f 	bic.w	r3, r3, #15
 800856c:	b25a      	sxtb	r2, r3
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	0a1b      	lsrs	r3, r3, #8
 8008572:	b25b      	sxtb	r3, r3
 8008574:	f003 030f 	and.w	r3, r3, #15
 8008578:	b25b      	sxtb	r3, r3
 800857a:	4313      	orrs	r3, r2
 800857c:	b25b      	sxtb	r3, r3
 800857e:	b2db      	uxtb	r3, r3
 8008580:	697a      	ldr	r2, [r7, #20]
 8008582:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2201      	movs	r2, #1
 8008588:	70da      	strb	r2, [r3, #3]
			break;
 800858a:	e074      	b.n	8008676 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	899b      	ldrh	r3, [r3, #12]
 8008594:	085b      	lsrs	r3, r3, #1
 8008596:	b29b      	uxth	r3, r3
 8008598:	4619      	mov	r1, r3
 800859a:	68bb      	ldr	r3, [r7, #8]
 800859c:	fbb3 f3f1 	udiv	r3, r3, r1
 80085a0:	4413      	add	r3, r2
 80085a2:	4619      	mov	r1, r3
 80085a4:	68f8      	ldr	r0, [r7, #12]
 80085a6:	f7ff fdbf 	bl	8008128 <move_window>
 80085aa:	4603      	mov	r3, r0
 80085ac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80085ae:	7ffb      	ldrb	r3, [r7, #31]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d15d      	bne.n	8008670 <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	005b      	lsls	r3, r3, #1
 80085be:	68fa      	ldr	r2, [r7, #12]
 80085c0:	8992      	ldrh	r2, [r2, #12]
 80085c2:	fbb3 f0f2 	udiv	r0, r3, r2
 80085c6:	fb02 f200 	mul.w	r2, r2, r0
 80085ca:	1a9b      	subs	r3, r3, r2
 80085cc:	440b      	add	r3, r1
 80085ce:	687a      	ldr	r2, [r7, #4]
 80085d0:	b292      	uxth	r2, r2
 80085d2:	4611      	mov	r1, r2
 80085d4:	4618      	mov	r0, r3
 80085d6:	f7ff fb3e 	bl	8007c56 <st_word>
			fs->wflag = 1;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2201      	movs	r2, #1
 80085de:	70da      	strb	r2, [r3, #3]
			break;
 80085e0:	e049      	b.n	8008676 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	899b      	ldrh	r3, [r3, #12]
 80085ea:	089b      	lsrs	r3, r3, #2
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	4619      	mov	r1, r3
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80085f6:	4413      	add	r3, r2
 80085f8:	4619      	mov	r1, r3
 80085fa:	68f8      	ldr	r0, [r7, #12]
 80085fc:	f7ff fd94 	bl	8008128 <move_window>
 8008600:	4603      	mov	r3, r0
 8008602:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008604:	7ffb      	ldrb	r3, [r7, #31]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d134      	bne.n	8008674 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	009b      	lsls	r3, r3, #2
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	8992      	ldrh	r2, [r2, #12]
 800861e:	fbb3 f0f2 	udiv	r0, r3, r2
 8008622:	fb02 f200 	mul.w	r2, r2, r0
 8008626:	1a9b      	subs	r3, r3, r2
 8008628:	440b      	add	r3, r1
 800862a:	4618      	mov	r0, r3
 800862c:	f7ff faf1 	bl	8007c12 <ld_dword>
 8008630:	4603      	mov	r3, r0
 8008632:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008636:	4323      	orrs	r3, r4
 8008638:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	009b      	lsls	r3, r3, #2
 8008644:	68fa      	ldr	r2, [r7, #12]
 8008646:	8992      	ldrh	r2, [r2, #12]
 8008648:	fbb3 f0f2 	udiv	r0, r3, r2
 800864c:	fb02 f200 	mul.w	r2, r2, r0
 8008650:	1a9b      	subs	r3, r3, r2
 8008652:	440b      	add	r3, r1
 8008654:	6879      	ldr	r1, [r7, #4]
 8008656:	4618      	mov	r0, r3
 8008658:	f7ff fb17 	bl	8007c8a <st_dword>
			fs->wflag = 1;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2201      	movs	r2, #1
 8008660:	70da      	strb	r2, [r3, #3]
			break;
 8008662:	e008      	b.n	8008676 <put_fat+0x22e>
		}
	}
 8008664:	bf00      	nop
 8008666:	e006      	b.n	8008676 <put_fat+0x22e>
			if (res != FR_OK) break;
 8008668:	bf00      	nop
 800866a:	e004      	b.n	8008676 <put_fat+0x22e>
			if (res != FR_OK) break;
 800866c:	bf00      	nop
 800866e:	e002      	b.n	8008676 <put_fat+0x22e>
			if (res != FR_OK) break;
 8008670:	bf00      	nop
 8008672:	e000      	b.n	8008676 <put_fat+0x22e>
			if (res != FR_OK) break;
 8008674:	bf00      	nop
	return res;
 8008676:	7ffb      	ldrb	r3, [r7, #31]
}
 8008678:	4618      	mov	r0, r3
 800867a:	3724      	adds	r7, #36	; 0x24
 800867c:	46bd      	mov	sp, r7
 800867e:	bd90      	pop	{r4, r7, pc}

08008680 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b088      	sub	sp, #32
 8008684:	af00      	add	r7, sp, #0
 8008686:	60f8      	str	r0, [r7, #12]
 8008688:	60b9      	str	r1, [r7, #8]
 800868a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800868c:	2300      	movs	r3, #0
 800868e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008696:	68bb      	ldr	r3, [r7, #8]
 8008698:	2b01      	cmp	r3, #1
 800869a:	d904      	bls.n	80086a6 <remove_chain+0x26>
 800869c:	69bb      	ldr	r3, [r7, #24]
 800869e:	69db      	ldr	r3, [r3, #28]
 80086a0:	68ba      	ldr	r2, [r7, #8]
 80086a2:	429a      	cmp	r2, r3
 80086a4:	d301      	bcc.n	80086aa <remove_chain+0x2a>
 80086a6:	2302      	movs	r3, #2
 80086a8:	e04b      	b.n	8008742 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d00c      	beq.n	80086ca <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80086b0:	f04f 32ff 	mov.w	r2, #4294967295
 80086b4:	6879      	ldr	r1, [r7, #4]
 80086b6:	69b8      	ldr	r0, [r7, #24]
 80086b8:	f7ff fec6 	bl	8008448 <put_fat>
 80086bc:	4603      	mov	r3, r0
 80086be:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80086c0:	7ffb      	ldrb	r3, [r7, #31]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d001      	beq.n	80086ca <remove_chain+0x4a>
 80086c6:	7ffb      	ldrb	r3, [r7, #31]
 80086c8:	e03b      	b.n	8008742 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80086ca:	68b9      	ldr	r1, [r7, #8]
 80086cc:	68f8      	ldr	r0, [r7, #12]
 80086ce:	f7ff fde7 	bl	80082a0 <get_fat>
 80086d2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80086d4:	697b      	ldr	r3, [r7, #20]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d031      	beq.n	800873e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	2b01      	cmp	r3, #1
 80086de:	d101      	bne.n	80086e4 <remove_chain+0x64>
 80086e0:	2302      	movs	r3, #2
 80086e2:	e02e      	b.n	8008742 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086ea:	d101      	bne.n	80086f0 <remove_chain+0x70>
 80086ec:	2301      	movs	r3, #1
 80086ee:	e028      	b.n	8008742 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80086f0:	2200      	movs	r2, #0
 80086f2:	68b9      	ldr	r1, [r7, #8]
 80086f4:	69b8      	ldr	r0, [r7, #24]
 80086f6:	f7ff fea7 	bl	8008448 <put_fat>
 80086fa:	4603      	mov	r3, r0
 80086fc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 80086fe:	7ffb      	ldrb	r3, [r7, #31]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d001      	beq.n	8008708 <remove_chain+0x88>
 8008704:	7ffb      	ldrb	r3, [r7, #31]
 8008706:	e01c      	b.n	8008742 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008708:	69bb      	ldr	r3, [r7, #24]
 800870a:	699a      	ldr	r2, [r3, #24]
 800870c:	69bb      	ldr	r3, [r7, #24]
 800870e:	69db      	ldr	r3, [r3, #28]
 8008710:	3b02      	subs	r3, #2
 8008712:	429a      	cmp	r2, r3
 8008714:	d20b      	bcs.n	800872e <remove_chain+0xae>
			fs->free_clst++;
 8008716:	69bb      	ldr	r3, [r7, #24]
 8008718:	699b      	ldr	r3, [r3, #24]
 800871a:	1c5a      	adds	r2, r3, #1
 800871c:	69bb      	ldr	r3, [r7, #24]
 800871e:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8008720:	69bb      	ldr	r3, [r7, #24]
 8008722:	791b      	ldrb	r3, [r3, #4]
 8008724:	f043 0301 	orr.w	r3, r3, #1
 8008728:	b2da      	uxtb	r2, r3
 800872a:	69bb      	ldr	r3, [r7, #24]
 800872c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008732:	69bb      	ldr	r3, [r7, #24]
 8008734:	69db      	ldr	r3, [r3, #28]
 8008736:	68ba      	ldr	r2, [r7, #8]
 8008738:	429a      	cmp	r2, r3
 800873a:	d3c6      	bcc.n	80086ca <remove_chain+0x4a>
 800873c:	e000      	b.n	8008740 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800873e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008740:	2300      	movs	r3, #0
}
 8008742:	4618      	mov	r0, r3
 8008744:	3720      	adds	r7, #32
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}

0800874a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800874a:	b580      	push	{r7, lr}
 800874c:	b088      	sub	sp, #32
 800874e:	af00      	add	r7, sp, #0
 8008750:	6078      	str	r0, [r7, #4]
 8008752:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d10d      	bne.n	800877c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	695b      	ldr	r3, [r3, #20]
 8008764:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008766:	69bb      	ldr	r3, [r7, #24]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d004      	beq.n	8008776 <create_chain+0x2c>
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	69db      	ldr	r3, [r3, #28]
 8008770:	69ba      	ldr	r2, [r7, #24]
 8008772:	429a      	cmp	r2, r3
 8008774:	d31b      	bcc.n	80087ae <create_chain+0x64>
 8008776:	2301      	movs	r3, #1
 8008778:	61bb      	str	r3, [r7, #24]
 800877a:	e018      	b.n	80087ae <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800877c:	6839      	ldr	r1, [r7, #0]
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f7ff fd8e 	bl	80082a0 <get_fat>
 8008784:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2b01      	cmp	r3, #1
 800878a:	d801      	bhi.n	8008790 <create_chain+0x46>
 800878c:	2301      	movs	r3, #1
 800878e:	e070      	b.n	8008872 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008796:	d101      	bne.n	800879c <create_chain+0x52>
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	e06a      	b.n	8008872 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	69db      	ldr	r3, [r3, #28]
 80087a0:	68fa      	ldr	r2, [r7, #12]
 80087a2:	429a      	cmp	r2, r3
 80087a4:	d201      	bcs.n	80087aa <create_chain+0x60>
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	e063      	b.n	8008872 <create_chain+0x128>
		scl = clst;
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80087ae:	69bb      	ldr	r3, [r7, #24]
 80087b0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80087b2:	69fb      	ldr	r3, [r7, #28]
 80087b4:	3301      	adds	r3, #1
 80087b6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	69db      	ldr	r3, [r3, #28]
 80087bc:	69fa      	ldr	r2, [r7, #28]
 80087be:	429a      	cmp	r2, r3
 80087c0:	d307      	bcc.n	80087d2 <create_chain+0x88>
				ncl = 2;
 80087c2:	2302      	movs	r3, #2
 80087c4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80087c6:	69fa      	ldr	r2, [r7, #28]
 80087c8:	69bb      	ldr	r3, [r7, #24]
 80087ca:	429a      	cmp	r2, r3
 80087cc:	d901      	bls.n	80087d2 <create_chain+0x88>
 80087ce:	2300      	movs	r3, #0
 80087d0:	e04f      	b.n	8008872 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80087d2:	69f9      	ldr	r1, [r7, #28]
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f7ff fd63 	bl	80082a0 <get_fat>
 80087da:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d00e      	beq.n	8008800 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d003      	beq.n	80087f0 <create_chain+0xa6>
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087ee:	d101      	bne.n	80087f4 <create_chain+0xaa>
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	e03e      	b.n	8008872 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80087f4:	69fa      	ldr	r2, [r7, #28]
 80087f6:	69bb      	ldr	r3, [r7, #24]
 80087f8:	429a      	cmp	r2, r3
 80087fa:	d1da      	bne.n	80087b2 <create_chain+0x68>
 80087fc:	2300      	movs	r3, #0
 80087fe:	e038      	b.n	8008872 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008800:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008802:	f04f 32ff 	mov.w	r2, #4294967295
 8008806:	69f9      	ldr	r1, [r7, #28]
 8008808:	6938      	ldr	r0, [r7, #16]
 800880a:	f7ff fe1d 	bl	8008448 <put_fat>
 800880e:	4603      	mov	r3, r0
 8008810:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008812:	7dfb      	ldrb	r3, [r7, #23]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d109      	bne.n	800882c <create_chain+0xe2>
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d006      	beq.n	800882c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800881e:	69fa      	ldr	r2, [r7, #28]
 8008820:	6839      	ldr	r1, [r7, #0]
 8008822:	6938      	ldr	r0, [r7, #16]
 8008824:	f7ff fe10 	bl	8008448 <put_fat>
 8008828:	4603      	mov	r3, r0
 800882a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800882c:	7dfb      	ldrb	r3, [r7, #23]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d116      	bne.n	8008860 <create_chain+0x116>
		fs->last_clst = ncl;
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	69fa      	ldr	r2, [r7, #28]
 8008836:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	699a      	ldr	r2, [r3, #24]
 800883c:	693b      	ldr	r3, [r7, #16]
 800883e:	69db      	ldr	r3, [r3, #28]
 8008840:	3b02      	subs	r3, #2
 8008842:	429a      	cmp	r2, r3
 8008844:	d804      	bhi.n	8008850 <create_chain+0x106>
 8008846:	693b      	ldr	r3, [r7, #16]
 8008848:	699b      	ldr	r3, [r3, #24]
 800884a:	1e5a      	subs	r2, r3, #1
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8008850:	693b      	ldr	r3, [r7, #16]
 8008852:	791b      	ldrb	r3, [r3, #4]
 8008854:	f043 0301 	orr.w	r3, r3, #1
 8008858:	b2da      	uxtb	r2, r3
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	711a      	strb	r2, [r3, #4]
 800885e:	e007      	b.n	8008870 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008860:	7dfb      	ldrb	r3, [r7, #23]
 8008862:	2b01      	cmp	r3, #1
 8008864:	d102      	bne.n	800886c <create_chain+0x122>
 8008866:	f04f 33ff 	mov.w	r3, #4294967295
 800886a:	e000      	b.n	800886e <create_chain+0x124>
 800886c:	2301      	movs	r3, #1
 800886e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008870:	69fb      	ldr	r3, [r7, #28]
}
 8008872:	4618      	mov	r0, r3
 8008874:	3720      	adds	r7, #32
 8008876:	46bd      	mov	sp, r7
 8008878:	bd80      	pop	{r7, pc}

0800887a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800887a:	b480      	push	{r7}
 800887c:	b087      	sub	sp, #28
 800887e:	af00      	add	r7, sp, #0
 8008880:	6078      	str	r0, [r7, #4]
 8008882:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800888e:	3304      	adds	r3, #4
 8008890:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	899b      	ldrh	r3, [r3, #12]
 8008896:	461a      	mov	r2, r3
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	fbb3 f3f2 	udiv	r3, r3, r2
 800889e:	68fa      	ldr	r2, [r7, #12]
 80088a0:	8952      	ldrh	r2, [r2, #10]
 80088a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80088a6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	1d1a      	adds	r2, r3, #4
 80088ac:	613a      	str	r2, [r7, #16]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80088b2:	68bb      	ldr	r3, [r7, #8]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d101      	bne.n	80088bc <clmt_clust+0x42>
 80088b8:	2300      	movs	r3, #0
 80088ba:	e010      	b.n	80088de <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80088bc:	697a      	ldr	r2, [r7, #20]
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	429a      	cmp	r2, r3
 80088c2:	d307      	bcc.n	80088d4 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 80088c4:	697a      	ldr	r2, [r7, #20]
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	1ad3      	subs	r3, r2, r3
 80088ca:	617b      	str	r3, [r7, #20]
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	3304      	adds	r3, #4
 80088d0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80088d2:	e7e9      	b.n	80088a8 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 80088d4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	681a      	ldr	r2, [r3, #0]
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	4413      	add	r3, r2
}
 80088de:	4618      	mov	r0, r3
 80088e0:	371c      	adds	r7, #28
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bc80      	pop	{r7}
 80088e6:	4770      	bx	lr

080088e8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b086      	sub	sp, #24
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
 80088f0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80088fe:	d204      	bcs.n	800890a <dir_sdi+0x22>
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	f003 031f 	and.w	r3, r3, #31
 8008906:	2b00      	cmp	r3, #0
 8008908:	d001      	beq.n	800890e <dir_sdi+0x26>
		return FR_INT_ERR;
 800890a:	2302      	movs	r3, #2
 800890c:	e071      	b.n	80089f2 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	683a      	ldr	r2, [r7, #0]
 8008912:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	689b      	ldr	r3, [r3, #8]
 8008918:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d106      	bne.n	800892e <dir_sdi+0x46>
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	781b      	ldrb	r3, [r3, #0]
 8008924:	2b02      	cmp	r3, #2
 8008926:	d902      	bls.n	800892e <dir_sdi+0x46>
		clst = fs->dirbase;
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800892c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d10c      	bne.n	800894e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	095b      	lsrs	r3, r3, #5
 8008938:	693a      	ldr	r2, [r7, #16]
 800893a:	8912      	ldrh	r2, [r2, #8]
 800893c:	4293      	cmp	r3, r2
 800893e:	d301      	bcc.n	8008944 <dir_sdi+0x5c>
 8008940:	2302      	movs	r3, #2
 8008942:	e056      	b.n	80089f2 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8008944:	693b      	ldr	r3, [r7, #16]
 8008946:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	61da      	str	r2, [r3, #28]
 800894c:	e02d      	b.n	80089aa <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800894e:	693b      	ldr	r3, [r7, #16]
 8008950:	895b      	ldrh	r3, [r3, #10]
 8008952:	461a      	mov	r2, r3
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	899b      	ldrh	r3, [r3, #12]
 8008958:	fb03 f302 	mul.w	r3, r3, r2
 800895c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800895e:	e019      	b.n	8008994 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6979      	ldr	r1, [r7, #20]
 8008964:	4618      	mov	r0, r3
 8008966:	f7ff fc9b 	bl	80082a0 <get_fat>
 800896a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008972:	d101      	bne.n	8008978 <dir_sdi+0x90>
 8008974:	2301      	movs	r3, #1
 8008976:	e03c      	b.n	80089f2 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008978:	697b      	ldr	r3, [r7, #20]
 800897a:	2b01      	cmp	r3, #1
 800897c:	d904      	bls.n	8008988 <dir_sdi+0xa0>
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	69db      	ldr	r3, [r3, #28]
 8008982:	697a      	ldr	r2, [r7, #20]
 8008984:	429a      	cmp	r2, r3
 8008986:	d301      	bcc.n	800898c <dir_sdi+0xa4>
 8008988:	2302      	movs	r3, #2
 800898a:	e032      	b.n	80089f2 <dir_sdi+0x10a>
			ofs -= csz;
 800898c:	683a      	ldr	r2, [r7, #0]
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	1ad3      	subs	r3, r2, r3
 8008992:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008994:	683a      	ldr	r2, [r7, #0]
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	429a      	cmp	r2, r3
 800899a:	d2e1      	bcs.n	8008960 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800899c:	6979      	ldr	r1, [r7, #20]
 800899e:	6938      	ldr	r0, [r7, #16]
 80089a0:	f7ff fc60 	bl	8008264 <clust2sect>
 80089a4:	4602      	mov	r2, r0
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	697a      	ldr	r2, [r7, #20]
 80089ae:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	69db      	ldr	r3, [r3, #28]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d101      	bne.n	80089bc <dir_sdi+0xd4>
 80089b8:	2302      	movs	r3, #2
 80089ba:	e01a      	b.n	80089f2 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	69da      	ldr	r2, [r3, #28]
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	899b      	ldrh	r3, [r3, #12]
 80089c4:	4619      	mov	r1, r3
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	fbb3 f3f1 	udiv	r3, r3, r1
 80089cc:	441a      	add	r2, r3
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	899b      	ldrh	r3, [r3, #12]
 80089dc:	461a      	mov	r2, r3
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	fbb3 f0f2 	udiv	r0, r3, r2
 80089e4:	fb02 f200 	mul.w	r2, r2, r0
 80089e8:	1a9b      	subs	r3, r3, r2
 80089ea:	18ca      	adds	r2, r1, r3
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80089f0:	2300      	movs	r3, #0
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3718      	adds	r7, #24
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}

080089fa <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80089fa:	b580      	push	{r7, lr}
 80089fc:	b086      	sub	sp, #24
 80089fe:	af00      	add	r7, sp, #0
 8008a00:	6078      	str	r0, [r7, #4]
 8008a02:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	695b      	ldr	r3, [r3, #20]
 8008a0e:	3320      	adds	r3, #32
 8008a10:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	69db      	ldr	r3, [r3, #28]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d003      	beq.n	8008a22 <dir_next+0x28>
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008a20:	d301      	bcc.n	8008a26 <dir_next+0x2c>
 8008a22:	2304      	movs	r3, #4
 8008a24:	e0bb      	b.n	8008b9e <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	899b      	ldrh	r3, [r3, #12]
 8008a2a:	461a      	mov	r2, r3
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	fbb3 f1f2 	udiv	r1, r3, r2
 8008a32:	fb02 f201 	mul.w	r2, r2, r1
 8008a36:	1a9b      	subs	r3, r3, r2
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	f040 809d 	bne.w	8008b78 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	69db      	ldr	r3, [r3, #28]
 8008a42:	1c5a      	adds	r2, r3, #1
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	699b      	ldr	r3, [r3, #24]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d10b      	bne.n	8008a68 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	095b      	lsrs	r3, r3, #5
 8008a54:	68fa      	ldr	r2, [r7, #12]
 8008a56:	8912      	ldrh	r2, [r2, #8]
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	f0c0 808d 	bcc.w	8008b78 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2200      	movs	r2, #0
 8008a62:	61da      	str	r2, [r3, #28]
 8008a64:	2304      	movs	r3, #4
 8008a66:	e09a      	b.n	8008b9e <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	899b      	ldrh	r3, [r3, #12]
 8008a6c:	461a      	mov	r2, r3
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a74:	68fa      	ldr	r2, [r7, #12]
 8008a76:	8952      	ldrh	r2, [r2, #10]
 8008a78:	3a01      	subs	r2, #1
 8008a7a:	4013      	ands	r3, r2
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d17b      	bne.n	8008b78 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008a80:	687a      	ldr	r2, [r7, #4]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	699b      	ldr	r3, [r3, #24]
 8008a86:	4619      	mov	r1, r3
 8008a88:	4610      	mov	r0, r2
 8008a8a:	f7ff fc09 	bl	80082a0 <get_fat>
 8008a8e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008a90:	697b      	ldr	r3, [r7, #20]
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	d801      	bhi.n	8008a9a <dir_next+0xa0>
 8008a96:	2302      	movs	r3, #2
 8008a98:	e081      	b.n	8008b9e <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aa0:	d101      	bne.n	8008aa6 <dir_next+0xac>
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	e07b      	b.n	8008b9e <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	69db      	ldr	r3, [r3, #28]
 8008aaa:	697a      	ldr	r2, [r7, #20]
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d359      	bcc.n	8008b64 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d104      	bne.n	8008ac0 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	61da      	str	r2, [r3, #28]
 8008abc:	2304      	movs	r3, #4
 8008abe:	e06e      	b.n	8008b9e <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008ac0:	687a      	ldr	r2, [r7, #4]
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	699b      	ldr	r3, [r3, #24]
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	4610      	mov	r0, r2
 8008aca:	f7ff fe3e 	bl	800874a <create_chain>
 8008ace:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d101      	bne.n	8008ada <dir_next+0xe0>
 8008ad6:	2307      	movs	r3, #7
 8008ad8:	e061      	b.n	8008b9e <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	2b01      	cmp	r3, #1
 8008ade:	d101      	bne.n	8008ae4 <dir_next+0xea>
 8008ae0:	2302      	movs	r3, #2
 8008ae2:	e05c      	b.n	8008b9e <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008ae4:	697b      	ldr	r3, [r7, #20]
 8008ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aea:	d101      	bne.n	8008af0 <dir_next+0xf6>
 8008aec:	2301      	movs	r3, #1
 8008aee:	e056      	b.n	8008b9e <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008af0:	68f8      	ldr	r0, [r7, #12]
 8008af2:	f7ff fad5 	bl	80080a0 <sync_window>
 8008af6:	4603      	mov	r3, r0
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d001      	beq.n	8008b00 <dir_next+0x106>
 8008afc:	2301      	movs	r3, #1
 8008afe:	e04e      	b.n	8008b9e <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	899b      	ldrh	r3, [r3, #12]
 8008b0a:	461a      	mov	r2, r3
 8008b0c:	2100      	movs	r1, #0
 8008b0e:	f7ff f907 	bl	8007d20 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008b12:	2300      	movs	r3, #0
 8008b14:	613b      	str	r3, [r7, #16]
 8008b16:	6979      	ldr	r1, [r7, #20]
 8008b18:	68f8      	ldr	r0, [r7, #12]
 8008b1a:	f7ff fba3 	bl	8008264 <clust2sect>
 8008b1e:	4602      	mov	r2, r0
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	635a      	str	r2, [r3, #52]	; 0x34
 8008b24:	e012      	b.n	8008b4c <dir_next+0x152>
						fs->wflag = 1;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2201      	movs	r2, #1
 8008b2a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008b2c:	68f8      	ldr	r0, [r7, #12]
 8008b2e:	f7ff fab7 	bl	80080a0 <sync_window>
 8008b32:	4603      	mov	r3, r0
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d001      	beq.n	8008b3c <dir_next+0x142>
 8008b38:	2301      	movs	r3, #1
 8008b3a:	e030      	b.n	8008b9e <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008b3c:	693b      	ldr	r3, [r7, #16]
 8008b3e:	3301      	adds	r3, #1
 8008b40:	613b      	str	r3, [r7, #16]
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b46:	1c5a      	adds	r2, r3, #1
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	635a      	str	r2, [r3, #52]	; 0x34
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	895b      	ldrh	r3, [r3, #10]
 8008b50:	461a      	mov	r2, r3
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d3e6      	bcc.n	8008b26 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b5c:	693b      	ldr	r3, [r7, #16]
 8008b5e:	1ad2      	subs	r2, r2, r3
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	697a      	ldr	r2, [r7, #20]
 8008b68:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008b6a:	6979      	ldr	r1, [r7, #20]
 8008b6c:	68f8      	ldr	r0, [r7, #12]
 8008b6e:	f7ff fb79 	bl	8008264 <clust2sect>
 8008b72:	4602      	mov	r2, r0
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	68ba      	ldr	r2, [r7, #8]
 8008b7c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	899b      	ldrh	r3, [r3, #12]
 8008b88:	461a      	mov	r2, r3
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008b90:	fb02 f200 	mul.w	r2, r2, r0
 8008b94:	1a9b      	subs	r3, r3, r2
 8008b96:	18ca      	adds	r2, r1, r3
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008b9c:	2300      	movs	r3, #0
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3718      	adds	r7, #24
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}

08008ba6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008ba6:	b580      	push	{r7, lr}
 8008ba8:	b086      	sub	sp, #24
 8008baa:	af00      	add	r7, sp, #0
 8008bac:	6078      	str	r0, [r7, #4]
 8008bae:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008bb6:	2100      	movs	r1, #0
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f7ff fe95 	bl	80088e8 <dir_sdi>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008bc2:	7dfb      	ldrb	r3, [r7, #23]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d12b      	bne.n	8008c20 <dir_alloc+0x7a>
		n = 0;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	69db      	ldr	r3, [r3, #28]
 8008bd0:	4619      	mov	r1, r3
 8008bd2:	68f8      	ldr	r0, [r7, #12]
 8008bd4:	f7ff faa8 	bl	8008128 <move_window>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008bdc:	7dfb      	ldrb	r3, [r7, #23]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d11d      	bne.n	8008c1e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6a1b      	ldr	r3, [r3, #32]
 8008be6:	781b      	ldrb	r3, [r3, #0]
 8008be8:	2be5      	cmp	r3, #229	; 0xe5
 8008bea:	d004      	beq.n	8008bf6 <dir_alloc+0x50>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6a1b      	ldr	r3, [r3, #32]
 8008bf0:	781b      	ldrb	r3, [r3, #0]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d107      	bne.n	8008c06 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008bf6:	693b      	ldr	r3, [r7, #16]
 8008bf8:	3301      	adds	r3, #1
 8008bfa:	613b      	str	r3, [r7, #16]
 8008bfc:	693a      	ldr	r2, [r7, #16]
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	429a      	cmp	r2, r3
 8008c02:	d102      	bne.n	8008c0a <dir_alloc+0x64>
 8008c04:	e00c      	b.n	8008c20 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008c06:	2300      	movs	r3, #0
 8008c08:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008c0a:	2101      	movs	r1, #1
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f7ff fef4 	bl	80089fa <dir_next>
 8008c12:	4603      	mov	r3, r0
 8008c14:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008c16:	7dfb      	ldrb	r3, [r7, #23]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d0d7      	beq.n	8008bcc <dir_alloc+0x26>
 8008c1c:	e000      	b.n	8008c20 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008c1e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008c20:	7dfb      	ldrb	r3, [r7, #23]
 8008c22:	2b04      	cmp	r3, #4
 8008c24:	d101      	bne.n	8008c2a <dir_alloc+0x84>
 8008c26:	2307      	movs	r3, #7
 8008c28:	75fb      	strb	r3, [r7, #23]
	return res;
 8008c2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	3718      	adds	r7, #24
 8008c30:	46bd      	mov	sp, r7
 8008c32:	bd80      	pop	{r7, pc}

08008c34 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b084      	sub	sp, #16
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
 8008c3c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	331a      	adds	r3, #26
 8008c42:	4618      	mov	r0, r3
 8008c44:	f7fe ffce 	bl	8007be4 <ld_word>
 8008c48:	4603      	mov	r3, r0
 8008c4a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	781b      	ldrb	r3, [r3, #0]
 8008c50:	2b03      	cmp	r3, #3
 8008c52:	d109      	bne.n	8008c68 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	3314      	adds	r3, #20
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f7fe ffc3 	bl	8007be4 <ld_word>
 8008c5e:	4603      	mov	r3, r0
 8008c60:	041b      	lsls	r3, r3, #16
 8008c62:	68fa      	ldr	r2, [r7, #12]
 8008c64:	4313      	orrs	r3, r2
 8008c66:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008c68:	68fb      	ldr	r3, [r7, #12]
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3710      	adds	r7, #16
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}

08008c72 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008c72:	b580      	push	{r7, lr}
 8008c74:	b084      	sub	sp, #16
 8008c76:	af00      	add	r7, sp, #0
 8008c78:	60f8      	str	r0, [r7, #12]
 8008c7a:	60b9      	str	r1, [r7, #8]
 8008c7c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	331a      	adds	r3, #26
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	b292      	uxth	r2, r2
 8008c86:	4611      	mov	r1, r2
 8008c88:	4618      	mov	r0, r3
 8008c8a:	f7fe ffe4 	bl	8007c56 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	781b      	ldrb	r3, [r3, #0]
 8008c92:	2b03      	cmp	r3, #3
 8008c94:	d109      	bne.n	8008caa <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	f103 0214 	add.w	r2, r3, #20
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	0c1b      	lsrs	r3, r3, #16
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	4610      	mov	r0, r2
 8008ca6:	f7fe ffd6 	bl	8007c56 <st_word>
	}
}
 8008caa:	bf00      	nop
 8008cac:	3710      	adds	r7, #16
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}
	...

08008cb4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8008cb4:	b590      	push	{r4, r7, lr}
 8008cb6:	b087      	sub	sp, #28
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
 8008cbc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	331a      	adds	r3, #26
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f7fe ff8e 	bl	8007be4 <ld_word>
 8008cc8:	4603      	mov	r3, r0
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d001      	beq.n	8008cd2 <cmp_lfn+0x1e>
 8008cce:	2300      	movs	r3, #0
 8008cd0:	e059      	b.n	8008d86 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	781b      	ldrb	r3, [r3, #0]
 8008cd6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008cda:	1e5a      	subs	r2, r3, #1
 8008cdc:	4613      	mov	r3, r2
 8008cde:	005b      	lsls	r3, r3, #1
 8008ce0:	4413      	add	r3, r2
 8008ce2:	009b      	lsls	r3, r3, #2
 8008ce4:	4413      	add	r3, r2
 8008ce6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008ce8:	2301      	movs	r3, #1
 8008cea:	81fb      	strh	r3, [r7, #14]
 8008cec:	2300      	movs	r3, #0
 8008cee:	613b      	str	r3, [r7, #16]
 8008cf0:	e033      	b.n	8008d5a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8008cf2:	4a27      	ldr	r2, [pc, #156]	; (8008d90 <cmp_lfn+0xdc>)
 8008cf4:	693b      	ldr	r3, [r7, #16]
 8008cf6:	4413      	add	r3, r2
 8008cf8:	781b      	ldrb	r3, [r3, #0]
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	4413      	add	r3, r2
 8008d00:	4618      	mov	r0, r3
 8008d02:	f7fe ff6f 	bl	8007be4 <ld_word>
 8008d06:	4603      	mov	r3, r0
 8008d08:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8008d0a:	89fb      	ldrh	r3, [r7, #14]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d01a      	beq.n	8008d46 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	2bfe      	cmp	r3, #254	; 0xfe
 8008d14:	d812      	bhi.n	8008d3c <cmp_lfn+0x88>
 8008d16:	89bb      	ldrh	r3, [r7, #12]
 8008d18:	4618      	mov	r0, r3
 8008d1a:	f002 fa2d 	bl	800b178 <ff_wtoupper>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	461c      	mov	r4, r3
 8008d22:	697b      	ldr	r3, [r7, #20]
 8008d24:	1c5a      	adds	r2, r3, #1
 8008d26:	617a      	str	r2, [r7, #20]
 8008d28:	005b      	lsls	r3, r3, #1
 8008d2a:	687a      	ldr	r2, [r7, #4]
 8008d2c:	4413      	add	r3, r2
 8008d2e:	881b      	ldrh	r3, [r3, #0]
 8008d30:	4618      	mov	r0, r3
 8008d32:	f002 fa21 	bl	800b178 <ff_wtoupper>
 8008d36:	4603      	mov	r3, r0
 8008d38:	429c      	cmp	r4, r3
 8008d3a:	d001      	beq.n	8008d40 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	e022      	b.n	8008d86 <cmp_lfn+0xd2>
			}
			wc = uc;
 8008d40:	89bb      	ldrh	r3, [r7, #12]
 8008d42:	81fb      	strh	r3, [r7, #14]
 8008d44:	e006      	b.n	8008d54 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8008d46:	89bb      	ldrh	r3, [r7, #12]
 8008d48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d001      	beq.n	8008d54 <cmp_lfn+0xa0>
 8008d50:	2300      	movs	r3, #0
 8008d52:	e018      	b.n	8008d86 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	3301      	adds	r3, #1
 8008d58:	613b      	str	r3, [r7, #16]
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	2b0c      	cmp	r3, #12
 8008d5e:	d9c8      	bls.n	8008cf2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	781b      	ldrb	r3, [r3, #0]
 8008d64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d00b      	beq.n	8008d84 <cmp_lfn+0xd0>
 8008d6c:	89fb      	ldrh	r3, [r7, #14]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d008      	beq.n	8008d84 <cmp_lfn+0xd0>
 8008d72:	697b      	ldr	r3, [r7, #20]
 8008d74:	005b      	lsls	r3, r3, #1
 8008d76:	687a      	ldr	r2, [r7, #4]
 8008d78:	4413      	add	r3, r2
 8008d7a:	881b      	ldrh	r3, [r3, #0]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d001      	beq.n	8008d84 <cmp_lfn+0xd0>
 8008d80:	2300      	movs	r3, #0
 8008d82:	e000      	b.n	8008d86 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8008d84:	2301      	movs	r3, #1
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	371c      	adds	r7, #28
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd90      	pop	{r4, r7, pc}
 8008d8e:	bf00      	nop
 8008d90:	0800bcdc 	.word	0x0800bcdc

08008d94 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b088      	sub	sp, #32
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	60f8      	str	r0, [r7, #12]
 8008d9c:	60b9      	str	r1, [r7, #8]
 8008d9e:	4611      	mov	r1, r2
 8008da0:	461a      	mov	r2, r3
 8008da2:	460b      	mov	r3, r1
 8008da4:	71fb      	strb	r3, [r7, #7]
 8008da6:	4613      	mov	r3, r2
 8008da8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	330d      	adds	r3, #13
 8008dae:	79ba      	ldrb	r2, [r7, #6]
 8008db0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	330b      	adds	r3, #11
 8008db6:	220f      	movs	r2, #15
 8008db8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	330c      	adds	r3, #12
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	331a      	adds	r3, #26
 8008dc6:	2100      	movs	r1, #0
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f7fe ff44 	bl	8007c56 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8008dce:	79fb      	ldrb	r3, [r7, #7]
 8008dd0:	1e5a      	subs	r2, r3, #1
 8008dd2:	4613      	mov	r3, r2
 8008dd4:	005b      	lsls	r3, r3, #1
 8008dd6:	4413      	add	r3, r2
 8008dd8:	009b      	lsls	r3, r3, #2
 8008dda:	4413      	add	r3, r2
 8008ddc:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8008dde:	2300      	movs	r3, #0
 8008de0:	82fb      	strh	r3, [r7, #22]
 8008de2:	2300      	movs	r3, #0
 8008de4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8008de6:	8afb      	ldrh	r3, [r7, #22]
 8008de8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d007      	beq.n	8008e00 <put_lfn+0x6c>
 8008df0:	69fb      	ldr	r3, [r7, #28]
 8008df2:	1c5a      	adds	r2, r3, #1
 8008df4:	61fa      	str	r2, [r7, #28]
 8008df6:	005b      	lsls	r3, r3, #1
 8008df8:	68fa      	ldr	r2, [r7, #12]
 8008dfa:	4413      	add	r3, r2
 8008dfc:	881b      	ldrh	r3, [r3, #0]
 8008dfe:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8008e00:	4a17      	ldr	r2, [pc, #92]	; (8008e60 <put_lfn+0xcc>)
 8008e02:	69bb      	ldr	r3, [r7, #24]
 8008e04:	4413      	add	r3, r2
 8008e06:	781b      	ldrb	r3, [r3, #0]
 8008e08:	461a      	mov	r2, r3
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	4413      	add	r3, r2
 8008e0e:	8afa      	ldrh	r2, [r7, #22]
 8008e10:	4611      	mov	r1, r2
 8008e12:	4618      	mov	r0, r3
 8008e14:	f7fe ff1f 	bl	8007c56 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8008e18:	8afb      	ldrh	r3, [r7, #22]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d102      	bne.n	8008e24 <put_lfn+0x90>
 8008e1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008e22:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8008e24:	69bb      	ldr	r3, [r7, #24]
 8008e26:	3301      	adds	r3, #1
 8008e28:	61bb      	str	r3, [r7, #24]
 8008e2a:	69bb      	ldr	r3, [r7, #24]
 8008e2c:	2b0c      	cmp	r3, #12
 8008e2e:	d9da      	bls.n	8008de6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8008e30:	8afb      	ldrh	r3, [r7, #22]
 8008e32:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e36:	4293      	cmp	r3, r2
 8008e38:	d006      	beq.n	8008e48 <put_lfn+0xb4>
 8008e3a:	69fb      	ldr	r3, [r7, #28]
 8008e3c:	005b      	lsls	r3, r3, #1
 8008e3e:	68fa      	ldr	r2, [r7, #12]
 8008e40:	4413      	add	r3, r2
 8008e42:	881b      	ldrh	r3, [r3, #0]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d103      	bne.n	8008e50 <put_lfn+0xbc>
 8008e48:	79fb      	ldrb	r3, [r7, #7]
 8008e4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e4e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	79fa      	ldrb	r2, [r7, #7]
 8008e54:	701a      	strb	r2, [r3, #0]
}
 8008e56:	bf00      	nop
 8008e58:	3720      	adds	r7, #32
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}
 8008e5e:	bf00      	nop
 8008e60:	0800bcdc 	.word	0x0800bcdc

08008e64 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b08c      	sub	sp, #48	; 0x30
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	60f8      	str	r0, [r7, #12]
 8008e6c:	60b9      	str	r1, [r7, #8]
 8008e6e:	607a      	str	r2, [r7, #4]
 8008e70:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8008e72:	220b      	movs	r2, #11
 8008e74:	68b9      	ldr	r1, [r7, #8]
 8008e76:	68f8      	ldr	r0, [r7, #12]
 8008e78:	f7fe ff32 	bl	8007ce0 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8008e7c:	683b      	ldr	r3, [r7, #0]
 8008e7e:	2b05      	cmp	r3, #5
 8008e80:	d92b      	bls.n	8008eda <gen_numname+0x76>
		sr = seq;
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8008e86:	e022      	b.n	8008ece <gen_numname+0x6a>
			wc = *lfn++;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	1c9a      	adds	r2, r3, #2
 8008e8c:	607a      	str	r2, [r7, #4]
 8008e8e:	881b      	ldrh	r3, [r3, #0]
 8008e90:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 8008e92:	2300      	movs	r3, #0
 8008e94:	62bb      	str	r3, [r7, #40]	; 0x28
 8008e96:	e017      	b.n	8008ec8 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8008e98:	69fb      	ldr	r3, [r7, #28]
 8008e9a:	005a      	lsls	r2, r3, #1
 8008e9c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008e9e:	f003 0301 	and.w	r3, r3, #1
 8008ea2:	4413      	add	r3, r2
 8008ea4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8008ea6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008ea8:	085b      	lsrs	r3, r3, #1
 8008eaa:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8008eac:	69fb      	ldr	r3, [r7, #28]
 8008eae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d005      	beq.n	8008ec2 <gen_numname+0x5e>
 8008eb6:	69fb      	ldr	r3, [r7, #28]
 8008eb8:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8008ebc:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8008ec0:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8008ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	62bb      	str	r3, [r7, #40]	; 0x28
 8008ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eca:	2b0f      	cmp	r3, #15
 8008ecc:	d9e4      	bls.n	8008e98 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	881b      	ldrh	r3, [r3, #0]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d1d8      	bne.n	8008e88 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8008ed6:	69fb      	ldr	r3, [r7, #28]
 8008ed8:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8008eda:	2307      	movs	r3, #7
 8008edc:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	b2db      	uxtb	r3, r3
 8008ee2:	f003 030f 	and.w	r3, r3, #15
 8008ee6:	b2db      	uxtb	r3, r3
 8008ee8:	3330      	adds	r3, #48	; 0x30
 8008eea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8008eee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008ef2:	2b39      	cmp	r3, #57	; 0x39
 8008ef4:	d904      	bls.n	8008f00 <gen_numname+0x9c>
 8008ef6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008efa:	3307      	adds	r3, #7
 8008efc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8008f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f02:	1e5a      	subs	r2, r3, #1
 8008f04:	62ba      	str	r2, [r7, #40]	; 0x28
 8008f06:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008f0a:	4413      	add	r3, r2
 8008f0c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8008f10:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	091b      	lsrs	r3, r3, #4
 8008f18:	603b      	str	r3, [r7, #0]
	} while (seq);
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d1de      	bne.n	8008ede <gen_numname+0x7a>
	ns[i] = '~';
 8008f20:	f107 0214 	add.w	r2, r7, #20
 8008f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f26:	4413      	add	r3, r2
 8008f28:	227e      	movs	r2, #126	; 0x7e
 8008f2a:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	627b      	str	r3, [r7, #36]	; 0x24
 8008f30:	e002      	b.n	8008f38 <gen_numname+0xd4>
 8008f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f34:	3301      	adds	r3, #1
 8008f36:	627b      	str	r3, [r7, #36]	; 0x24
 8008f38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f3c:	429a      	cmp	r2, r3
 8008f3e:	d205      	bcs.n	8008f4c <gen_numname+0xe8>
 8008f40:	68fa      	ldr	r2, [r7, #12]
 8008f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f44:	4413      	add	r3, r2
 8008f46:	781b      	ldrb	r3, [r3, #0]
 8008f48:	2b20      	cmp	r3, #32
 8008f4a:	d1f2      	bne.n	8008f32 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8008f4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f4e:	2b07      	cmp	r3, #7
 8008f50:	d808      	bhi.n	8008f64 <gen_numname+0x100>
 8008f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f54:	1c5a      	adds	r2, r3, #1
 8008f56:	62ba      	str	r2, [r7, #40]	; 0x28
 8008f58:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008f5c:	4413      	add	r3, r2
 8008f5e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8008f62:	e000      	b.n	8008f66 <gen_numname+0x102>
 8008f64:	2120      	movs	r1, #32
 8008f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f68:	1c5a      	adds	r2, r3, #1
 8008f6a:	627a      	str	r2, [r7, #36]	; 0x24
 8008f6c:	68fa      	ldr	r2, [r7, #12]
 8008f6e:	4413      	add	r3, r2
 8008f70:	460a      	mov	r2, r1
 8008f72:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8008f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f76:	2b07      	cmp	r3, #7
 8008f78:	d9e8      	bls.n	8008f4c <gen_numname+0xe8>
}
 8008f7a:	bf00      	nop
 8008f7c:	bf00      	nop
 8008f7e:	3730      	adds	r7, #48	; 0x30
 8008f80:	46bd      	mov	sp, r7
 8008f82:	bd80      	pop	{r7, pc}

08008f84 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8008f84:	b480      	push	{r7}
 8008f86:	b085      	sub	sp, #20
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8008f90:	230b      	movs	r3, #11
 8008f92:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8008f94:	7bfb      	ldrb	r3, [r7, #15]
 8008f96:	b2da      	uxtb	r2, r3
 8008f98:	0852      	lsrs	r2, r2, #1
 8008f9a:	01db      	lsls	r3, r3, #7
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	b2da      	uxtb	r2, r3
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	1c59      	adds	r1, r3, #1
 8008fa4:	6079      	str	r1, [r7, #4]
 8008fa6:	781b      	ldrb	r3, [r3, #0]
 8008fa8:	4413      	add	r3, r2
 8008faa:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	3b01      	subs	r3, #1
 8008fb0:	60bb      	str	r3, [r7, #8]
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d1ed      	bne.n	8008f94 <sum_sfn+0x10>
	return sum;
 8008fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	3714      	adds	r7, #20
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bc80      	pop	{r7}
 8008fc2:	4770      	bx	lr

08008fc4 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b086      	sub	sp, #24
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008fd2:	2100      	movs	r1, #0
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f7ff fc87 	bl	80088e8 <dir_sdi>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008fde:	7dfb      	ldrb	r3, [r7, #23]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d001      	beq.n	8008fe8 <dir_find+0x24>
 8008fe4:	7dfb      	ldrb	r3, [r7, #23]
 8008fe6:	e0a9      	b.n	800913c <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008fe8:	23ff      	movs	r3, #255	; 0xff
 8008fea:	753b      	strb	r3, [r7, #20]
 8008fec:	7d3b      	ldrb	r3, [r7, #20]
 8008fee:	757b      	strb	r3, [r7, #21]
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f04f 32ff 	mov.w	r2, #4294967295
 8008ff6:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	69db      	ldr	r3, [r3, #28]
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	6938      	ldr	r0, [r7, #16]
 8009000:	f7ff f892 	bl	8008128 <move_window>
 8009004:	4603      	mov	r3, r0
 8009006:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009008:	7dfb      	ldrb	r3, [r7, #23]
 800900a:	2b00      	cmp	r3, #0
 800900c:	f040 8090 	bne.w	8009130 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6a1b      	ldr	r3, [r3, #32]
 8009014:	781b      	ldrb	r3, [r3, #0]
 8009016:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009018:	7dbb      	ldrb	r3, [r7, #22]
 800901a:	2b00      	cmp	r3, #0
 800901c:	d102      	bne.n	8009024 <dir_find+0x60>
 800901e:	2304      	movs	r3, #4
 8009020:	75fb      	strb	r3, [r7, #23]
 8009022:	e08a      	b.n	800913a <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	6a1b      	ldr	r3, [r3, #32]
 8009028:	330b      	adds	r3, #11
 800902a:	781b      	ldrb	r3, [r3, #0]
 800902c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009030:	73fb      	strb	r3, [r7, #15]
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	7bfa      	ldrb	r2, [r7, #15]
 8009036:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8009038:	7dbb      	ldrb	r3, [r7, #22]
 800903a:	2be5      	cmp	r3, #229	; 0xe5
 800903c:	d007      	beq.n	800904e <dir_find+0x8a>
 800903e:	7bfb      	ldrb	r3, [r7, #15]
 8009040:	f003 0308 	and.w	r3, r3, #8
 8009044:	2b00      	cmp	r3, #0
 8009046:	d009      	beq.n	800905c <dir_find+0x98>
 8009048:	7bfb      	ldrb	r3, [r7, #15]
 800904a:	2b0f      	cmp	r3, #15
 800904c:	d006      	beq.n	800905c <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800904e:	23ff      	movs	r3, #255	; 0xff
 8009050:	757b      	strb	r3, [r7, #21]
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f04f 32ff 	mov.w	r2, #4294967295
 8009058:	631a      	str	r2, [r3, #48]	; 0x30
 800905a:	e05e      	b.n	800911a <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800905c:	7bfb      	ldrb	r3, [r7, #15]
 800905e:	2b0f      	cmp	r3, #15
 8009060:	d136      	bne.n	80090d0 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800906c:	2b00      	cmp	r3, #0
 800906e:	d154      	bne.n	800911a <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8009070:	7dbb      	ldrb	r3, [r7, #22]
 8009072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009076:	2b00      	cmp	r3, #0
 8009078:	d00d      	beq.n	8009096 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	6a1b      	ldr	r3, [r3, #32]
 800907e:	7b5b      	ldrb	r3, [r3, #13]
 8009080:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8009082:	7dbb      	ldrb	r3, [r7, #22]
 8009084:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009088:	75bb      	strb	r3, [r7, #22]
 800908a:	7dbb      	ldrb	r3, [r7, #22]
 800908c:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	695a      	ldr	r2, [r3, #20]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009096:	7dba      	ldrb	r2, [r7, #22]
 8009098:	7d7b      	ldrb	r3, [r7, #21]
 800909a:	429a      	cmp	r2, r3
 800909c:	d115      	bne.n	80090ca <dir_find+0x106>
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6a1b      	ldr	r3, [r3, #32]
 80090a2:	330d      	adds	r3, #13
 80090a4:	781b      	ldrb	r3, [r3, #0]
 80090a6:	7d3a      	ldrb	r2, [r7, #20]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d10e      	bne.n	80090ca <dir_find+0x106>
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	691a      	ldr	r2, [r3, #16]
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6a1b      	ldr	r3, [r3, #32]
 80090b4:	4619      	mov	r1, r3
 80090b6:	4610      	mov	r0, r2
 80090b8:	f7ff fdfc 	bl	8008cb4 <cmp_lfn>
 80090bc:	4603      	mov	r3, r0
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d003      	beq.n	80090ca <dir_find+0x106>
 80090c2:	7d7b      	ldrb	r3, [r7, #21]
 80090c4:	3b01      	subs	r3, #1
 80090c6:	b2db      	uxtb	r3, r3
 80090c8:	e000      	b.n	80090cc <dir_find+0x108>
 80090ca:	23ff      	movs	r3, #255	; 0xff
 80090cc:	757b      	strb	r3, [r7, #21]
 80090ce:	e024      	b.n	800911a <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80090d0:	7d7b      	ldrb	r3, [r7, #21]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d109      	bne.n	80090ea <dir_find+0x126>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6a1b      	ldr	r3, [r3, #32]
 80090da:	4618      	mov	r0, r3
 80090dc:	f7ff ff52 	bl	8008f84 <sum_sfn>
 80090e0:	4603      	mov	r3, r0
 80090e2:	461a      	mov	r2, r3
 80090e4:	7d3b      	ldrb	r3, [r7, #20]
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d024      	beq.n	8009134 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80090f0:	f003 0301 	and.w	r3, r3, #1
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d10a      	bne.n	800910e <dir_find+0x14a>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	6a18      	ldr	r0, [r3, #32]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	3324      	adds	r3, #36	; 0x24
 8009100:	220b      	movs	r2, #11
 8009102:	4619      	mov	r1, r3
 8009104:	f7fe fe26 	bl	8007d54 <mem_cmp>
 8009108:	4603      	mov	r3, r0
 800910a:	2b00      	cmp	r3, #0
 800910c:	d014      	beq.n	8009138 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800910e:	23ff      	movs	r3, #255	; 0xff
 8009110:	757b      	strb	r3, [r7, #21]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	f04f 32ff 	mov.w	r2, #4294967295
 8009118:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800911a:	2100      	movs	r1, #0
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f7ff fc6c 	bl	80089fa <dir_next>
 8009122:	4603      	mov	r3, r0
 8009124:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009126:	7dfb      	ldrb	r3, [r7, #23]
 8009128:	2b00      	cmp	r3, #0
 800912a:	f43f af65 	beq.w	8008ff8 <dir_find+0x34>
 800912e:	e004      	b.n	800913a <dir_find+0x176>
		if (res != FR_OK) break;
 8009130:	bf00      	nop
 8009132:	e002      	b.n	800913a <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009134:	bf00      	nop
 8009136:	e000      	b.n	800913a <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009138:	bf00      	nop

	return res;
 800913a:	7dfb      	ldrb	r3, [r7, #23]
}
 800913c:	4618      	mov	r0, r3
 800913e:	3718      	adds	r7, #24
 8009140:	46bd      	mov	sp, r7
 8009142:	bd80      	pop	{r7, pc}

08009144 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009144:	b580      	push	{r7, lr}
 8009146:	b08c      	sub	sp, #48	; 0x30
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009158:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800915c:	2b00      	cmp	r3, #0
 800915e:	d001      	beq.n	8009164 <dir_register+0x20>
 8009160:	2306      	movs	r3, #6
 8009162:	e0e0      	b.n	8009326 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009164:	2300      	movs	r3, #0
 8009166:	627b      	str	r3, [r7, #36]	; 0x24
 8009168:	e002      	b.n	8009170 <dir_register+0x2c>
 800916a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800916c:	3301      	adds	r3, #1
 800916e:	627b      	str	r3, [r7, #36]	; 0x24
 8009170:	69fb      	ldr	r3, [r7, #28]
 8009172:	691a      	ldr	r2, [r3, #16]
 8009174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009176:	005b      	lsls	r3, r3, #1
 8009178:	4413      	add	r3, r2
 800917a:	881b      	ldrh	r3, [r3, #0]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d1f4      	bne.n	800916a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8009186:	f107 030c 	add.w	r3, r7, #12
 800918a:	220c      	movs	r2, #12
 800918c:	4618      	mov	r0, r3
 800918e:	f7fe fda7 	bl	8007ce0 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009192:	7dfb      	ldrb	r3, [r7, #23]
 8009194:	f003 0301 	and.w	r3, r3, #1
 8009198:	2b00      	cmp	r3, #0
 800919a:	d032      	beq.n	8009202 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2240      	movs	r2, #64	; 0x40
 80091a0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 80091a4:	2301      	movs	r3, #1
 80091a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80091a8:	e016      	b.n	80091d8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80091b0:	69fb      	ldr	r3, [r7, #28]
 80091b2:	691a      	ldr	r2, [r3, #16]
 80091b4:	f107 010c 	add.w	r1, r7, #12
 80091b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091ba:	f7ff fe53 	bl	8008e64 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80091be:	6878      	ldr	r0, [r7, #4]
 80091c0:	f7ff ff00 	bl	8008fc4 <dir_find>
 80091c4:	4603      	mov	r3, r0
 80091c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 80091ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d106      	bne.n	80091e0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80091d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091d4:	3301      	adds	r3, #1
 80091d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80091d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091da:	2b63      	cmp	r3, #99	; 0x63
 80091dc:	d9e5      	bls.n	80091aa <dir_register+0x66>
 80091de:	e000      	b.n	80091e2 <dir_register+0x9e>
			if (res != FR_OK) break;
 80091e0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80091e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091e4:	2b64      	cmp	r3, #100	; 0x64
 80091e6:	d101      	bne.n	80091ec <dir_register+0xa8>
 80091e8:	2307      	movs	r3, #7
 80091ea:	e09c      	b.n	8009326 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80091ec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80091f0:	2b04      	cmp	r3, #4
 80091f2:	d002      	beq.n	80091fa <dir_register+0xb6>
 80091f4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80091f8:	e095      	b.n	8009326 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80091fa:	7dfa      	ldrb	r2, [r7, #23]
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009202:	7dfb      	ldrb	r3, [r7, #23]
 8009204:	f003 0302 	and.w	r3, r3, #2
 8009208:	2b00      	cmp	r3, #0
 800920a:	d007      	beq.n	800921c <dir_register+0xd8>
 800920c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800920e:	330c      	adds	r3, #12
 8009210:	4a47      	ldr	r2, [pc, #284]	; (8009330 <dir_register+0x1ec>)
 8009212:	fba2 2303 	umull	r2, r3, r2, r3
 8009216:	089b      	lsrs	r3, r3, #2
 8009218:	3301      	adds	r3, #1
 800921a:	e000      	b.n	800921e <dir_register+0xda>
 800921c:	2301      	movs	r3, #1
 800921e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009220:	6a39      	ldr	r1, [r7, #32]
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f7ff fcbf 	bl	8008ba6 <dir_alloc>
 8009228:	4603      	mov	r3, r0
 800922a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800922e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009232:	2b00      	cmp	r3, #0
 8009234:	d148      	bne.n	80092c8 <dir_register+0x184>
 8009236:	6a3b      	ldr	r3, [r7, #32]
 8009238:	3b01      	subs	r3, #1
 800923a:	623b      	str	r3, [r7, #32]
 800923c:	6a3b      	ldr	r3, [r7, #32]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d042      	beq.n	80092c8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	695a      	ldr	r2, [r3, #20]
 8009246:	6a3b      	ldr	r3, [r7, #32]
 8009248:	015b      	lsls	r3, r3, #5
 800924a:	1ad3      	subs	r3, r2, r3
 800924c:	4619      	mov	r1, r3
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f7ff fb4a 	bl	80088e8 <dir_sdi>
 8009254:	4603      	mov	r3, r0
 8009256:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800925a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800925e:	2b00      	cmp	r3, #0
 8009260:	d132      	bne.n	80092c8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	3324      	adds	r3, #36	; 0x24
 8009266:	4618      	mov	r0, r3
 8009268:	f7ff fe8c 	bl	8008f84 <sum_sfn>
 800926c:	4603      	mov	r3, r0
 800926e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	69db      	ldr	r3, [r3, #28]
 8009274:	4619      	mov	r1, r3
 8009276:	69f8      	ldr	r0, [r7, #28]
 8009278:	f7fe ff56 	bl	8008128 <move_window>
 800927c:	4603      	mov	r3, r0
 800927e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8009282:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009286:	2b00      	cmp	r3, #0
 8009288:	d11d      	bne.n	80092c6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800928a:	69fb      	ldr	r3, [r7, #28]
 800928c:	6918      	ldr	r0, [r3, #16]
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6a19      	ldr	r1, [r3, #32]
 8009292:	6a3b      	ldr	r3, [r7, #32]
 8009294:	b2da      	uxtb	r2, r3
 8009296:	7efb      	ldrb	r3, [r7, #27]
 8009298:	f7ff fd7c 	bl	8008d94 <put_lfn>
				fs->wflag = 1;
 800929c:	69fb      	ldr	r3, [r7, #28]
 800929e:	2201      	movs	r2, #1
 80092a0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80092a2:	2100      	movs	r1, #0
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f7ff fba8 	bl	80089fa <dir_next>
 80092aa:	4603      	mov	r3, r0
 80092ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 80092b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d107      	bne.n	80092c8 <dir_register+0x184>
 80092b8:	6a3b      	ldr	r3, [r7, #32]
 80092ba:	3b01      	subs	r3, #1
 80092bc:	623b      	str	r3, [r7, #32]
 80092be:	6a3b      	ldr	r3, [r7, #32]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d1d5      	bne.n	8009270 <dir_register+0x12c>
 80092c4:	e000      	b.n	80092c8 <dir_register+0x184>
				if (res != FR_OK) break;
 80092c6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80092c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d128      	bne.n	8009322 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	69db      	ldr	r3, [r3, #28]
 80092d4:	4619      	mov	r1, r3
 80092d6:	69f8      	ldr	r0, [r7, #28]
 80092d8:	f7fe ff26 	bl	8008128 <move_window>
 80092dc:	4603      	mov	r3, r0
 80092de:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 80092e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d11b      	bne.n	8009322 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6a1b      	ldr	r3, [r3, #32]
 80092ee:	2220      	movs	r2, #32
 80092f0:	2100      	movs	r1, #0
 80092f2:	4618      	mov	r0, r3
 80092f4:	f7fe fd14 	bl	8007d20 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6a18      	ldr	r0, [r3, #32]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	3324      	adds	r3, #36	; 0x24
 8009300:	220b      	movs	r2, #11
 8009302:	4619      	mov	r1, r3
 8009304:	f7fe fcec 	bl	8007ce0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6a1b      	ldr	r3, [r3, #32]
 8009312:	330c      	adds	r3, #12
 8009314:	f002 0218 	and.w	r2, r2, #24
 8009318:	b2d2      	uxtb	r2, r2
 800931a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800931c:	69fb      	ldr	r3, [r7, #28]
 800931e:	2201      	movs	r2, #1
 8009320:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009322:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009326:	4618      	mov	r0, r3
 8009328:	3730      	adds	r7, #48	; 0x30
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}
 800932e:	bf00      	nop
 8009330:	4ec4ec4f 	.word	0x4ec4ec4f

08009334 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b08a      	sub	sp, #40	; 0x28
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
 800933c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	613b      	str	r3, [r7, #16]
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	691b      	ldr	r3, [r3, #16]
 800934a:	60fb      	str	r3, [r7, #12]
 800934c:	2300      	movs	r3, #0
 800934e:	617b      	str	r3, [r7, #20]
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8009354:	69bb      	ldr	r3, [r7, #24]
 8009356:	1c5a      	adds	r2, r3, #1
 8009358:	61ba      	str	r2, [r7, #24]
 800935a:	693a      	ldr	r2, [r7, #16]
 800935c:	4413      	add	r3, r2
 800935e:	781b      	ldrb	r3, [r3, #0]
 8009360:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8009362:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009364:	2b1f      	cmp	r3, #31
 8009366:	d940      	bls.n	80093ea <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8009368:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800936a:	2b2f      	cmp	r3, #47	; 0x2f
 800936c:	d006      	beq.n	800937c <create_name+0x48>
 800936e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009370:	2b5c      	cmp	r3, #92	; 0x5c
 8009372:	d110      	bne.n	8009396 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009374:	e002      	b.n	800937c <create_name+0x48>
 8009376:	69bb      	ldr	r3, [r7, #24]
 8009378:	3301      	adds	r3, #1
 800937a:	61bb      	str	r3, [r7, #24]
 800937c:	693a      	ldr	r2, [r7, #16]
 800937e:	69bb      	ldr	r3, [r7, #24]
 8009380:	4413      	add	r3, r2
 8009382:	781b      	ldrb	r3, [r3, #0]
 8009384:	2b2f      	cmp	r3, #47	; 0x2f
 8009386:	d0f6      	beq.n	8009376 <create_name+0x42>
 8009388:	693a      	ldr	r2, [r7, #16]
 800938a:	69bb      	ldr	r3, [r7, #24]
 800938c:	4413      	add	r3, r2
 800938e:	781b      	ldrb	r3, [r3, #0]
 8009390:	2b5c      	cmp	r3, #92	; 0x5c
 8009392:	d0f0      	beq.n	8009376 <create_name+0x42>
			break;
 8009394:	e02a      	b.n	80093ec <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8009396:	697b      	ldr	r3, [r7, #20]
 8009398:	2bfe      	cmp	r3, #254	; 0xfe
 800939a:	d901      	bls.n	80093a0 <create_name+0x6c>
 800939c:	2306      	movs	r3, #6
 800939e:	e177      	b.n	8009690 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 80093a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80093a2:	b2db      	uxtb	r3, r3
 80093a4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80093a6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80093a8:	2101      	movs	r1, #1
 80093aa:	4618      	mov	r0, r3
 80093ac:	f001 feaa 	bl	800b104 <ff_convert>
 80093b0:	4603      	mov	r3, r0
 80093b2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80093b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d101      	bne.n	80093be <create_name+0x8a>
 80093ba:	2306      	movs	r3, #6
 80093bc:	e168      	b.n	8009690 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80093be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80093c0:	2b7f      	cmp	r3, #127	; 0x7f
 80093c2:	d809      	bhi.n	80093d8 <create_name+0xa4>
 80093c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80093c6:	4619      	mov	r1, r3
 80093c8:	48b3      	ldr	r0, [pc, #716]	; (8009698 <create_name+0x364>)
 80093ca:	f7fe fce9 	bl	8007da0 <chk_chr>
 80093ce:	4603      	mov	r3, r0
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d001      	beq.n	80093d8 <create_name+0xa4>
 80093d4:	2306      	movs	r3, #6
 80093d6:	e15b      	b.n	8009690 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	1c5a      	adds	r2, r3, #1
 80093dc:	617a      	str	r2, [r7, #20]
 80093de:	005b      	lsls	r3, r3, #1
 80093e0:	68fa      	ldr	r2, [r7, #12]
 80093e2:	4413      	add	r3, r2
 80093e4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80093e6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80093e8:	e7b4      	b.n	8009354 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 80093ea:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80093ec:	693a      	ldr	r2, [r7, #16]
 80093ee:	69bb      	ldr	r3, [r7, #24]
 80093f0:	441a      	add	r2, r3
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80093f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80093f8:	2b1f      	cmp	r3, #31
 80093fa:	d801      	bhi.n	8009400 <create_name+0xcc>
 80093fc:	2304      	movs	r3, #4
 80093fe:	e000      	b.n	8009402 <create_name+0xce>
 8009400:	2300      	movs	r3, #0
 8009402:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009406:	e011      	b.n	800942c <create_name+0xf8>
		w = lfn[di - 1];
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800940e:	3b01      	subs	r3, #1
 8009410:	005b      	lsls	r3, r3, #1
 8009412:	68fa      	ldr	r2, [r7, #12]
 8009414:	4413      	add	r3, r2
 8009416:	881b      	ldrh	r3, [r3, #0]
 8009418:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800941a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800941c:	2b20      	cmp	r3, #32
 800941e:	d002      	beq.n	8009426 <create_name+0xf2>
 8009420:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009422:	2b2e      	cmp	r3, #46	; 0x2e
 8009424:	d106      	bne.n	8009434 <create_name+0x100>
		di--;
 8009426:	697b      	ldr	r3, [r7, #20]
 8009428:	3b01      	subs	r3, #1
 800942a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800942c:	697b      	ldr	r3, [r7, #20]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d1ea      	bne.n	8009408 <create_name+0xd4>
 8009432:	e000      	b.n	8009436 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8009434:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	005b      	lsls	r3, r3, #1
 800943a:	68fa      	ldr	r2, [r7, #12]
 800943c:	4413      	add	r3, r2
 800943e:	2200      	movs	r2, #0
 8009440:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8009442:	697b      	ldr	r3, [r7, #20]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d101      	bne.n	800944c <create_name+0x118>
 8009448:	2306      	movs	r3, #6
 800944a:	e121      	b.n	8009690 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	3324      	adds	r3, #36	; 0x24
 8009450:	220b      	movs	r2, #11
 8009452:	2120      	movs	r1, #32
 8009454:	4618      	mov	r0, r3
 8009456:	f7fe fc63 	bl	8007d20 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800945a:	2300      	movs	r3, #0
 800945c:	61bb      	str	r3, [r7, #24]
 800945e:	e002      	b.n	8009466 <create_name+0x132>
 8009460:	69bb      	ldr	r3, [r7, #24]
 8009462:	3301      	adds	r3, #1
 8009464:	61bb      	str	r3, [r7, #24]
 8009466:	69bb      	ldr	r3, [r7, #24]
 8009468:	005b      	lsls	r3, r3, #1
 800946a:	68fa      	ldr	r2, [r7, #12]
 800946c:	4413      	add	r3, r2
 800946e:	881b      	ldrh	r3, [r3, #0]
 8009470:	2b20      	cmp	r3, #32
 8009472:	d0f5      	beq.n	8009460 <create_name+0x12c>
 8009474:	69bb      	ldr	r3, [r7, #24]
 8009476:	005b      	lsls	r3, r3, #1
 8009478:	68fa      	ldr	r2, [r7, #12]
 800947a:	4413      	add	r3, r2
 800947c:	881b      	ldrh	r3, [r3, #0]
 800947e:	2b2e      	cmp	r3, #46	; 0x2e
 8009480:	d0ee      	beq.n	8009460 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8009482:	69bb      	ldr	r3, [r7, #24]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d009      	beq.n	800949c <create_name+0x168>
 8009488:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800948c:	f043 0303 	orr.w	r3, r3, #3
 8009490:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8009494:	e002      	b.n	800949c <create_name+0x168>
 8009496:	697b      	ldr	r3, [r7, #20]
 8009498:	3b01      	subs	r3, #1
 800949a:	617b      	str	r3, [r7, #20]
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d009      	beq.n	80094b6 <create_name+0x182>
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80094a8:	3b01      	subs	r3, #1
 80094aa:	005b      	lsls	r3, r3, #1
 80094ac:	68fa      	ldr	r2, [r7, #12]
 80094ae:	4413      	add	r3, r2
 80094b0:	881b      	ldrh	r3, [r3, #0]
 80094b2:	2b2e      	cmp	r3, #46	; 0x2e
 80094b4:	d1ef      	bne.n	8009496 <create_name+0x162>

	i = b = 0; ni = 8;
 80094b6:	2300      	movs	r3, #0
 80094b8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80094bc:	2300      	movs	r3, #0
 80094be:	623b      	str	r3, [r7, #32]
 80094c0:	2308      	movs	r3, #8
 80094c2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80094c4:	69bb      	ldr	r3, [r7, #24]
 80094c6:	1c5a      	adds	r2, r3, #1
 80094c8:	61ba      	str	r2, [r7, #24]
 80094ca:	005b      	lsls	r3, r3, #1
 80094cc:	68fa      	ldr	r2, [r7, #12]
 80094ce:	4413      	add	r3, r2
 80094d0:	881b      	ldrh	r3, [r3, #0]
 80094d2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 80094d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	f000 8090 	beq.w	80095fc <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 80094dc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80094de:	2b20      	cmp	r3, #32
 80094e0:	d006      	beq.n	80094f0 <create_name+0x1bc>
 80094e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80094e4:	2b2e      	cmp	r3, #46	; 0x2e
 80094e6:	d10a      	bne.n	80094fe <create_name+0x1ca>
 80094e8:	69ba      	ldr	r2, [r7, #24]
 80094ea:	697b      	ldr	r3, [r7, #20]
 80094ec:	429a      	cmp	r2, r3
 80094ee:	d006      	beq.n	80094fe <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80094f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80094f4:	f043 0303 	orr.w	r3, r3, #3
 80094f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80094fc:	e07d      	b.n	80095fa <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80094fe:	6a3a      	ldr	r2, [r7, #32]
 8009500:	69fb      	ldr	r3, [r7, #28]
 8009502:	429a      	cmp	r2, r3
 8009504:	d203      	bcs.n	800950e <create_name+0x1da>
 8009506:	69ba      	ldr	r2, [r7, #24]
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	429a      	cmp	r2, r3
 800950c:	d123      	bne.n	8009556 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800950e:	69fb      	ldr	r3, [r7, #28]
 8009510:	2b0b      	cmp	r3, #11
 8009512:	d106      	bne.n	8009522 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8009514:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009518:	f043 0303 	orr.w	r3, r3, #3
 800951c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009520:	e06f      	b.n	8009602 <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8009522:	69ba      	ldr	r2, [r7, #24]
 8009524:	697b      	ldr	r3, [r7, #20]
 8009526:	429a      	cmp	r2, r3
 8009528:	d005      	beq.n	8009536 <create_name+0x202>
 800952a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800952e:	f043 0303 	orr.w	r3, r3, #3
 8009532:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8009536:	69ba      	ldr	r2, [r7, #24]
 8009538:	697b      	ldr	r3, [r7, #20]
 800953a:	429a      	cmp	r2, r3
 800953c:	d860      	bhi.n	8009600 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800953e:	697b      	ldr	r3, [r7, #20]
 8009540:	61bb      	str	r3, [r7, #24]
 8009542:	2308      	movs	r3, #8
 8009544:	623b      	str	r3, [r7, #32]
 8009546:	230b      	movs	r3, #11
 8009548:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800954a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800954e:	009b      	lsls	r3, r3, #2
 8009550:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009554:	e051      	b.n	80095fa <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8009556:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009558:	2b7f      	cmp	r3, #127	; 0x7f
 800955a:	d914      	bls.n	8009586 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800955c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800955e:	2100      	movs	r1, #0
 8009560:	4618      	mov	r0, r3
 8009562:	f001 fdcf 	bl	800b104 <ff_convert>
 8009566:	4603      	mov	r3, r0
 8009568:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800956a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800956c:	2b00      	cmp	r3, #0
 800956e:	d004      	beq.n	800957a <create_name+0x246>
 8009570:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009572:	3b80      	subs	r3, #128	; 0x80
 8009574:	4a49      	ldr	r2, [pc, #292]	; (800969c <create_name+0x368>)
 8009576:	5cd3      	ldrb	r3, [r2, r3]
 8009578:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800957a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800957e:	f043 0302 	orr.w	r3, r3, #2
 8009582:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8009586:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009588:	2b00      	cmp	r3, #0
 800958a:	d007      	beq.n	800959c <create_name+0x268>
 800958c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800958e:	4619      	mov	r1, r3
 8009590:	4843      	ldr	r0, [pc, #268]	; (80096a0 <create_name+0x36c>)
 8009592:	f7fe fc05 	bl	8007da0 <chk_chr>
 8009596:	4603      	mov	r3, r0
 8009598:	2b00      	cmp	r3, #0
 800959a:	d008      	beq.n	80095ae <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800959c:	235f      	movs	r3, #95	; 0x5f
 800959e:	84bb      	strh	r3, [r7, #36]	; 0x24
 80095a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80095a4:	f043 0303 	orr.w	r3, r3, #3
 80095a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80095ac:	e01b      	b.n	80095e6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80095ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095b0:	2b40      	cmp	r3, #64	; 0x40
 80095b2:	d909      	bls.n	80095c8 <create_name+0x294>
 80095b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095b6:	2b5a      	cmp	r3, #90	; 0x5a
 80095b8:	d806      	bhi.n	80095c8 <create_name+0x294>
					b |= 2;
 80095ba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80095be:	f043 0302 	orr.w	r3, r3, #2
 80095c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80095c6:	e00e      	b.n	80095e6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80095c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095ca:	2b60      	cmp	r3, #96	; 0x60
 80095cc:	d90b      	bls.n	80095e6 <create_name+0x2b2>
 80095ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095d0:	2b7a      	cmp	r3, #122	; 0x7a
 80095d2:	d808      	bhi.n	80095e6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 80095d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80095d8:	f043 0301 	orr.w	r3, r3, #1
 80095dc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80095e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80095e2:	3b20      	subs	r3, #32
 80095e4:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80095e6:	6a3b      	ldr	r3, [r7, #32]
 80095e8:	1c5a      	adds	r2, r3, #1
 80095ea:	623a      	str	r2, [r7, #32]
 80095ec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80095ee:	b2d1      	uxtb	r1, r2
 80095f0:	687a      	ldr	r2, [r7, #4]
 80095f2:	4413      	add	r3, r2
 80095f4:	460a      	mov	r2, r1
 80095f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 80095fa:	e763      	b.n	80094c4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80095fc:	bf00      	nop
 80095fe:	e000      	b.n	8009602 <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 8009600:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009608:	2be5      	cmp	r3, #229	; 0xe5
 800960a:	d103      	bne.n	8009614 <create_name+0x2e0>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2205      	movs	r2, #5
 8009610:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8009614:	69fb      	ldr	r3, [r7, #28]
 8009616:	2b08      	cmp	r3, #8
 8009618:	d104      	bne.n	8009624 <create_name+0x2f0>
 800961a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800961e:	009b      	lsls	r3, r3, #2
 8009620:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8009624:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009628:	f003 030c 	and.w	r3, r3, #12
 800962c:	2b0c      	cmp	r3, #12
 800962e:	d005      	beq.n	800963c <create_name+0x308>
 8009630:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009634:	f003 0303 	and.w	r3, r3, #3
 8009638:	2b03      	cmp	r3, #3
 800963a:	d105      	bne.n	8009648 <create_name+0x314>
 800963c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009640:	f043 0302 	orr.w	r3, r3, #2
 8009644:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8009648:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800964c:	f003 0302 	and.w	r3, r3, #2
 8009650:	2b00      	cmp	r3, #0
 8009652:	d117      	bne.n	8009684 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8009654:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009658:	f003 0303 	and.w	r3, r3, #3
 800965c:	2b01      	cmp	r3, #1
 800965e:	d105      	bne.n	800966c <create_name+0x338>
 8009660:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009664:	f043 0310 	orr.w	r3, r3, #16
 8009668:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800966c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009670:	f003 030c 	and.w	r3, r3, #12
 8009674:	2b04      	cmp	r3, #4
 8009676:	d105      	bne.n	8009684 <create_name+0x350>
 8009678:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800967c:	f043 0308 	orr.w	r3, r3, #8
 8009680:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800968a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800968e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8009690:	4618      	mov	r0, r3
 8009692:	3728      	adds	r7, #40	; 0x28
 8009694:	46bd      	mov	sp, r7
 8009696:	bd80      	pop	{r7, pc}
 8009698:	0800bbc0 	.word	0x0800bbc0
 800969c:	0800bc5c 	.word	0x0800bc5c
 80096a0:	0800bbcc 	.word	0x0800bbcc

080096a4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b086      	sub	sp, #24
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80096b8:	e002      	b.n	80096c0 <follow_path+0x1c>
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	3301      	adds	r3, #1
 80096be:	603b      	str	r3, [r7, #0]
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	781b      	ldrb	r3, [r3, #0]
 80096c4:	2b2f      	cmp	r3, #47	; 0x2f
 80096c6:	d0f8      	beq.n	80096ba <follow_path+0x16>
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	781b      	ldrb	r3, [r3, #0]
 80096cc:	2b5c      	cmp	r3, #92	; 0x5c
 80096ce:	d0f4      	beq.n	80096ba <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	2200      	movs	r2, #0
 80096d4:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	781b      	ldrb	r3, [r3, #0]
 80096da:	2b1f      	cmp	r3, #31
 80096dc:	d80a      	bhi.n	80096f4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2280      	movs	r2, #128	; 0x80
 80096e2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80096e6:	2100      	movs	r1, #0
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f7ff f8fd 	bl	80088e8 <dir_sdi>
 80096ee:	4603      	mov	r3, r0
 80096f0:	75fb      	strb	r3, [r7, #23]
 80096f2:	e048      	b.n	8009786 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80096f4:	463b      	mov	r3, r7
 80096f6:	4619      	mov	r1, r3
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f7ff fe1b 	bl	8009334 <create_name>
 80096fe:	4603      	mov	r3, r0
 8009700:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009702:	7dfb      	ldrb	r3, [r7, #23]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d139      	bne.n	800977c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f7ff fc5b 	bl	8008fc4 <dir_find>
 800970e:	4603      	mov	r3, r0
 8009710:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009718:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800971a:	7dfb      	ldrb	r3, [r7, #23]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d00a      	beq.n	8009736 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009720:	7dfb      	ldrb	r3, [r7, #23]
 8009722:	2b04      	cmp	r3, #4
 8009724:	d12c      	bne.n	8009780 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009726:	7afb      	ldrb	r3, [r7, #11]
 8009728:	f003 0304 	and.w	r3, r3, #4
 800972c:	2b00      	cmp	r3, #0
 800972e:	d127      	bne.n	8009780 <follow_path+0xdc>
 8009730:	2305      	movs	r3, #5
 8009732:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009734:	e024      	b.n	8009780 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009736:	7afb      	ldrb	r3, [r7, #11]
 8009738:	f003 0304 	and.w	r3, r3, #4
 800973c:	2b00      	cmp	r3, #0
 800973e:	d121      	bne.n	8009784 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009740:	693b      	ldr	r3, [r7, #16]
 8009742:	799b      	ldrb	r3, [r3, #6]
 8009744:	f003 0310 	and.w	r3, r3, #16
 8009748:	2b00      	cmp	r3, #0
 800974a:	d102      	bne.n	8009752 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800974c:	2305      	movs	r3, #5
 800974e:	75fb      	strb	r3, [r7, #23]
 8009750:	e019      	b.n	8009786 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	695b      	ldr	r3, [r3, #20]
 800975c:	68fa      	ldr	r2, [r7, #12]
 800975e:	8992      	ldrh	r2, [r2, #12]
 8009760:	fbb3 f0f2 	udiv	r0, r3, r2
 8009764:	fb02 f200 	mul.w	r2, r2, r0
 8009768:	1a9b      	subs	r3, r3, r2
 800976a:	440b      	add	r3, r1
 800976c:	4619      	mov	r1, r3
 800976e:	68f8      	ldr	r0, [r7, #12]
 8009770:	f7ff fa60 	bl	8008c34 <ld_clust>
 8009774:	4602      	mov	r2, r0
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800977a:	e7bb      	b.n	80096f4 <follow_path+0x50>
			if (res != FR_OK) break;
 800977c:	bf00      	nop
 800977e:	e002      	b.n	8009786 <follow_path+0xe2>
				break;
 8009780:	bf00      	nop
 8009782:	e000      	b.n	8009786 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009784:	bf00      	nop
			}
		}
	}

	return res;
 8009786:	7dfb      	ldrb	r3, [r7, #23]
}
 8009788:	4618      	mov	r0, r3
 800978a:	3718      	adds	r7, #24
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}

08009790 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009790:	b480      	push	{r7}
 8009792:	b087      	sub	sp, #28
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009798:	f04f 33ff 	mov.w	r3, #4294967295
 800979c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d031      	beq.n	800980a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	617b      	str	r3, [r7, #20]
 80097ac:	e002      	b.n	80097b4 <get_ldnumber+0x24>
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	3301      	adds	r3, #1
 80097b2:	617b      	str	r3, [r7, #20]
 80097b4:	697b      	ldr	r3, [r7, #20]
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	2b1f      	cmp	r3, #31
 80097ba:	d903      	bls.n	80097c4 <get_ldnumber+0x34>
 80097bc:	697b      	ldr	r3, [r7, #20]
 80097be:	781b      	ldrb	r3, [r3, #0]
 80097c0:	2b3a      	cmp	r3, #58	; 0x3a
 80097c2:	d1f4      	bne.n	80097ae <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	781b      	ldrb	r3, [r3, #0]
 80097c8:	2b3a      	cmp	r3, #58	; 0x3a
 80097ca:	d11c      	bne.n	8009806 <get_ldnumber+0x76>
			tp = *path;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	1c5a      	adds	r2, r3, #1
 80097d6:	60fa      	str	r2, [r7, #12]
 80097d8:	781b      	ldrb	r3, [r3, #0]
 80097da:	3b30      	subs	r3, #48	; 0x30
 80097dc:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	2b09      	cmp	r3, #9
 80097e2:	d80e      	bhi.n	8009802 <get_ldnumber+0x72>
 80097e4:	68fa      	ldr	r2, [r7, #12]
 80097e6:	697b      	ldr	r3, [r7, #20]
 80097e8:	429a      	cmp	r2, r3
 80097ea:	d10a      	bne.n	8009802 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d107      	bne.n	8009802 <get_ldnumber+0x72>
					vol = (int)i;
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	3301      	adds	r3, #1
 80097fa:	617b      	str	r3, [r7, #20]
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	697a      	ldr	r2, [r7, #20]
 8009800:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	e002      	b.n	800980c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009806:	2300      	movs	r3, #0
 8009808:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800980a:	693b      	ldr	r3, [r7, #16]
}
 800980c:	4618      	mov	r0, r3
 800980e:	371c      	adds	r7, #28
 8009810:	46bd      	mov	sp, r7
 8009812:	bc80      	pop	{r7}
 8009814:	4770      	bx	lr
	...

08009818 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b082      	sub	sp, #8
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
 8009820:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2200      	movs	r2, #0
 8009826:	70da      	strb	r2, [r3, #3]
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f04f 32ff 	mov.w	r2, #4294967295
 800982e:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009830:	6839      	ldr	r1, [r7, #0]
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f7fe fc78 	bl	8008128 <move_window>
 8009838:	4603      	mov	r3, r0
 800983a:	2b00      	cmp	r3, #0
 800983c:	d001      	beq.n	8009842 <check_fs+0x2a>
 800983e:	2304      	movs	r3, #4
 8009840:	e038      	b.n	80098b4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	3338      	adds	r3, #56	; 0x38
 8009846:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800984a:	4618      	mov	r0, r3
 800984c:	f7fe f9ca 	bl	8007be4 <ld_word>
 8009850:	4603      	mov	r3, r0
 8009852:	461a      	mov	r2, r3
 8009854:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009858:	429a      	cmp	r2, r3
 800985a:	d001      	beq.n	8009860 <check_fs+0x48>
 800985c:	2303      	movs	r3, #3
 800985e:	e029      	b.n	80098b4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009866:	2be9      	cmp	r3, #233	; 0xe9
 8009868:	d009      	beq.n	800987e <check_fs+0x66>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009870:	2beb      	cmp	r3, #235	; 0xeb
 8009872:	d11e      	bne.n	80098b2 <check_fs+0x9a>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800987a:	2b90      	cmp	r3, #144	; 0x90
 800987c:	d119      	bne.n	80098b2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	3338      	adds	r3, #56	; 0x38
 8009882:	3336      	adds	r3, #54	; 0x36
 8009884:	4618      	mov	r0, r3
 8009886:	f7fe f9c4 	bl	8007c12 <ld_dword>
 800988a:	4603      	mov	r3, r0
 800988c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009890:	4a0a      	ldr	r2, [pc, #40]	; (80098bc <check_fs+0xa4>)
 8009892:	4293      	cmp	r3, r2
 8009894:	d101      	bne.n	800989a <check_fs+0x82>
 8009896:	2300      	movs	r3, #0
 8009898:	e00c      	b.n	80098b4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	3338      	adds	r3, #56	; 0x38
 800989e:	3352      	adds	r3, #82	; 0x52
 80098a0:	4618      	mov	r0, r3
 80098a2:	f7fe f9b6 	bl	8007c12 <ld_dword>
 80098a6:	4603      	mov	r3, r0
 80098a8:	4a05      	ldr	r2, [pc, #20]	; (80098c0 <check_fs+0xa8>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d101      	bne.n	80098b2 <check_fs+0x9a>
 80098ae:	2300      	movs	r3, #0
 80098b0:	e000      	b.n	80098b4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80098b2:	2302      	movs	r3, #2
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3708      	adds	r7, #8
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}
 80098bc:	00544146 	.word	0x00544146
 80098c0:	33544146 	.word	0x33544146

080098c4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b096      	sub	sp, #88	; 0x58
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	60f8      	str	r0, [r7, #12]
 80098cc:	60b9      	str	r1, [r7, #8]
 80098ce:	4613      	mov	r3, r2
 80098d0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	2200      	movs	r2, #0
 80098d6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80098d8:	68f8      	ldr	r0, [r7, #12]
 80098da:	f7ff ff59 	bl	8009790 <get_ldnumber>
 80098de:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80098e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	da01      	bge.n	80098ea <find_volume+0x26>
 80098e6:	230b      	movs	r3, #11
 80098e8:	e268      	b.n	8009dbc <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80098ea:	4ab0      	ldr	r2, [pc, #704]	; (8009bac <find_volume+0x2e8>)
 80098ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80098ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80098f2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80098f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d101      	bne.n	80098fe <find_volume+0x3a>
 80098fa:	230c      	movs	r3, #12
 80098fc:	e25e      	b.n	8009dbc <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80098fe:	68bb      	ldr	r3, [r7, #8]
 8009900:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009902:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009904:	79fb      	ldrb	r3, [r7, #7]
 8009906:	f023 0301 	bic.w	r3, r3, #1
 800990a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800990c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800990e:	781b      	ldrb	r3, [r3, #0]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d01a      	beq.n	800994a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009916:	785b      	ldrb	r3, [r3, #1]
 8009918:	4618      	mov	r0, r3
 800991a:	f7fe f8c5 	bl	8007aa8 <disk_status>
 800991e:	4603      	mov	r3, r0
 8009920:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009924:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009928:	f003 0301 	and.w	r3, r3, #1
 800992c:	2b00      	cmp	r3, #0
 800992e:	d10c      	bne.n	800994a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009930:	79fb      	ldrb	r3, [r7, #7]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d007      	beq.n	8009946 <find_volume+0x82>
 8009936:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800993a:	f003 0304 	and.w	r3, r3, #4
 800993e:	2b00      	cmp	r3, #0
 8009940:	d001      	beq.n	8009946 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009942:	230a      	movs	r3, #10
 8009944:	e23a      	b.n	8009dbc <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 8009946:	2300      	movs	r3, #0
 8009948:	e238      	b.n	8009dbc <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800994a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800994c:	2200      	movs	r2, #0
 800994e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009950:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009952:	b2da      	uxtb	r2, r3
 8009954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009956:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800995a:	785b      	ldrb	r3, [r3, #1]
 800995c:	4618      	mov	r0, r3
 800995e:	f7fe f8bd 	bl	8007adc <disk_initialize>
 8009962:	4603      	mov	r3, r0
 8009964:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009968:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800996c:	f003 0301 	and.w	r3, r3, #1
 8009970:	2b00      	cmp	r3, #0
 8009972:	d001      	beq.n	8009978 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009974:	2303      	movs	r3, #3
 8009976:	e221      	b.n	8009dbc <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009978:	79fb      	ldrb	r3, [r7, #7]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d007      	beq.n	800998e <find_volume+0xca>
 800997e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009982:	f003 0304 	and.w	r3, r3, #4
 8009986:	2b00      	cmp	r3, #0
 8009988:	d001      	beq.n	800998e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800998a:	230a      	movs	r3, #10
 800998c:	e216      	b.n	8009dbc <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800998e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009990:	7858      	ldrb	r0, [r3, #1]
 8009992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009994:	330c      	adds	r3, #12
 8009996:	461a      	mov	r2, r3
 8009998:	2102      	movs	r1, #2
 800999a:	f7fe f905 	bl	8007ba8 <disk_ioctl>
 800999e:	4603      	mov	r3, r0
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d001      	beq.n	80099a8 <find_volume+0xe4>
 80099a4:	2301      	movs	r3, #1
 80099a6:	e209      	b.n	8009dbc <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80099a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099aa:	899b      	ldrh	r3, [r3, #12]
 80099ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099b0:	d80d      	bhi.n	80099ce <find_volume+0x10a>
 80099b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099b4:	899b      	ldrh	r3, [r3, #12]
 80099b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80099ba:	d308      	bcc.n	80099ce <find_volume+0x10a>
 80099bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099be:	899b      	ldrh	r3, [r3, #12]
 80099c0:	461a      	mov	r2, r3
 80099c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099c4:	899b      	ldrh	r3, [r3, #12]
 80099c6:	3b01      	subs	r3, #1
 80099c8:	4013      	ands	r3, r2
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d001      	beq.n	80099d2 <find_volume+0x10e>
 80099ce:	2301      	movs	r3, #1
 80099d0:	e1f4      	b.n	8009dbc <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80099d2:	2300      	movs	r3, #0
 80099d4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80099d6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80099d8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80099da:	f7ff ff1d 	bl	8009818 <check_fs>
 80099de:	4603      	mov	r3, r0
 80099e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80099e4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80099e8:	2b02      	cmp	r3, #2
 80099ea:	d14b      	bne.n	8009a84 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80099ec:	2300      	movs	r3, #0
 80099ee:	643b      	str	r3, [r7, #64]	; 0x40
 80099f0:	e01f      	b.n	8009a32 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80099f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099f4:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80099f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80099fa:	011b      	lsls	r3, r3, #4
 80099fc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8009a00:	4413      	add	r3, r2
 8009a02:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a06:	3304      	adds	r3, #4
 8009a08:	781b      	ldrb	r3, [r3, #0]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d006      	beq.n	8009a1c <find_volume+0x158>
 8009a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a10:	3308      	adds	r3, #8
 8009a12:	4618      	mov	r0, r3
 8009a14:	f7fe f8fd 	bl	8007c12 <ld_dword>
 8009a18:	4602      	mov	r2, r0
 8009a1a:	e000      	b.n	8009a1e <find_volume+0x15a>
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a20:	009b      	lsls	r3, r3, #2
 8009a22:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8009a26:	440b      	add	r3, r1
 8009a28:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009a2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a2e:	3301      	adds	r3, #1
 8009a30:	643b      	str	r3, [r7, #64]	; 0x40
 8009a32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a34:	2b03      	cmp	r3, #3
 8009a36:	d9dc      	bls.n	80099f2 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009a38:	2300      	movs	r3, #0
 8009a3a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8009a3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d002      	beq.n	8009a48 <find_volume+0x184>
 8009a42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a44:	3b01      	subs	r3, #1
 8009a46:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009a48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a4a:	009b      	lsls	r3, r3, #2
 8009a4c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8009a50:	4413      	add	r3, r2
 8009a52:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009a56:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009a58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d005      	beq.n	8009a6a <find_volume+0x1a6>
 8009a5e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009a60:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009a62:	f7ff fed9 	bl	8009818 <check_fs>
 8009a66:	4603      	mov	r3, r0
 8009a68:	e000      	b.n	8009a6c <find_volume+0x1a8>
 8009a6a:	2303      	movs	r3, #3
 8009a6c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009a70:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d905      	bls.n	8009a84 <find_volume+0x1c0>
 8009a78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a7a:	3301      	adds	r3, #1
 8009a7c:	643b      	str	r3, [r7, #64]	; 0x40
 8009a7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a80:	2b03      	cmp	r3, #3
 8009a82:	d9e1      	bls.n	8009a48 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009a84:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009a88:	2b04      	cmp	r3, #4
 8009a8a:	d101      	bne.n	8009a90 <find_volume+0x1cc>
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	e195      	b.n	8009dbc <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8009a90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009a94:	2b01      	cmp	r3, #1
 8009a96:	d901      	bls.n	8009a9c <find_volume+0x1d8>
 8009a98:	230d      	movs	r3, #13
 8009a9a:	e18f      	b.n	8009dbc <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009a9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a9e:	3338      	adds	r3, #56	; 0x38
 8009aa0:	330b      	adds	r3, #11
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f7fe f89e 	bl	8007be4 <ld_word>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	461a      	mov	r2, r3
 8009aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aae:	899b      	ldrh	r3, [r3, #12]
 8009ab0:	429a      	cmp	r2, r3
 8009ab2:	d001      	beq.n	8009ab8 <find_volume+0x1f4>
 8009ab4:	230d      	movs	r3, #13
 8009ab6:	e181      	b.n	8009dbc <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aba:	3338      	adds	r3, #56	; 0x38
 8009abc:	3316      	adds	r3, #22
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f7fe f890 	bl	8007be4 <ld_word>
 8009ac4:	4603      	mov	r3, r0
 8009ac6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009ac8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d106      	bne.n	8009adc <find_volume+0x218>
 8009ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ad0:	3338      	adds	r3, #56	; 0x38
 8009ad2:	3324      	adds	r3, #36	; 0x24
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f7fe f89c 	bl	8007c12 <ld_dword>
 8009ada:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ade:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009ae0:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ae4:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8009ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aea:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aee:	789b      	ldrb	r3, [r3, #2]
 8009af0:	2b01      	cmp	r3, #1
 8009af2:	d005      	beq.n	8009b00 <find_volume+0x23c>
 8009af4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009af6:	789b      	ldrb	r3, [r3, #2]
 8009af8:	2b02      	cmp	r3, #2
 8009afa:	d001      	beq.n	8009b00 <find_volume+0x23c>
 8009afc:	230d      	movs	r3, #13
 8009afe:	e15d      	b.n	8009dbc <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b02:	789b      	ldrb	r3, [r3, #2]
 8009b04:	461a      	mov	r2, r3
 8009b06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b08:	fb02 f303 	mul.w	r3, r2, r3
 8009b0c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009b0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009b14:	b29a      	uxth	r2, r3
 8009b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b18:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b1c:	895b      	ldrh	r3, [r3, #10]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d008      	beq.n	8009b34 <find_volume+0x270>
 8009b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b24:	895b      	ldrh	r3, [r3, #10]
 8009b26:	461a      	mov	r2, r3
 8009b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b2a:	895b      	ldrh	r3, [r3, #10]
 8009b2c:	3b01      	subs	r3, #1
 8009b2e:	4013      	ands	r3, r2
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d001      	beq.n	8009b38 <find_volume+0x274>
 8009b34:	230d      	movs	r3, #13
 8009b36:	e141      	b.n	8009dbc <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b3a:	3338      	adds	r3, #56	; 0x38
 8009b3c:	3311      	adds	r3, #17
 8009b3e:	4618      	mov	r0, r3
 8009b40:	f7fe f850 	bl	8007be4 <ld_word>
 8009b44:	4603      	mov	r3, r0
 8009b46:	461a      	mov	r2, r3
 8009b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b4a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b4e:	891b      	ldrh	r3, [r3, #8]
 8009b50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009b52:	8992      	ldrh	r2, [r2, #12]
 8009b54:	0952      	lsrs	r2, r2, #5
 8009b56:	b292      	uxth	r2, r2
 8009b58:	fbb3 f1f2 	udiv	r1, r3, r2
 8009b5c:	fb02 f201 	mul.w	r2, r2, r1
 8009b60:	1a9b      	subs	r3, r3, r2
 8009b62:	b29b      	uxth	r3, r3
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d001      	beq.n	8009b6c <find_volume+0x2a8>
 8009b68:	230d      	movs	r3, #13
 8009b6a:	e127      	b.n	8009dbc <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b6e:	3338      	adds	r3, #56	; 0x38
 8009b70:	3313      	adds	r3, #19
 8009b72:	4618      	mov	r0, r3
 8009b74:	f7fe f836 	bl	8007be4 <ld_word>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009b7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d106      	bne.n	8009b90 <find_volume+0x2cc>
 8009b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b84:	3338      	adds	r3, #56	; 0x38
 8009b86:	3320      	adds	r3, #32
 8009b88:	4618      	mov	r0, r3
 8009b8a:	f7fe f842 	bl	8007c12 <ld_dword>
 8009b8e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8009b90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b92:	3338      	adds	r3, #56	; 0x38
 8009b94:	330e      	adds	r3, #14
 8009b96:	4618      	mov	r0, r3
 8009b98:	f7fe f824 	bl	8007be4 <ld_word>
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009ba0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d104      	bne.n	8009bb0 <find_volume+0x2ec>
 8009ba6:	230d      	movs	r3, #13
 8009ba8:	e108      	b.n	8009dbc <find_volume+0x4f8>
 8009baa:	bf00      	nop
 8009bac:	20000114 	.word	0x20000114

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009bb0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009bb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009bb4:	4413      	add	r3, r2
 8009bb6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009bb8:	8911      	ldrh	r1, [r2, #8]
 8009bba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009bbc:	8992      	ldrh	r2, [r2, #12]
 8009bbe:	0952      	lsrs	r2, r2, #5
 8009bc0:	b292      	uxth	r2, r2
 8009bc2:	fbb1 f2f2 	udiv	r2, r1, r2
 8009bc6:	b292      	uxth	r2, r2
 8009bc8:	4413      	add	r3, r2
 8009bca:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009bcc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bd0:	429a      	cmp	r2, r3
 8009bd2:	d201      	bcs.n	8009bd8 <find_volume+0x314>
 8009bd4:	230d      	movs	r3, #13
 8009bd6:	e0f1      	b.n	8009dbc <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009bd8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bdc:	1ad3      	subs	r3, r2, r3
 8009bde:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009be0:	8952      	ldrh	r2, [r2, #10]
 8009be2:	fbb3 f3f2 	udiv	r3, r3, r2
 8009be6:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d101      	bne.n	8009bf2 <find_volume+0x32e>
 8009bee:	230d      	movs	r3, #13
 8009bf0:	e0e4      	b.n	8009dbc <find_volume+0x4f8>
		fmt = FS_FAT32;
 8009bf2:	2303      	movs	r3, #3
 8009bf4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bfa:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8009bfe:	4293      	cmp	r3, r2
 8009c00:	d802      	bhi.n	8009c08 <find_volume+0x344>
 8009c02:	2302      	movs	r3, #2
 8009c04:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c0a:	f640 72f5 	movw	r2, #4085	; 0xff5
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d802      	bhi.n	8009c18 <find_volume+0x354>
 8009c12:	2301      	movs	r3, #1
 8009c14:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c1a:	1c9a      	adds	r2, r3, #2
 8009c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c1e:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8009c20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c22:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009c24:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009c26:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009c28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c2a:	441a      	add	r2, r3
 8009c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c2e:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8009c30:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c34:	441a      	add	r2, r3
 8009c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c38:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8009c3a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009c3e:	2b03      	cmp	r3, #3
 8009c40:	d11e      	bne.n	8009c80 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c44:	3338      	adds	r3, #56	; 0x38
 8009c46:	332a      	adds	r3, #42	; 0x2a
 8009c48:	4618      	mov	r0, r3
 8009c4a:	f7fd ffcb 	bl	8007be4 <ld_word>
 8009c4e:	4603      	mov	r3, r0
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d001      	beq.n	8009c58 <find_volume+0x394>
 8009c54:	230d      	movs	r3, #13
 8009c56:	e0b1      	b.n	8009dbc <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009c58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c5a:	891b      	ldrh	r3, [r3, #8]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d001      	beq.n	8009c64 <find_volume+0x3a0>
 8009c60:	230d      	movs	r3, #13
 8009c62:	e0ab      	b.n	8009dbc <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009c64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c66:	3338      	adds	r3, #56	; 0x38
 8009c68:	332c      	adds	r3, #44	; 0x2c
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	f7fd ffd1 	bl	8007c12 <ld_dword>
 8009c70:	4602      	mov	r2, r0
 8009c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c74:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009c76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c78:	69db      	ldr	r3, [r3, #28]
 8009c7a:	009b      	lsls	r3, r3, #2
 8009c7c:	647b      	str	r3, [r7, #68]	; 0x44
 8009c7e:	e01f      	b.n	8009cc0 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009c80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c82:	891b      	ldrh	r3, [r3, #8]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d101      	bne.n	8009c8c <find_volume+0x3c8>
 8009c88:	230d      	movs	r3, #13
 8009c8a:	e097      	b.n	8009dbc <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009c8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009c90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009c92:	441a      	add	r2, r3
 8009c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c96:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009c98:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009c9c:	2b02      	cmp	r3, #2
 8009c9e:	d103      	bne.n	8009ca8 <find_volume+0x3e4>
 8009ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ca2:	69db      	ldr	r3, [r3, #28]
 8009ca4:	005b      	lsls	r3, r3, #1
 8009ca6:	e00a      	b.n	8009cbe <find_volume+0x3fa>
 8009ca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009caa:	69da      	ldr	r2, [r3, #28]
 8009cac:	4613      	mov	r3, r2
 8009cae:	005b      	lsls	r3, r3, #1
 8009cb0:	4413      	add	r3, r2
 8009cb2:	085a      	lsrs	r2, r3, #1
 8009cb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cb6:	69db      	ldr	r3, [r3, #28]
 8009cb8:	f003 0301 	and.w	r3, r3, #1
 8009cbc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8009cbe:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cc2:	6a1a      	ldr	r2, [r3, #32]
 8009cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cc6:	899b      	ldrh	r3, [r3, #12]
 8009cc8:	4619      	mov	r1, r3
 8009cca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ccc:	440b      	add	r3, r1
 8009cce:	3b01      	subs	r3, #1
 8009cd0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009cd2:	8989      	ldrh	r1, [r1, #12]
 8009cd4:	fbb3 f3f1 	udiv	r3, r3, r1
 8009cd8:	429a      	cmp	r2, r3
 8009cda:	d201      	bcs.n	8009ce0 <find_volume+0x41c>
 8009cdc:	230d      	movs	r3, #13
 8009cde:	e06d      	b.n	8009dbc <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009ce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ce2:	f04f 32ff 	mov.w	r2, #4294967295
 8009ce6:	619a      	str	r2, [r3, #24]
 8009ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cea:	699a      	ldr	r2, [r3, #24]
 8009cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cee:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8009cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cf2:	2280      	movs	r2, #128	; 0x80
 8009cf4:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009cf6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009cfa:	2b03      	cmp	r3, #3
 8009cfc:	d149      	bne.n	8009d92 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d00:	3338      	adds	r3, #56	; 0x38
 8009d02:	3330      	adds	r3, #48	; 0x30
 8009d04:	4618      	mov	r0, r3
 8009d06:	f7fd ff6d 	bl	8007be4 <ld_word>
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	2b01      	cmp	r3, #1
 8009d0e:	d140      	bne.n	8009d92 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009d10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d12:	3301      	adds	r3, #1
 8009d14:	4619      	mov	r1, r3
 8009d16:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009d18:	f7fe fa06 	bl	8008128 <move_window>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d137      	bne.n	8009d92 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8009d22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d24:	2200      	movs	r2, #0
 8009d26:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d2a:	3338      	adds	r3, #56	; 0x38
 8009d2c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009d30:	4618      	mov	r0, r3
 8009d32:	f7fd ff57 	bl	8007be4 <ld_word>
 8009d36:	4603      	mov	r3, r0
 8009d38:	461a      	mov	r2, r3
 8009d3a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009d3e:	429a      	cmp	r2, r3
 8009d40:	d127      	bne.n	8009d92 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d44:	3338      	adds	r3, #56	; 0x38
 8009d46:	4618      	mov	r0, r3
 8009d48:	f7fd ff63 	bl	8007c12 <ld_dword>
 8009d4c:	4603      	mov	r3, r0
 8009d4e:	4a1d      	ldr	r2, [pc, #116]	; (8009dc4 <find_volume+0x500>)
 8009d50:	4293      	cmp	r3, r2
 8009d52:	d11e      	bne.n	8009d92 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d56:	3338      	adds	r3, #56	; 0x38
 8009d58:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f7fd ff58 	bl	8007c12 <ld_dword>
 8009d62:	4603      	mov	r3, r0
 8009d64:	4a18      	ldr	r2, [pc, #96]	; (8009dc8 <find_volume+0x504>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d113      	bne.n	8009d92 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8009d6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d6c:	3338      	adds	r3, #56	; 0x38
 8009d6e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009d72:	4618      	mov	r0, r3
 8009d74:	f7fd ff4d 	bl	8007c12 <ld_dword>
 8009d78:	4602      	mov	r2, r0
 8009d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d7c:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009d7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d80:	3338      	adds	r3, #56	; 0x38
 8009d82:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009d86:	4618      	mov	r0, r3
 8009d88:	f7fd ff43 	bl	8007c12 <ld_dword>
 8009d8c:	4602      	mov	r2, r0
 8009d8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d90:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d94:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009d98:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8009d9a:	4b0c      	ldr	r3, [pc, #48]	; (8009dcc <find_volume+0x508>)
 8009d9c:	881b      	ldrh	r3, [r3, #0]
 8009d9e:	3301      	adds	r3, #1
 8009da0:	b29a      	uxth	r2, r3
 8009da2:	4b0a      	ldr	r3, [pc, #40]	; (8009dcc <find_volume+0x508>)
 8009da4:	801a      	strh	r2, [r3, #0]
 8009da6:	4b09      	ldr	r3, [pc, #36]	; (8009dcc <find_volume+0x508>)
 8009da8:	881a      	ldrh	r2, [r3, #0]
 8009daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dac:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8009dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009db0:	4a07      	ldr	r2, [pc, #28]	; (8009dd0 <find_volume+0x50c>)
 8009db2:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009db4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009db6:	f7fe f94f 	bl	8008058 <clear_lock>
#endif
	return FR_OK;
 8009dba:	2300      	movs	r3, #0
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3758      	adds	r7, #88	; 0x58
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}
 8009dc4:	41615252 	.word	0x41615252
 8009dc8:	61417272 	.word	0x61417272
 8009dcc:	20000118 	.word	0x20000118
 8009dd0:	2000013c 	.word	0x2000013c

08009dd4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b084      	sub	sp, #16
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
 8009ddc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8009dde:	2309      	movs	r3, #9
 8009de0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d01c      	beq.n	8009e22 <validate+0x4e>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d018      	beq.n	8009e22 <validate+0x4e>
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	781b      	ldrb	r3, [r3, #0]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d013      	beq.n	8009e22 <validate+0x4e>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	889a      	ldrh	r2, [r3, #4]
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	88db      	ldrh	r3, [r3, #6]
 8009e04:	429a      	cmp	r2, r3
 8009e06:	d10c      	bne.n	8009e22 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	785b      	ldrb	r3, [r3, #1]
 8009e0e:	4618      	mov	r0, r3
 8009e10:	f7fd fe4a 	bl	8007aa8 <disk_status>
 8009e14:	4603      	mov	r3, r0
 8009e16:	f003 0301 	and.w	r3, r3, #1
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d101      	bne.n	8009e22 <validate+0x4e>
			res = FR_OK;
 8009e1e:	2300      	movs	r3, #0
 8009e20:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8009e22:	7bfb      	ldrb	r3, [r7, #15]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d102      	bne.n	8009e2e <validate+0x5a>
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	e000      	b.n	8009e30 <validate+0x5c>
 8009e2e:	2300      	movs	r3, #0
 8009e30:	683a      	ldr	r2, [r7, #0]
 8009e32:	6013      	str	r3, [r2, #0]
	return res;
 8009e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e36:	4618      	mov	r0, r3
 8009e38:	3710      	adds	r7, #16
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	bd80      	pop	{r7, pc}
	...

08009e40 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b088      	sub	sp, #32
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	60f8      	str	r0, [r7, #12]
 8009e48:	60b9      	str	r1, [r7, #8]
 8009e4a:	4613      	mov	r3, r2
 8009e4c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009e4e:	68bb      	ldr	r3, [r7, #8]
 8009e50:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009e52:	f107 0310 	add.w	r3, r7, #16
 8009e56:	4618      	mov	r0, r3
 8009e58:	f7ff fc9a 	bl	8009790 <get_ldnumber>
 8009e5c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009e5e:	69fb      	ldr	r3, [r7, #28]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	da01      	bge.n	8009e68 <f_mount+0x28>
 8009e64:	230b      	movs	r3, #11
 8009e66:	e02b      	b.n	8009ec0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009e68:	4a17      	ldr	r2, [pc, #92]	; (8009ec8 <f_mount+0x88>)
 8009e6a:	69fb      	ldr	r3, [r7, #28]
 8009e6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009e70:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009e72:	69bb      	ldr	r3, [r7, #24]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d005      	beq.n	8009e84 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009e78:	69b8      	ldr	r0, [r7, #24]
 8009e7a:	f7fe f8ed 	bl	8008058 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009e7e:	69bb      	ldr	r3, [r7, #24]
 8009e80:	2200      	movs	r2, #0
 8009e82:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d002      	beq.n	8009e90 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009e90:	68fa      	ldr	r2, [r7, #12]
 8009e92:	490d      	ldr	r1, [pc, #52]	; (8009ec8 <f_mount+0x88>)
 8009e94:	69fb      	ldr	r3, [r7, #28]
 8009e96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d002      	beq.n	8009ea6 <f_mount+0x66>
 8009ea0:	79fb      	ldrb	r3, [r7, #7]
 8009ea2:	2b01      	cmp	r3, #1
 8009ea4:	d001      	beq.n	8009eaa <f_mount+0x6a>
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	e00a      	b.n	8009ec0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009eaa:	f107 010c 	add.w	r1, r7, #12
 8009eae:	f107 0308 	add.w	r3, r7, #8
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	f7ff fd05 	bl	80098c4 <find_volume>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009ebe:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	3720      	adds	r7, #32
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}
 8009ec8:	20000114 	.word	0x20000114

08009ecc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b09a      	sub	sp, #104	; 0x68
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	60f8      	str	r0, [r7, #12]
 8009ed4:	60b9      	str	r1, [r7, #8]
 8009ed6:	4613      	mov	r3, r2
 8009ed8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d101      	bne.n	8009ee4 <f_open+0x18>
 8009ee0:	2309      	movs	r3, #9
 8009ee2:	e1bb      	b.n	800a25c <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009ee4:	79fb      	ldrb	r3, [r7, #7]
 8009ee6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009eea:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009eec:	79fa      	ldrb	r2, [r7, #7]
 8009eee:	f107 0114 	add.w	r1, r7, #20
 8009ef2:	f107 0308 	add.w	r3, r7, #8
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	f7ff fce4 	bl	80098c4 <find_volume>
 8009efc:	4603      	mov	r3, r0
 8009efe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8009f02:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	f040 819f 	bne.w	800a24a <f_open+0x37e>
		dj.obj.fs = fs;
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009f10:	68ba      	ldr	r2, [r7, #8]
 8009f12:	f107 0318 	add.w	r3, r7, #24
 8009f16:	4611      	mov	r1, r2
 8009f18:	4618      	mov	r0, r3
 8009f1a:	f7ff fbc3 	bl	80096a4 <follow_path>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009f24:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d11a      	bne.n	8009f62 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009f2c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009f30:	b25b      	sxtb	r3, r3
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	da03      	bge.n	8009f3e <f_open+0x72>
				res = FR_INVALID_NAME;
 8009f36:	2306      	movs	r3, #6
 8009f38:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009f3c:	e011      	b.n	8009f62 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009f3e:	79fb      	ldrb	r3, [r7, #7]
 8009f40:	f023 0301 	bic.w	r3, r3, #1
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	bf14      	ite	ne
 8009f48:	2301      	movne	r3, #1
 8009f4a:	2300      	moveq	r3, #0
 8009f4c:	b2db      	uxtb	r3, r3
 8009f4e:	461a      	mov	r2, r3
 8009f50:	f107 0318 	add.w	r3, r7, #24
 8009f54:	4611      	mov	r1, r2
 8009f56:	4618      	mov	r0, r3
 8009f58:	f7fd ff3c 	bl	8007dd4 <chk_lock>
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009f62:	79fb      	ldrb	r3, [r7, #7]
 8009f64:	f003 031c 	and.w	r3, r3, #28
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d07f      	beq.n	800a06c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8009f6c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d017      	beq.n	8009fa4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009f74:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009f78:	2b04      	cmp	r3, #4
 8009f7a:	d10e      	bne.n	8009f9a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009f7c:	f7fd ff84 	bl	8007e88 <enq_lock>
 8009f80:	4603      	mov	r3, r0
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d006      	beq.n	8009f94 <f_open+0xc8>
 8009f86:	f107 0318 	add.w	r3, r7, #24
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f7ff f8da 	bl	8009144 <dir_register>
 8009f90:	4603      	mov	r3, r0
 8009f92:	e000      	b.n	8009f96 <f_open+0xca>
 8009f94:	2312      	movs	r3, #18
 8009f96:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009f9a:	79fb      	ldrb	r3, [r7, #7]
 8009f9c:	f043 0308 	orr.w	r3, r3, #8
 8009fa0:	71fb      	strb	r3, [r7, #7]
 8009fa2:	e010      	b.n	8009fc6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009fa4:	7fbb      	ldrb	r3, [r7, #30]
 8009fa6:	f003 0311 	and.w	r3, r3, #17
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d003      	beq.n	8009fb6 <f_open+0xea>
					res = FR_DENIED;
 8009fae:	2307      	movs	r3, #7
 8009fb0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009fb4:	e007      	b.n	8009fc6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009fb6:	79fb      	ldrb	r3, [r7, #7]
 8009fb8:	f003 0304 	and.w	r3, r3, #4
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d002      	beq.n	8009fc6 <f_open+0xfa>
 8009fc0:	2308      	movs	r3, #8
 8009fc2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009fc6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d168      	bne.n	800a0a0 <f_open+0x1d4>
 8009fce:	79fb      	ldrb	r3, [r7, #7]
 8009fd0:	f003 0308 	and.w	r3, r3, #8
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d063      	beq.n	800a0a0 <f_open+0x1d4>
				dw = GET_FATTIME();
 8009fd8:	f7fd fd0a 	bl	80079f0 <get_fattime>
 8009fdc:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fe0:	330e      	adds	r3, #14
 8009fe2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	f7fd fe50 	bl	8007c8a <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fec:	3316      	adds	r3, #22
 8009fee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	f7fd fe4a 	bl	8007c8a <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ff8:	330b      	adds	r3, #11
 8009ffa:	2220      	movs	r2, #32
 8009ffc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009ffe:	697b      	ldr	r3, [r7, #20]
 800a000:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a002:	4611      	mov	r1, r2
 800a004:	4618      	mov	r0, r3
 800a006:	f7fe fe15 	bl	8008c34 <ld_clust>
 800a00a:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a00c:	697b      	ldr	r3, [r7, #20]
 800a00e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a010:	2200      	movs	r2, #0
 800a012:	4618      	mov	r0, r3
 800a014:	f7fe fe2d 	bl	8008c72 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a01a:	331c      	adds	r3, #28
 800a01c:	2100      	movs	r1, #0
 800a01e:	4618      	mov	r0, r3
 800a020:	f7fd fe33 	bl	8007c8a <st_dword>
					fs->wflag = 1;
 800a024:	697b      	ldr	r3, [r7, #20]
 800a026:	2201      	movs	r2, #1
 800a028:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a02a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d037      	beq.n	800a0a0 <f_open+0x1d4>
						dw = fs->winsect;
 800a030:	697b      	ldr	r3, [r7, #20]
 800a032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a034:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800a036:	f107 0318 	add.w	r3, r7, #24
 800a03a:	2200      	movs	r2, #0
 800a03c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a03e:	4618      	mov	r0, r3
 800a040:	f7fe fb1e 	bl	8008680 <remove_chain>
 800a044:	4603      	mov	r3, r0
 800a046:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800a04a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d126      	bne.n	800a0a0 <f_open+0x1d4>
							res = move_window(fs, dw);
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a056:	4618      	mov	r0, r3
 800a058:	f7fe f866 	bl	8008128 <move_window>
 800a05c:	4603      	mov	r3, r0
 800a05e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a062:	697b      	ldr	r3, [r7, #20]
 800a064:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a066:	3a01      	subs	r2, #1
 800a068:	615a      	str	r2, [r3, #20]
 800a06a:	e019      	b.n	800a0a0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a06c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a070:	2b00      	cmp	r3, #0
 800a072:	d115      	bne.n	800a0a0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a074:	7fbb      	ldrb	r3, [r7, #30]
 800a076:	f003 0310 	and.w	r3, r3, #16
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d003      	beq.n	800a086 <f_open+0x1ba>
					res = FR_NO_FILE;
 800a07e:	2304      	movs	r3, #4
 800a080:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a084:	e00c      	b.n	800a0a0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a086:	79fb      	ldrb	r3, [r7, #7]
 800a088:	f003 0302 	and.w	r3, r3, #2
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d007      	beq.n	800a0a0 <f_open+0x1d4>
 800a090:	7fbb      	ldrb	r3, [r7, #30]
 800a092:	f003 0301 	and.w	r3, r3, #1
 800a096:	2b00      	cmp	r3, #0
 800a098:	d002      	beq.n	800a0a0 <f_open+0x1d4>
						res = FR_DENIED;
 800a09a:	2307      	movs	r3, #7
 800a09c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800a0a0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d128      	bne.n	800a0fa <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a0a8:	79fb      	ldrb	r3, [r7, #7]
 800a0aa:	f003 0308 	and.w	r3, r3, #8
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d003      	beq.n	800a0ba <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800a0b2:	79fb      	ldrb	r3, [r7, #7]
 800a0b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0b8:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a0ba:	697b      	ldr	r3, [r7, #20]
 800a0bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800a0c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a0c8:	79fb      	ldrb	r3, [r7, #7]
 800a0ca:	f023 0301 	bic.w	r3, r3, #1
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	bf14      	ite	ne
 800a0d2:	2301      	movne	r3, #1
 800a0d4:	2300      	moveq	r3, #0
 800a0d6:	b2db      	uxtb	r3, r3
 800a0d8:	461a      	mov	r2, r3
 800a0da:	f107 0318 	add.w	r3, r7, #24
 800a0de:	4611      	mov	r1, r2
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	f7fd fef1 	bl	8007ec8 <inc_lock>
 800a0e6:	4602      	mov	r2, r0
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	691b      	ldr	r3, [r3, #16]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d102      	bne.n	800a0fa <f_open+0x22e>
 800a0f4:	2302      	movs	r3, #2
 800a0f6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800a0fa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	f040 80a3 	bne.w	800a24a <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800a104:	697b      	ldr	r3, [r7, #20]
 800a106:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a108:	4611      	mov	r1, r2
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7fe fd92 	bl	8008c34 <ld_clust>
 800a110:	4602      	mov	r2, r0
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800a116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a118:	331c      	adds	r3, #28
 800a11a:	4618      	mov	r0, r3
 800a11c:	f7fd fd79 	bl	8007c12 <ld_dword>
 800a120:	4602      	mov	r2, r0
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	2200      	movs	r2, #0
 800a12a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800a12c:	697a      	ldr	r2, [r7, #20]
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800a132:	697b      	ldr	r3, [r7, #20]
 800a134:	88da      	ldrh	r2, [r3, #6]
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	79fa      	ldrb	r2, [r7, #7]
 800a13e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	2200      	movs	r2, #0
 800a144:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	2200      	movs	r2, #0
 800a14a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	2200      	movs	r2, #0
 800a150:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	3330      	adds	r3, #48	; 0x30
 800a156:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a15a:	2100      	movs	r1, #0
 800a15c:	4618      	mov	r0, r3
 800a15e:	f7fd fddf 	bl	8007d20 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a162:	79fb      	ldrb	r3, [r7, #7]
 800a164:	f003 0320 	and.w	r3, r3, #32
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d06e      	beq.n	800a24a <f_open+0x37e>
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	68db      	ldr	r3, [r3, #12]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d06a      	beq.n	800a24a <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	68da      	ldr	r2, [r3, #12]
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800a17c:	697b      	ldr	r3, [r7, #20]
 800a17e:	895b      	ldrh	r3, [r3, #10]
 800a180:	461a      	mov	r2, r3
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	899b      	ldrh	r3, [r3, #12]
 800a186:	fb03 f302 	mul.w	r3, r3, r2
 800a18a:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	689b      	ldr	r3, [r3, #8]
 800a190:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	68db      	ldr	r3, [r3, #12]
 800a196:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a198:	e016      	b.n	800a1c8 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f7fe f87e 	bl	80082a0 <get_fat>
 800a1a4:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800a1a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a1a8:	2b01      	cmp	r3, #1
 800a1aa:	d802      	bhi.n	800a1b2 <f_open+0x2e6>
 800a1ac:	2302      	movs	r3, #2
 800a1ae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a1b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a1b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1b8:	d102      	bne.n	800a1c0 <f_open+0x2f4>
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a1c0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a1c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a1c4:	1ad3      	subs	r3, r2, r3
 800a1c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a1c8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d103      	bne.n	800a1d8 <f_open+0x30c>
 800a1d0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a1d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a1d4:	429a      	cmp	r2, r3
 800a1d6:	d8e0      	bhi.n	800a19a <f_open+0x2ce>
				}
				fp->clust = clst;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a1dc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a1de:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d131      	bne.n	800a24a <f_open+0x37e>
 800a1e6:	697b      	ldr	r3, [r7, #20]
 800a1e8:	899b      	ldrh	r3, [r3, #12]
 800a1ea:	461a      	mov	r2, r3
 800a1ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a1ee:	fbb3 f1f2 	udiv	r1, r3, r2
 800a1f2:	fb02 f201 	mul.w	r2, r2, r1
 800a1f6:	1a9b      	subs	r3, r3, r2
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d026      	beq.n	800a24a <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800a1fc:	697b      	ldr	r3, [r7, #20]
 800a1fe:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a200:	4618      	mov	r0, r3
 800a202:	f7fe f82f 	bl	8008264 <clust2sect>
 800a206:	64f8      	str	r0, [r7, #76]	; 0x4c
 800a208:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d103      	bne.n	800a216 <f_open+0x34a>
						res = FR_INT_ERR;
 800a20e:	2302      	movs	r3, #2
 800a210:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a214:	e019      	b.n	800a24a <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a216:	697b      	ldr	r3, [r7, #20]
 800a218:	899b      	ldrh	r3, [r3, #12]
 800a21a:	461a      	mov	r2, r3
 800a21c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a21e:	fbb3 f2f2 	udiv	r2, r3, r2
 800a222:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a224:	441a      	add	r2, r3
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a22a:	697b      	ldr	r3, [r7, #20]
 800a22c:	7858      	ldrb	r0, [r3, #1]
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	6a1a      	ldr	r2, [r3, #32]
 800a238:	2301      	movs	r3, #1
 800a23a:	f7fd fc75 	bl	8007b28 <disk_read>
 800a23e:	4603      	mov	r3, r0
 800a240:	2b00      	cmp	r3, #0
 800a242:	d002      	beq.n	800a24a <f_open+0x37e>
 800a244:	2301      	movs	r3, #1
 800a246:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a24a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d002      	beq.n	800a258 <f_open+0x38c>
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	2200      	movs	r2, #0
 800a256:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a258:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800a25c:	4618      	mov	r0, r3
 800a25e:	3768      	adds	r7, #104	; 0x68
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}

0800a264 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b08c      	sub	sp, #48	; 0x30
 800a268:	af00      	add	r7, sp, #0
 800a26a:	60f8      	str	r0, [r7, #12]
 800a26c:	60b9      	str	r1, [r7, #8]
 800a26e:	607a      	str	r2, [r7, #4]
 800a270:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	2200      	movs	r2, #0
 800a27a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	f107 0210 	add.w	r2, r7, #16
 800a282:	4611      	mov	r1, r2
 800a284:	4618      	mov	r0, r3
 800a286:	f7ff fda5 	bl	8009dd4 <validate>
 800a28a:	4603      	mov	r3, r0
 800a28c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a290:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a294:	2b00      	cmp	r3, #0
 800a296:	d107      	bne.n	800a2a8 <f_write+0x44>
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	7d5b      	ldrb	r3, [r3, #21]
 800a29c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800a2a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d002      	beq.n	800a2ae <f_write+0x4a>
 800a2a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a2ac:	e16a      	b.n	800a584 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	7d1b      	ldrb	r3, [r3, #20]
 800a2b2:	f003 0302 	and.w	r3, r3, #2
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d101      	bne.n	800a2be <f_write+0x5a>
 800a2ba:	2307      	movs	r3, #7
 800a2bc:	e162      	b.n	800a584 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	699a      	ldr	r2, [r3, #24]
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	441a      	add	r2, r3
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	699b      	ldr	r3, [r3, #24]
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	f080 814c 	bcs.w	800a568 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	699b      	ldr	r3, [r3, #24]
 800a2d4:	43db      	mvns	r3, r3
 800a2d6:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800a2d8:	e146      	b.n	800a568 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	699b      	ldr	r3, [r3, #24]
 800a2de:	693a      	ldr	r2, [r7, #16]
 800a2e0:	8992      	ldrh	r2, [r2, #12]
 800a2e2:	fbb3 f1f2 	udiv	r1, r3, r2
 800a2e6:	fb02 f201 	mul.w	r2, r2, r1
 800a2ea:	1a9b      	subs	r3, r3, r2
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	f040 80f1 	bne.w	800a4d4 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	699b      	ldr	r3, [r3, #24]
 800a2f6:	693a      	ldr	r2, [r7, #16]
 800a2f8:	8992      	ldrh	r2, [r2, #12]
 800a2fa:	fbb3 f3f2 	udiv	r3, r3, r2
 800a2fe:	693a      	ldr	r2, [r7, #16]
 800a300:	8952      	ldrh	r2, [r2, #10]
 800a302:	3a01      	subs	r2, #1
 800a304:	4013      	ands	r3, r2
 800a306:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800a308:	69bb      	ldr	r3, [r7, #24]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d143      	bne.n	800a396 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	699b      	ldr	r3, [r3, #24]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d10c      	bne.n	800a330 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	689b      	ldr	r3, [r3, #8]
 800a31a:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800a31c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d11a      	bne.n	800a358 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	2100      	movs	r1, #0
 800a326:	4618      	mov	r0, r3
 800a328:	f7fe fa0f 	bl	800874a <create_chain>
 800a32c:	62b8      	str	r0, [r7, #40]	; 0x28
 800a32e:	e013      	b.n	800a358 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a334:	2b00      	cmp	r3, #0
 800a336:	d007      	beq.n	800a348 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	699b      	ldr	r3, [r3, #24]
 800a33c:	4619      	mov	r1, r3
 800a33e:	68f8      	ldr	r0, [r7, #12]
 800a340:	f7fe fa9b 	bl	800887a <clmt_clust>
 800a344:	62b8      	str	r0, [r7, #40]	; 0x28
 800a346:	e007      	b.n	800a358 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a348:	68fa      	ldr	r2, [r7, #12]
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	69db      	ldr	r3, [r3, #28]
 800a34e:	4619      	mov	r1, r3
 800a350:	4610      	mov	r0, r2
 800a352:	f7fe f9fa 	bl	800874a <create_chain>
 800a356:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	f000 8109 	beq.w	800a572 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a362:	2b01      	cmp	r3, #1
 800a364:	d104      	bne.n	800a370 <f_write+0x10c>
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	2202      	movs	r2, #2
 800a36a:	755a      	strb	r2, [r3, #21]
 800a36c:	2302      	movs	r3, #2
 800a36e:	e109      	b.n	800a584 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a372:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a376:	d104      	bne.n	800a382 <f_write+0x11e>
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	2201      	movs	r2, #1
 800a37c:	755a      	strb	r2, [r3, #21]
 800a37e:	2301      	movs	r3, #1
 800a380:	e100      	b.n	800a584 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a386:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	689b      	ldr	r3, [r3, #8]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d102      	bne.n	800a396 <f_write+0x132>
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a394:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	7d1b      	ldrb	r3, [r3, #20]
 800a39a:	b25b      	sxtb	r3, r3
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	da18      	bge.n	800a3d2 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a3a0:	693b      	ldr	r3, [r7, #16]
 800a3a2:	7858      	ldrb	r0, [r3, #1]
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	6a1a      	ldr	r2, [r3, #32]
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	f7fd fbda 	bl	8007b68 <disk_write>
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d004      	beq.n	800a3c4 <f_write+0x160>
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	2201      	movs	r2, #1
 800a3be:	755a      	strb	r2, [r3, #21]
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	e0df      	b.n	800a584 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	7d1b      	ldrb	r3, [r3, #20]
 800a3c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a3cc:	b2da      	uxtb	r2, r3
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a3d2:	693a      	ldr	r2, [r7, #16]
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	69db      	ldr	r3, [r3, #28]
 800a3d8:	4619      	mov	r1, r3
 800a3da:	4610      	mov	r0, r2
 800a3dc:	f7fd ff42 	bl	8008264 <clust2sect>
 800a3e0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d104      	bne.n	800a3f2 <f_write+0x18e>
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	2202      	movs	r2, #2
 800a3ec:	755a      	strb	r2, [r3, #21]
 800a3ee:	2302      	movs	r3, #2
 800a3f0:	e0c8      	b.n	800a584 <f_write+0x320>
			sect += csect;
 800a3f2:	697a      	ldr	r2, [r7, #20]
 800a3f4:	69bb      	ldr	r3, [r7, #24]
 800a3f6:	4413      	add	r3, r2
 800a3f8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800a3fa:	693b      	ldr	r3, [r7, #16]
 800a3fc:	899b      	ldrh	r3, [r3, #12]
 800a3fe:	461a      	mov	r2, r3
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	fbb3 f3f2 	udiv	r3, r3, r2
 800a406:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800a408:	6a3b      	ldr	r3, [r7, #32]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d043      	beq.n	800a496 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a40e:	69ba      	ldr	r2, [r7, #24]
 800a410:	6a3b      	ldr	r3, [r7, #32]
 800a412:	4413      	add	r3, r2
 800a414:	693a      	ldr	r2, [r7, #16]
 800a416:	8952      	ldrh	r2, [r2, #10]
 800a418:	4293      	cmp	r3, r2
 800a41a:	d905      	bls.n	800a428 <f_write+0x1c4>
					cc = fs->csize - csect;
 800a41c:	693b      	ldr	r3, [r7, #16]
 800a41e:	895b      	ldrh	r3, [r3, #10]
 800a420:	461a      	mov	r2, r3
 800a422:	69bb      	ldr	r3, [r7, #24]
 800a424:	1ad3      	subs	r3, r2, r3
 800a426:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a428:	693b      	ldr	r3, [r7, #16]
 800a42a:	7858      	ldrb	r0, [r3, #1]
 800a42c:	6a3b      	ldr	r3, [r7, #32]
 800a42e:	697a      	ldr	r2, [r7, #20]
 800a430:	69f9      	ldr	r1, [r7, #28]
 800a432:	f7fd fb99 	bl	8007b68 <disk_write>
 800a436:	4603      	mov	r3, r0
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d004      	beq.n	800a446 <f_write+0x1e2>
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	2201      	movs	r2, #1
 800a440:	755a      	strb	r2, [r3, #21]
 800a442:	2301      	movs	r3, #1
 800a444:	e09e      	b.n	800a584 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	6a1a      	ldr	r2, [r3, #32]
 800a44a:	697b      	ldr	r3, [r7, #20]
 800a44c:	1ad3      	subs	r3, r2, r3
 800a44e:	6a3a      	ldr	r2, [r7, #32]
 800a450:	429a      	cmp	r2, r3
 800a452:	d918      	bls.n	800a486 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	6a1a      	ldr	r2, [r3, #32]
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	1ad3      	subs	r3, r2, r3
 800a462:	693a      	ldr	r2, [r7, #16]
 800a464:	8992      	ldrh	r2, [r2, #12]
 800a466:	fb02 f303 	mul.w	r3, r2, r3
 800a46a:	69fa      	ldr	r2, [r7, #28]
 800a46c:	18d1      	adds	r1, r2, r3
 800a46e:	693b      	ldr	r3, [r7, #16]
 800a470:	899b      	ldrh	r3, [r3, #12]
 800a472:	461a      	mov	r2, r3
 800a474:	f7fd fc34 	bl	8007ce0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	7d1b      	ldrb	r3, [r3, #20]
 800a47c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a480:	b2da      	uxtb	r2, r3
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	899b      	ldrh	r3, [r3, #12]
 800a48a:	461a      	mov	r2, r3
 800a48c:	6a3b      	ldr	r3, [r7, #32]
 800a48e:	fb02 f303 	mul.w	r3, r2, r3
 800a492:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800a494:	e04b      	b.n	800a52e <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	6a1b      	ldr	r3, [r3, #32]
 800a49a:	697a      	ldr	r2, [r7, #20]
 800a49c:	429a      	cmp	r2, r3
 800a49e:	d016      	beq.n	800a4ce <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	699a      	ldr	r2, [r3, #24]
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a4a8:	429a      	cmp	r2, r3
 800a4aa:	d210      	bcs.n	800a4ce <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800a4ac:	693b      	ldr	r3, [r7, #16]
 800a4ae:	7858      	ldrb	r0, [r3, #1]
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	697a      	ldr	r2, [r7, #20]
 800a4ba:	f7fd fb35 	bl	8007b28 <disk_read>
 800a4be:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d004      	beq.n	800a4ce <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	2201      	movs	r2, #1
 800a4c8:	755a      	strb	r2, [r3, #21]
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	e05a      	b.n	800a584 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	697a      	ldr	r2, [r7, #20]
 800a4d2:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a4d4:	693b      	ldr	r3, [r7, #16]
 800a4d6:	899b      	ldrh	r3, [r3, #12]
 800a4d8:	4618      	mov	r0, r3
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	699b      	ldr	r3, [r3, #24]
 800a4de:	693a      	ldr	r2, [r7, #16]
 800a4e0:	8992      	ldrh	r2, [r2, #12]
 800a4e2:	fbb3 f1f2 	udiv	r1, r3, r2
 800a4e6:	fb02 f201 	mul.w	r2, r2, r1
 800a4ea:	1a9b      	subs	r3, r3, r2
 800a4ec:	1ac3      	subs	r3, r0, r3
 800a4ee:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a4f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	429a      	cmp	r2, r3
 800a4f6:	d901      	bls.n	800a4fc <f_write+0x298>
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	699b      	ldr	r3, [r3, #24]
 800a506:	693a      	ldr	r2, [r7, #16]
 800a508:	8992      	ldrh	r2, [r2, #12]
 800a50a:	fbb3 f0f2 	udiv	r0, r3, r2
 800a50e:	fb02 f200 	mul.w	r2, r2, r0
 800a512:	1a9b      	subs	r3, r3, r2
 800a514:	440b      	add	r3, r1
 800a516:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a518:	69f9      	ldr	r1, [r7, #28]
 800a51a:	4618      	mov	r0, r3
 800a51c:	f7fd fbe0 	bl	8007ce0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	7d1b      	ldrb	r3, [r3, #20]
 800a524:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a528:	b2da      	uxtb	r2, r3
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800a52e:	69fa      	ldr	r2, [r7, #28]
 800a530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a532:	4413      	add	r3, r2
 800a534:	61fb      	str	r3, [r7, #28]
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	699a      	ldr	r2, [r3, #24]
 800a53a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a53c:	441a      	add	r2, r3
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	619a      	str	r2, [r3, #24]
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	68da      	ldr	r2, [r3, #12]
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	699b      	ldr	r3, [r3, #24]
 800a54a:	429a      	cmp	r2, r3
 800a54c:	bf38      	it	cc
 800a54e:	461a      	movcc	r2, r3
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	60da      	str	r2, [r3, #12]
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	681a      	ldr	r2, [r3, #0]
 800a558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a55a:	441a      	add	r2, r3
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	601a      	str	r2, [r3, #0]
 800a560:	687a      	ldr	r2, [r7, #4]
 800a562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a564:	1ad3      	subs	r3, r2, r3
 800a566:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	f47f aeb5 	bne.w	800a2da <f_write+0x76>
 800a570:	e000      	b.n	800a574 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a572:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	7d1b      	ldrb	r3, [r3, #20]
 800a578:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a57c:	b2da      	uxtb	r2, r3
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800a582:	2300      	movs	r3, #0
}
 800a584:	4618      	mov	r0, r3
 800a586:	3730      	adds	r7, #48	; 0x30
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}

0800a58c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b086      	sub	sp, #24
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	f107 0208 	add.w	r2, r7, #8
 800a59a:	4611      	mov	r1, r2
 800a59c:	4618      	mov	r0, r3
 800a59e:	f7ff fc19 	bl	8009dd4 <validate>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a5a6:	7dfb      	ldrb	r3, [r7, #23]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d168      	bne.n	800a67e <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	7d1b      	ldrb	r3, [r3, #20]
 800a5b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d062      	beq.n	800a67e <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	7d1b      	ldrb	r3, [r3, #20]
 800a5bc:	b25b      	sxtb	r3, r3
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	da15      	bge.n	800a5ee <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a5c2:	68bb      	ldr	r3, [r7, #8]
 800a5c4:	7858      	ldrb	r0, [r3, #1]
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	6a1a      	ldr	r2, [r3, #32]
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	f7fd fac9 	bl	8007b68 <disk_write>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d001      	beq.n	800a5e0 <f_sync+0x54>
 800a5dc:	2301      	movs	r3, #1
 800a5de:	e04f      	b.n	800a680 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	7d1b      	ldrb	r3, [r3, #20]
 800a5e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a5e8:	b2da      	uxtb	r2, r3
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a5ee:	f7fd f9ff 	bl	80079f0 <get_fattime>
 800a5f2:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a5f4:	68ba      	ldr	r2, [r7, #8]
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5fa:	4619      	mov	r1, r3
 800a5fc:	4610      	mov	r0, r2
 800a5fe:	f7fd fd93 	bl	8008128 <move_window>
 800a602:	4603      	mov	r3, r0
 800a604:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a606:	7dfb      	ldrb	r3, [r7, #23]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d138      	bne.n	800a67e <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a610:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	330b      	adds	r3, #11
 800a616:	781a      	ldrb	r2, [r3, #0]
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	330b      	adds	r3, #11
 800a61c:	f042 0220 	orr.w	r2, r2, #32
 800a620:	b2d2      	uxtb	r2, r2
 800a622:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6818      	ldr	r0, [r3, #0]
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	689b      	ldr	r3, [r3, #8]
 800a62c:	461a      	mov	r2, r3
 800a62e:	68f9      	ldr	r1, [r7, #12]
 800a630:	f7fe fb1f 	bl	8008c72 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f103 021c 	add.w	r2, r3, #28
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	68db      	ldr	r3, [r3, #12]
 800a63e:	4619      	mov	r1, r3
 800a640:	4610      	mov	r0, r2
 800a642:	f7fd fb22 	bl	8007c8a <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	3316      	adds	r3, #22
 800a64a:	6939      	ldr	r1, [r7, #16]
 800a64c:	4618      	mov	r0, r3
 800a64e:	f7fd fb1c 	bl	8007c8a <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	3312      	adds	r3, #18
 800a656:	2100      	movs	r1, #0
 800a658:	4618      	mov	r0, r3
 800a65a:	f7fd fafc 	bl	8007c56 <st_word>
					fs->wflag = 1;
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	2201      	movs	r2, #1
 800a662:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	4618      	mov	r0, r3
 800a668:	f7fd fd8c 	bl	8008184 <sync_fs>
 800a66c:	4603      	mov	r3, r0
 800a66e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	7d1b      	ldrb	r3, [r3, #20]
 800a674:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a678:	b2da      	uxtb	r2, r3
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a67e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a680:	4618      	mov	r0, r3
 800a682:	3718      	adds	r7, #24
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}

0800a688 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b084      	sub	sp, #16
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a690:	6878      	ldr	r0, [r7, #4]
 800a692:	f7ff ff7b 	bl	800a58c <f_sync>
 800a696:	4603      	mov	r3, r0
 800a698:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a69a:	7bfb      	ldrb	r3, [r7, #15]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d118      	bne.n	800a6d2 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	f107 0208 	add.w	r2, r7, #8
 800a6a6:	4611      	mov	r1, r2
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	f7ff fb93 	bl	8009dd4 <validate>
 800a6ae:	4603      	mov	r3, r0
 800a6b0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a6b2:	7bfb      	ldrb	r3, [r7, #15]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d10c      	bne.n	800a6d2 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	691b      	ldr	r3, [r3, #16]
 800a6bc:	4618      	mov	r0, r3
 800a6be:	f7fd fc91 	bl	8007fe4 <dec_lock>
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a6c6:	7bfb      	ldrb	r3, [r7, #15]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d102      	bne.n	800a6d2 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a6d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	3710      	adds	r7, #16
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}

0800a6dc <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b090      	sub	sp, #64	; 0x40
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	f107 0208 	add.w	r2, r7, #8
 800a6ec:	4611      	mov	r1, r2
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	f7ff fb70 	bl	8009dd4 <validate>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800a6fa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d103      	bne.n	800a70a <f_lseek+0x2e>
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	7d5b      	ldrb	r3, [r3, #21]
 800a706:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800a70a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d002      	beq.n	800a718 <f_lseek+0x3c>
 800a712:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a716:	e201      	b.n	800ab1c <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	f000 80d9 	beq.w	800a8d4 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800a722:	683b      	ldr	r3, [r7, #0]
 800a724:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a728:	d15a      	bne.n	800a7e0 <f_lseek+0x104>
			tbl = fp->cltbl;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a72e:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800a730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a732:	1d1a      	adds	r2, r3, #4
 800a734:	627a      	str	r2, [r7, #36]	; 0x24
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	617b      	str	r3, [r7, #20]
 800a73a:	2302      	movs	r3, #2
 800a73c:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	689b      	ldr	r3, [r3, #8]
 800a742:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800a744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a746:	2b00      	cmp	r3, #0
 800a748:	d03a      	beq.n	800a7c0 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800a74a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a74c:	613b      	str	r3, [r7, #16]
 800a74e:	2300      	movs	r3, #0
 800a750:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a754:	3302      	adds	r3, #2
 800a756:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800a758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a75a:	60fb      	str	r3, [r7, #12]
 800a75c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a75e:	3301      	adds	r3, #1
 800a760:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a766:	4618      	mov	r0, r3
 800a768:	f7fd fd9a 	bl	80082a0 <get_fat>
 800a76c:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800a76e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a770:	2b01      	cmp	r3, #1
 800a772:	d804      	bhi.n	800a77e <f_lseek+0xa2>
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2202      	movs	r2, #2
 800a778:	755a      	strb	r2, [r3, #21]
 800a77a:	2302      	movs	r3, #2
 800a77c:	e1ce      	b.n	800ab1c <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a77e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a780:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a784:	d104      	bne.n	800a790 <f_lseek+0xb4>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	2201      	movs	r2, #1
 800a78a:	755a      	strb	r2, [r3, #21]
 800a78c:	2301      	movs	r3, #1
 800a78e:	e1c5      	b.n	800ab1c <f_lseek+0x440>
					} while (cl == pcl + 1);
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	3301      	adds	r3, #1
 800a794:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a796:	429a      	cmp	r2, r3
 800a798:	d0de      	beq.n	800a758 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800a79a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a79c:	697b      	ldr	r3, [r7, #20]
 800a79e:	429a      	cmp	r2, r3
 800a7a0:	d809      	bhi.n	800a7b6 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800a7a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7a4:	1d1a      	adds	r2, r3, #4
 800a7a6:	627a      	str	r2, [r7, #36]	; 0x24
 800a7a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a7aa:	601a      	str	r2, [r3, #0]
 800a7ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7ae:	1d1a      	adds	r2, r3, #4
 800a7b0:	627a      	str	r2, [r7, #36]	; 0x24
 800a7b2:	693a      	ldr	r2, [r7, #16]
 800a7b4:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	69db      	ldr	r3, [r3, #28]
 800a7ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7bc:	429a      	cmp	r2, r3
 800a7be:	d3c4      	bcc.n	800a74a <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a7c6:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800a7c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	429a      	cmp	r2, r3
 800a7ce:	d803      	bhi.n	800a7d8 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800a7d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	601a      	str	r2, [r3, #0]
 800a7d6:	e19f      	b.n	800ab18 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800a7d8:	2311      	movs	r3, #17
 800a7da:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800a7de:	e19b      	b.n	800ab18 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	68db      	ldr	r3, [r3, #12]
 800a7e4:	683a      	ldr	r2, [r7, #0]
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	d902      	bls.n	800a7f0 <f_lseek+0x114>
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	68db      	ldr	r3, [r3, #12]
 800a7ee:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	683a      	ldr	r2, [r7, #0]
 800a7f4:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	f000 818d 	beq.w	800ab18 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	3b01      	subs	r3, #1
 800a802:	4619      	mov	r1, r3
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f7fe f838 	bl	800887a <clmt_clust>
 800a80a:	4602      	mov	r2, r0
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800a810:	68ba      	ldr	r2, [r7, #8]
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	69db      	ldr	r3, [r3, #28]
 800a816:	4619      	mov	r1, r3
 800a818:	4610      	mov	r0, r2
 800a81a:	f7fd fd23 	bl	8008264 <clust2sect>
 800a81e:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800a820:	69bb      	ldr	r3, [r7, #24]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d104      	bne.n	800a830 <f_lseek+0x154>
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	2202      	movs	r2, #2
 800a82a:	755a      	strb	r2, [r3, #21]
 800a82c:	2302      	movs	r3, #2
 800a82e:	e175      	b.n	800ab1c <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	3b01      	subs	r3, #1
 800a834:	68ba      	ldr	r2, [r7, #8]
 800a836:	8992      	ldrh	r2, [r2, #12]
 800a838:	fbb3 f3f2 	udiv	r3, r3, r2
 800a83c:	68ba      	ldr	r2, [r7, #8]
 800a83e:	8952      	ldrh	r2, [r2, #10]
 800a840:	3a01      	subs	r2, #1
 800a842:	4013      	ands	r3, r2
 800a844:	69ba      	ldr	r2, [r7, #24]
 800a846:	4413      	add	r3, r2
 800a848:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	699b      	ldr	r3, [r3, #24]
 800a84e:	68ba      	ldr	r2, [r7, #8]
 800a850:	8992      	ldrh	r2, [r2, #12]
 800a852:	fbb3 f1f2 	udiv	r1, r3, r2
 800a856:	fb02 f201 	mul.w	r2, r2, r1
 800a85a:	1a9b      	subs	r3, r3, r2
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	f000 815b 	beq.w	800ab18 <f_lseek+0x43c>
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6a1b      	ldr	r3, [r3, #32]
 800a866:	69ba      	ldr	r2, [r7, #24]
 800a868:	429a      	cmp	r2, r3
 800a86a:	f000 8155 	beq.w	800ab18 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	7d1b      	ldrb	r3, [r3, #20]
 800a872:	b25b      	sxtb	r3, r3
 800a874:	2b00      	cmp	r3, #0
 800a876:	da18      	bge.n	800a8aa <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a878:	68bb      	ldr	r3, [r7, #8]
 800a87a:	7858      	ldrb	r0, [r3, #1]
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6a1a      	ldr	r2, [r3, #32]
 800a886:	2301      	movs	r3, #1
 800a888:	f7fd f96e 	bl	8007b68 <disk_write>
 800a88c:	4603      	mov	r3, r0
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d004      	beq.n	800a89c <f_lseek+0x1c0>
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2201      	movs	r2, #1
 800a896:	755a      	strb	r2, [r3, #21]
 800a898:	2301      	movs	r3, #1
 800a89a:	e13f      	b.n	800ab1c <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	7d1b      	ldrb	r3, [r3, #20]
 800a8a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8a4:	b2da      	uxtb	r2, r3
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800a8aa:	68bb      	ldr	r3, [r7, #8]
 800a8ac:	7858      	ldrb	r0, [r3, #1]
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a8b4:	2301      	movs	r3, #1
 800a8b6:	69ba      	ldr	r2, [r7, #24]
 800a8b8:	f7fd f936 	bl	8007b28 <disk_read>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d004      	beq.n	800a8cc <f_lseek+0x1f0>
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2201      	movs	r2, #1
 800a8c6:	755a      	strb	r2, [r3, #21]
 800a8c8:	2301      	movs	r3, #1
 800a8ca:	e127      	b.n	800ab1c <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	69ba      	ldr	r2, [r7, #24]
 800a8d0:	621a      	str	r2, [r3, #32]
 800a8d2:	e121      	b.n	800ab18 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	68db      	ldr	r3, [r3, #12]
 800a8d8:	683a      	ldr	r2, [r7, #0]
 800a8da:	429a      	cmp	r2, r3
 800a8dc:	d908      	bls.n	800a8f0 <f_lseek+0x214>
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	7d1b      	ldrb	r3, [r3, #20]
 800a8e2:	f003 0302 	and.w	r3, r3, #2
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d102      	bne.n	800a8f0 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	68db      	ldr	r3, [r3, #12]
 800a8ee:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	699b      	ldr	r3, [r3, #24]
 800a8f4:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	637b      	str	r3, [r7, #52]	; 0x34
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a8fe:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800a900:	683b      	ldr	r3, [r7, #0]
 800a902:	2b00      	cmp	r3, #0
 800a904:	f000 80b5 	beq.w	800aa72 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800a908:	68bb      	ldr	r3, [r7, #8]
 800a90a:	895b      	ldrh	r3, [r3, #10]
 800a90c:	461a      	mov	r2, r3
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	899b      	ldrh	r3, [r3, #12]
 800a912:	fb03 f302 	mul.w	r3, r3, r2
 800a916:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800a918:	6a3b      	ldr	r3, [r7, #32]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d01b      	beq.n	800a956 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	1e5a      	subs	r2, r3, #1
 800a922:	69fb      	ldr	r3, [r7, #28]
 800a924:	fbb2 f2f3 	udiv	r2, r2, r3
 800a928:	6a3b      	ldr	r3, [r7, #32]
 800a92a:	1e59      	subs	r1, r3, #1
 800a92c:	69fb      	ldr	r3, [r7, #28]
 800a92e:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800a932:	429a      	cmp	r2, r3
 800a934:	d30f      	bcc.n	800a956 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800a936:	6a3b      	ldr	r3, [r7, #32]
 800a938:	1e5a      	subs	r2, r3, #1
 800a93a:	69fb      	ldr	r3, [r7, #28]
 800a93c:	425b      	negs	r3, r3
 800a93e:	401a      	ands	r2, r3
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	699b      	ldr	r3, [r3, #24]
 800a948:	683a      	ldr	r2, [r7, #0]
 800a94a:	1ad3      	subs	r3, r2, r3
 800a94c:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	69db      	ldr	r3, [r3, #28]
 800a952:	63bb      	str	r3, [r7, #56]	; 0x38
 800a954:	e022      	b.n	800a99c <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	689b      	ldr	r3, [r3, #8]
 800a95a:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800a95c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d119      	bne.n	800a996 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	2100      	movs	r1, #0
 800a966:	4618      	mov	r0, r3
 800a968:	f7fd feef 	bl	800874a <create_chain>
 800a96c:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a96e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a970:	2b01      	cmp	r3, #1
 800a972:	d104      	bne.n	800a97e <f_lseek+0x2a2>
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2202      	movs	r2, #2
 800a978:	755a      	strb	r2, [r3, #21]
 800a97a:	2302      	movs	r3, #2
 800a97c:	e0ce      	b.n	800ab1c <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a97e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a980:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a984:	d104      	bne.n	800a990 <f_lseek+0x2b4>
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2201      	movs	r2, #1
 800a98a:	755a      	strb	r2, [r3, #21]
 800a98c:	2301      	movs	r3, #1
 800a98e:	e0c5      	b.n	800ab1c <f_lseek+0x440>
					fp->obj.sclust = clst;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a994:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a99a:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800a99c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d067      	beq.n	800aa72 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800a9a2:	e03a      	b.n	800aa1a <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800a9a4:	683a      	ldr	r2, [r7, #0]
 800a9a6:	69fb      	ldr	r3, [r7, #28]
 800a9a8:	1ad3      	subs	r3, r2, r3
 800a9aa:	603b      	str	r3, [r7, #0]
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	699a      	ldr	r2, [r3, #24]
 800a9b0:	69fb      	ldr	r3, [r7, #28]
 800a9b2:	441a      	add	r2, r3
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	7d1b      	ldrb	r3, [r3, #20]
 800a9bc:	f003 0302 	and.w	r3, r3, #2
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d00b      	beq.n	800a9dc <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f7fd febe 	bl	800874a <create_chain>
 800a9ce:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800a9d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d108      	bne.n	800a9e8 <f_lseek+0x30c>
							ofs = 0; break;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	603b      	str	r3, [r7, #0]
 800a9da:	e022      	b.n	800aa22 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a9e0:	4618      	mov	r0, r3
 800a9e2:	f7fd fc5d 	bl	80082a0 <get_fat>
 800a9e6:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a9e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9ee:	d104      	bne.n	800a9fa <f_lseek+0x31e>
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2201      	movs	r2, #1
 800a9f4:	755a      	strb	r2, [r3, #21]
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	e090      	b.n	800ab1c <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800a9fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9fc:	2b01      	cmp	r3, #1
 800a9fe:	d904      	bls.n	800aa0a <f_lseek+0x32e>
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	69db      	ldr	r3, [r3, #28]
 800aa04:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa06:	429a      	cmp	r2, r3
 800aa08:	d304      	bcc.n	800aa14 <f_lseek+0x338>
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2202      	movs	r2, #2
 800aa0e:	755a      	strb	r2, [r3, #21]
 800aa10:	2302      	movs	r3, #2
 800aa12:	e083      	b.n	800ab1c <f_lseek+0x440>
					fp->clust = clst;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa18:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800aa1a:	683a      	ldr	r2, [r7, #0]
 800aa1c:	69fb      	ldr	r3, [r7, #28]
 800aa1e:	429a      	cmp	r2, r3
 800aa20:	d8c0      	bhi.n	800a9a4 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	699a      	ldr	r2, [r3, #24]
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	441a      	add	r2, r3
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	899b      	ldrh	r3, [r3, #12]
 800aa32:	461a      	mov	r2, r3
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	fbb3 f1f2 	udiv	r1, r3, r2
 800aa3a:	fb02 f201 	mul.w	r2, r2, r1
 800aa3e:	1a9b      	subs	r3, r3, r2
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d016      	beq.n	800aa72 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800aa48:	4618      	mov	r0, r3
 800aa4a:	f7fd fc0b 	bl	8008264 <clust2sect>
 800aa4e:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800aa50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d104      	bne.n	800aa60 <f_lseek+0x384>
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	2202      	movs	r2, #2
 800aa5a:	755a      	strb	r2, [r3, #21]
 800aa5c:	2302      	movs	r3, #2
 800aa5e:	e05d      	b.n	800ab1c <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	899b      	ldrh	r3, [r3, #12]
 800aa64:	461a      	mov	r2, r3
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa6c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aa6e:	4413      	add	r3, r2
 800aa70:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	699a      	ldr	r2, [r3, #24]
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	68db      	ldr	r3, [r3, #12]
 800aa7a:	429a      	cmp	r2, r3
 800aa7c:	d90a      	bls.n	800aa94 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	699a      	ldr	r2, [r3, #24]
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	7d1b      	ldrb	r3, [r3, #20]
 800aa8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa8e:	b2da      	uxtb	r2, r3
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	699b      	ldr	r3, [r3, #24]
 800aa98:	68ba      	ldr	r2, [r7, #8]
 800aa9a:	8992      	ldrh	r2, [r2, #12]
 800aa9c:	fbb3 f1f2 	udiv	r1, r3, r2
 800aaa0:	fb02 f201 	mul.w	r2, r2, r1
 800aaa4:	1a9b      	subs	r3, r3, r2
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d036      	beq.n	800ab18 <f_lseek+0x43c>
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6a1b      	ldr	r3, [r3, #32]
 800aaae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aab0:	429a      	cmp	r2, r3
 800aab2:	d031      	beq.n	800ab18 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	7d1b      	ldrb	r3, [r3, #20]
 800aab8:	b25b      	sxtb	r3, r3
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	da18      	bge.n	800aaf0 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800aabe:	68bb      	ldr	r3, [r7, #8]
 800aac0:	7858      	ldrb	r0, [r3, #1]
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	6a1a      	ldr	r2, [r3, #32]
 800aacc:	2301      	movs	r3, #1
 800aace:	f7fd f84b 	bl	8007b68 <disk_write>
 800aad2:	4603      	mov	r3, r0
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d004      	beq.n	800aae2 <f_lseek+0x406>
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2201      	movs	r2, #1
 800aadc:	755a      	strb	r2, [r3, #21]
 800aade:	2301      	movs	r3, #1
 800aae0:	e01c      	b.n	800ab1c <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	7d1b      	ldrb	r3, [r3, #20]
 800aae6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aaea:	b2da      	uxtb	r2, r3
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	7858      	ldrb	r0, [r3, #1]
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800aafa:	2301      	movs	r3, #1
 800aafc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aafe:	f7fd f813 	bl	8007b28 <disk_read>
 800ab02:	4603      	mov	r3, r0
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d004      	beq.n	800ab12 <f_lseek+0x436>
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	2201      	movs	r2, #1
 800ab0c:	755a      	strb	r2, [r3, #21]
 800ab0e:	2301      	movs	r3, #1
 800ab10:	e004      	b.n	800ab1c <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ab16:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800ab18:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	3740      	adds	r7, #64	; 0x40
 800ab20:	46bd      	mov	sp, r7
 800ab22:	bd80      	pop	{r7, pc}

0800ab24 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b084      	sub	sp, #16
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
 800ab2c:	460b      	mov	r3, r1
 800ab2e:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800ab30:	78fb      	ldrb	r3, [r7, #3]
 800ab32:	2b0a      	cmp	r3, #10
 800ab34:	d103      	bne.n	800ab3e <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800ab36:	210d      	movs	r1, #13
 800ab38:	6878      	ldr	r0, [r7, #4]
 800ab3a:	f7ff fff3 	bl	800ab24 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	685b      	ldr	r3, [r3, #4]
 800ab42:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	db25      	blt.n	800ab96 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	1c5a      	adds	r2, r3, #1
 800ab4e:	60fa      	str	r2, [r7, #12]
 800ab50:	687a      	ldr	r2, [r7, #4]
 800ab52:	4413      	add	r3, r2
 800ab54:	78fa      	ldrb	r2, [r7, #3]
 800ab56:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	2b3c      	cmp	r3, #60	; 0x3c
 800ab5c:	dd12      	ble.n	800ab84 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	6818      	ldr	r0, [r3, #0]
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	f103 010c 	add.w	r1, r3, #12
 800ab68:	68fa      	ldr	r2, [r7, #12]
 800ab6a:	f107 0308 	add.w	r3, r7, #8
 800ab6e:	f7ff fb79 	bl	800a264 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800ab72:	68ba      	ldr	r2, [r7, #8]
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	429a      	cmp	r2, r3
 800ab78:	d101      	bne.n	800ab7e <putc_bfd+0x5a>
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	e001      	b.n	800ab82 <putc_bfd+0x5e>
 800ab7e:	f04f 33ff 	mov.w	r3, #4294967295
 800ab82:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	68fa      	ldr	r2, [r7, #12]
 800ab88:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	689b      	ldr	r3, [r3, #8]
 800ab8e:	1c5a      	adds	r2, r3, #1
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	609a      	str	r2, [r3, #8]
 800ab94:	e000      	b.n	800ab98 <putc_bfd+0x74>
	if (i < 0) return;
 800ab96:	bf00      	nop
}
 800ab98:	3710      	adds	r7, #16
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd80      	pop	{r7, pc}

0800ab9e <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800ab9e:	b580      	push	{r7, lr}
 800aba0:	b084      	sub	sp, #16
 800aba2:	af00      	add	r7, sp, #0
 800aba4:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	685b      	ldr	r3, [r3, #4]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	db16      	blt.n	800abdc <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	6818      	ldr	r0, [r3, #0]
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	f103 010c 	add.w	r1, r3, #12
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	685b      	ldr	r3, [r3, #4]
 800abbc:	461a      	mov	r2, r3
 800abbe:	f107 030c 	add.w	r3, r7, #12
 800abc2:	f7ff fb4f 	bl	800a264 <f_write>
 800abc6:	4603      	mov	r3, r0
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d107      	bne.n	800abdc <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	685b      	ldr	r3, [r3, #4]
 800abd0:	68fa      	ldr	r2, [r7, #12]
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d102      	bne.n	800abdc <putc_flush+0x3e>
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	689b      	ldr	r3, [r3, #8]
 800abda:	e001      	b.n	800abe0 <putc_flush+0x42>
	return EOF;
 800abdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 800abe0:	4618      	mov	r0, r3
 800abe2:	3710      	adds	r7, #16
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}

0800abe8 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800abe8:	b480      	push	{r7}
 800abea:	b083      	sub	sp, #12
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
 800abf0:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	683a      	ldr	r2, [r7, #0]
 800abf6:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2200      	movs	r2, #0
 800abfc:	605a      	str	r2, [r3, #4]
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	685a      	ldr	r2, [r3, #4]
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	609a      	str	r2, [r3, #8]
}
 800ac06:	bf00      	nop
 800ac08:	370c      	adds	r7, #12
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bc80      	pop	{r7}
 800ac0e:	4770      	bx	lr

0800ac10 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800ac10:	b40e      	push	{r1, r2, r3}
 800ac12:	b580      	push	{r7, lr}
 800ac14:	b0a7      	sub	sp, #156	; 0x9c
 800ac16:	af00      	add	r7, sp, #0
 800ac18:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 800ac1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ac1e:	6879      	ldr	r1, [r7, #4]
 800ac20:	4618      	mov	r0, r3
 800ac22:	f7ff ffe1 	bl	800abe8 <putc_init>

	va_start(arp, fmt);
 800ac26:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800ac2a:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 800ac2c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800ac30:	1c5a      	adds	r2, r3, #1
 800ac32:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800ac36:	781b      	ldrb	r3, [r3, #0]
 800ac38:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 800ac3c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	f000 81f4 	beq.w	800b02e <f_printf+0x41e>
		if (c != '%') {				/* Non escape character */
 800ac46:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800ac4a:	2b25      	cmp	r3, #37	; 0x25
 800ac4c:	d008      	beq.n	800ac60 <f_printf+0x50>
			putc_bfd(&pb, c);
 800ac4e:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800ac52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ac56:	4611      	mov	r1, r2
 800ac58:	4618      	mov	r0, r3
 800ac5a:	f7ff ff63 	bl	800ab24 <putc_bfd>
			continue;
 800ac5e:	e1e5      	b.n	800b02c <f_printf+0x41c>
		}
		w = f = 0;
 800ac60:	2300      	movs	r3, #0
 800ac62:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800ac66:	2300      	movs	r3, #0
 800ac68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 800ac6c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800ac70:	1c5a      	adds	r2, r3, #1
 800ac72:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800ac76:	781b      	ldrb	r3, [r3, #0]
 800ac78:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 800ac7c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800ac80:	2b30      	cmp	r3, #48	; 0x30
 800ac82:	d10b      	bne.n	800ac9c <f_printf+0x8c>
			f = 1; c = *fmt++;
 800ac84:	2301      	movs	r3, #1
 800ac86:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800ac8a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800ac8e:	1c5a      	adds	r2, r3, #1
 800ac90:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800ac94:	781b      	ldrb	r3, [r3, #0]
 800ac96:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 800ac9a:	e024      	b.n	800ace6 <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800ac9c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800aca0:	2b2d      	cmp	r3, #45	; 0x2d
 800aca2:	d120      	bne.n	800ace6 <f_printf+0xd6>
				f = 2; c = *fmt++;
 800aca4:	2302      	movs	r3, #2
 800aca6:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800acaa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800acae:	1c5a      	adds	r2, r3, #1
 800acb0:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800acb4:	781b      	ldrb	r3, [r3, #0]
 800acb6:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 800acba:	e014      	b.n	800ace6 <f_printf+0xd6>
			w = w * 10 + c - '0';
 800acbc:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800acc0:	4613      	mov	r3, r2
 800acc2:	009b      	lsls	r3, r3, #2
 800acc4:	4413      	add	r3, r2
 800acc6:	005b      	lsls	r3, r3, #1
 800acc8:	461a      	mov	r2, r3
 800acca:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800acce:	4413      	add	r3, r2
 800acd0:	3b30      	subs	r3, #48	; 0x30
 800acd2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 800acd6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800acda:	1c5a      	adds	r2, r3, #1
 800acdc:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800ace0:	781b      	ldrb	r3, [r3, #0]
 800ace2:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 800ace6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800acea:	2b2f      	cmp	r3, #47	; 0x2f
 800acec:	d903      	bls.n	800acf6 <f_printf+0xe6>
 800acee:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800acf2:	2b39      	cmp	r3, #57	; 0x39
 800acf4:	d9e2      	bls.n	800acbc <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800acf6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800acfa:	2b6c      	cmp	r3, #108	; 0x6c
 800acfc:	d003      	beq.n	800ad06 <f_printf+0xf6>
 800acfe:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800ad02:	2b4c      	cmp	r3, #76	; 0x4c
 800ad04:	d10d      	bne.n	800ad22 <f_printf+0x112>
			f |= 4; c = *fmt++;
 800ad06:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800ad0a:	f043 0304 	orr.w	r3, r3, #4
 800ad0e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800ad12:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800ad16:	1c5a      	adds	r2, r3, #1
 800ad18:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800ad1c:	781b      	ldrb	r3, [r3, #0]
 800ad1e:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 800ad22:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	f000 8183 	beq.w	800b032 <f_printf+0x422>
		d = c;
 800ad2c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800ad30:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 800ad34:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800ad38:	2b60      	cmp	r3, #96	; 0x60
 800ad3a:	d908      	bls.n	800ad4e <f_printf+0x13e>
 800ad3c:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800ad40:	2b7a      	cmp	r3, #122	; 0x7a
 800ad42:	d804      	bhi.n	800ad4e <f_printf+0x13e>
 800ad44:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800ad48:	3b20      	subs	r3, #32
 800ad4a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 800ad4e:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800ad52:	3b42      	subs	r3, #66	; 0x42
 800ad54:	2b16      	cmp	r3, #22
 800ad56:	f200 8098 	bhi.w	800ae8a <f_printf+0x27a>
 800ad5a:	a201      	add	r2, pc, #4	; (adr r2, 800ad60 <f_printf+0x150>)
 800ad5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad60:	0800ae6b 	.word	0x0800ae6b
 800ad64:	0800ae53 	.word	0x0800ae53
 800ad68:	0800ae7b 	.word	0x0800ae7b
 800ad6c:	0800ae8b 	.word	0x0800ae8b
 800ad70:	0800ae8b 	.word	0x0800ae8b
 800ad74:	0800ae8b 	.word	0x0800ae8b
 800ad78:	0800ae8b 	.word	0x0800ae8b
 800ad7c:	0800ae8b 	.word	0x0800ae8b
 800ad80:	0800ae8b 	.word	0x0800ae8b
 800ad84:	0800ae8b 	.word	0x0800ae8b
 800ad88:	0800ae8b 	.word	0x0800ae8b
 800ad8c:	0800ae8b 	.word	0x0800ae8b
 800ad90:	0800ae8b 	.word	0x0800ae8b
 800ad94:	0800ae73 	.word	0x0800ae73
 800ad98:	0800ae8b 	.word	0x0800ae8b
 800ad9c:	0800ae8b 	.word	0x0800ae8b
 800ada0:	0800ae8b 	.word	0x0800ae8b
 800ada4:	0800adbd 	.word	0x0800adbd
 800ada8:	0800ae8b 	.word	0x0800ae8b
 800adac:	0800ae7b 	.word	0x0800ae7b
 800adb0:	0800ae8b 	.word	0x0800ae8b
 800adb4:	0800ae8b 	.word	0x0800ae8b
 800adb8:	0800ae83 	.word	0x0800ae83
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 800adbc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800adbe:	1d1a      	adds	r2, r3, #4
 800adc0:	67ba      	str	r2, [r7, #120]	; 0x78
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 800adc6:	2300      	movs	r3, #0
 800adc8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800adcc:	e004      	b.n	800add8 <f_printf+0x1c8>
 800adce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800add2:	3301      	adds	r3, #1
 800add4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800add8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800adda:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800adde:	4413      	add	r3, r2
 800ade0:	781b      	ldrb	r3, [r3, #0]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d1f3      	bne.n	800adce <f_printf+0x1be>
			if (!(f & 2)) {
 800ade6:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800adea:	f003 0302 	and.w	r3, r3, #2
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d11a      	bne.n	800ae28 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 800adf2:	e005      	b.n	800ae00 <f_printf+0x1f0>
 800adf4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800adf8:	2120      	movs	r1, #32
 800adfa:	4618      	mov	r0, r3
 800adfc:	f7ff fe92 	bl	800ab24 <putc_bfd>
 800ae00:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ae04:	1c5a      	adds	r2, r3, #1
 800ae06:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ae0a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800ae0e:	429a      	cmp	r2, r3
 800ae10:	d8f0      	bhi.n	800adf4 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 800ae12:	e009      	b.n	800ae28 <f_printf+0x218>
 800ae14:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ae16:	1c5a      	adds	r2, r3, #1
 800ae18:	67fa      	str	r2, [r7, #124]	; 0x7c
 800ae1a:	781a      	ldrb	r2, [r3, #0]
 800ae1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ae20:	4611      	mov	r1, r2
 800ae22:	4618      	mov	r0, r3
 800ae24:	f7ff fe7e 	bl	800ab24 <putc_bfd>
 800ae28:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ae2a:	781b      	ldrb	r3, [r3, #0]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d1f1      	bne.n	800ae14 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 800ae30:	e005      	b.n	800ae3e <f_printf+0x22e>
 800ae32:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ae36:	2120      	movs	r1, #32
 800ae38:	4618      	mov	r0, r3
 800ae3a:	f7ff fe73 	bl	800ab24 <putc_bfd>
 800ae3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ae42:	1c5a      	adds	r2, r3, #1
 800ae44:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ae48:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800ae4c:	429a      	cmp	r2, r3
 800ae4e:	d8f0      	bhi.n	800ae32 <f_printf+0x222>
			continue;
 800ae50:	e0ec      	b.n	800b02c <f_printf+0x41c>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 800ae52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ae54:	1d1a      	adds	r2, r3, #4
 800ae56:	67ba      	str	r2, [r7, #120]	; 0x78
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	b2da      	uxtb	r2, r3
 800ae5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ae60:	4611      	mov	r1, r2
 800ae62:	4618      	mov	r0, r3
 800ae64:	f7ff fe5e 	bl	800ab24 <putc_bfd>
 800ae68:	e0e0      	b.n	800b02c <f_printf+0x41c>

		case 'B' :					/* Binary */
			r = 2; break;
 800ae6a:	2302      	movs	r3, #2
 800ae6c:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800ae70:	e014      	b.n	800ae9c <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 800ae72:	2308      	movs	r3, #8
 800ae74:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800ae78:	e010      	b.n	800ae9c <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800ae7a:	230a      	movs	r3, #10
 800ae7c:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800ae80:	e00c      	b.n	800ae9c <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800ae82:	2310      	movs	r3, #16
 800ae84:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800ae88:	e008      	b.n	800ae9c <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 800ae8a:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800ae8e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800ae92:	4611      	mov	r1, r2
 800ae94:	4618      	mov	r0, r3
 800ae96:	f7ff fe45 	bl	800ab24 <putc_bfd>
 800ae9a:	e0c7      	b.n	800b02c <f_printf+0x41c>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800ae9c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800aea0:	f003 0304 	and.w	r3, r3, #4
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d004      	beq.n	800aeb2 <f_printf+0x2a2>
 800aea8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aeaa:	1d1a      	adds	r2, r3, #4
 800aeac:	67ba      	str	r2, [r7, #120]	; 0x78
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	e00c      	b.n	800aecc <f_printf+0x2bc>
 800aeb2:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800aeb6:	2b44      	cmp	r3, #68	; 0x44
 800aeb8:	d104      	bne.n	800aec4 <f_printf+0x2b4>
 800aeba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aebc:	1d1a      	adds	r2, r3, #4
 800aebe:	67ba      	str	r2, [r7, #120]	; 0x78
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	e003      	b.n	800aecc <f_printf+0x2bc>
 800aec4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aec6:	1d1a      	adds	r2, r3, #4
 800aec8:	67ba      	str	r2, [r7, #120]	; 0x78
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 800aed0:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800aed4:	2b44      	cmp	r3, #68	; 0x44
 800aed6:	d10e      	bne.n	800aef6 <f_printf+0x2e6>
 800aed8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800aedc:	2b00      	cmp	r3, #0
 800aede:	da0a      	bge.n	800aef6 <f_printf+0x2e6>
			v = 0 - v;
 800aee0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800aee4:	425b      	negs	r3, r3
 800aee6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 800aeea:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800aeee:	f043 0308 	orr.w	r3, r3, #8
 800aef2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 800aef6:	2300      	movs	r3, #0
 800aef8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 800aefc:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 800af00:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800af04:	fbb3 f1f2 	udiv	r1, r3, r2
 800af08:	fb02 f201 	mul.w	r2, r2, r1
 800af0c:	1a9b      	subs	r3, r3, r2
 800af0e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 800af12:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 800af16:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800af1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800af1e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800af22:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800af26:	2b09      	cmp	r3, #9
 800af28:	d90b      	bls.n	800af42 <f_printf+0x332>
 800af2a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800af2e:	2b78      	cmp	r3, #120	; 0x78
 800af30:	d101      	bne.n	800af36 <f_printf+0x326>
 800af32:	2227      	movs	r2, #39	; 0x27
 800af34:	e000      	b.n	800af38 <f_printf+0x328>
 800af36:	2207      	movs	r2, #7
 800af38:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800af3c:	4413      	add	r3, r2
 800af3e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 800af42:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800af46:	1c5a      	adds	r2, r3, #1
 800af48:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800af4c:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800af50:	3230      	adds	r2, #48	; 0x30
 800af52:	b2d2      	uxtb	r2, r2
 800af54:	f107 0198 	add.w	r1, r7, #152	; 0x98
 800af58:	440b      	add	r3, r1
 800af5a:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 800af5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800af62:	2b00      	cmp	r3, #0
 800af64:	d003      	beq.n	800af6e <f_printf+0x35e>
 800af66:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800af6a:	2b1f      	cmp	r3, #31
 800af6c:	d9c6      	bls.n	800aefc <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 800af6e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800af72:	f003 0308 	and.w	r3, r3, #8
 800af76:	2b00      	cmp	r3, #0
 800af78:	d00a      	beq.n	800af90 <f_printf+0x380>
 800af7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800af7e:	1c5a      	adds	r2, r3, #1
 800af80:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800af84:	f107 0298 	add.w	r2, r7, #152	; 0x98
 800af88:	4413      	add	r3, r2
 800af8a:	222d      	movs	r2, #45	; 0x2d
 800af8c:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 800af90:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800af94:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800af98:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800af9c:	f003 0301 	and.w	r3, r3, #1
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d001      	beq.n	800afa8 <f_printf+0x398>
 800afa4:	2330      	movs	r3, #48	; 0x30
 800afa6:	e000      	b.n	800afaa <f_printf+0x39a>
 800afa8:	2320      	movs	r3, #32
 800afaa:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800afae:	e007      	b.n	800afc0 <f_printf+0x3b0>
 800afb0:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800afb4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800afb8:	4611      	mov	r1, r2
 800afba:	4618      	mov	r0, r3
 800afbc:	f7ff fdb2 	bl	800ab24 <putc_bfd>
 800afc0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800afc4:	f003 0302 	and.w	r3, r3, #2
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d108      	bne.n	800afde <f_printf+0x3ce>
 800afcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800afd0:	1c5a      	adds	r2, r3, #1
 800afd2:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800afd6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800afda:	429a      	cmp	r2, r3
 800afdc:	d8e8      	bhi.n	800afb0 <f_printf+0x3a0>
		do {
			putc_bfd(&pb, str[--i]);
 800afde:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800afe2:	3b01      	subs	r3, #1
 800afe4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800afe8:	f107 020c 	add.w	r2, r7, #12
 800afec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800aff0:	4413      	add	r3, r2
 800aff2:	781a      	ldrb	r2, [r3, #0]
 800aff4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800aff8:	4611      	mov	r1, r2
 800affa:	4618      	mov	r0, r3
 800affc:	f7ff fd92 	bl	800ab24 <putc_bfd>
		} while (i);
 800b000:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800b004:	2b00      	cmp	r3, #0
 800b006:	d1ea      	bne.n	800afde <f_printf+0x3ce>
		while (j++ < w) putc_bfd(&pb, d);
 800b008:	e007      	b.n	800b01a <f_printf+0x40a>
 800b00a:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800b00e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b012:	4611      	mov	r1, r2
 800b014:	4618      	mov	r0, r3
 800b016:	f7ff fd85 	bl	800ab24 <putc_bfd>
 800b01a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b01e:	1c5a      	adds	r2, r3, #1
 800b020:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b024:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800b028:	429a      	cmp	r2, r3
 800b02a:	d8ee      	bhi.n	800b00a <f_printf+0x3fa>
		c = *fmt++;
 800b02c:	e5fe      	b.n	800ac2c <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 800b02e:	bf00      	nop
 800b030:	e000      	b.n	800b034 <f_printf+0x424>
		if (!c) break;
 800b032:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 800b034:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b038:	4618      	mov	r0, r3
 800b03a:	f7ff fdb0 	bl	800ab9e <putc_flush>
 800b03e:	4603      	mov	r3, r0
}
 800b040:	4618      	mov	r0, r3
 800b042:	379c      	adds	r7, #156	; 0x9c
 800b044:	46bd      	mov	sp, r7
 800b046:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b04a:	b003      	add	sp, #12
 800b04c:	4770      	bx	lr
 800b04e:	bf00      	nop

0800b050 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b050:	b480      	push	{r7}
 800b052:	b087      	sub	sp, #28
 800b054:	af00      	add	r7, sp, #0
 800b056:	60f8      	str	r0, [r7, #12]
 800b058:	60b9      	str	r1, [r7, #8]
 800b05a:	4613      	mov	r3, r2
 800b05c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b05e:	2301      	movs	r3, #1
 800b060:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b062:	2300      	movs	r3, #0
 800b064:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b066:	4b1e      	ldr	r3, [pc, #120]	; (800b0e0 <FATFS_LinkDriverEx+0x90>)
 800b068:	7a5b      	ldrb	r3, [r3, #9]
 800b06a:	b2db      	uxtb	r3, r3
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d131      	bne.n	800b0d4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b070:	4b1b      	ldr	r3, [pc, #108]	; (800b0e0 <FATFS_LinkDriverEx+0x90>)
 800b072:	7a5b      	ldrb	r3, [r3, #9]
 800b074:	b2db      	uxtb	r3, r3
 800b076:	461a      	mov	r2, r3
 800b078:	4b19      	ldr	r3, [pc, #100]	; (800b0e0 <FATFS_LinkDriverEx+0x90>)
 800b07a:	2100      	movs	r1, #0
 800b07c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b07e:	4b18      	ldr	r3, [pc, #96]	; (800b0e0 <FATFS_LinkDriverEx+0x90>)
 800b080:	7a5b      	ldrb	r3, [r3, #9]
 800b082:	b2db      	uxtb	r3, r3
 800b084:	4a16      	ldr	r2, [pc, #88]	; (800b0e0 <FATFS_LinkDriverEx+0x90>)
 800b086:	009b      	lsls	r3, r3, #2
 800b088:	4413      	add	r3, r2
 800b08a:	68fa      	ldr	r2, [r7, #12]
 800b08c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b08e:	4b14      	ldr	r3, [pc, #80]	; (800b0e0 <FATFS_LinkDriverEx+0x90>)
 800b090:	7a5b      	ldrb	r3, [r3, #9]
 800b092:	b2db      	uxtb	r3, r3
 800b094:	461a      	mov	r2, r3
 800b096:	4b12      	ldr	r3, [pc, #72]	; (800b0e0 <FATFS_LinkDriverEx+0x90>)
 800b098:	4413      	add	r3, r2
 800b09a:	79fa      	ldrb	r2, [r7, #7]
 800b09c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b09e:	4b10      	ldr	r3, [pc, #64]	; (800b0e0 <FATFS_LinkDriverEx+0x90>)
 800b0a0:	7a5b      	ldrb	r3, [r3, #9]
 800b0a2:	b2db      	uxtb	r3, r3
 800b0a4:	1c5a      	adds	r2, r3, #1
 800b0a6:	b2d1      	uxtb	r1, r2
 800b0a8:	4a0d      	ldr	r2, [pc, #52]	; (800b0e0 <FATFS_LinkDriverEx+0x90>)
 800b0aa:	7251      	strb	r1, [r2, #9]
 800b0ac:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b0ae:	7dbb      	ldrb	r3, [r7, #22]
 800b0b0:	3330      	adds	r3, #48	; 0x30
 800b0b2:	b2da      	uxtb	r2, r3
 800b0b4:	68bb      	ldr	r3, [r7, #8]
 800b0b6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	3301      	adds	r3, #1
 800b0bc:	223a      	movs	r2, #58	; 0x3a
 800b0be:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	3302      	adds	r3, #2
 800b0c4:	222f      	movs	r2, #47	; 0x2f
 800b0c6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b0c8:	68bb      	ldr	r3, [r7, #8]
 800b0ca:	3303      	adds	r3, #3
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b0d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	371c      	adds	r7, #28
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	bc80      	pop	{r7}
 800b0de:	4770      	bx	lr
 800b0e0:	2000033c 	.word	0x2000033c

0800b0e4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b082      	sub	sp, #8
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
 800b0ec:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	6839      	ldr	r1, [r7, #0]
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f7ff ffac 	bl	800b050 <FATFS_LinkDriverEx>
 800b0f8:	4603      	mov	r3, r0
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3708      	adds	r7, #8
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}
	...

0800b104 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800b104:	b480      	push	{r7}
 800b106:	b085      	sub	sp, #20
 800b108:	af00      	add	r7, sp, #0
 800b10a:	4603      	mov	r3, r0
 800b10c:	6039      	str	r1, [r7, #0]
 800b10e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800b110:	88fb      	ldrh	r3, [r7, #6]
 800b112:	2b7f      	cmp	r3, #127	; 0x7f
 800b114:	d802      	bhi.n	800b11c <ff_convert+0x18>
		c = chr;
 800b116:	88fb      	ldrh	r3, [r7, #6]
 800b118:	81fb      	strh	r3, [r7, #14]
 800b11a:	e025      	b.n	800b168 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d00b      	beq.n	800b13a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800b122:	88fb      	ldrh	r3, [r7, #6]
 800b124:	2bff      	cmp	r3, #255	; 0xff
 800b126:	d805      	bhi.n	800b134 <ff_convert+0x30>
 800b128:	88fb      	ldrh	r3, [r7, #6]
 800b12a:	3b80      	subs	r3, #128	; 0x80
 800b12c:	4a11      	ldr	r2, [pc, #68]	; (800b174 <ff_convert+0x70>)
 800b12e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b132:	e000      	b.n	800b136 <ff_convert+0x32>
 800b134:	2300      	movs	r3, #0
 800b136:	81fb      	strh	r3, [r7, #14]
 800b138:	e016      	b.n	800b168 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800b13a:	2300      	movs	r3, #0
 800b13c:	81fb      	strh	r3, [r7, #14]
 800b13e:	e009      	b.n	800b154 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800b140:	89fb      	ldrh	r3, [r7, #14]
 800b142:	4a0c      	ldr	r2, [pc, #48]	; (800b174 <ff_convert+0x70>)
 800b144:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b148:	88fa      	ldrh	r2, [r7, #6]
 800b14a:	429a      	cmp	r2, r3
 800b14c:	d006      	beq.n	800b15c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800b14e:	89fb      	ldrh	r3, [r7, #14]
 800b150:	3301      	adds	r3, #1
 800b152:	81fb      	strh	r3, [r7, #14]
 800b154:	89fb      	ldrh	r3, [r7, #14]
 800b156:	2b7f      	cmp	r3, #127	; 0x7f
 800b158:	d9f2      	bls.n	800b140 <ff_convert+0x3c>
 800b15a:	e000      	b.n	800b15e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800b15c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800b15e:	89fb      	ldrh	r3, [r7, #14]
 800b160:	3380      	adds	r3, #128	; 0x80
 800b162:	b29b      	uxth	r3, r3
 800b164:	b2db      	uxtb	r3, r3
 800b166:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800b168:	89fb      	ldrh	r3, [r7, #14]
}
 800b16a:	4618      	mov	r0, r3
 800b16c:	3714      	adds	r7, #20
 800b16e:	46bd      	mov	sp, r7
 800b170:	bc80      	pop	{r7}
 800b172:	4770      	bx	lr
 800b174:	0800bcec 	.word	0x0800bcec

0800b178 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800b178:	b480      	push	{r7}
 800b17a:	b087      	sub	sp, #28
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	4603      	mov	r3, r0
 800b180:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800b182:	88fb      	ldrh	r3, [r7, #6]
 800b184:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b188:	d201      	bcs.n	800b18e <ff_wtoupper+0x16>
 800b18a:	4b3d      	ldr	r3, [pc, #244]	; (800b280 <ff_wtoupper+0x108>)
 800b18c:	e000      	b.n	800b190 <ff_wtoupper+0x18>
 800b18e:	4b3d      	ldr	r3, [pc, #244]	; (800b284 <ff_wtoupper+0x10c>)
 800b190:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800b192:	697b      	ldr	r3, [r7, #20]
 800b194:	1c9a      	adds	r2, r3, #2
 800b196:	617a      	str	r2, [r7, #20]
 800b198:	881b      	ldrh	r3, [r3, #0]
 800b19a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800b19c:	8a7b      	ldrh	r3, [r7, #18]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d068      	beq.n	800b274 <ff_wtoupper+0xfc>
 800b1a2:	88fa      	ldrh	r2, [r7, #6]
 800b1a4:	8a7b      	ldrh	r3, [r7, #18]
 800b1a6:	429a      	cmp	r2, r3
 800b1a8:	d364      	bcc.n	800b274 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800b1aa:	697b      	ldr	r3, [r7, #20]
 800b1ac:	1c9a      	adds	r2, r3, #2
 800b1ae:	617a      	str	r2, [r7, #20]
 800b1b0:	881b      	ldrh	r3, [r3, #0]
 800b1b2:	823b      	strh	r3, [r7, #16]
 800b1b4:	8a3b      	ldrh	r3, [r7, #16]
 800b1b6:	0a1b      	lsrs	r3, r3, #8
 800b1b8:	81fb      	strh	r3, [r7, #14]
 800b1ba:	8a3b      	ldrh	r3, [r7, #16]
 800b1bc:	b2db      	uxtb	r3, r3
 800b1be:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800b1c0:	88fa      	ldrh	r2, [r7, #6]
 800b1c2:	8a79      	ldrh	r1, [r7, #18]
 800b1c4:	8a3b      	ldrh	r3, [r7, #16]
 800b1c6:	440b      	add	r3, r1
 800b1c8:	429a      	cmp	r2, r3
 800b1ca:	da49      	bge.n	800b260 <ff_wtoupper+0xe8>
			switch (cmd) {
 800b1cc:	89fb      	ldrh	r3, [r7, #14]
 800b1ce:	2b08      	cmp	r3, #8
 800b1d0:	d84f      	bhi.n	800b272 <ff_wtoupper+0xfa>
 800b1d2:	a201      	add	r2, pc, #4	; (adr r2, 800b1d8 <ff_wtoupper+0x60>)
 800b1d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1d8:	0800b1fd 	.word	0x0800b1fd
 800b1dc:	0800b20f 	.word	0x0800b20f
 800b1e0:	0800b225 	.word	0x0800b225
 800b1e4:	0800b22d 	.word	0x0800b22d
 800b1e8:	0800b235 	.word	0x0800b235
 800b1ec:	0800b23d 	.word	0x0800b23d
 800b1f0:	0800b245 	.word	0x0800b245
 800b1f4:	0800b24d 	.word	0x0800b24d
 800b1f8:	0800b255 	.word	0x0800b255
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800b1fc:	88fa      	ldrh	r2, [r7, #6]
 800b1fe:	8a7b      	ldrh	r3, [r7, #18]
 800b200:	1ad3      	subs	r3, r2, r3
 800b202:	005b      	lsls	r3, r3, #1
 800b204:	697a      	ldr	r2, [r7, #20]
 800b206:	4413      	add	r3, r2
 800b208:	881b      	ldrh	r3, [r3, #0]
 800b20a:	80fb      	strh	r3, [r7, #6]
 800b20c:	e027      	b.n	800b25e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800b20e:	88fa      	ldrh	r2, [r7, #6]
 800b210:	8a7b      	ldrh	r3, [r7, #18]
 800b212:	1ad3      	subs	r3, r2, r3
 800b214:	b29b      	uxth	r3, r3
 800b216:	f003 0301 	and.w	r3, r3, #1
 800b21a:	b29b      	uxth	r3, r3
 800b21c:	88fa      	ldrh	r2, [r7, #6]
 800b21e:	1ad3      	subs	r3, r2, r3
 800b220:	80fb      	strh	r3, [r7, #6]
 800b222:	e01c      	b.n	800b25e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800b224:	88fb      	ldrh	r3, [r7, #6]
 800b226:	3b10      	subs	r3, #16
 800b228:	80fb      	strh	r3, [r7, #6]
 800b22a:	e018      	b.n	800b25e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800b22c:	88fb      	ldrh	r3, [r7, #6]
 800b22e:	3b20      	subs	r3, #32
 800b230:	80fb      	strh	r3, [r7, #6]
 800b232:	e014      	b.n	800b25e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800b234:	88fb      	ldrh	r3, [r7, #6]
 800b236:	3b30      	subs	r3, #48	; 0x30
 800b238:	80fb      	strh	r3, [r7, #6]
 800b23a:	e010      	b.n	800b25e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800b23c:	88fb      	ldrh	r3, [r7, #6]
 800b23e:	3b1a      	subs	r3, #26
 800b240:	80fb      	strh	r3, [r7, #6]
 800b242:	e00c      	b.n	800b25e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800b244:	88fb      	ldrh	r3, [r7, #6]
 800b246:	3308      	adds	r3, #8
 800b248:	80fb      	strh	r3, [r7, #6]
 800b24a:	e008      	b.n	800b25e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800b24c:	88fb      	ldrh	r3, [r7, #6]
 800b24e:	3b50      	subs	r3, #80	; 0x50
 800b250:	80fb      	strh	r3, [r7, #6]
 800b252:	e004      	b.n	800b25e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800b254:	88fb      	ldrh	r3, [r7, #6]
 800b256:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800b25a:	80fb      	strh	r3, [r7, #6]
 800b25c:	bf00      	nop
			}
			break;
 800b25e:	e008      	b.n	800b272 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800b260:	89fb      	ldrh	r3, [r7, #14]
 800b262:	2b00      	cmp	r3, #0
 800b264:	d195      	bne.n	800b192 <ff_wtoupper+0x1a>
 800b266:	8a3b      	ldrh	r3, [r7, #16]
 800b268:	005b      	lsls	r3, r3, #1
 800b26a:	697a      	ldr	r2, [r7, #20]
 800b26c:	4413      	add	r3, r2
 800b26e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800b270:	e78f      	b.n	800b192 <ff_wtoupper+0x1a>
			break;
 800b272:	bf00      	nop
	}

	return chr;
 800b274:	88fb      	ldrh	r3, [r7, #6]
}
 800b276:	4618      	mov	r0, r3
 800b278:	371c      	adds	r7, #28
 800b27a:	46bd      	mov	sp, r7
 800b27c:	bc80      	pop	{r7}
 800b27e:	4770      	bx	lr
 800b280:	0800bdec 	.word	0x0800bdec
 800b284:	0800bfe0 	.word	0x0800bfe0

0800b288 <__errno>:
 800b288:	4b01      	ldr	r3, [pc, #4]	; (800b290 <__errno+0x8>)
 800b28a:	6818      	ldr	r0, [r3, #0]
 800b28c:	4770      	bx	lr
 800b28e:	bf00      	nop
 800b290:	2000008c 	.word	0x2000008c

0800b294 <exit>:
 800b294:	b508      	push	{r3, lr}
 800b296:	4b07      	ldr	r3, [pc, #28]	; (800b2b4 <exit+0x20>)
 800b298:	4604      	mov	r4, r0
 800b29a:	b113      	cbz	r3, 800b2a2 <exit+0xe>
 800b29c:	2100      	movs	r1, #0
 800b29e:	f3af 8000 	nop.w
 800b2a2:	4b05      	ldr	r3, [pc, #20]	; (800b2b8 <exit+0x24>)
 800b2a4:	6818      	ldr	r0, [r3, #0]
 800b2a6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800b2a8:	b103      	cbz	r3, 800b2ac <exit+0x18>
 800b2aa:	4798      	blx	r3
 800b2ac:	4620      	mov	r0, r4
 800b2ae:	f7f7 f893 	bl	80023d8 <_exit>
 800b2b2:	bf00      	nop
 800b2b4:	00000000 	.word	0x00000000
 800b2b8:	0800c09c 	.word	0x0800c09c

0800b2bc <__libc_init_array>:
 800b2bc:	b570      	push	{r4, r5, r6, lr}
 800b2be:	2600      	movs	r6, #0
 800b2c0:	4d0c      	ldr	r5, [pc, #48]	; (800b2f4 <__libc_init_array+0x38>)
 800b2c2:	4c0d      	ldr	r4, [pc, #52]	; (800b2f8 <__libc_init_array+0x3c>)
 800b2c4:	1b64      	subs	r4, r4, r5
 800b2c6:	10a4      	asrs	r4, r4, #2
 800b2c8:	42a6      	cmp	r6, r4
 800b2ca:	d109      	bne.n	800b2e0 <__libc_init_array+0x24>
 800b2cc:	f000 fc5c 	bl	800bb88 <_init>
 800b2d0:	2600      	movs	r6, #0
 800b2d2:	4d0a      	ldr	r5, [pc, #40]	; (800b2fc <__libc_init_array+0x40>)
 800b2d4:	4c0a      	ldr	r4, [pc, #40]	; (800b300 <__libc_init_array+0x44>)
 800b2d6:	1b64      	subs	r4, r4, r5
 800b2d8:	10a4      	asrs	r4, r4, #2
 800b2da:	42a6      	cmp	r6, r4
 800b2dc:	d105      	bne.n	800b2ea <__libc_init_array+0x2e>
 800b2de:	bd70      	pop	{r4, r5, r6, pc}
 800b2e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2e4:	4798      	blx	r3
 800b2e6:	3601      	adds	r6, #1
 800b2e8:	e7ee      	b.n	800b2c8 <__libc_init_array+0xc>
 800b2ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2ee:	4798      	blx	r3
 800b2f0:	3601      	adds	r6, #1
 800b2f2:	e7f2      	b.n	800b2da <__libc_init_array+0x1e>
 800b2f4:	0800c0dc 	.word	0x0800c0dc
 800b2f8:	0800c0dc 	.word	0x0800c0dc
 800b2fc:	0800c0dc 	.word	0x0800c0dc
 800b300:	0800c0e0 	.word	0x0800c0e0

0800b304 <memset>:
 800b304:	4603      	mov	r3, r0
 800b306:	4402      	add	r2, r0
 800b308:	4293      	cmp	r3, r2
 800b30a:	d100      	bne.n	800b30e <memset+0xa>
 800b30c:	4770      	bx	lr
 800b30e:	f803 1b01 	strb.w	r1, [r3], #1
 800b312:	e7f9      	b.n	800b308 <memset+0x4>

0800b314 <siprintf>:
 800b314:	b40e      	push	{r1, r2, r3}
 800b316:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b31a:	b500      	push	{lr}
 800b31c:	b09c      	sub	sp, #112	; 0x70
 800b31e:	ab1d      	add	r3, sp, #116	; 0x74
 800b320:	9002      	str	r0, [sp, #8]
 800b322:	9006      	str	r0, [sp, #24]
 800b324:	9107      	str	r1, [sp, #28]
 800b326:	9104      	str	r1, [sp, #16]
 800b328:	4808      	ldr	r0, [pc, #32]	; (800b34c <siprintf+0x38>)
 800b32a:	4909      	ldr	r1, [pc, #36]	; (800b350 <siprintf+0x3c>)
 800b32c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b330:	9105      	str	r1, [sp, #20]
 800b332:	6800      	ldr	r0, [r0, #0]
 800b334:	a902      	add	r1, sp, #8
 800b336:	9301      	str	r3, [sp, #4]
 800b338:	f000 f868 	bl	800b40c <_svfiprintf_r>
 800b33c:	2200      	movs	r2, #0
 800b33e:	9b02      	ldr	r3, [sp, #8]
 800b340:	701a      	strb	r2, [r3, #0]
 800b342:	b01c      	add	sp, #112	; 0x70
 800b344:	f85d eb04 	ldr.w	lr, [sp], #4
 800b348:	b003      	add	sp, #12
 800b34a:	4770      	bx	lr
 800b34c:	2000008c 	.word	0x2000008c
 800b350:	ffff0208 	.word	0xffff0208

0800b354 <__ssputs_r>:
 800b354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b358:	688e      	ldr	r6, [r1, #8]
 800b35a:	4682      	mov	sl, r0
 800b35c:	429e      	cmp	r6, r3
 800b35e:	460c      	mov	r4, r1
 800b360:	4690      	mov	r8, r2
 800b362:	461f      	mov	r7, r3
 800b364:	d838      	bhi.n	800b3d8 <__ssputs_r+0x84>
 800b366:	898a      	ldrh	r2, [r1, #12]
 800b368:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b36c:	d032      	beq.n	800b3d4 <__ssputs_r+0x80>
 800b36e:	6825      	ldr	r5, [r4, #0]
 800b370:	6909      	ldr	r1, [r1, #16]
 800b372:	3301      	adds	r3, #1
 800b374:	eba5 0901 	sub.w	r9, r5, r1
 800b378:	6965      	ldr	r5, [r4, #20]
 800b37a:	444b      	add	r3, r9
 800b37c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b380:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b384:	106d      	asrs	r5, r5, #1
 800b386:	429d      	cmp	r5, r3
 800b388:	bf38      	it	cc
 800b38a:	461d      	movcc	r5, r3
 800b38c:	0553      	lsls	r3, r2, #21
 800b38e:	d531      	bpl.n	800b3f4 <__ssputs_r+0xa0>
 800b390:	4629      	mov	r1, r5
 800b392:	f000 fb53 	bl	800ba3c <_malloc_r>
 800b396:	4606      	mov	r6, r0
 800b398:	b950      	cbnz	r0, 800b3b0 <__ssputs_r+0x5c>
 800b39a:	230c      	movs	r3, #12
 800b39c:	f04f 30ff 	mov.w	r0, #4294967295
 800b3a0:	f8ca 3000 	str.w	r3, [sl]
 800b3a4:	89a3      	ldrh	r3, [r4, #12]
 800b3a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3aa:	81a3      	strh	r3, [r4, #12]
 800b3ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3b0:	464a      	mov	r2, r9
 800b3b2:	6921      	ldr	r1, [r4, #16]
 800b3b4:	f000 face 	bl	800b954 <memcpy>
 800b3b8:	89a3      	ldrh	r3, [r4, #12]
 800b3ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b3be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3c2:	81a3      	strh	r3, [r4, #12]
 800b3c4:	6126      	str	r6, [r4, #16]
 800b3c6:	444e      	add	r6, r9
 800b3c8:	6026      	str	r6, [r4, #0]
 800b3ca:	463e      	mov	r6, r7
 800b3cc:	6165      	str	r5, [r4, #20]
 800b3ce:	eba5 0509 	sub.w	r5, r5, r9
 800b3d2:	60a5      	str	r5, [r4, #8]
 800b3d4:	42be      	cmp	r6, r7
 800b3d6:	d900      	bls.n	800b3da <__ssputs_r+0x86>
 800b3d8:	463e      	mov	r6, r7
 800b3da:	4632      	mov	r2, r6
 800b3dc:	4641      	mov	r1, r8
 800b3de:	6820      	ldr	r0, [r4, #0]
 800b3e0:	f000 fac6 	bl	800b970 <memmove>
 800b3e4:	68a3      	ldr	r3, [r4, #8]
 800b3e6:	6822      	ldr	r2, [r4, #0]
 800b3e8:	1b9b      	subs	r3, r3, r6
 800b3ea:	4432      	add	r2, r6
 800b3ec:	2000      	movs	r0, #0
 800b3ee:	60a3      	str	r3, [r4, #8]
 800b3f0:	6022      	str	r2, [r4, #0]
 800b3f2:	e7db      	b.n	800b3ac <__ssputs_r+0x58>
 800b3f4:	462a      	mov	r2, r5
 800b3f6:	f000 fb7b 	bl	800baf0 <_realloc_r>
 800b3fa:	4606      	mov	r6, r0
 800b3fc:	2800      	cmp	r0, #0
 800b3fe:	d1e1      	bne.n	800b3c4 <__ssputs_r+0x70>
 800b400:	4650      	mov	r0, sl
 800b402:	6921      	ldr	r1, [r4, #16]
 800b404:	f000 face 	bl	800b9a4 <_free_r>
 800b408:	e7c7      	b.n	800b39a <__ssputs_r+0x46>
	...

0800b40c <_svfiprintf_r>:
 800b40c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b410:	4698      	mov	r8, r3
 800b412:	898b      	ldrh	r3, [r1, #12]
 800b414:	4607      	mov	r7, r0
 800b416:	061b      	lsls	r3, r3, #24
 800b418:	460d      	mov	r5, r1
 800b41a:	4614      	mov	r4, r2
 800b41c:	b09d      	sub	sp, #116	; 0x74
 800b41e:	d50e      	bpl.n	800b43e <_svfiprintf_r+0x32>
 800b420:	690b      	ldr	r3, [r1, #16]
 800b422:	b963      	cbnz	r3, 800b43e <_svfiprintf_r+0x32>
 800b424:	2140      	movs	r1, #64	; 0x40
 800b426:	f000 fb09 	bl	800ba3c <_malloc_r>
 800b42a:	6028      	str	r0, [r5, #0]
 800b42c:	6128      	str	r0, [r5, #16]
 800b42e:	b920      	cbnz	r0, 800b43a <_svfiprintf_r+0x2e>
 800b430:	230c      	movs	r3, #12
 800b432:	603b      	str	r3, [r7, #0]
 800b434:	f04f 30ff 	mov.w	r0, #4294967295
 800b438:	e0d1      	b.n	800b5de <_svfiprintf_r+0x1d2>
 800b43a:	2340      	movs	r3, #64	; 0x40
 800b43c:	616b      	str	r3, [r5, #20]
 800b43e:	2300      	movs	r3, #0
 800b440:	9309      	str	r3, [sp, #36]	; 0x24
 800b442:	2320      	movs	r3, #32
 800b444:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b448:	2330      	movs	r3, #48	; 0x30
 800b44a:	f04f 0901 	mov.w	r9, #1
 800b44e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b452:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b5f8 <_svfiprintf_r+0x1ec>
 800b456:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b45a:	4623      	mov	r3, r4
 800b45c:	469a      	mov	sl, r3
 800b45e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b462:	b10a      	cbz	r2, 800b468 <_svfiprintf_r+0x5c>
 800b464:	2a25      	cmp	r2, #37	; 0x25
 800b466:	d1f9      	bne.n	800b45c <_svfiprintf_r+0x50>
 800b468:	ebba 0b04 	subs.w	fp, sl, r4
 800b46c:	d00b      	beq.n	800b486 <_svfiprintf_r+0x7a>
 800b46e:	465b      	mov	r3, fp
 800b470:	4622      	mov	r2, r4
 800b472:	4629      	mov	r1, r5
 800b474:	4638      	mov	r0, r7
 800b476:	f7ff ff6d 	bl	800b354 <__ssputs_r>
 800b47a:	3001      	adds	r0, #1
 800b47c:	f000 80aa 	beq.w	800b5d4 <_svfiprintf_r+0x1c8>
 800b480:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b482:	445a      	add	r2, fp
 800b484:	9209      	str	r2, [sp, #36]	; 0x24
 800b486:	f89a 3000 	ldrb.w	r3, [sl]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	f000 80a2 	beq.w	800b5d4 <_svfiprintf_r+0x1c8>
 800b490:	2300      	movs	r3, #0
 800b492:	f04f 32ff 	mov.w	r2, #4294967295
 800b496:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b49a:	f10a 0a01 	add.w	sl, sl, #1
 800b49e:	9304      	str	r3, [sp, #16]
 800b4a0:	9307      	str	r3, [sp, #28]
 800b4a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b4a6:	931a      	str	r3, [sp, #104]	; 0x68
 800b4a8:	4654      	mov	r4, sl
 800b4aa:	2205      	movs	r2, #5
 800b4ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4b0:	4851      	ldr	r0, [pc, #324]	; (800b5f8 <_svfiprintf_r+0x1ec>)
 800b4b2:	f000 fa41 	bl	800b938 <memchr>
 800b4b6:	9a04      	ldr	r2, [sp, #16]
 800b4b8:	b9d8      	cbnz	r0, 800b4f2 <_svfiprintf_r+0xe6>
 800b4ba:	06d0      	lsls	r0, r2, #27
 800b4bc:	bf44      	itt	mi
 800b4be:	2320      	movmi	r3, #32
 800b4c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b4c4:	0711      	lsls	r1, r2, #28
 800b4c6:	bf44      	itt	mi
 800b4c8:	232b      	movmi	r3, #43	; 0x2b
 800b4ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b4ce:	f89a 3000 	ldrb.w	r3, [sl]
 800b4d2:	2b2a      	cmp	r3, #42	; 0x2a
 800b4d4:	d015      	beq.n	800b502 <_svfiprintf_r+0xf6>
 800b4d6:	4654      	mov	r4, sl
 800b4d8:	2000      	movs	r0, #0
 800b4da:	f04f 0c0a 	mov.w	ip, #10
 800b4de:	9a07      	ldr	r2, [sp, #28]
 800b4e0:	4621      	mov	r1, r4
 800b4e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4e6:	3b30      	subs	r3, #48	; 0x30
 800b4e8:	2b09      	cmp	r3, #9
 800b4ea:	d94e      	bls.n	800b58a <_svfiprintf_r+0x17e>
 800b4ec:	b1b0      	cbz	r0, 800b51c <_svfiprintf_r+0x110>
 800b4ee:	9207      	str	r2, [sp, #28]
 800b4f0:	e014      	b.n	800b51c <_svfiprintf_r+0x110>
 800b4f2:	eba0 0308 	sub.w	r3, r0, r8
 800b4f6:	fa09 f303 	lsl.w	r3, r9, r3
 800b4fa:	4313      	orrs	r3, r2
 800b4fc:	46a2      	mov	sl, r4
 800b4fe:	9304      	str	r3, [sp, #16]
 800b500:	e7d2      	b.n	800b4a8 <_svfiprintf_r+0x9c>
 800b502:	9b03      	ldr	r3, [sp, #12]
 800b504:	1d19      	adds	r1, r3, #4
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	9103      	str	r1, [sp, #12]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	bfbb      	ittet	lt
 800b50e:	425b      	neglt	r3, r3
 800b510:	f042 0202 	orrlt.w	r2, r2, #2
 800b514:	9307      	strge	r3, [sp, #28]
 800b516:	9307      	strlt	r3, [sp, #28]
 800b518:	bfb8      	it	lt
 800b51a:	9204      	strlt	r2, [sp, #16]
 800b51c:	7823      	ldrb	r3, [r4, #0]
 800b51e:	2b2e      	cmp	r3, #46	; 0x2e
 800b520:	d10c      	bne.n	800b53c <_svfiprintf_r+0x130>
 800b522:	7863      	ldrb	r3, [r4, #1]
 800b524:	2b2a      	cmp	r3, #42	; 0x2a
 800b526:	d135      	bne.n	800b594 <_svfiprintf_r+0x188>
 800b528:	9b03      	ldr	r3, [sp, #12]
 800b52a:	3402      	adds	r4, #2
 800b52c:	1d1a      	adds	r2, r3, #4
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	9203      	str	r2, [sp, #12]
 800b532:	2b00      	cmp	r3, #0
 800b534:	bfb8      	it	lt
 800b536:	f04f 33ff 	movlt.w	r3, #4294967295
 800b53a:	9305      	str	r3, [sp, #20]
 800b53c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b608 <_svfiprintf_r+0x1fc>
 800b540:	2203      	movs	r2, #3
 800b542:	4650      	mov	r0, sl
 800b544:	7821      	ldrb	r1, [r4, #0]
 800b546:	f000 f9f7 	bl	800b938 <memchr>
 800b54a:	b140      	cbz	r0, 800b55e <_svfiprintf_r+0x152>
 800b54c:	2340      	movs	r3, #64	; 0x40
 800b54e:	eba0 000a 	sub.w	r0, r0, sl
 800b552:	fa03 f000 	lsl.w	r0, r3, r0
 800b556:	9b04      	ldr	r3, [sp, #16]
 800b558:	3401      	adds	r4, #1
 800b55a:	4303      	orrs	r3, r0
 800b55c:	9304      	str	r3, [sp, #16]
 800b55e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b562:	2206      	movs	r2, #6
 800b564:	4825      	ldr	r0, [pc, #148]	; (800b5fc <_svfiprintf_r+0x1f0>)
 800b566:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b56a:	f000 f9e5 	bl	800b938 <memchr>
 800b56e:	2800      	cmp	r0, #0
 800b570:	d038      	beq.n	800b5e4 <_svfiprintf_r+0x1d8>
 800b572:	4b23      	ldr	r3, [pc, #140]	; (800b600 <_svfiprintf_r+0x1f4>)
 800b574:	bb1b      	cbnz	r3, 800b5be <_svfiprintf_r+0x1b2>
 800b576:	9b03      	ldr	r3, [sp, #12]
 800b578:	3307      	adds	r3, #7
 800b57a:	f023 0307 	bic.w	r3, r3, #7
 800b57e:	3308      	adds	r3, #8
 800b580:	9303      	str	r3, [sp, #12]
 800b582:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b584:	4433      	add	r3, r6
 800b586:	9309      	str	r3, [sp, #36]	; 0x24
 800b588:	e767      	b.n	800b45a <_svfiprintf_r+0x4e>
 800b58a:	460c      	mov	r4, r1
 800b58c:	2001      	movs	r0, #1
 800b58e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b592:	e7a5      	b.n	800b4e0 <_svfiprintf_r+0xd4>
 800b594:	2300      	movs	r3, #0
 800b596:	f04f 0c0a 	mov.w	ip, #10
 800b59a:	4619      	mov	r1, r3
 800b59c:	3401      	adds	r4, #1
 800b59e:	9305      	str	r3, [sp, #20]
 800b5a0:	4620      	mov	r0, r4
 800b5a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b5a6:	3a30      	subs	r2, #48	; 0x30
 800b5a8:	2a09      	cmp	r2, #9
 800b5aa:	d903      	bls.n	800b5b4 <_svfiprintf_r+0x1a8>
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d0c5      	beq.n	800b53c <_svfiprintf_r+0x130>
 800b5b0:	9105      	str	r1, [sp, #20]
 800b5b2:	e7c3      	b.n	800b53c <_svfiprintf_r+0x130>
 800b5b4:	4604      	mov	r4, r0
 800b5b6:	2301      	movs	r3, #1
 800b5b8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b5bc:	e7f0      	b.n	800b5a0 <_svfiprintf_r+0x194>
 800b5be:	ab03      	add	r3, sp, #12
 800b5c0:	9300      	str	r3, [sp, #0]
 800b5c2:	462a      	mov	r2, r5
 800b5c4:	4638      	mov	r0, r7
 800b5c6:	4b0f      	ldr	r3, [pc, #60]	; (800b604 <_svfiprintf_r+0x1f8>)
 800b5c8:	a904      	add	r1, sp, #16
 800b5ca:	f3af 8000 	nop.w
 800b5ce:	1c42      	adds	r2, r0, #1
 800b5d0:	4606      	mov	r6, r0
 800b5d2:	d1d6      	bne.n	800b582 <_svfiprintf_r+0x176>
 800b5d4:	89ab      	ldrh	r3, [r5, #12]
 800b5d6:	065b      	lsls	r3, r3, #25
 800b5d8:	f53f af2c 	bmi.w	800b434 <_svfiprintf_r+0x28>
 800b5dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b5de:	b01d      	add	sp, #116	; 0x74
 800b5e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5e4:	ab03      	add	r3, sp, #12
 800b5e6:	9300      	str	r3, [sp, #0]
 800b5e8:	462a      	mov	r2, r5
 800b5ea:	4638      	mov	r0, r7
 800b5ec:	4b05      	ldr	r3, [pc, #20]	; (800b604 <_svfiprintf_r+0x1f8>)
 800b5ee:	a904      	add	r1, sp, #16
 800b5f0:	f000 f87c 	bl	800b6ec <_printf_i>
 800b5f4:	e7eb      	b.n	800b5ce <_svfiprintf_r+0x1c2>
 800b5f6:	bf00      	nop
 800b5f8:	0800c0a0 	.word	0x0800c0a0
 800b5fc:	0800c0aa 	.word	0x0800c0aa
 800b600:	00000000 	.word	0x00000000
 800b604:	0800b355 	.word	0x0800b355
 800b608:	0800c0a6 	.word	0x0800c0a6

0800b60c <_printf_common>:
 800b60c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b610:	4616      	mov	r6, r2
 800b612:	4699      	mov	r9, r3
 800b614:	688a      	ldr	r2, [r1, #8]
 800b616:	690b      	ldr	r3, [r1, #16]
 800b618:	4607      	mov	r7, r0
 800b61a:	4293      	cmp	r3, r2
 800b61c:	bfb8      	it	lt
 800b61e:	4613      	movlt	r3, r2
 800b620:	6033      	str	r3, [r6, #0]
 800b622:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b626:	460c      	mov	r4, r1
 800b628:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b62c:	b10a      	cbz	r2, 800b632 <_printf_common+0x26>
 800b62e:	3301      	adds	r3, #1
 800b630:	6033      	str	r3, [r6, #0]
 800b632:	6823      	ldr	r3, [r4, #0]
 800b634:	0699      	lsls	r1, r3, #26
 800b636:	bf42      	ittt	mi
 800b638:	6833      	ldrmi	r3, [r6, #0]
 800b63a:	3302      	addmi	r3, #2
 800b63c:	6033      	strmi	r3, [r6, #0]
 800b63e:	6825      	ldr	r5, [r4, #0]
 800b640:	f015 0506 	ands.w	r5, r5, #6
 800b644:	d106      	bne.n	800b654 <_printf_common+0x48>
 800b646:	f104 0a19 	add.w	sl, r4, #25
 800b64a:	68e3      	ldr	r3, [r4, #12]
 800b64c:	6832      	ldr	r2, [r6, #0]
 800b64e:	1a9b      	subs	r3, r3, r2
 800b650:	42ab      	cmp	r3, r5
 800b652:	dc28      	bgt.n	800b6a6 <_printf_common+0x9a>
 800b654:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b658:	1e13      	subs	r3, r2, #0
 800b65a:	6822      	ldr	r2, [r4, #0]
 800b65c:	bf18      	it	ne
 800b65e:	2301      	movne	r3, #1
 800b660:	0692      	lsls	r2, r2, #26
 800b662:	d42d      	bmi.n	800b6c0 <_printf_common+0xb4>
 800b664:	4649      	mov	r1, r9
 800b666:	4638      	mov	r0, r7
 800b668:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b66c:	47c0      	blx	r8
 800b66e:	3001      	adds	r0, #1
 800b670:	d020      	beq.n	800b6b4 <_printf_common+0xa8>
 800b672:	6823      	ldr	r3, [r4, #0]
 800b674:	68e5      	ldr	r5, [r4, #12]
 800b676:	f003 0306 	and.w	r3, r3, #6
 800b67a:	2b04      	cmp	r3, #4
 800b67c:	bf18      	it	ne
 800b67e:	2500      	movne	r5, #0
 800b680:	6832      	ldr	r2, [r6, #0]
 800b682:	f04f 0600 	mov.w	r6, #0
 800b686:	68a3      	ldr	r3, [r4, #8]
 800b688:	bf08      	it	eq
 800b68a:	1aad      	subeq	r5, r5, r2
 800b68c:	6922      	ldr	r2, [r4, #16]
 800b68e:	bf08      	it	eq
 800b690:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b694:	4293      	cmp	r3, r2
 800b696:	bfc4      	itt	gt
 800b698:	1a9b      	subgt	r3, r3, r2
 800b69a:	18ed      	addgt	r5, r5, r3
 800b69c:	341a      	adds	r4, #26
 800b69e:	42b5      	cmp	r5, r6
 800b6a0:	d11a      	bne.n	800b6d8 <_printf_common+0xcc>
 800b6a2:	2000      	movs	r0, #0
 800b6a4:	e008      	b.n	800b6b8 <_printf_common+0xac>
 800b6a6:	2301      	movs	r3, #1
 800b6a8:	4652      	mov	r2, sl
 800b6aa:	4649      	mov	r1, r9
 800b6ac:	4638      	mov	r0, r7
 800b6ae:	47c0      	blx	r8
 800b6b0:	3001      	adds	r0, #1
 800b6b2:	d103      	bne.n	800b6bc <_printf_common+0xb0>
 800b6b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b6b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6bc:	3501      	adds	r5, #1
 800b6be:	e7c4      	b.n	800b64a <_printf_common+0x3e>
 800b6c0:	2030      	movs	r0, #48	; 0x30
 800b6c2:	18e1      	adds	r1, r4, r3
 800b6c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b6c8:	1c5a      	adds	r2, r3, #1
 800b6ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b6ce:	4422      	add	r2, r4
 800b6d0:	3302      	adds	r3, #2
 800b6d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b6d6:	e7c5      	b.n	800b664 <_printf_common+0x58>
 800b6d8:	2301      	movs	r3, #1
 800b6da:	4622      	mov	r2, r4
 800b6dc:	4649      	mov	r1, r9
 800b6de:	4638      	mov	r0, r7
 800b6e0:	47c0      	blx	r8
 800b6e2:	3001      	adds	r0, #1
 800b6e4:	d0e6      	beq.n	800b6b4 <_printf_common+0xa8>
 800b6e6:	3601      	adds	r6, #1
 800b6e8:	e7d9      	b.n	800b69e <_printf_common+0x92>
	...

0800b6ec <_printf_i>:
 800b6ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b6f0:	460c      	mov	r4, r1
 800b6f2:	7e27      	ldrb	r7, [r4, #24]
 800b6f4:	4691      	mov	r9, r2
 800b6f6:	2f78      	cmp	r7, #120	; 0x78
 800b6f8:	4680      	mov	r8, r0
 800b6fa:	469a      	mov	sl, r3
 800b6fc:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b6fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b702:	d807      	bhi.n	800b714 <_printf_i+0x28>
 800b704:	2f62      	cmp	r7, #98	; 0x62
 800b706:	d80a      	bhi.n	800b71e <_printf_i+0x32>
 800b708:	2f00      	cmp	r7, #0
 800b70a:	f000 80d9 	beq.w	800b8c0 <_printf_i+0x1d4>
 800b70e:	2f58      	cmp	r7, #88	; 0x58
 800b710:	f000 80a4 	beq.w	800b85c <_printf_i+0x170>
 800b714:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b718:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b71c:	e03a      	b.n	800b794 <_printf_i+0xa8>
 800b71e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b722:	2b15      	cmp	r3, #21
 800b724:	d8f6      	bhi.n	800b714 <_printf_i+0x28>
 800b726:	a001      	add	r0, pc, #4	; (adr r0, 800b72c <_printf_i+0x40>)
 800b728:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b72c:	0800b785 	.word	0x0800b785
 800b730:	0800b799 	.word	0x0800b799
 800b734:	0800b715 	.word	0x0800b715
 800b738:	0800b715 	.word	0x0800b715
 800b73c:	0800b715 	.word	0x0800b715
 800b740:	0800b715 	.word	0x0800b715
 800b744:	0800b799 	.word	0x0800b799
 800b748:	0800b715 	.word	0x0800b715
 800b74c:	0800b715 	.word	0x0800b715
 800b750:	0800b715 	.word	0x0800b715
 800b754:	0800b715 	.word	0x0800b715
 800b758:	0800b8a7 	.word	0x0800b8a7
 800b75c:	0800b7c9 	.word	0x0800b7c9
 800b760:	0800b889 	.word	0x0800b889
 800b764:	0800b715 	.word	0x0800b715
 800b768:	0800b715 	.word	0x0800b715
 800b76c:	0800b8c9 	.word	0x0800b8c9
 800b770:	0800b715 	.word	0x0800b715
 800b774:	0800b7c9 	.word	0x0800b7c9
 800b778:	0800b715 	.word	0x0800b715
 800b77c:	0800b715 	.word	0x0800b715
 800b780:	0800b891 	.word	0x0800b891
 800b784:	680b      	ldr	r3, [r1, #0]
 800b786:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b78a:	1d1a      	adds	r2, r3, #4
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	600a      	str	r2, [r1, #0]
 800b790:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b794:	2301      	movs	r3, #1
 800b796:	e0a4      	b.n	800b8e2 <_printf_i+0x1f6>
 800b798:	6825      	ldr	r5, [r4, #0]
 800b79a:	6808      	ldr	r0, [r1, #0]
 800b79c:	062e      	lsls	r6, r5, #24
 800b79e:	f100 0304 	add.w	r3, r0, #4
 800b7a2:	d50a      	bpl.n	800b7ba <_printf_i+0xce>
 800b7a4:	6805      	ldr	r5, [r0, #0]
 800b7a6:	600b      	str	r3, [r1, #0]
 800b7a8:	2d00      	cmp	r5, #0
 800b7aa:	da03      	bge.n	800b7b4 <_printf_i+0xc8>
 800b7ac:	232d      	movs	r3, #45	; 0x2d
 800b7ae:	426d      	negs	r5, r5
 800b7b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7b4:	230a      	movs	r3, #10
 800b7b6:	485e      	ldr	r0, [pc, #376]	; (800b930 <_printf_i+0x244>)
 800b7b8:	e019      	b.n	800b7ee <_printf_i+0x102>
 800b7ba:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b7be:	6805      	ldr	r5, [r0, #0]
 800b7c0:	600b      	str	r3, [r1, #0]
 800b7c2:	bf18      	it	ne
 800b7c4:	b22d      	sxthne	r5, r5
 800b7c6:	e7ef      	b.n	800b7a8 <_printf_i+0xbc>
 800b7c8:	680b      	ldr	r3, [r1, #0]
 800b7ca:	6825      	ldr	r5, [r4, #0]
 800b7cc:	1d18      	adds	r0, r3, #4
 800b7ce:	6008      	str	r0, [r1, #0]
 800b7d0:	0628      	lsls	r0, r5, #24
 800b7d2:	d501      	bpl.n	800b7d8 <_printf_i+0xec>
 800b7d4:	681d      	ldr	r5, [r3, #0]
 800b7d6:	e002      	b.n	800b7de <_printf_i+0xf2>
 800b7d8:	0669      	lsls	r1, r5, #25
 800b7da:	d5fb      	bpl.n	800b7d4 <_printf_i+0xe8>
 800b7dc:	881d      	ldrh	r5, [r3, #0]
 800b7de:	2f6f      	cmp	r7, #111	; 0x6f
 800b7e0:	bf0c      	ite	eq
 800b7e2:	2308      	moveq	r3, #8
 800b7e4:	230a      	movne	r3, #10
 800b7e6:	4852      	ldr	r0, [pc, #328]	; (800b930 <_printf_i+0x244>)
 800b7e8:	2100      	movs	r1, #0
 800b7ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b7ee:	6866      	ldr	r6, [r4, #4]
 800b7f0:	2e00      	cmp	r6, #0
 800b7f2:	bfa8      	it	ge
 800b7f4:	6821      	ldrge	r1, [r4, #0]
 800b7f6:	60a6      	str	r6, [r4, #8]
 800b7f8:	bfa4      	itt	ge
 800b7fa:	f021 0104 	bicge.w	r1, r1, #4
 800b7fe:	6021      	strge	r1, [r4, #0]
 800b800:	b90d      	cbnz	r5, 800b806 <_printf_i+0x11a>
 800b802:	2e00      	cmp	r6, #0
 800b804:	d04d      	beq.n	800b8a2 <_printf_i+0x1b6>
 800b806:	4616      	mov	r6, r2
 800b808:	fbb5 f1f3 	udiv	r1, r5, r3
 800b80c:	fb03 5711 	mls	r7, r3, r1, r5
 800b810:	5dc7      	ldrb	r7, [r0, r7]
 800b812:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b816:	462f      	mov	r7, r5
 800b818:	42bb      	cmp	r3, r7
 800b81a:	460d      	mov	r5, r1
 800b81c:	d9f4      	bls.n	800b808 <_printf_i+0x11c>
 800b81e:	2b08      	cmp	r3, #8
 800b820:	d10b      	bne.n	800b83a <_printf_i+0x14e>
 800b822:	6823      	ldr	r3, [r4, #0]
 800b824:	07df      	lsls	r7, r3, #31
 800b826:	d508      	bpl.n	800b83a <_printf_i+0x14e>
 800b828:	6923      	ldr	r3, [r4, #16]
 800b82a:	6861      	ldr	r1, [r4, #4]
 800b82c:	4299      	cmp	r1, r3
 800b82e:	bfde      	ittt	le
 800b830:	2330      	movle	r3, #48	; 0x30
 800b832:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b836:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b83a:	1b92      	subs	r2, r2, r6
 800b83c:	6122      	str	r2, [r4, #16]
 800b83e:	464b      	mov	r3, r9
 800b840:	4621      	mov	r1, r4
 800b842:	4640      	mov	r0, r8
 800b844:	f8cd a000 	str.w	sl, [sp]
 800b848:	aa03      	add	r2, sp, #12
 800b84a:	f7ff fedf 	bl	800b60c <_printf_common>
 800b84e:	3001      	adds	r0, #1
 800b850:	d14c      	bne.n	800b8ec <_printf_i+0x200>
 800b852:	f04f 30ff 	mov.w	r0, #4294967295
 800b856:	b004      	add	sp, #16
 800b858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b85c:	4834      	ldr	r0, [pc, #208]	; (800b930 <_printf_i+0x244>)
 800b85e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b862:	680e      	ldr	r6, [r1, #0]
 800b864:	6823      	ldr	r3, [r4, #0]
 800b866:	f856 5b04 	ldr.w	r5, [r6], #4
 800b86a:	061f      	lsls	r7, r3, #24
 800b86c:	600e      	str	r6, [r1, #0]
 800b86e:	d514      	bpl.n	800b89a <_printf_i+0x1ae>
 800b870:	07d9      	lsls	r1, r3, #31
 800b872:	bf44      	itt	mi
 800b874:	f043 0320 	orrmi.w	r3, r3, #32
 800b878:	6023      	strmi	r3, [r4, #0]
 800b87a:	b91d      	cbnz	r5, 800b884 <_printf_i+0x198>
 800b87c:	6823      	ldr	r3, [r4, #0]
 800b87e:	f023 0320 	bic.w	r3, r3, #32
 800b882:	6023      	str	r3, [r4, #0]
 800b884:	2310      	movs	r3, #16
 800b886:	e7af      	b.n	800b7e8 <_printf_i+0xfc>
 800b888:	6823      	ldr	r3, [r4, #0]
 800b88a:	f043 0320 	orr.w	r3, r3, #32
 800b88e:	6023      	str	r3, [r4, #0]
 800b890:	2378      	movs	r3, #120	; 0x78
 800b892:	4828      	ldr	r0, [pc, #160]	; (800b934 <_printf_i+0x248>)
 800b894:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b898:	e7e3      	b.n	800b862 <_printf_i+0x176>
 800b89a:	065e      	lsls	r6, r3, #25
 800b89c:	bf48      	it	mi
 800b89e:	b2ad      	uxthmi	r5, r5
 800b8a0:	e7e6      	b.n	800b870 <_printf_i+0x184>
 800b8a2:	4616      	mov	r6, r2
 800b8a4:	e7bb      	b.n	800b81e <_printf_i+0x132>
 800b8a6:	680b      	ldr	r3, [r1, #0]
 800b8a8:	6826      	ldr	r6, [r4, #0]
 800b8aa:	1d1d      	adds	r5, r3, #4
 800b8ac:	6960      	ldr	r0, [r4, #20]
 800b8ae:	600d      	str	r5, [r1, #0]
 800b8b0:	0635      	lsls	r5, r6, #24
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	d501      	bpl.n	800b8ba <_printf_i+0x1ce>
 800b8b6:	6018      	str	r0, [r3, #0]
 800b8b8:	e002      	b.n	800b8c0 <_printf_i+0x1d4>
 800b8ba:	0671      	lsls	r1, r6, #25
 800b8bc:	d5fb      	bpl.n	800b8b6 <_printf_i+0x1ca>
 800b8be:	8018      	strh	r0, [r3, #0]
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	4616      	mov	r6, r2
 800b8c4:	6123      	str	r3, [r4, #16]
 800b8c6:	e7ba      	b.n	800b83e <_printf_i+0x152>
 800b8c8:	680b      	ldr	r3, [r1, #0]
 800b8ca:	1d1a      	adds	r2, r3, #4
 800b8cc:	600a      	str	r2, [r1, #0]
 800b8ce:	681e      	ldr	r6, [r3, #0]
 800b8d0:	2100      	movs	r1, #0
 800b8d2:	4630      	mov	r0, r6
 800b8d4:	6862      	ldr	r2, [r4, #4]
 800b8d6:	f000 f82f 	bl	800b938 <memchr>
 800b8da:	b108      	cbz	r0, 800b8e0 <_printf_i+0x1f4>
 800b8dc:	1b80      	subs	r0, r0, r6
 800b8de:	6060      	str	r0, [r4, #4]
 800b8e0:	6863      	ldr	r3, [r4, #4]
 800b8e2:	6123      	str	r3, [r4, #16]
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b8ea:	e7a8      	b.n	800b83e <_printf_i+0x152>
 800b8ec:	4632      	mov	r2, r6
 800b8ee:	4649      	mov	r1, r9
 800b8f0:	4640      	mov	r0, r8
 800b8f2:	6923      	ldr	r3, [r4, #16]
 800b8f4:	47d0      	blx	sl
 800b8f6:	3001      	adds	r0, #1
 800b8f8:	d0ab      	beq.n	800b852 <_printf_i+0x166>
 800b8fa:	6823      	ldr	r3, [r4, #0]
 800b8fc:	079b      	lsls	r3, r3, #30
 800b8fe:	d413      	bmi.n	800b928 <_printf_i+0x23c>
 800b900:	68e0      	ldr	r0, [r4, #12]
 800b902:	9b03      	ldr	r3, [sp, #12]
 800b904:	4298      	cmp	r0, r3
 800b906:	bfb8      	it	lt
 800b908:	4618      	movlt	r0, r3
 800b90a:	e7a4      	b.n	800b856 <_printf_i+0x16a>
 800b90c:	2301      	movs	r3, #1
 800b90e:	4632      	mov	r2, r6
 800b910:	4649      	mov	r1, r9
 800b912:	4640      	mov	r0, r8
 800b914:	47d0      	blx	sl
 800b916:	3001      	adds	r0, #1
 800b918:	d09b      	beq.n	800b852 <_printf_i+0x166>
 800b91a:	3501      	adds	r5, #1
 800b91c:	68e3      	ldr	r3, [r4, #12]
 800b91e:	9903      	ldr	r1, [sp, #12]
 800b920:	1a5b      	subs	r3, r3, r1
 800b922:	42ab      	cmp	r3, r5
 800b924:	dcf2      	bgt.n	800b90c <_printf_i+0x220>
 800b926:	e7eb      	b.n	800b900 <_printf_i+0x214>
 800b928:	2500      	movs	r5, #0
 800b92a:	f104 0619 	add.w	r6, r4, #25
 800b92e:	e7f5      	b.n	800b91c <_printf_i+0x230>
 800b930:	0800c0b1 	.word	0x0800c0b1
 800b934:	0800c0c2 	.word	0x0800c0c2

0800b938 <memchr>:
 800b938:	4603      	mov	r3, r0
 800b93a:	b510      	push	{r4, lr}
 800b93c:	b2c9      	uxtb	r1, r1
 800b93e:	4402      	add	r2, r0
 800b940:	4293      	cmp	r3, r2
 800b942:	4618      	mov	r0, r3
 800b944:	d101      	bne.n	800b94a <memchr+0x12>
 800b946:	2000      	movs	r0, #0
 800b948:	e003      	b.n	800b952 <memchr+0x1a>
 800b94a:	7804      	ldrb	r4, [r0, #0]
 800b94c:	3301      	adds	r3, #1
 800b94e:	428c      	cmp	r4, r1
 800b950:	d1f6      	bne.n	800b940 <memchr+0x8>
 800b952:	bd10      	pop	{r4, pc}

0800b954 <memcpy>:
 800b954:	440a      	add	r2, r1
 800b956:	4291      	cmp	r1, r2
 800b958:	f100 33ff 	add.w	r3, r0, #4294967295
 800b95c:	d100      	bne.n	800b960 <memcpy+0xc>
 800b95e:	4770      	bx	lr
 800b960:	b510      	push	{r4, lr}
 800b962:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b966:	4291      	cmp	r1, r2
 800b968:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b96c:	d1f9      	bne.n	800b962 <memcpy+0xe>
 800b96e:	bd10      	pop	{r4, pc}

0800b970 <memmove>:
 800b970:	4288      	cmp	r0, r1
 800b972:	b510      	push	{r4, lr}
 800b974:	eb01 0402 	add.w	r4, r1, r2
 800b978:	d902      	bls.n	800b980 <memmove+0x10>
 800b97a:	4284      	cmp	r4, r0
 800b97c:	4623      	mov	r3, r4
 800b97e:	d807      	bhi.n	800b990 <memmove+0x20>
 800b980:	1e43      	subs	r3, r0, #1
 800b982:	42a1      	cmp	r1, r4
 800b984:	d008      	beq.n	800b998 <memmove+0x28>
 800b986:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b98a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b98e:	e7f8      	b.n	800b982 <memmove+0x12>
 800b990:	4601      	mov	r1, r0
 800b992:	4402      	add	r2, r0
 800b994:	428a      	cmp	r2, r1
 800b996:	d100      	bne.n	800b99a <memmove+0x2a>
 800b998:	bd10      	pop	{r4, pc}
 800b99a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b99e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b9a2:	e7f7      	b.n	800b994 <memmove+0x24>

0800b9a4 <_free_r>:
 800b9a4:	b538      	push	{r3, r4, r5, lr}
 800b9a6:	4605      	mov	r5, r0
 800b9a8:	2900      	cmp	r1, #0
 800b9aa:	d043      	beq.n	800ba34 <_free_r+0x90>
 800b9ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b9b0:	1f0c      	subs	r4, r1, #4
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	bfb8      	it	lt
 800b9b6:	18e4      	addlt	r4, r4, r3
 800b9b8:	f000 f8d0 	bl	800bb5c <__malloc_lock>
 800b9bc:	4a1e      	ldr	r2, [pc, #120]	; (800ba38 <_free_r+0x94>)
 800b9be:	6813      	ldr	r3, [r2, #0]
 800b9c0:	4610      	mov	r0, r2
 800b9c2:	b933      	cbnz	r3, 800b9d2 <_free_r+0x2e>
 800b9c4:	6063      	str	r3, [r4, #4]
 800b9c6:	6014      	str	r4, [r2, #0]
 800b9c8:	4628      	mov	r0, r5
 800b9ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b9ce:	f000 b8cb 	b.w	800bb68 <__malloc_unlock>
 800b9d2:	42a3      	cmp	r3, r4
 800b9d4:	d90a      	bls.n	800b9ec <_free_r+0x48>
 800b9d6:	6821      	ldr	r1, [r4, #0]
 800b9d8:	1862      	adds	r2, r4, r1
 800b9da:	4293      	cmp	r3, r2
 800b9dc:	bf01      	itttt	eq
 800b9de:	681a      	ldreq	r2, [r3, #0]
 800b9e0:	685b      	ldreq	r3, [r3, #4]
 800b9e2:	1852      	addeq	r2, r2, r1
 800b9e4:	6022      	streq	r2, [r4, #0]
 800b9e6:	6063      	str	r3, [r4, #4]
 800b9e8:	6004      	str	r4, [r0, #0]
 800b9ea:	e7ed      	b.n	800b9c8 <_free_r+0x24>
 800b9ec:	461a      	mov	r2, r3
 800b9ee:	685b      	ldr	r3, [r3, #4]
 800b9f0:	b10b      	cbz	r3, 800b9f6 <_free_r+0x52>
 800b9f2:	42a3      	cmp	r3, r4
 800b9f4:	d9fa      	bls.n	800b9ec <_free_r+0x48>
 800b9f6:	6811      	ldr	r1, [r2, #0]
 800b9f8:	1850      	adds	r0, r2, r1
 800b9fa:	42a0      	cmp	r0, r4
 800b9fc:	d10b      	bne.n	800ba16 <_free_r+0x72>
 800b9fe:	6820      	ldr	r0, [r4, #0]
 800ba00:	4401      	add	r1, r0
 800ba02:	1850      	adds	r0, r2, r1
 800ba04:	4283      	cmp	r3, r0
 800ba06:	6011      	str	r1, [r2, #0]
 800ba08:	d1de      	bne.n	800b9c8 <_free_r+0x24>
 800ba0a:	6818      	ldr	r0, [r3, #0]
 800ba0c:	685b      	ldr	r3, [r3, #4]
 800ba0e:	4401      	add	r1, r0
 800ba10:	6011      	str	r1, [r2, #0]
 800ba12:	6053      	str	r3, [r2, #4]
 800ba14:	e7d8      	b.n	800b9c8 <_free_r+0x24>
 800ba16:	d902      	bls.n	800ba1e <_free_r+0x7a>
 800ba18:	230c      	movs	r3, #12
 800ba1a:	602b      	str	r3, [r5, #0]
 800ba1c:	e7d4      	b.n	800b9c8 <_free_r+0x24>
 800ba1e:	6820      	ldr	r0, [r4, #0]
 800ba20:	1821      	adds	r1, r4, r0
 800ba22:	428b      	cmp	r3, r1
 800ba24:	bf01      	itttt	eq
 800ba26:	6819      	ldreq	r1, [r3, #0]
 800ba28:	685b      	ldreq	r3, [r3, #4]
 800ba2a:	1809      	addeq	r1, r1, r0
 800ba2c:	6021      	streq	r1, [r4, #0]
 800ba2e:	6063      	str	r3, [r4, #4]
 800ba30:	6054      	str	r4, [r2, #4]
 800ba32:	e7c9      	b.n	800b9c8 <_free_r+0x24>
 800ba34:	bd38      	pop	{r3, r4, r5, pc}
 800ba36:	bf00      	nop
 800ba38:	20000348 	.word	0x20000348

0800ba3c <_malloc_r>:
 800ba3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba3e:	1ccd      	adds	r5, r1, #3
 800ba40:	f025 0503 	bic.w	r5, r5, #3
 800ba44:	3508      	adds	r5, #8
 800ba46:	2d0c      	cmp	r5, #12
 800ba48:	bf38      	it	cc
 800ba4a:	250c      	movcc	r5, #12
 800ba4c:	2d00      	cmp	r5, #0
 800ba4e:	4606      	mov	r6, r0
 800ba50:	db01      	blt.n	800ba56 <_malloc_r+0x1a>
 800ba52:	42a9      	cmp	r1, r5
 800ba54:	d903      	bls.n	800ba5e <_malloc_r+0x22>
 800ba56:	230c      	movs	r3, #12
 800ba58:	6033      	str	r3, [r6, #0]
 800ba5a:	2000      	movs	r0, #0
 800ba5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba5e:	f000 f87d 	bl	800bb5c <__malloc_lock>
 800ba62:	4921      	ldr	r1, [pc, #132]	; (800bae8 <_malloc_r+0xac>)
 800ba64:	680a      	ldr	r2, [r1, #0]
 800ba66:	4614      	mov	r4, r2
 800ba68:	b99c      	cbnz	r4, 800ba92 <_malloc_r+0x56>
 800ba6a:	4f20      	ldr	r7, [pc, #128]	; (800baec <_malloc_r+0xb0>)
 800ba6c:	683b      	ldr	r3, [r7, #0]
 800ba6e:	b923      	cbnz	r3, 800ba7a <_malloc_r+0x3e>
 800ba70:	4621      	mov	r1, r4
 800ba72:	4630      	mov	r0, r6
 800ba74:	f000 f862 	bl	800bb3c <_sbrk_r>
 800ba78:	6038      	str	r0, [r7, #0]
 800ba7a:	4629      	mov	r1, r5
 800ba7c:	4630      	mov	r0, r6
 800ba7e:	f000 f85d 	bl	800bb3c <_sbrk_r>
 800ba82:	1c43      	adds	r3, r0, #1
 800ba84:	d123      	bne.n	800bace <_malloc_r+0x92>
 800ba86:	230c      	movs	r3, #12
 800ba88:	4630      	mov	r0, r6
 800ba8a:	6033      	str	r3, [r6, #0]
 800ba8c:	f000 f86c 	bl	800bb68 <__malloc_unlock>
 800ba90:	e7e3      	b.n	800ba5a <_malloc_r+0x1e>
 800ba92:	6823      	ldr	r3, [r4, #0]
 800ba94:	1b5b      	subs	r3, r3, r5
 800ba96:	d417      	bmi.n	800bac8 <_malloc_r+0x8c>
 800ba98:	2b0b      	cmp	r3, #11
 800ba9a:	d903      	bls.n	800baa4 <_malloc_r+0x68>
 800ba9c:	6023      	str	r3, [r4, #0]
 800ba9e:	441c      	add	r4, r3
 800baa0:	6025      	str	r5, [r4, #0]
 800baa2:	e004      	b.n	800baae <_malloc_r+0x72>
 800baa4:	6863      	ldr	r3, [r4, #4]
 800baa6:	42a2      	cmp	r2, r4
 800baa8:	bf0c      	ite	eq
 800baaa:	600b      	streq	r3, [r1, #0]
 800baac:	6053      	strne	r3, [r2, #4]
 800baae:	4630      	mov	r0, r6
 800bab0:	f000 f85a 	bl	800bb68 <__malloc_unlock>
 800bab4:	f104 000b 	add.w	r0, r4, #11
 800bab8:	1d23      	adds	r3, r4, #4
 800baba:	f020 0007 	bic.w	r0, r0, #7
 800babe:	1ac2      	subs	r2, r0, r3
 800bac0:	d0cc      	beq.n	800ba5c <_malloc_r+0x20>
 800bac2:	1a1b      	subs	r3, r3, r0
 800bac4:	50a3      	str	r3, [r4, r2]
 800bac6:	e7c9      	b.n	800ba5c <_malloc_r+0x20>
 800bac8:	4622      	mov	r2, r4
 800baca:	6864      	ldr	r4, [r4, #4]
 800bacc:	e7cc      	b.n	800ba68 <_malloc_r+0x2c>
 800bace:	1cc4      	adds	r4, r0, #3
 800bad0:	f024 0403 	bic.w	r4, r4, #3
 800bad4:	42a0      	cmp	r0, r4
 800bad6:	d0e3      	beq.n	800baa0 <_malloc_r+0x64>
 800bad8:	1a21      	subs	r1, r4, r0
 800bada:	4630      	mov	r0, r6
 800badc:	f000 f82e 	bl	800bb3c <_sbrk_r>
 800bae0:	3001      	adds	r0, #1
 800bae2:	d1dd      	bne.n	800baa0 <_malloc_r+0x64>
 800bae4:	e7cf      	b.n	800ba86 <_malloc_r+0x4a>
 800bae6:	bf00      	nop
 800bae8:	20000348 	.word	0x20000348
 800baec:	2000034c 	.word	0x2000034c

0800baf0 <_realloc_r>:
 800baf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baf2:	4607      	mov	r7, r0
 800baf4:	4614      	mov	r4, r2
 800baf6:	460e      	mov	r6, r1
 800baf8:	b921      	cbnz	r1, 800bb04 <_realloc_r+0x14>
 800bafa:	4611      	mov	r1, r2
 800bafc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bb00:	f7ff bf9c 	b.w	800ba3c <_malloc_r>
 800bb04:	b922      	cbnz	r2, 800bb10 <_realloc_r+0x20>
 800bb06:	f7ff ff4d 	bl	800b9a4 <_free_r>
 800bb0a:	4625      	mov	r5, r4
 800bb0c:	4628      	mov	r0, r5
 800bb0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb10:	f000 f830 	bl	800bb74 <_malloc_usable_size_r>
 800bb14:	42a0      	cmp	r0, r4
 800bb16:	d20f      	bcs.n	800bb38 <_realloc_r+0x48>
 800bb18:	4621      	mov	r1, r4
 800bb1a:	4638      	mov	r0, r7
 800bb1c:	f7ff ff8e 	bl	800ba3c <_malloc_r>
 800bb20:	4605      	mov	r5, r0
 800bb22:	2800      	cmp	r0, #0
 800bb24:	d0f2      	beq.n	800bb0c <_realloc_r+0x1c>
 800bb26:	4631      	mov	r1, r6
 800bb28:	4622      	mov	r2, r4
 800bb2a:	f7ff ff13 	bl	800b954 <memcpy>
 800bb2e:	4631      	mov	r1, r6
 800bb30:	4638      	mov	r0, r7
 800bb32:	f7ff ff37 	bl	800b9a4 <_free_r>
 800bb36:	e7e9      	b.n	800bb0c <_realloc_r+0x1c>
 800bb38:	4635      	mov	r5, r6
 800bb3a:	e7e7      	b.n	800bb0c <_realloc_r+0x1c>

0800bb3c <_sbrk_r>:
 800bb3c:	b538      	push	{r3, r4, r5, lr}
 800bb3e:	2300      	movs	r3, #0
 800bb40:	4d05      	ldr	r5, [pc, #20]	; (800bb58 <_sbrk_r+0x1c>)
 800bb42:	4604      	mov	r4, r0
 800bb44:	4608      	mov	r0, r1
 800bb46:	602b      	str	r3, [r5, #0]
 800bb48:	f7f6 fc50 	bl	80023ec <_sbrk>
 800bb4c:	1c43      	adds	r3, r0, #1
 800bb4e:	d102      	bne.n	800bb56 <_sbrk_r+0x1a>
 800bb50:	682b      	ldr	r3, [r5, #0]
 800bb52:	b103      	cbz	r3, 800bb56 <_sbrk_r+0x1a>
 800bb54:	6023      	str	r3, [r4, #0]
 800bb56:	bd38      	pop	{r3, r4, r5, pc}
 800bb58:	2000462c 	.word	0x2000462c

0800bb5c <__malloc_lock>:
 800bb5c:	4801      	ldr	r0, [pc, #4]	; (800bb64 <__malloc_lock+0x8>)
 800bb5e:	f000 b811 	b.w	800bb84 <__retarget_lock_acquire_recursive>
 800bb62:	bf00      	nop
 800bb64:	20004634 	.word	0x20004634

0800bb68 <__malloc_unlock>:
 800bb68:	4801      	ldr	r0, [pc, #4]	; (800bb70 <__malloc_unlock+0x8>)
 800bb6a:	f000 b80c 	b.w	800bb86 <__retarget_lock_release_recursive>
 800bb6e:	bf00      	nop
 800bb70:	20004634 	.word	0x20004634

0800bb74 <_malloc_usable_size_r>:
 800bb74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb78:	1f18      	subs	r0, r3, #4
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	bfbc      	itt	lt
 800bb7e:	580b      	ldrlt	r3, [r1, r0]
 800bb80:	18c0      	addlt	r0, r0, r3
 800bb82:	4770      	bx	lr

0800bb84 <__retarget_lock_acquire_recursive>:
 800bb84:	4770      	bx	lr

0800bb86 <__retarget_lock_release_recursive>:
 800bb86:	4770      	bx	lr

0800bb88 <_init>:
 800bb88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb8a:	bf00      	nop
 800bb8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb8e:	bc08      	pop	{r3}
 800bb90:	469e      	mov	lr, r3
 800bb92:	4770      	bx	lr

0800bb94 <_fini>:
 800bb94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb96:	bf00      	nop
 800bb98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb9a:	bc08      	pop	{r3}
 800bb9c:	469e      	mov	lr, r3
 800bb9e:	4770      	bx	lr
