module wideexpr_00434(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(u0);
  assign y1 = ($signed(s3))&(-(u1));
  assign y2 = (ctrl[0]?s0:{s5,{2{(s2)>>(!(1'sb1))}},{+(((ctrl[5]?{s6}:{4'b1101,3'sb111,u3,3'sb001}))>>>(({s4,u7,2'b10,u1})+(6'sb000110)))},(((ctrl[6]?(ctrl[1]?(ctrl[5]?5'sb01000:s0):$signed(3'sb001)):-(+(s5))))>>(6'sb100101))>>(5'sb11000)});
  assign y3 = $signed($signed(s0));
  assign y4 = (2'sb01)>((ctrl[2]?-((s7)>>(u1)):$signed((ctrl[4]?(+(5'sb00101))^~(((ctrl[7]?s1:2'sb10))<<(4'sb1110)):(ctrl[0]?s0:(s7)|((2'sb11)+(s3)))))));
  assign y5 = -((ctrl[7]?5'b11101:{2{s7}}));
  assign y6 = (-({((($signed(s4))==(-($unsigned(s4))))>=((s2)>>>(3'b011)))+(u1)}))>>>((6'sb011101)+((ctrl[6]?(ctrl[6]?(($signed((u2)>>(s7)))^~((s3)>>>({s5,u1,s3,s2})))^~(s7):+((ctrl[3]?-(~&(s5)):((2'sb11)>>>(s6))-(-(2'sb11))))):$signed($signed({(ctrl[2]?(ctrl[7]?1'sb1:s1):s4),$signed($unsigned(1'b0)),$signed($signed(5'sb11001)),$signed({3'sb000})})))));
  assign y7 = (ctrl[7]?(ctrl[0]?$signed({(ctrl[1]?(ctrl[4]?(s3)<<($signed(s7)):((ctrl[3]?s0:s1))-($signed(2'sb10))):(s7)<<<(-(^(s7)))),$signed((1'sb0)>>(($signed(3'sb001))<<(u6)))}):-(-(({u6})^({((u0)+(5'sb10101))+((ctrl[1]?u2:s3)),{{1{5'sb00111}},(ctrl[4]?5'sb11100:1'sb0)}})))):(ctrl[7]?$signed($signed(s3)):($signed(({4{2'b10}})^~(({(6'sb000000)<(3'sb101)})==((s1)<<({s7})))))<<<((s6)>=($signed({1{(ctrl[5]?{u0,s5}:{2{5'sb00100}})}})))));
endmodule
