\section{\sc Experience}

% \begin{tabular}{@{}p{4in}p{2in}}
% \end{tabular}  
% \textit{InCore Semiconductors, Bangalore} 
% \vspace{0.4em}
% \begin{itemize}
%   \setlength\itemsep{0em}
% \end{itemize}

\begin{tabular}{@{}p{4in}p{2in}}
  {\bf{Microarchitect}}  & June 2025 – Present \\
\end{tabular}  
\textit{Agrani Labs, Bangalore} 
  \begin{itemize}
    \setlength\itemsep{0em}
    \item Currently in Stealth Mode
  \end{itemize}
\begin{tabular}{@{}p{4in}p{2in}}
    {\bf{CPU Design Engineer - II}}  & April 2025 – June 2025 \\
    {\bf{CPU Design Engineer - I}}  & Nov 2023 – March 2025 \\
  \end{tabular}  
  \textit{InCore Semiconductors, Bangalore} 
%  \vspace{0.4em}
  \begin{itemize}
    \setlength\itemsep{0em}
    \item MultiCore Cache Subsystem Design \\
    (Sept 2024 - June 2025)
      \subitem - Mid Level and Last Level Cache Microarchitecture and BSV Design 
      \subitem - Tilelink (TL-C) to AXI4 Bridge Design
      \subitem - Unit Level Bluecheck Verification 
      \subitem Advisors: Niraj Sharma and Gautam Doshi     
    \item Tapeout contribution to the In-TST/SoC-X  \\ (Jan 2024 - Aug 2024)
      \subitem - {\bf \textcolor{red} {\textit{{silicon proven}}}} 
      \subitem - RTL Linting and CDC, ASIC Synthesis, Logical Equivalence Checking, 
      \subitem - SRAM and ROM Generation and Integration.
      \subitem - IO-PAD and PinMux Integration
      \subitem Advisor: Arjun Menon
    \item PinMux MAS and BSV Design 
    \\ (Nov - Dec 2024)
      \subitem - Designed a PinMux BSV Generator: {\tt pinmux\_bsv\_gen}
      \subitem Advisor: Niraj Sharma       
\end{itemize}

\begin{tabular}{@{}p{4in}p{2in}}
  {\bf{RTL Design Intern}}  & July 2023 – Oct 2023 \\
\end{tabular}  
\textit{InCore Semiconductors, Chennai} 
\begin{itemize}
    \setlength\itemsep{0em}
  \item RISC-V CPU Extension Retiming 
    \subitem Advisors: Babu P.S. and Neel Gala  
\end{itemize}

\begin{tabular}{@{}p{4in}p{2in}}
  {\bf{VLSI Design Intern}} & Jan 2023 – June 2023 \\
\end{tabular}
\textit{International Institute of Information Technology, Bangalore}  
\begin{itemize}
    \setlength\itemsep{0em}
  \item Ganaka Computer Architecture Performance Modelling 
    \subitem Dr. G. N. Srinivasa Prasanna 
\end{itemize}

\begin{tabular}{@{}p{4in}p{2in}}
  {\bf{Hardware Accelerator Research Intern}}  & Jan 2023 – June 2023 \\
\end{tabular}
\textit{Centre for Innovation and Entrepreneurship, PES University} 
\begin{itemize}
    \setlength\itemsep{0em}
      \item Implementation of Architectures for Hardware Acceleration on the Intel
  Cyclone DE10 FPGA
      \item FPGA Track Lead for the CIE Summer Workshop
      \subitem Prof. Sathya Prasad 
\end{itemize}

\begin{tabular}{@{}p{4in}p{2in}}
  {\bf{Electronics Research Intern}} & Sept 2022 – Dec 2022 \\
\end{tabular}
\textit{OrbitAID Aerospace, Indian Institute of Science, Bangalore}  
\begin{itemize}
  \setlength\itemsep{0em}
  \item Research topic: On Orbit Servicing of Space System Architectures
  \subitem Advisor: Sakthikumar R.
\end{itemize}

\begin{tabular}{@{}p{4in}p{2in}}
  {\bf{Project Intern}} & June 2021 – Sept 2021 \\
\end{tabular}
\textit{Center for Internet of Things, PES University}  
\begin{itemize}
  \item Farmbot
  \subitem ECE domain in-charge of the farming automation IOT project
\end{itemize}
\endinput
