<div id="pf143" class="pf w0 h0" data-page-no="143"><div class="pc pc143 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg143.png"/><div class="t m0 x3 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws0">MTBDWT_FCT1 field descriptions (continued)</div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No match.</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Match occurred.</div><div class="t m0 x3a h7 y101c ff2 fs4 fc0 sc0 ls0">23–4</div><div class="t m0 x91 h7 y101d ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y101c ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y101d ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 yf8a ff2 fs4 fc0 sc0 ls0">3–0</div><div class="t m0 x52 h7 yff9 ff2 fs4 fc0 sc0 ls0">FUNCTION</div><div class="t m0 x83 h7 yf8a ff2 fs4 fc0 sc0 ls0">Function</div><div class="t m0 x83 h7 y1cf5 ff2 fs4 fc0 sc0 ls0 ws0">Selects the action taken on a comparator match. If MTBDWT_COMP0 is used for a data value and</div><div class="t m0 x83 h7 yffb ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_COMP1 for an address value, then MTBDWT_FCT1[FUNCTION] must be set to zero. For this</div><div class="t m0 x83 h7 y1bbb ff2 fs4 fc0 sc0 ls0 ws0">configuration, MTBDWT_MASK1 can be set to a non-zero value, so the combined comparators match on</div><div class="t m0 x83 h7 y1bbc ff2 fs4 fc0 sc0 ls0 ws0">a range of addresses.</div><div class="t m0 x83 h7 y11d3 ff2 fs4 fc0 sc0 ls0 ws307">0000 Disabled.</div><div class="t m0 x83 h7 y1561 ff2 fs4 fc0 sc0 ls0 ws0">0100<span class="_ _187"> </span>Instruction fetch.</div><div class="t m0 x83 h7 y1562 ff2 fs4 fc0 sc0 ls0 ws0">0101<span class="_ _187"> </span>Data operand read.</div><div class="t m0 x83 h7 y1563 ff2 fs4 fc0 sc0 ls0 ws0">0110<span class="_ _187"> </span>Data operand write.</div><div class="t m0 x83 h7 y1564 ff2 fs4 fc0 sc0 ls0 ws0">0111<span class="_ _187"> </span>Data operand (read + write).</div><div class="t m0 x83 h7 y162f ff2 fs4 fc0 sc0 ls0 ws0">others<span class="_ _90"> </span>Reserved. Any attempts to use this value results in UNPREDICTABLE behavior.</div><div class="t m0 x9 he y1cf6 ff1 fs1 fc0 sc0 ls0 ws0">19.32.6<span class="_ _b"> </span>MTB_DWT Trace Buffer Control Register</div><div class="t m0 xac he y1cf7 ff1 fs1 fc0 sc0 ls0">(MTBDWT_TBCTRL)</div><div class="t m0 x9 hf y1cf8 ff3 fs5 fc0 sc0 ls0 ws0">The MTBDWT_TBCTRL register defines how the watchpoint comparisons control the</div><div class="t m0 x9 hf y1cf9 ff3 fs5 fc0 sc0 ls0 ws0">actual trace buffer operation.</div><div class="t m0 x9 hf y1cfa ff3 fs5 fc0 sc0 ls0 ws0">Recall the MTB supports starting and stopping the program trace based on the watchpoint</div><div class="t m0 x9 hf y1cfb ff3 fs5 fc0 sc0 ls0 ws0">comparisons signaled via TSTART and TSTOP. The watchpoint comparison signals are</div><div class="t m0 x9 hf y1cfc ff3 fs5 fc0 sc0 ls0 ws0">enabled in the MTB&apos;s control logic by setting the appropriate enable bits,</div><div class="t m0 x9 hf y1cfd ff3 fs5 fc0 sc0 ls0 ws0">MTB_MASTER[TSTARTEN, TSTOPEN]. In the event of simultaneous assertion of</div><div class="t m0 x9 hf y1cfe ff3 fs5 fc0 sc0 ls0 ws0">both TSTART and TSTOP, TSTART takes priority.</div><div class="t m0 x9 h7 y1cff ff2 fs4 fc0 sc0 ls0 ws0">Address: F000_1000h base + 200h offset = F000_1200h</div><div class="t m0 xb9 h1d y1d00 ff2 fsd fc0 sc0 ls0 ws24f">Bit<span class="_ _187"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</div><div class="t m0 x50 h71 y1d01 ff2 fsd fc0 sc0 ls1e8">R<span class="fs4 ls0 ws308 v11">NUMCOMP 0</span></div><div class="t m0 x91 h1d y1d02 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y1642 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x80 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 19 Micro Trace Buffer (MTB)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>323</div><a class="l" href="#pf144" data-dest-detail='[324,"XYZ",null,528.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:119.195000px;bottom:197.367000px;width:47.493000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf144" data-dest-detail='[324,"XYZ",null,481.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:377.616000px;bottom:197.367000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
