

================================================================
== Vivado HLS Report for 'SubBytes'
================================================================
* Date:           Thu May 14 22:22:22 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.527 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SubBytes_label1   |       56|       56|        14|          -|          -|     4|    no    |
        | + SubBytes_label0  |       12|       12|         3|          -|          -|     4|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      57|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|      66|    -|
|Register         |        -|      -|      24|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      0|      24|     123|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |sbox_U  |KeyExpansion_sbox  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                   |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln279_fu_119_p2  |     +    |      0|  0|  15|           6|           6|
    |i_fu_85_p2           |     +    |      0|  0|  12|           3|           1|
    |j_fu_101_p2          |     +    |      0|  0|  12|           3|           1|
    |icmp_ln275_fu_79_p2  |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln277_fu_95_p2  |   icmp   |      0|  0|   9|           3|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  57|          18|          16|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |i_0_reg_57      |   9|          2|    3|          6|
    |j_0_reg_68      |   9|          2|    3|          6|
    |state_address0  |  15|          3|    4|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |  66|         13|   11|         30|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  5|   0|    5|          0|
    |i_0_reg_57          |  3|   0|    3|          0|
    |i_reg_137           |  3|   0|    3|          0|
    |j_0_reg_68          |  3|   0|    3|          0|
    |j_reg_150           |  3|   0|    3|          0|
    |state_addr_reg_155  |  4|   0|    4|          0|
    |zext_ln277_reg_142  |  3|   0|    6|          3|
    +--------------------+---+----+-----+-----------+
    |Total               | 24|   0|   27|          3|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   SubBytes   | return value |
|state_address0  | out |    4|  ap_memory |     state    |     array    |
|state_ce0       | out |    1|  ap_memory |     state    |     array    |
|state_we0       | out |    1|  ap_memory |     state    |     array    |
|state_d0        | out |    8|  ap_memory |     state    |     array    |
|state_q0        |  in |    8|  ap_memory |     state    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

