module mod_test2(
    output wire logic[1:8][7:0] out 
);
    assign out = "abcdefgh";
endmodule 