--------------------------------------------------------------------------------
Release 11.1 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

C:\Xilinx\11.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Documents and Settings/jdarago/Escritorio/picohypot/picohypot.ise -intstyle
ise -v 3 -s 5 -fastpaths -xml picohypot.twx picohypot.ncd -o picohypot.twr
picohypot.pcf

Design file:              picohypot.ncd
Physical constraint file: picohypot.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2009-03-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    2.494(R)|   -0.417(R)|clk_BUFGP         |   0.000|
sw<0>       |    4.210(R)|   -1.337(R)|clk_BUFGP         |   0.000|
sw<1>       |    3.964(R)|   -1.299(R)|clk_BUFGP         |   0.000|
sw<2>       |    3.581(R)|   -1.209(R)|clk_BUFGP         |   0.000|
sw<3>       |    3.764(R)|   -1.227(R)|clk_BUFGP         |   0.000|
sw<4>       |    3.869(R)|   -1.818(R)|clk_BUFGP         |   0.000|
sw<5>       |    3.816(R)|   -1.776(R)|clk_BUFGP         |   0.000|
sw<6>       |    4.321(R)|   -1.328(R)|clk_BUFGP         |   0.000|
sw<7>       |    3.879(R)|   -1.186(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |   10.116(R)|clk_BUFGP         |   0.000|
an<1>       |   10.196(R)|clk_BUFGP         |   0.000|
an<2>       |   10.527(R)|clk_BUFGP         |   0.000|
an<3>       |    9.693(R)|clk_BUFGP         |   0.000|
led<0>      |    8.330(R)|clk_BUFGP         |   0.000|
led<1>      |    9.002(R)|clk_BUFGP         |   0.000|
led<2>      |    8.687(R)|clk_BUFGP         |   0.000|
led<3>      |    8.404(R)|clk_BUFGP         |   0.000|
led<4>      |    9.372(R)|clk_BUFGP         |   0.000|
led<5>      |    8.636(R)|clk_BUFGP         |   0.000|
led<6>      |    8.912(R)|clk_BUFGP         |   0.000|
led<7>      |    8.825(R)|clk_BUFGP         |   0.000|
sseg<0>     |   11.270(R)|clk_BUFGP         |   0.000|
sseg<1>     |   11.526(R)|clk_BUFGP         |   0.000|
sseg<2>     |   12.220(R)|clk_BUFGP         |   0.000|
sseg<3>     |   10.875(R)|clk_BUFGP         |   0.000|
sseg<4>     |   11.380(R)|clk_BUFGP         |   0.000|
sseg<5>     |   11.918(R)|clk_BUFGP         |   0.000|
sseg<6>     |   13.068(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.837|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jun 01 11:59:35 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 78 MB



