// Seed: 1310429020
module module_0;
  assign id_1 = id_1 * -1;
  for (
      id_2 = {id_1{-1}};
      1;
      id_1#(
          .id_1(-1),
          .id_2(-1'b0),
          .id_1(-1)
      ) = -1
  )
  id_3(
      id_1
  );
  always id_2 <= -1'b0;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input tri0 id_2,
    input supply0 id_3
);
  logic [7:0] id_5, id_6, id_7, id_8;
  module_0 modCall_1 ();
  wire id_9;
  assign id_6[1] = id_1 - |id_3;
  assign id_8[(-1)] = (id_3 * id_3);
endmodule
