<stg><name>kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC</name>


<trans_list>

<trans id="579" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="68" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %mux_case_0455_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_0455_i_i_i_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %mux_case_4457_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_4457_i_i_i_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %mux_case_8459_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_8459_i_i_i_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %mux_case_12461_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_12461_i_i_i_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %mux_case_16463_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_16463_i_i_i_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %mux_case_20465_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_20465_i_i_i_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %mux_case_24467_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_24467_i_i_i_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %mux_case_28469_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_28469_i_i_i_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %mux_case_32471_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_32471_i_i_i_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %mux_case_36473_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_36473_i_i_i_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %mux_case_40475_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_40475_i_i_i_i"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %mux_case_44477_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_44477_i_i_i_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %mux_case_48479_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_48479_i_i_i_i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %mux_case_52481_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_52481_i_i_i_i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %mux_case_56483_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_56483_i_i_i_i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %mux_case_60485_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_60485_i_i_i_i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %mux_case_1499_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_1499_i_i_i_i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %mux_case_5501_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_5501_i_i_i_i"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %mux_case_9503_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_9503_i_i_i_i"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %mux_case_13505_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_13505_i_i_i_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %mux_case_17507_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_17507_i_i_i_i"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %mux_case_21509_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_21509_i_i_i_i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %mux_case_25511_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_25511_i_i_i_i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %mux_case_29513_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_29513_i_i_i_i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %mux_case_33515_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_33515_i_i_i_i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %mux_case_37517_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_37517_i_i_i_i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %mux_case_41519_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_41519_i_i_i_i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %mux_case_45521_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_45521_i_i_i_i"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %mux_case_49523_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_49523_i_i_i_i"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %mux_case_53525_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_53525_i_i_i_i"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %mux_case_57527_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_57527_i_i_i_i"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %mux_case_61529_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_61529_i_i_i_i"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %mux_case_2531_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_2531_i_i_i_i"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %mux_case_6533_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_6533_i_i_i_i"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %mux_case_10535_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_10535_i_i_i_i"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:38 %mux_case_14537_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_14537_i_i_i_i"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:39 %mux_case_18539_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_18539_i_i_i_i"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:40 %mux_case_22541_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_22541_i_i_i_i"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:41 %mux_case_26543_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_26543_i_i_i_i"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:42 %mux_case_30545_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_30545_i_i_i_i"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:43 %mux_case_34547_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_34547_i_i_i_i"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:44 %mux_case_38549_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_38549_i_i_i_i"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:45 %mux_case_42551_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_42551_i_i_i_i"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:46 %mux_case_46553_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_46553_i_i_i_i"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:47 %mux_case_50555_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_50555_i_i_i_i"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:48 %mux_case_54557_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_54557_i_i_i_i"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:49 %mux_case_58559_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_58559_i_i_i_i"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:50 %mux_case_62561_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_62561_i_i_i_i"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:51 %mux_case_3563_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_3563_i_i_i_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:52 %mux_case_7565_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_7565_i_i_i_i"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:53 %mux_case_11567_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_11567_i_i_i_i"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:54 %mux_case_15569_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_15569_i_i_i_i"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:55 %mux_case_19571_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_19571_i_i_i_i"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:56 %mux_case_23573_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_23573_i_i_i_i"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:57 %mux_case_27575_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_27575_i_i_i_i"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:58 %mux_case_31577_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_31577_i_i_i_i"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:59 %mux_case_35579_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_35579_i_i_i_i"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:60 %mux_case_39581_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_39581_i_i_i_i"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:61 %mux_case_43583_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_43583_i_i_i_i"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:62 %mux_case_47585_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_47585_i_i_i_i"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:63 %mux_case_51587_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_51587_i_i_i_i"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:64 %mux_case_55589_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_55589_i_i_i_i"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:65 %mux_case_59591_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_59591_i_i_i_i"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:66 %mux_case_63593_i_i_i_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="mux_case_63593_i_i_i_i"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:67 %h_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %h_3

]]></Node>
<StgValue><ssdm name="h_3_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
newFuncRoot:68 %tmp_31_read = read i37 @_ssdm_op_Read.ap_auto.i37, i37 %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_31_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="68" op_0_bw="37">
<![CDATA[
newFuncRoot:69 %bound13 = sext i37 %tmp_31_read

]]></Node>
<StgValue><ssdm name="bound13"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:70 %store_ln0 = store i32 0, i32 %mux_case_63593_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:71 %store_ln0 = store i32 0, i32 %mux_case_59591_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:72 %store_ln0 = store i32 0, i32 %mux_case_55589_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:73 %store_ln0 = store i32 0, i32 %mux_case_51587_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:74 %store_ln0 = store i32 0, i32 %mux_case_47585_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:75 %store_ln0 = store i32 0, i32 %mux_case_43583_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:76 %store_ln0 = store i32 0, i32 %mux_case_39581_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:77 %store_ln0 = store i32 0, i32 %mux_case_35579_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:78 %store_ln0 = store i32 0, i32 %mux_case_31577_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:79 %store_ln0 = store i32 0, i32 %mux_case_27575_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:80 %store_ln0 = store i32 0, i32 %mux_case_23573_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:81 %store_ln0 = store i32 0, i32 %mux_case_19571_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:82 %store_ln0 = store i32 0, i32 %mux_case_15569_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:83 %store_ln0 = store i32 0, i32 %mux_case_11567_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:84 %store_ln0 = store i32 0, i32 %mux_case_7565_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:85 %store_ln0 = store i32 0, i32 %mux_case_3563_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:86 %store_ln0 = store i32 0, i32 %mux_case_62561_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:87 %store_ln0 = store i32 0, i32 %mux_case_58559_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:88 %store_ln0 = store i32 0, i32 %mux_case_54557_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:89 %store_ln0 = store i32 0, i32 %mux_case_50555_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:90 %store_ln0 = store i32 0, i32 %mux_case_46553_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:91 %store_ln0 = store i32 0, i32 %mux_case_42551_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:92 %store_ln0 = store i32 0, i32 %mux_case_38549_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:93 %store_ln0 = store i32 0, i32 %mux_case_34547_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:94 %store_ln0 = store i32 0, i32 %mux_case_30545_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:95 %store_ln0 = store i32 0, i32 %mux_case_26543_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:96 %store_ln0 = store i32 0, i32 %mux_case_22541_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:97 %store_ln0 = store i32 0, i32 %mux_case_18539_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:98 %store_ln0 = store i32 0, i32 %mux_case_14537_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:99 %store_ln0 = store i32 0, i32 %mux_case_10535_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:100 %store_ln0 = store i32 0, i32 %mux_case_6533_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:101 %store_ln0 = store i32 0, i32 %mux_case_2531_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:102 %store_ln0 = store i32 0, i32 %mux_case_61529_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:103 %store_ln0 = store i32 0, i32 %mux_case_57527_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:104 %store_ln0 = store i32 0, i32 %mux_case_53525_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:105 %store_ln0 = store i32 0, i32 %mux_case_49523_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:106 %store_ln0 = store i32 0, i32 %mux_case_45521_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:107 %store_ln0 = store i32 0, i32 %mux_case_41519_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:108 %store_ln0 = store i32 0, i32 %mux_case_37517_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:109 %store_ln0 = store i32 0, i32 %mux_case_33515_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:110 %store_ln0 = store i32 0, i32 %mux_case_29513_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:111 %store_ln0 = store i32 0, i32 %mux_case_25511_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:112 %store_ln0 = store i32 0, i32 %mux_case_21509_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:113 %store_ln0 = store i32 0, i32 %mux_case_17507_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:114 %store_ln0 = store i32 0, i32 %mux_case_13505_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:115 %store_ln0 = store i32 0, i32 %mux_case_9503_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:116 %store_ln0 = store i32 0, i32 %mux_case_5501_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:117 %store_ln0 = store i32 0, i32 %mux_case_1499_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:118 %store_ln0 = store i32 0, i32 %mux_case_60485_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:119 %store_ln0 = store i32 0, i32 %mux_case_56483_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:120 %store_ln0 = store i32 0, i32 %mux_case_52481_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:121 %store_ln0 = store i32 0, i32 %mux_case_48479_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:122 %store_ln0 = store i32 0, i32 %mux_case_44477_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:123 %store_ln0 = store i32 0, i32 %mux_case_40475_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:124 %store_ln0 = store i32 0, i32 %mux_case_36473_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:125 %store_ln0 = store i32 0, i32 %mux_case_32471_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:126 %store_ln0 = store i32 0, i32 %mux_case_28469_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:127 %store_ln0 = store i32 0, i32 %mux_case_24467_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:128 %store_ln0 = store i32 0, i32 %mux_case_20465_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:129 %store_ln0 = store i32 0, i32 %mux_case_16463_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:130 %store_ln0 = store i32 0, i32 %mux_case_12461_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:131 %store_ln0 = store i32 0, i32 %mux_case_8459_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:132 %store_ln0 = store i32 0, i32 %mux_case_4457_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:133 %store_ln0 = store i32 0, i32 %mux_case_0455_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="68" op_1_bw="68">
<![CDATA[
newFuncRoot:134 %store_ln0 = store i68 0, i68 %indvar_flatten15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:135 %store_ln141 = store i64 0, i64 %t

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:136 %store_ln144 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:137 %br_ln0 = br void %for.inc206.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="68" op_0_bw="68" op_1_bw="0">
<![CDATA[
for.inc206.i.i.i.i:0 %indvar_flatten15_load = load i68 %indvar_flatten15

]]></Node>
<StgValue><ssdm name="indvar_flatten15_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
for.inc206.i.i.i.i:1 %add_ln141 = add i68 %indvar_flatten15_load, i68 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="68" op_1_bw="68">
<![CDATA[
for.inc206.i.i.i.i:2 %icmp_ln141 = icmp_eq  i68 %indvar_flatten15_load, i68 %bound13

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc206.i.i.i.i:3 %br_ln141 = br i1 %icmp_ln141, void %fpga_resource_hint.for.inc206.1, void %ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:0 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="7">
<![CDATA[
fpga_resource_hint.for.inc206.1:66 %trunc_ln141 = trunc i7 %i_load

]]></Node>
<StgValue><ssdm name="trunc_ln141"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:69 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
fpga_resource_hint.for.inc206.1:70 %select_ln144 = select i1 %tmp, i6 0, i6 %trunc_ln141

]]></Node>
<StgValue><ssdm name="select_ln144"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc206.1:111 %trunc_ln144 = trunc i6 %select_ln144

]]></Node>
<StgValue><ssdm name="trunc_ln144"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:113 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln144, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.inc206.1:123 %icmp_ln147 = icmp_ne  i3 %trunc_ln144, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:164 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:181 %switch_ln149 = switch i6 %select_ln144, void %arrayidx204.3.case.63.i.i.i.i, i6 0, void %fpga_resource_hint.for.inc206.1.fpga_resource_hint.for.inc206.0_end_crit_edge, i6 4, void %arrayidx204.3.case.7.i.i.i.i, i6 8, void %arrayidx204.3.case.11.i.i.i.i, i6 12, void %arrayidx204.3.case.15.i.i.i.i, i6 16, void %arrayidx204.3.case.19.i.i.i.i, i6 20, void %arrayidx204.3.case.23.i.i.i.i, i6 24, void %arrayidx204.3.case.27.i.i.i.i, i6 28, void %arrayidx204.3.case.31.i.i.i.i, i6 32, void %arrayidx204.3.case.35.i.i.i.i, i6 36, void %arrayidx204.3.case.39.i.i.i.i, i6 40, void %arrayidx204.3.case.43.i.i.i.i, i6 44, void %arrayidx204.3.case.47.i.i.i.i, i6 48, void %arrayidx204.3.case.51.i.i.i.i, i6 52, void %arrayidx204.3.case.55.i.i.i.i, i6 56, void %arrayidx204.3.case.59.i.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln149"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
arrayidx204.3.case.59.i.i.i.i:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
arrayidx204.3.case.55.i.i.i.i:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
arrayidx204.3.case.51.i.i.i.i:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
arrayidx204.3.case.47.i.i.i.i:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
arrayidx204.3.case.43.i.i.i.i:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
arrayidx204.3.case.39.i.i.i.i:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
arrayidx204.3.case.35.i.i.i.i:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
arrayidx204.3.case.31.i.i.i.i:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
arrayidx204.3.case.27.i.i.i.i:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
arrayidx204.3.case.23.i.i.i.i:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
arrayidx204.3.case.19.i.i.i.i:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
arrayidx204.3.case.15.i.i.i.i:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
arrayidx204.3.case.11.i.i.i.i:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
arrayidx204.3.case.7.i.i.i.i:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1.fpga_resource_hint.for.inc206.0_end_crit_edge:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="select_ln144" val="!0"/>
<literal name="select_ln144" val="!4"/>
<literal name="select_ln144" val="!8"/>
<literal name="select_ln144" val="!12"/>
<literal name="select_ln144" val="!16"/>
<literal name="select_ln144" val="!20"/>
<literal name="select_ln144" val="!24"/>
<literal name="select_ln144" val="!28"/>
<literal name="select_ln144" val="!32"/>
<literal name="select_ln144" val="!36"/>
<literal name="select_ln144" val="!40"/>
<literal name="select_ln144" val="!44"/>
<literal name="select_ln144" val="!48"/>
<literal name="select_ln144" val="!52"/>
<literal name="select_ln144" val="!56"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
arrayidx204.3.case.63.i.i.i.i:4 %br_ln149 = br void %fpga_resource_hint.for.inc206.0_end

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:1 %t_load = load i64 %t

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc206.1:71 %zext_ln141 = zext i6 %select_ln144

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:72 %add_ln141_1 = add i64 %t_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln141_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:73 %select_ln141 = select i1 %tmp, i64 %add_ln141_1, i64 %t_load

]]></Node>
<StgValue><ssdm name="select_ln141"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:74 %att_0_addr = getelementptr i32 %att_0, i64 0, i64 %select_ln141

]]></Node>
<StgValue><ssdm name="att_0_addr"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:75 %att_1_addr = getelementptr i32 %att_1, i64 0, i64 %select_ln141

]]></Node>
<StgValue><ssdm name="att_1_addr"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:76 %att_2_addr = getelementptr i32 %att_2, i64 0, i64 %select_ln141

]]></Node>
<StgValue><ssdm name="att_2_addr"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:77 %att_3_addr = getelementptr i32 %att_3, i64 0, i64 %select_ln141

]]></Node>
<StgValue><ssdm name="att_3_addr"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:78 %att_4_addr = getelementptr i32 %att_4, i64 0, i64 %select_ln141

]]></Node>
<StgValue><ssdm name="att_4_addr"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:79 %att_5_addr = getelementptr i32 %att_5, i64 0, i64 %select_ln141

]]></Node>
<StgValue><ssdm name="att_5_addr"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:80 %att_6_addr = getelementptr i32 %att_6, i64 0, i64 %select_ln141

]]></Node>
<StgValue><ssdm name="att_6_addr"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:81 %att_7_addr = getelementptr i32 %att_7, i64 0, i64 %select_ln141

]]></Node>
<StgValue><ssdm name="att_7_addr"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:82 %att_8_addr = getelementptr i32 %att_8, i64 0, i64 %select_ln141

]]></Node>
<StgValue><ssdm name="att_8_addr"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:83 %att_9_addr = getelementptr i32 %att_9, i64 0, i64 %select_ln141

]]></Node>
<StgValue><ssdm name="att_9_addr"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:84 %att_10_addr = getelementptr i32 %att_10, i64 0, i64 %select_ln141

]]></Node>
<StgValue><ssdm name="att_10_addr"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:85 %att_11_addr = getelementptr i32 %att_11, i64 0, i64 %select_ln141

]]></Node>
<StgValue><ssdm name="att_11_addr"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:86 %muxLogicRAMAddr_to_att_0_load = muxlogic i9 %att_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_0_load"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:87 %att_0_load = load i9 %att_0_addr

]]></Node>
<StgValue><ssdm name="att_0_load"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:88 %muxLogicRAMAddr_to_att_1_load = muxlogic i9 %att_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_1_load"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:89 %att_1_load = load i9 %att_1_addr

]]></Node>
<StgValue><ssdm name="att_1_load"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:90 %muxLogicRAMAddr_to_att_2_load = muxlogic i9 %att_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_2_load"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:91 %att_2_load = load i9 %att_2_addr

]]></Node>
<StgValue><ssdm name="att_2_load"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:92 %muxLogicRAMAddr_to_att_3_load = muxlogic i9 %att_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_3_load"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:93 %att_3_load = load i9 %att_3_addr

]]></Node>
<StgValue><ssdm name="att_3_load"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:94 %muxLogicRAMAddr_to_att_4_load = muxlogic i9 %att_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_4_load"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:95 %att_4_load = load i9 %att_4_addr

]]></Node>
<StgValue><ssdm name="att_4_load"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:96 %muxLogicRAMAddr_to_att_5_load = muxlogic i9 %att_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_5_load"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:97 %att_5_load = load i9 %att_5_addr

]]></Node>
<StgValue><ssdm name="att_5_load"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:98 %muxLogicRAMAddr_to_att_6_load = muxlogic i9 %att_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_6_load"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:99 %att_6_load = load i9 %att_6_addr

]]></Node>
<StgValue><ssdm name="att_6_load"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:100 %muxLogicRAMAddr_to_att_7_load = muxlogic i9 %att_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_7_load"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:101 %att_7_load = load i9 %att_7_addr

]]></Node>
<StgValue><ssdm name="att_7_load"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:102 %muxLogicRAMAddr_to_att_8_load = muxlogic i9 %att_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_8_load"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:103 %att_8_load = load i9 %att_8_addr

]]></Node>
<StgValue><ssdm name="att_8_load"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:104 %muxLogicRAMAddr_to_att_9_load = muxlogic i9 %att_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_9_load"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:105 %att_9_load = load i9 %att_9_addr

]]></Node>
<StgValue><ssdm name="att_9_load"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:106 %muxLogicRAMAddr_to_att_10_load = muxlogic i9 %att_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_10_load"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:107 %att_10_load = load i9 %att_10_addr

]]></Node>
<StgValue><ssdm name="att_10_load"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:108 %muxLogicRAMAddr_to_att_11_load = muxlogic i9 %att_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_att_11_load"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="h_3_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:109 %att_11_load = load i9 %att_11_addr

]]></Node>
<StgValue><ssdm name="att_11_load"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:114 %trunc_ln147 = trunc i64 %select_ln141

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.0_end:0 %rend443 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend443"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.for.inc206.0_end:1 %add_ln144 = add i7 %zext_ln141, i7 4

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="68" op_1_bw="68" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.0_end:2 %store_ln141 = store i68 %add_ln141, i68 %indvar_flatten15

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.0_end:3 %store_ln141 = store i64 %select_ln141, i64 %t

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.0_end:4 %store_ln144 = store i7 %add_ln144, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.0_end:5 %br_ln144 = br void %for.inc206.i.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="226" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:87 %att_0_load = load i9 %att_0_addr

]]></Node>
<StgValue><ssdm name="att_0_load"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:89 %att_1_load = load i9 %att_1_addr

]]></Node>
<StgValue><ssdm name="att_1_load"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:91 %att_2_load = load i9 %att_2_addr

]]></Node>
<StgValue><ssdm name="att_2_load"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:93 %att_3_load = load i9 %att_3_addr

]]></Node>
<StgValue><ssdm name="att_3_load"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:95 %att_4_load = load i9 %att_4_addr

]]></Node>
<StgValue><ssdm name="att_4_load"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:97 %att_5_load = load i9 %att_5_addr

]]></Node>
<StgValue><ssdm name="att_5_load"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:99 %att_6_load = load i9 %att_6_addr

]]></Node>
<StgValue><ssdm name="att_6_load"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:101 %att_7_load = load i9 %att_7_addr

]]></Node>
<StgValue><ssdm name="att_7_load"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:103 %att_8_load = load i9 %att_8_addr

]]></Node>
<StgValue><ssdm name="att_8_load"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:105 %att_9_load = load i9 %att_9_addr

]]></Node>
<StgValue><ssdm name="att_9_load"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:107 %att_10_load = load i9 %att_10_addr

]]></Node>
<StgValue><ssdm name="att_10_load"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="h_3_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="9">
<![CDATA[
fpga_resource_hint.for.inc206.1:109 %att_11_load = load i9 %att_11_addr

]]></Node>
<StgValue><ssdm name="att_11_load"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="32" op_26_bw="4">
<![CDATA[
fpga_resource_hint.for.inc206.1:110 %att_weight = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %att_0_load, i4 1, i32 %att_1_load, i4 2, i32 %att_2_load, i4 3, i32 %att_3_load, i4 4, i32 %att_4_load, i4 5, i32 %att_5_load, i4 6, i32 %att_6_load, i4 7, i32 %att_7_load, i4 8, i32 %att_8_load, i4 9, i32 %att_9_load, i4 10, i32 %att_10_load, i4 11, i32 %att_11_load, i32 <undef>, i4 %h_3_read

]]></Node>
<StgValue><ssdm name="att_weight"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.inc206.1:115 %or_ln2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln147, i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:116 %zext_ln147 = zext i12 %or_ln2

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:117 %v_cache_local_0_i_i_i_addr = getelementptr i32 %v_cache_local_0_i_i_i, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="v_cache_local_0_i_i_i_addr"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:118 %v_cache_local_4_i_i_i_addr = getelementptr i32 %v_cache_local_4_i_i_i, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="v_cache_local_4_i_i_i_addr"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:119 %muxLogicRAMAddr_to_v_cache_local_0_i_i_i_load = muxlogic i12 %v_cache_local_0_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_v_cache_local_0_i_i_i_load"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:120 %v_cache_local_0_i_i_i_load = load i12 %v_cache_local_0_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_0_i_i_i_load"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:121 %muxLogicRAMAddr_to_v_cache_local_4_i_i_i_load = muxlogic i12 %v_cache_local_4_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_v_cache_local_4_i_i_i_load"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:122 %v_cache_local_4_i_i_i_load = load i12 %v_cache_local_4_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_4_i_i_i_load"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:135 %v_cache_local_1_i_i_i_addr = getelementptr i32 %v_cache_local_1_i_i_i, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="v_cache_local_1_i_i_i_addr"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:136 %v_cache_local_5_i_i_i_addr = getelementptr i32 %v_cache_local_5_i_i_i, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="v_cache_local_5_i_i_i_addr"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:137 %v_cache_local_2_i_i_i_addr = getelementptr i32 %v_cache_local_2_i_i_i, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="v_cache_local_2_i_i_i_addr"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:138 %v_cache_local_6_i_i_i_addr = getelementptr i32 %v_cache_local_6_i_i_i, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="v_cache_local_6_i_i_i_addr"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:139 %v_cache_local_3_i_i_i_addr = getelementptr i32 %v_cache_local_3_i_i_i, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="v_cache_local_3_i_i_i_addr"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:140 %v_cache_local_7_i_i_i_addr = getelementptr i32 %v_cache_local_7_i_i_i, i64 0, i64 %zext_ln147

]]></Node>
<StgValue><ssdm name="v_cache_local_7_i_i_i_addr"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:141 %muxLogicRAMAddr_to_v_cache_local_1_i_i_i_load = muxlogic i12 %v_cache_local_1_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_v_cache_local_1_i_i_i_load"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:142 %v_cache_local_1_i_i_i_load = load i12 %v_cache_local_1_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_1_i_i_i_load"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:143 %muxLogicRAMAddr_to_v_cache_local_5_i_i_i_load = muxlogic i12 %v_cache_local_5_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_v_cache_local_5_i_i_i_load"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:144 %v_cache_local_5_i_i_i_load = load i12 %v_cache_local_5_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_5_i_i_i_load"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:150 %muxLogicRAMAddr_to_v_cache_local_2_i_i_i_load = muxlogic i12 %v_cache_local_2_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_v_cache_local_2_i_i_i_load"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:151 %v_cache_local_2_i_i_i_load = load i12 %v_cache_local_2_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_2_i_i_i_load"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:152 %muxLogicRAMAddr_to_v_cache_local_6_i_i_i_load = muxlogic i12 %v_cache_local_6_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_v_cache_local_6_i_i_i_load"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:153 %v_cache_local_6_i_i_i_load = load i12 %v_cache_local_6_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_6_i_i_i_load"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:159 %muxLogicRAMAddr_to_v_cache_local_3_i_i_i_load = muxlogic i12 %v_cache_local_3_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_v_cache_local_3_i_i_i_load"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:160 %v_cache_local_3_i_i_i_load = load i12 %v_cache_local_3_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_3_i_i_i_load"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:161 %muxLogicRAMAddr_to_v_cache_local_7_i_i_i_load = muxlogic i12 %v_cache_local_7_i_i_i_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_v_cache_local_7_i_i_i_load"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:162 %v_cache_local_7_i_i_i_load = load i12 %v_cache_local_7_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_7_i_i_i_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="265" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:120 %v_cache_local_0_i_i_i_load = load i12 %v_cache_local_0_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_0_i_i_i_load"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:122 %v_cache_local_4_i_i_i_load = load i12 %v_cache_local_4_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_4_i_i_i_load"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:124 %v_val = select i1 %icmp_ln147, i32 %v_cache_local_4_i_i_i_load, i32 %v_cache_local_0_i_i_i_load

]]></Node>
<StgValue><ssdm name="v_val"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:126 %muxLogicI0_to_mul202_i_i_i_i = muxlogic i32 %att_weight

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul202_i_i_i_i"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:127 %muxLogicI1_to_mul202_i_i_i_i = muxlogic i32 %v_val

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul202_i_i_i_i"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:142 %v_cache_local_1_i_i_i_load = load i12 %v_cache_local_1_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_1_i_i_i_load"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:144 %v_cache_local_5_i_i_i_load = load i12 %v_cache_local_5_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_5_i_i_i_load"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:145 %select_ln147 = select i1 %icmp_ln147, i32 %v_cache_local_5_i_i_i_load, i32 %v_cache_local_1_i_i_i_load

]]></Node>
<StgValue><ssdm name="select_ln147"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:146 %muxLogicI0_to_mul202_1_i_i_i_i = muxlogic i32 %att_weight

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul202_1_i_i_i_i"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:147 %muxLogicI1_to_mul202_1_i_i_i_i = muxlogic i32 %select_ln147

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul202_1_i_i_i_i"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:151 %v_cache_local_2_i_i_i_load = load i12 %v_cache_local_2_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_2_i_i_i_load"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:153 %v_cache_local_6_i_i_i_load = load i12 %v_cache_local_6_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_6_i_i_i_load"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:154 %select_ln147_1 = select i1 %icmp_ln147, i32 %v_cache_local_6_i_i_i_load, i32 %v_cache_local_2_i_i_i_load

]]></Node>
<StgValue><ssdm name="select_ln147_1"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:160 %v_cache_local_3_i_i_i_load = load i12 %v_cache_local_3_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_3_i_i_i_load"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc206.1:162 %v_cache_local_7_i_i_i_load = load i12 %v_cache_local_7_i_i_i_addr

]]></Node>
<StgValue><ssdm name="v_cache_local_7_i_i_i_load"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:163 %v_val_1 = select i1 %icmp_ln147, i32 %v_cache_local_7_i_i_i_load, i32 %v_cache_local_3_i_i_i_load

]]></Node>
<StgValue><ssdm name="v_val_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="281" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:128 %mul202_i_i_i_i = fmul i32 %att_weight, i32 %v_val

]]></Node>
<StgValue><ssdm name="mul202_i_i_i_i"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:148 %mul202_1_i_i_i_i = fmul i32 %att_weight, i32 %select_ln147

]]></Node>
<StgValue><ssdm name="mul202_1_i_i_i_i"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:155 %muxLogicI0_to_mul202_2_i_i_i_i = muxlogic i32 %att_weight

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul202_2_i_i_i_i"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:156 %muxLogicI1_to_mul202_2_i_i_i_i = muxlogic i32 %select_ln147_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul202_2_i_i_i_i"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:165 %muxLogicI0_to_mul202_3_i_i_i_i = muxlogic i32 %att_weight

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul202_3_i_i_i_i"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:166 %muxLogicI1_to_mul202_3_i_i_i_i = muxlogic i32 %v_val_1

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul202_3_i_i_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="287" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:128 %mul202_i_i_i_i = fmul i32 %att_weight, i32 %v_val

]]></Node>
<StgValue><ssdm name="mul202_i_i_i_i"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:148 %mul202_1_i_i_i_i = fmul i32 %att_weight, i32 %select_ln147

]]></Node>
<StgValue><ssdm name="mul202_1_i_i_i_i"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:157 %mul202_2_i_i_i_i = fmul i32 %att_weight, i32 %select_ln147_1

]]></Node>
<StgValue><ssdm name="mul202_2_i_i_i_i"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:167 %mul202_3_i_i_i_i = fmul i32 %att_weight, i32 %v_val_1

]]></Node>
<StgValue><ssdm name="mul202_3_i_i_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:2 %mux_case_0455_i_i_i_i_load_1 = load i32 %mux_case_0455_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_0455_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:3 %mux_case_4457_i_i_i_i_load_1 = load i32 %mux_case_4457_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_4457_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:4 %mux_case_8459_i_i_i_i_load_1 = load i32 %mux_case_8459_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_8459_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:5 %mux_case_12461_i_i_i_i_load_1 = load i32 %mux_case_12461_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_12461_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:6 %mux_case_16463_i_i_i_i_load_1 = load i32 %mux_case_16463_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_16463_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:7 %mux_case_20465_i_i_i_i_load_1 = load i32 %mux_case_20465_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_20465_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:8 %mux_case_24467_i_i_i_i_load_1 = load i32 %mux_case_24467_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_24467_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:9 %mux_case_28469_i_i_i_i_load_1 = load i32 %mux_case_28469_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_28469_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:10 %mux_case_32471_i_i_i_i_load_1 = load i32 %mux_case_32471_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_32471_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:11 %mux_case_36473_i_i_i_i_load_1 = load i32 %mux_case_36473_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_36473_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:12 %mux_case_40475_i_i_i_i_load_1 = load i32 %mux_case_40475_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_40475_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:13 %mux_case_44477_i_i_i_i_load_1 = load i32 %mux_case_44477_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_44477_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:14 %mux_case_48479_i_i_i_i_load_1 = load i32 %mux_case_48479_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_48479_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:15 %mux_case_52481_i_i_i_i_load_1 = load i32 %mux_case_52481_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_52481_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:16 %mux_case_56483_i_i_i_i_load_1 = load i32 %mux_case_56483_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_56483_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:17 %mux_case_60485_i_i_i_i_load_1 = load i32 %mux_case_60485_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_60485_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:18 %mux_case_1499_i_i_i_i_load_1 = load i32 %mux_case_1499_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_1499_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:19 %mux_case_5501_i_i_i_i_load_1 = load i32 %mux_case_5501_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_5501_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:20 %mux_case_9503_i_i_i_i_load_1 = load i32 %mux_case_9503_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_9503_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:21 %mux_case_13505_i_i_i_i_load_1 = load i32 %mux_case_13505_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_13505_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:22 %mux_case_17507_i_i_i_i_load_1 = load i32 %mux_case_17507_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_17507_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:23 %mux_case_21509_i_i_i_i_load_1 = load i32 %mux_case_21509_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_21509_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:24 %mux_case_25511_i_i_i_i_load_1 = load i32 %mux_case_25511_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_25511_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:25 %mux_case_29513_i_i_i_i_load_1 = load i32 %mux_case_29513_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_29513_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:26 %mux_case_33515_i_i_i_i_load_1 = load i32 %mux_case_33515_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_33515_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:27 %mux_case_37517_i_i_i_i_load_1 = load i32 %mux_case_37517_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_37517_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:28 %mux_case_41519_i_i_i_i_load_1 = load i32 %mux_case_41519_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_41519_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:29 %mux_case_45521_i_i_i_i_load_1 = load i32 %mux_case_45521_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_45521_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:30 %mux_case_49523_i_i_i_i_load_1 = load i32 %mux_case_49523_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_49523_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:31 %mux_case_53525_i_i_i_i_load_1 = load i32 %mux_case_53525_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_53525_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:32 %mux_case_57527_i_i_i_i_load_1 = load i32 %mux_case_57527_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_57527_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:33 %mux_case_61529_i_i_i_i_load_1 = load i32 %mux_case_61529_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_61529_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:128 %mul202_i_i_i_i = fmul i32 %att_weight, i32 %v_val

]]></Node>
<StgValue><ssdm name="mul202_i_i_i_i"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:129 %specfucore_ln148 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul202_i_i_i_i, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln148"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="6" op_10_bw="32" op_11_bw="6" op_12_bw="32" op_13_bw="6" op_14_bw="32" op_15_bw="6" op_16_bw="32" op_17_bw="6" op_18_bw="32" op_19_bw="6" op_20_bw="32" op_21_bw="6" op_22_bw="32" op_23_bw="6" op_24_bw="32" op_25_bw="6" op_26_bw="32" op_27_bw="6" op_28_bw="32" op_29_bw="6" op_30_bw="32" op_31_bw="6" op_32_bw="32" op_33_bw="32" op_34_bw="6">
<![CDATA[
fpga_resource_hint.for.inc206.1:130 %tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 %mux_case_0455_i_i_i_i_load_1, i6 4, i32 %mux_case_4457_i_i_i_i_load_1, i6 8, i32 %mux_case_8459_i_i_i_i_load_1, i6 12, i32 %mux_case_12461_i_i_i_i_load_1, i6 16, i32 %mux_case_16463_i_i_i_i_load_1, i6 20, i32 %mux_case_20465_i_i_i_i_load_1, i6 24, i32 %mux_case_24467_i_i_i_i_load_1, i6 28, i32 %mux_case_28469_i_i_i_i_load_1, i6 32, i32 %mux_case_32471_i_i_i_i_load_1, i6 36, i32 %mux_case_36473_i_i_i_i_load_1, i6 40, i32 %mux_case_40475_i_i_i_i_load_1, i6 44, i32 %mux_case_44477_i_i_i_i_load_1, i6 48, i32 %mux_case_48479_i_i_i_i_load_1, i6 52, i32 %mux_case_52481_i_i_i_i_load_1, i6 56, i32 %mux_case_56483_i_i_i_i_load_1, i6 60, i32 %mux_case_60485_i_i_i_i_load_1, i32 <undef>, i6 %select_ln144

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:131 %muxLogicI0_to_local_accum = muxlogic i32 %tmp_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_local_accum"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:132 %muxLogicI1_to_local_accum = muxlogic i32 %mul202_i_i_i_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_local_accum"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:148 %mul202_1_i_i_i_i = fmul i32 %att_weight, i32 %select_ln147

]]></Node>
<StgValue><ssdm name="mul202_1_i_i_i_i"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:149 %specfucore_ln148 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul202_1_i_i_i_i, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln148"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:157 %mul202_2_i_i_i_i = fmul i32 %att_weight, i32 %select_ln147_1

]]></Node>
<StgValue><ssdm name="mul202_2_i_i_i_i"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:167 %mul202_3_i_i_i_i = fmul i32 %att_weight, i32 %v_val_1

]]></Node>
<StgValue><ssdm name="mul202_3_i_i_i_i"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="6" op_10_bw="32" op_11_bw="6" op_12_bw="32" op_13_bw="6" op_14_bw="32" op_15_bw="6" op_16_bw="32" op_17_bw="6" op_18_bw="32" op_19_bw="6" op_20_bw="32" op_21_bw="6" op_22_bw="32" op_23_bw="6" op_24_bw="32" op_25_bw="6" op_26_bw="32" op_27_bw="6" op_28_bw="32" op_29_bw="6" op_30_bw="32" op_31_bw="6" op_32_bw="32" op_33_bw="32" op_34_bw="6">
<![CDATA[
fpga_resource_hint.for.inc206.1:169 %tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 %mux_case_1499_i_i_i_i_load_1, i6 4, i32 %mux_case_5501_i_i_i_i_load_1, i6 8, i32 %mux_case_9503_i_i_i_i_load_1, i6 12, i32 %mux_case_13505_i_i_i_i_load_1, i6 16, i32 %mux_case_17507_i_i_i_i_load_1, i6 20, i32 %mux_case_21509_i_i_i_i_load_1, i6 24, i32 %mux_case_25511_i_i_i_i_load_1, i6 28, i32 %mux_case_29513_i_i_i_i_load_1, i6 32, i32 %mux_case_33515_i_i_i_i_load_1, i6 36, i32 %mux_case_37517_i_i_i_i_load_1, i6 40, i32 %mux_case_41519_i_i_i_i_load_1, i6 44, i32 %mux_case_45521_i_i_i_i_load_1, i6 48, i32 %mux_case_49523_i_i_i_i_load_1, i6 52, i32 %mux_case_53525_i_i_i_i_load_1, i6 56, i32 %mux_case_57527_i_i_i_i_load_1, i6 60, i32 %mux_case_61529_i_i_i_i_load_1, i32 <undef>, i6 %select_ln144

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:170 %muxLogicI0_to_local_accum_1 = muxlogic i32 %tmp_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_local_accum_1"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:171 %muxLogicI1_to_local_accum_1 = muxlogic i32 %mul202_1_i_i_i_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_local_accum_1"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:0 %mux_case_0455_i_i_i_i_load = load i32 %mux_case_0455_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_0455_i_i_i_i_load"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:1 %mux_case_4457_i_i_i_i_load = load i32 %mux_case_4457_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_4457_i_i_i_i_load"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:2 %mux_case_8459_i_i_i_i_load = load i32 %mux_case_8459_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_8459_i_i_i_i_load"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:3 %mux_case_12461_i_i_i_i_load = load i32 %mux_case_12461_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_12461_i_i_i_i_load"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:4 %mux_case_16463_i_i_i_i_load = load i32 %mux_case_16463_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_16463_i_i_i_i_load"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:5 %mux_case_20465_i_i_i_i_load = load i32 %mux_case_20465_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_20465_i_i_i_i_load"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:6 %mux_case_24467_i_i_i_i_load = load i32 %mux_case_24467_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_24467_i_i_i_i_load"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:7 %mux_case_28469_i_i_i_i_load = load i32 %mux_case_28469_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_28469_i_i_i_i_load"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:8 %mux_case_32471_i_i_i_i_load = load i32 %mux_case_32471_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_32471_i_i_i_i_load"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:9 %mux_case_36473_i_i_i_i_load = load i32 %mux_case_36473_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_36473_i_i_i_i_load"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:10 %mux_case_40475_i_i_i_i_load = load i32 %mux_case_40475_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_40475_i_i_i_i_load"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:11 %mux_case_44477_i_i_i_i_load = load i32 %mux_case_44477_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_44477_i_i_i_i_load"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:12 %mux_case_48479_i_i_i_i_load = load i32 %mux_case_48479_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_48479_i_i_i_i_load"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:13 %mux_case_52481_i_i_i_i_load = load i32 %mux_case_52481_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_52481_i_i_i_i_load"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:14 %mux_case_56483_i_i_i_i_load = load i32 %mux_case_56483_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_56483_i_i_i_i_load"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:15 %mux_case_60485_i_i_i_i_load = load i32 %mux_case_60485_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_60485_i_i_i_i_load"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:16 %mux_case_1499_i_i_i_i_load = load i32 %mux_case_1499_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_1499_i_i_i_i_load"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:17 %mux_case_5501_i_i_i_i_load = load i32 %mux_case_5501_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_5501_i_i_i_i_load"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:18 %mux_case_9503_i_i_i_i_load = load i32 %mux_case_9503_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_9503_i_i_i_i_load"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:19 %mux_case_13505_i_i_i_i_load = load i32 %mux_case_13505_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_13505_i_i_i_i_load"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:20 %mux_case_17507_i_i_i_i_load = load i32 %mux_case_17507_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_17507_i_i_i_i_load"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:21 %mux_case_21509_i_i_i_i_load = load i32 %mux_case_21509_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_21509_i_i_i_i_load"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:22 %mux_case_25511_i_i_i_i_load = load i32 %mux_case_25511_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_25511_i_i_i_i_load"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:23 %mux_case_29513_i_i_i_i_load = load i32 %mux_case_29513_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_29513_i_i_i_i_load"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:24 %mux_case_33515_i_i_i_i_load = load i32 %mux_case_33515_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_33515_i_i_i_i_load"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:25 %mux_case_37517_i_i_i_i_load = load i32 %mux_case_37517_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_37517_i_i_i_i_load"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:26 %mux_case_41519_i_i_i_i_load = load i32 %mux_case_41519_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_41519_i_i_i_i_load"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:27 %mux_case_45521_i_i_i_i_load = load i32 %mux_case_45521_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_45521_i_i_i_i_load"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:28 %mux_case_49523_i_i_i_i_load = load i32 %mux_case_49523_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_49523_i_i_i_i_load"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:29 %mux_case_53525_i_i_i_i_load = load i32 %mux_case_53525_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_53525_i_i_i_i_load"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:30 %mux_case_57527_i_i_i_i_load = load i32 %mux_case_57527_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_57527_i_i_i_i_load"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:31 %mux_case_61529_i_i_i_i_load = load i32 %mux_case_61529_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_61529_i_i_i_i_load"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:32 %mux_case_2531_i_i_i_i_load = load i32 %mux_case_2531_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_2531_i_i_i_i_load"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:33 %mux_case_6533_i_i_i_i_load = load i32 %mux_case_6533_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_6533_i_i_i_i_load"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:34 %mux_case_10535_i_i_i_i_load = load i32 %mux_case_10535_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_10535_i_i_i_i_load"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:35 %mux_case_14537_i_i_i_i_load = load i32 %mux_case_14537_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_14537_i_i_i_i_load"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:36 %mux_case_18539_i_i_i_i_load = load i32 %mux_case_18539_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_18539_i_i_i_i_load"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:37 %mux_case_22541_i_i_i_i_load = load i32 %mux_case_22541_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_22541_i_i_i_i_load"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:38 %mux_case_26543_i_i_i_i_load = load i32 %mux_case_26543_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_26543_i_i_i_i_load"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:39 %mux_case_30545_i_i_i_i_load = load i32 %mux_case_30545_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_30545_i_i_i_i_load"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:40 %mux_case_34547_i_i_i_i_load = load i32 %mux_case_34547_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_34547_i_i_i_i_load"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:41 %mux_case_38549_i_i_i_i_load = load i32 %mux_case_38549_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_38549_i_i_i_i_load"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:42 %mux_case_42551_i_i_i_i_load = load i32 %mux_case_42551_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_42551_i_i_i_i_load"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:43 %mux_case_46553_i_i_i_i_load = load i32 %mux_case_46553_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_46553_i_i_i_i_load"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:44 %mux_case_50555_i_i_i_i_load = load i32 %mux_case_50555_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_50555_i_i_i_i_load"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:45 %mux_case_54557_i_i_i_i_load = load i32 %mux_case_54557_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_54557_i_i_i_i_load"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:46 %mux_case_58559_i_i_i_i_load = load i32 %mux_case_58559_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_58559_i_i_i_i_load"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:47 %mux_case_62561_i_i_i_i_load = load i32 %mux_case_62561_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_62561_i_i_i_i_load"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:48 %mux_case_3563_i_i_i_i_load = load i32 %mux_case_3563_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_3563_i_i_i_i_load"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:49 %mux_case_7565_i_i_i_i_load = load i32 %mux_case_7565_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_7565_i_i_i_i_load"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:50 %mux_case_11567_i_i_i_i_load = load i32 %mux_case_11567_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_11567_i_i_i_i_load"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:51 %mux_case_15569_i_i_i_i_load = load i32 %mux_case_15569_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_15569_i_i_i_i_load"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:52 %mux_case_19571_i_i_i_i_load = load i32 %mux_case_19571_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_19571_i_i_i_i_load"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:53 %mux_case_23573_i_i_i_i_load = load i32 %mux_case_23573_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_23573_i_i_i_i_load"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:54 %mux_case_27575_i_i_i_i_load = load i32 %mux_case_27575_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_27575_i_i_i_i_load"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:55 %mux_case_31577_i_i_i_i_load = load i32 %mux_case_31577_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_31577_i_i_i_i_load"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:56 %mux_case_35579_i_i_i_i_load = load i32 %mux_case_35579_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_35579_i_i_i_i_load"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:57 %mux_case_39581_i_i_i_i_load = load i32 %mux_case_39581_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_39581_i_i_i_i_load"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:58 %mux_case_43583_i_i_i_i_load = load i32 %mux_case_43583_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_43583_i_i_i_i_load"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:59 %mux_case_47585_i_i_i_i_load = load i32 %mux_case_47585_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_47585_i_i_i_i_load"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:60 %mux_case_51587_i_i_i_i_load = load i32 %mux_case_51587_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_51587_i_i_i_i_load"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:61 %mux_case_55589_i_i_i_i_load = load i32 %mux_case_55589_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_55589_i_i_i_i_load"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:62 %mux_case_59591_i_i_i_i_load = load i32 %mux_case_59591_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_59591_i_i_i_i_load"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:63 %mux_case_63593_i_i_i_i_load = load i32 %mux_case_63593_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_63593_i_i_i_i_load"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:64 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_63593_i_i_i_i_out, i32 %mux_case_63593_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:65 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_59591_i_i_i_i_out, i32 %mux_case_59591_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:66 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_55589_i_i_i_i_out, i32 %mux_case_55589_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:67 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_51587_i_i_i_i_out, i32 %mux_case_51587_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:68 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_47585_i_i_i_i_out, i32 %mux_case_47585_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:69 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_43583_i_i_i_i_out, i32 %mux_case_43583_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:70 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_39581_i_i_i_i_out, i32 %mux_case_39581_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:71 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_35579_i_i_i_i_out, i32 %mux_case_35579_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:72 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_31577_i_i_i_i_out, i32 %mux_case_31577_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:73 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_27575_i_i_i_i_out, i32 %mux_case_27575_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:74 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_23573_i_i_i_i_out, i32 %mux_case_23573_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:75 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_19571_i_i_i_i_out, i32 %mux_case_19571_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:76 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_15569_i_i_i_i_out, i32 %mux_case_15569_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:77 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_11567_i_i_i_i_out, i32 %mux_case_11567_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:78 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_7565_i_i_i_i_out, i32 %mux_case_7565_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:79 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_3563_i_i_i_i_out, i32 %mux_case_3563_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:80 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_62561_i_i_i_i_out, i32 %mux_case_62561_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:81 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_58559_i_i_i_i_out, i32 %mux_case_58559_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:82 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_54557_i_i_i_i_out, i32 %mux_case_54557_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:83 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_50555_i_i_i_i_out, i32 %mux_case_50555_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:84 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_46553_i_i_i_i_out, i32 %mux_case_46553_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:85 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_42551_i_i_i_i_out, i32 %mux_case_42551_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:86 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_38549_i_i_i_i_out, i32 %mux_case_38549_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:87 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_34547_i_i_i_i_out, i32 %mux_case_34547_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:88 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_30545_i_i_i_i_out, i32 %mux_case_30545_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:89 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_26543_i_i_i_i_out, i32 %mux_case_26543_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:90 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_22541_i_i_i_i_out, i32 %mux_case_22541_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:91 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_18539_i_i_i_i_out, i32 %mux_case_18539_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:92 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_14537_i_i_i_i_out, i32 %mux_case_14537_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:93 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_10535_i_i_i_i_out, i32 %mux_case_10535_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="544" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:94 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_6533_i_i_i_i_out, i32 %mux_case_6533_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:95 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_2531_i_i_i_i_out, i32 %mux_case_2531_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:96 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_61529_i_i_i_i_out, i32 %mux_case_61529_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:97 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_57527_i_i_i_i_out, i32 %mux_case_57527_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:98 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_53525_i_i_i_i_out, i32 %mux_case_53525_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:99 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_49523_i_i_i_i_out, i32 %mux_case_49523_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:100 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_45521_i_i_i_i_out, i32 %mux_case_45521_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:101 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_41519_i_i_i_i_out, i32 %mux_case_41519_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:102 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_37517_i_i_i_i_out, i32 %mux_case_37517_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:103 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_33515_i_i_i_i_out, i32 %mux_case_33515_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="554" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:104 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_29513_i_i_i_i_out, i32 %mux_case_29513_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:105 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_25511_i_i_i_i_out, i32 %mux_case_25511_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="556" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:106 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_21509_i_i_i_i_out, i32 %mux_case_21509_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="557" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:107 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_17507_i_i_i_i_out, i32 %mux_case_17507_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="558" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:108 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_13505_i_i_i_i_out, i32 %mux_case_13505_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:109 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_9503_i_i_i_i_out, i32 %mux_case_9503_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="560" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:110 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_5501_i_i_i_i_out, i32 %mux_case_5501_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:111 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_1499_i_i_i_i_out, i32 %mux_case_1499_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:112 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_60485_i_i_i_i_out, i32 %mux_case_60485_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:113 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_56483_i_i_i_i_out, i32 %mux_case_56483_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:114 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_52481_i_i_i_i_out, i32 %mux_case_52481_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:115 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_48479_i_i_i_i_out, i32 %mux_case_48479_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:116 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_44477_i_i_i_i_out, i32 %mux_case_44477_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="567" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:117 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_40475_i_i_i_i_out, i32 %mux_case_40475_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:118 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_36473_i_i_i_i_out, i32 %mux_case_36473_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:119 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_32471_i_i_i_i_out, i32 %mux_case_32471_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="570" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:120 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_28469_i_i_i_i_out, i32 %mux_case_28469_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="571" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:121 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_24467_i_i_i_i_out, i32 %mux_case_24467_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:122 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_20465_i_i_i_i_out, i32 %mux_case_20465_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="573" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:123 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_16463_i_i_i_i_out, i32 %mux_case_16463_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:124 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_12461_i_i_i_i_out, i32 %mux_case_12461_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:125 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_8459_i_i_i_i_out, i32 %mux_case_8459_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:126 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_4457_i_i_i_i_out, i32 %mux_case_4457_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:127 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_0455_i_i_i_i_out, i32 %mux_case_0455_i_i_i_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0">
<![CDATA[
ACCUM_WRITEBACK.i.i.i.i.loopexit.exitStub:128 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:34 %mux_case_2531_i_i_i_i_load_1 = load i32 %mux_case_2531_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_2531_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:35 %mux_case_6533_i_i_i_i_load_1 = load i32 %mux_case_6533_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_6533_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:36 %mux_case_10535_i_i_i_i_load_1 = load i32 %mux_case_10535_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_10535_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:37 %mux_case_14537_i_i_i_i_load_1 = load i32 %mux_case_14537_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_14537_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:38 %mux_case_18539_i_i_i_i_load_1 = load i32 %mux_case_18539_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_18539_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:39 %mux_case_22541_i_i_i_i_load_1 = load i32 %mux_case_22541_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_22541_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:40 %mux_case_26543_i_i_i_i_load_1 = load i32 %mux_case_26543_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_26543_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:41 %mux_case_30545_i_i_i_i_load_1 = load i32 %mux_case_30545_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_30545_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:42 %mux_case_34547_i_i_i_i_load_1 = load i32 %mux_case_34547_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_34547_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:43 %mux_case_38549_i_i_i_i_load_1 = load i32 %mux_case_38549_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_38549_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:44 %mux_case_42551_i_i_i_i_load_1 = load i32 %mux_case_42551_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_42551_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:45 %mux_case_46553_i_i_i_i_load_1 = load i32 %mux_case_46553_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_46553_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:46 %mux_case_50555_i_i_i_i_load_1 = load i32 %mux_case_50555_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_50555_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:47 %mux_case_54557_i_i_i_i_load_1 = load i32 %mux_case_54557_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_54557_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:48 %mux_case_58559_i_i_i_i_load_1 = load i32 %mux_case_58559_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_58559_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:49 %mux_case_62561_i_i_i_i_load_1 = load i32 %mux_case_62561_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_62561_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:50 %mux_case_3563_i_i_i_i_load_1 = load i32 %mux_case_3563_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_3563_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:51 %mux_case_7565_i_i_i_i_load_1 = load i32 %mux_case_7565_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_7565_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:52 %mux_case_11567_i_i_i_i_load_1 = load i32 %mux_case_11567_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_11567_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:53 %mux_case_15569_i_i_i_i_load_1 = load i32 %mux_case_15569_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_15569_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:54 %mux_case_19571_i_i_i_i_load_1 = load i32 %mux_case_19571_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_19571_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:55 %mux_case_23573_i_i_i_i_load_1 = load i32 %mux_case_23573_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_23573_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:56 %mux_case_27575_i_i_i_i_load_1 = load i32 %mux_case_27575_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_27575_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:57 %mux_case_31577_i_i_i_i_load_1 = load i32 %mux_case_31577_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_31577_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:58 %mux_case_35579_i_i_i_i_load_1 = load i32 %mux_case_35579_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_35579_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:59 %mux_case_39581_i_i_i_i_load_1 = load i32 %mux_case_39581_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_39581_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:60 %mux_case_43583_i_i_i_i_load_1 = load i32 %mux_case_43583_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_43583_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:61 %mux_case_47585_i_i_i_i_load_1 = load i32 %mux_case_47585_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_47585_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:62 %mux_case_51587_i_i_i_i_load_1 = load i32 %mux_case_51587_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_51587_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:63 %mux_case_55589_i_i_i_i_load_1 = load i32 %mux_case_55589_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_55589_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:64 %mux_case_59591_i_i_i_i_load_1 = load i32 %mux_case_59591_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_59591_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:65 %mux_case_63593_i_i_i_i_load_1 = load i32 %mux_case_63593_i_i_i_i

]]></Node>
<StgValue><ssdm name="mux_case_63593_i_i_i_i_load_1"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:133 %local_accum = fadd i32 %tmp_3, i32 %mul202_i_i_i_i

]]></Node>
<StgValue><ssdm name="local_accum"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:157 %mul202_2_i_i_i_i = fmul i32 %att_weight, i32 %select_ln147_1

]]></Node>
<StgValue><ssdm name="mul202_2_i_i_i_i"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:158 %specfucore_ln148 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul202_2_i_i_i_i, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln148"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:167 %mul202_3_i_i_i_i = fmul i32 %att_weight, i32 %v_val_1

]]></Node>
<StgValue><ssdm name="mul202_3_i_i_i_i"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:168 %specfucore_ln148 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul202_3_i_i_i_i, i64 13, i64 13, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln148"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:172 %local_accum_1 = fadd i32 %tmp_4, i32 %mul202_1_i_i_i_i

]]></Node>
<StgValue><ssdm name="local_accum_1"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="6" op_10_bw="32" op_11_bw="6" op_12_bw="32" op_13_bw="6" op_14_bw="32" op_15_bw="6" op_16_bw="32" op_17_bw="6" op_18_bw="32" op_19_bw="6" op_20_bw="32" op_21_bw="6" op_22_bw="32" op_23_bw="6" op_24_bw="32" op_25_bw="6" op_26_bw="32" op_27_bw="6" op_28_bw="32" op_29_bw="6" op_30_bw="32" op_31_bw="6" op_32_bw="32" op_33_bw="32" op_34_bw="6">
<![CDATA[
fpga_resource_hint.for.inc206.1:173 %tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 %mux_case_2531_i_i_i_i_load_1, i6 4, i32 %mux_case_6533_i_i_i_i_load_1, i6 8, i32 %mux_case_10535_i_i_i_i_load_1, i6 12, i32 %mux_case_14537_i_i_i_i_load_1, i6 16, i32 %mux_case_18539_i_i_i_i_load_1, i6 20, i32 %mux_case_22541_i_i_i_i_load_1, i6 24, i32 %mux_case_26543_i_i_i_i_load_1, i6 28, i32 %mux_case_30545_i_i_i_i_load_1, i6 32, i32 %mux_case_34547_i_i_i_i_load_1, i6 36, i32 %mux_case_38549_i_i_i_i_load_1, i6 40, i32 %mux_case_42551_i_i_i_i_load_1, i6 44, i32 %mux_case_46553_i_i_i_i_load_1, i6 48, i32 %mux_case_50555_i_i_i_i_load_1, i6 52, i32 %mux_case_54557_i_i_i_i_load_1, i6 56, i32 %mux_case_58559_i_i_i_i_load_1, i6 60, i32 %mux_case_62561_i_i_i_i_load_1, i32 <undef>, i6 %select_ln144

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:174 %muxLogicI0_to_local_accum_2 = muxlogic i32 %tmp_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_local_accum_2"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:175 %muxLogicI1_to_local_accum_2 = muxlogic i32 %mul202_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_local_accum_2"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="6" op_8_bw="32" op_9_bw="6" op_10_bw="32" op_11_bw="6" op_12_bw="32" op_13_bw="6" op_14_bw="32" op_15_bw="6" op_16_bw="32" op_17_bw="6" op_18_bw="32" op_19_bw="6" op_20_bw="32" op_21_bw="6" op_22_bw="32" op_23_bw="6" op_24_bw="32" op_25_bw="6" op_26_bw="32" op_27_bw="6" op_28_bw="32" op_29_bw="6" op_30_bw="32" op_31_bw="6" op_32_bw="32" op_33_bw="32" op_34_bw="6">
<![CDATA[
fpga_resource_hint.for.inc206.1:177 %tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i6, i6 0, i32 %mux_case_3563_i_i_i_i_load_1, i6 4, i32 %mux_case_7565_i_i_i_i_load_1, i6 8, i32 %mux_case_11567_i_i_i_i_load_1, i6 12, i32 %mux_case_15569_i_i_i_i_load_1, i6 16, i32 %mux_case_19571_i_i_i_i_load_1, i6 20, i32 %mux_case_23573_i_i_i_i_load_1, i6 24, i32 %mux_case_27575_i_i_i_i_load_1, i6 28, i32 %mux_case_31577_i_i_i_i_load_1, i6 32, i32 %mux_case_35579_i_i_i_i_load_1, i6 36, i32 %mux_case_39581_i_i_i_i_load_1, i6 40, i32 %mux_case_43583_i_i_i_i_load_1, i6 44, i32 %mux_case_47585_i_i_i_i_load_1, i6 48, i32 %mux_case_51587_i_i_i_i_load_1, i6 52, i32 %mux_case_55589_i_i_i_i_load_1, i6 56, i32 %mux_case_59591_i_i_i_i_load_1, i6 60, i32 %mux_case_63593_i_i_i_i_load_1, i32 <undef>, i6 %select_ln144

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:178 %muxLogicI0_to_local_accum_3 = muxlogic i32 %tmp_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_local_accum_3"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:179 %muxLogicI1_to_local_accum_3 = muxlogic i32 %mul202_3_i_i_i_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_local_accum_3"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.59.i.i.i.i:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_57527_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.59.i.i.i.i:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_56483_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.55.i.i.i.i:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_53525_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.55.i.i.i.i:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_52481_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.51.i.i.i.i:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_49523_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.51.i.i.i.i:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_48479_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.47.i.i.i.i:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_45521_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.47.i.i.i.i:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_44477_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.43.i.i.i.i:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_41519_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.43.i.i.i.i:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_40475_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.39.i.i.i.i:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_37517_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.39.i.i.i.i:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_36473_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.35.i.i.i.i:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_33515_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.35.i.i.i.i:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_32471_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.31.i.i.i.i:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_29513_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.31.i.i.i.i:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_28469_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.27.i.i.i.i:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_25511_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.27.i.i.i.i:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_24467_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.23.i.i.i.i:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_21509_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.23.i.i.i.i:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_20465_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.19.i.i.i.i:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_17507_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.19.i.i.i.i:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_16463_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.15.i.i.i.i:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_13505_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.15.i.i.i.i:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_12461_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.11.i.i.i.i:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_9503_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.11.i.i.i.i:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_8459_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.7.i.i.i.i:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_5501_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.7.i.i.i.i:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_4457_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1.fpga_resource_hint.for.inc206.0_end_crit_edge:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_1499_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1.fpga_resource_hint.for.inc206.0_end_crit_edge:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_0455_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="!0"/>
<literal name="select_ln144" val="!4"/>
<literal name="select_ln144" val="!8"/>
<literal name="select_ln144" val="!12"/>
<literal name="select_ln144" val="!16"/>
<literal name="select_ln144" val="!20"/>
<literal name="select_ln144" val="!24"/>
<literal name="select_ln144" val="!28"/>
<literal name="select_ln144" val="!32"/>
<literal name="select_ln144" val="!36"/>
<literal name="select_ln144" val="!40"/>
<literal name="select_ln144" val="!44"/>
<literal name="select_ln144" val="!48"/>
<literal name="select_ln144" val="!52"/>
<literal name="select_ln144" val="!56"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.63.i.i.i.i:2 %store_ln149 = store i32 %local_accum_1, i32 %mux_case_61529_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="!0"/>
<literal name="select_ln144" val="!4"/>
<literal name="select_ln144" val="!8"/>
<literal name="select_ln144" val="!12"/>
<literal name="select_ln144" val="!16"/>
<literal name="select_ln144" val="!20"/>
<literal name="select_ln144" val="!24"/>
<literal name="select_ln144" val="!28"/>
<literal name="select_ln144" val="!32"/>
<literal name="select_ln144" val="!36"/>
<literal name="select_ln144" val="!40"/>
<literal name="select_ln144" val="!44"/>
<literal name="select_ln144" val="!48"/>
<literal name="select_ln144" val="!52"/>
<literal name="select_ln144" val="!56"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.63.i.i.i.i:3 %store_ln149 = store i32 %local_accum, i32 %mux_case_60485_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:67 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TOKEN_STREAM_VALUE_MAC_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc206.1:68 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 8192, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:112 %specpipeline_ln145 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln145"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1:125 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:134 %rend445 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend445"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:176 %local_accum_2 = fadd i32 %tmp_5, i32 %mul202_2_i_i_i_i

]]></Node>
<StgValue><ssdm name="local_accum_2"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc206.1:180 %local_accum_3 = fadd i32 %tmp_6, i32 %mul202_3_i_i_i_i

]]></Node>
<StgValue><ssdm name="local_accum_3"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.59.i.i.i.i:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_59591_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.59.i.i.i.i:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_58559_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.55.i.i.i.i:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_55589_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.55.i.i.i.i:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_54557_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.51.i.i.i.i:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_51587_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="423" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.51.i.i.i.i:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_50555_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.47.i.i.i.i:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_47585_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.47.i.i.i.i:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_46553_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.43.i.i.i.i:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_43583_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.43.i.i.i.i:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_42551_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="428" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.39.i.i.i.i:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_39581_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="429" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.39.i.i.i.i:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_38549_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.35.i.i.i.i:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_35579_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.35.i.i.i.i:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_34547_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.31.i.i.i.i:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_31577_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.31.i.i.i.i:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_30545_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.27.i.i.i.i:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_27575_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.27.i.i.i.i:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_26543_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.23.i.i.i.i:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_23573_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.23.i.i.i.i:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_22541_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.19.i.i.i.i:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_19571_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.19.i.i.i.i:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_18539_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.15.i.i.i.i:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_15569_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.15.i.i.i.i:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_14537_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.11.i.i.i.i:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_11567_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.11.i.i.i.i:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_10535_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.7.i.i.i.i:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_7565_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.7.i.i.i.i:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_6533_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1.fpga_resource_hint.for.inc206.0_end_crit_edge:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_3563_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.for.inc206.1.fpga_resource_hint.for.inc206.0_end_crit_edge:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_2531_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="!0"/>
<literal name="select_ln144" val="!4"/>
<literal name="select_ln144" val="!8"/>
<literal name="select_ln144" val="!12"/>
<literal name="select_ln144" val="!16"/>
<literal name="select_ln144" val="!20"/>
<literal name="select_ln144" val="!24"/>
<literal name="select_ln144" val="!28"/>
<literal name="select_ln144" val="!32"/>
<literal name="select_ln144" val="!36"/>
<literal name="select_ln144" val="!40"/>
<literal name="select_ln144" val="!44"/>
<literal name="select_ln144" val="!48"/>
<literal name="select_ln144" val="!52"/>
<literal name="select_ln144" val="!56"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.63.i.i.i.i:0 %store_ln149 = store i32 %local_accum_3, i32 %mux_case_63593_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln144" val="!0"/>
<literal name="select_ln144" val="!4"/>
<literal name="select_ln144" val="!8"/>
<literal name="select_ln144" val="!12"/>
<literal name="select_ln144" val="!16"/>
<literal name="select_ln144" val="!20"/>
<literal name="select_ln144" val="!24"/>
<literal name="select_ln144" val="!28"/>
<literal name="select_ln144" val="!32"/>
<literal name="select_ln144" val="!36"/>
<literal name="select_ln144" val="!40"/>
<literal name="select_ln144" val="!44"/>
<literal name="select_ln144" val="!48"/>
<literal name="select_ln144" val="!52"/>
<literal name="select_ln144" val="!56"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx204.3.case.63.i.i.i.i:1 %store_ln149 = store i32 %local_accum_2, i32 %mux_case_62561_i_i_i_i

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
