{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604516638895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604516638903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 21:03:58 2020 " "Processing started: Wed Nov 04 21:03:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604516638903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516638903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LD_08_1 -c LD_08_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LD_08_1 -c LD_08_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516638903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604516640563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604516640563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/nios2_system_v0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system_v0/synthesis/nios2_system_v0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_system_v0-rtl " "Found design unit 1: nios2_system_v0-rtl" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/nios2_system_v0.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516653912 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0 " "Found entity 1: nios2_system_v0" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/nios2_system_v0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516653912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516653912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2_system_v0/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516653924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516653924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2_system_v0/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516653931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516653931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_irq_mapper " "Found entity 1: nios2_system_v0_irq_mapper" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_irq_mapper.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516653937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516653937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0 " "Found entity 1: nios2_system_v0_mm_interconnect_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516653951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516653951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_system_v0_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516653958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516653958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516653965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516653965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_system_v0_mm_interconnect_0_rsp_mux_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516653976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516653976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516653986 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516653986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516653986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_system_v0_mm_interconnect_0_rsp_mux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516653994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516653994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios2_system_v0_mm_interconnect_0_rsp_demux_002" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_system_v0_mm_interconnect_0_rsp_demux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios2_system_v0_mm_interconnect_0_cmd_mux_002" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_system_v0_mm_interconnect_0_cmd_mux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_system_v0_mm_interconnect_0_cmd_demux_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_system_v0_mm_interconnect_0_cmd_demux" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654058 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604516654081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604516654082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios2_system_v0_mm_interconnect_0_router_004_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654086 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mm_interconnect_0_router_004 " "Found entity 2: nios2_system_v0_mm_interconnect_0_router_004" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604516654091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604516654092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_system_v0_mm_interconnect_0_router_002_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654095 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mm_interconnect_0_router_002 " "Found entity 2: nios2_system_v0_mm_interconnect_0_router_002" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604516654102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604516654103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_system_v0_mm_interconnect_0_router_001_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654107 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mm_interconnect_0_router_001 " "Found entity 2: nios2_system_v0_mm_interconnect_0_router_001" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_v0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604516654111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_v0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_system_v0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604516654112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_system_v0_mm_interconnect_0_router_default_decode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654116 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_mm_interconnect_0_router " "Found entity 2: nios2_system_v0_mm_interconnect_0_router" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_sysid " "Found entity 1: nios2_system_v0_sysid" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_sysid.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_sys_clk_timer " "Found entity 1: nios2_system_v0_sys_clk_timer" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_sys_clk_timer.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_onchip_mem " "Found entity 1: nios2_system_v0_onchip_mem" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_led_pio " "Found entity 1: nios2_system_v0_led_pio" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_led_pio.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_jtag_uart_sim_scfifo_w " "Found entity 1: nios2_system_v0_jtag_uart_sim_scfifo_w" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654222 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_jtag_uart_scfifo_w " "Found entity 2: nios2_system_v0_jtag_uart_scfifo_w" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654222 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_v0_jtag_uart_sim_scfifo_r " "Found entity 3: nios2_system_v0_jtag_uart_sim_scfifo_r" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654222 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_v0_jtag_uart_scfifo_r " "Found entity 4: nios2_system_v0_jtag_uart_scfifo_r" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654222 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_v0_jtag_uart " "Found entity 5: nios2_system_v0_jtag_uart" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu " "Found entity 1: nios2_system_v0_cpu" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_ic_data_module " "Found entity 1: nios2_system_v0_cpu_cpu_ic_data_module" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_v0_cpu_cpu_ic_tag_module " "Found entity 2: nios2_system_v0_cpu_cpu_ic_tag_module" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_v0_cpu_cpu_register_bank_a_module " "Found entity 3: nios2_system_v0_cpu_cpu_register_bank_a_module" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_v0_cpu_cpu_register_bank_b_module " "Found entity 4: nios2_system_v0_cpu_cpu_register_bank_b_module" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_v0_cpu_cpu_nios2_oci_debug " "Found entity 5: nios2_system_v0_cpu_cpu_nios2_oci_debug" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_system_v0_cpu_cpu_nios2_oci_break " "Found entity 6: nios2_system_v0_cpu_cpu_nios2_oci_break" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_system_v0_cpu_cpu_nios2_oci_xbrk " "Found entity 7: nios2_system_v0_cpu_cpu_nios2_oci_xbrk" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 729 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_system_v0_cpu_cpu_nios2_oci_dbrk " "Found entity 8: nios2_system_v0_cpu_cpu_nios2_oci_dbrk" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 990 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_system_v0_cpu_cpu_nios2_oci_itrace " "Found entity 9: nios2_system_v0_cpu_cpu_nios2_oci_itrace" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_system_v0_cpu_cpu_nios2_oci_td_mode " "Found entity 10: nios2_system_v0_cpu_cpu_nios2_oci_td_mode" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_system_v0_cpu_cpu_nios2_oci_dtrace " "Found entity 11: nios2_system_v0_cpu_cpu_nios2_oci_dtrace" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1430 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 12: nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 13: nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 14: nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_system_v0_cpu_cpu_nios2_oci_fifo " "Found entity 15: nios2_system_v0_cpu_cpu_nios2_oci_fifo" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_system_v0_cpu_cpu_nios2_oci_pib " "Found entity 16: nios2_system_v0_cpu_cpu_nios2_oci_pib" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_system_v0_cpu_cpu_nios2_oci_im " "Found entity 17: nios2_system_v0_cpu_cpu_nios2_oci_im" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_system_v0_cpu_cpu_nios2_performance_monitors " "Found entity 18: nios2_system_v0_cpu_cpu_nios2_performance_monitors" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_system_v0_cpu_cpu_nios2_avalon_reg " "Found entity 19: nios2_system_v0_cpu_cpu_nios2_avalon_reg" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_system_v0_cpu_cpu_ociram_sp_ram_module " "Found entity 20: nios2_system_v0_cpu_cpu_ociram_sp_ram_module" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_system_v0_cpu_cpu_nios2_ocimem " "Found entity 21: nios2_system_v0_cpu_cpu_nios2_ocimem" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_system_v0_cpu_cpu_nios2_oci " "Found entity 22: nios2_system_v0_cpu_cpu_nios2_oci" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2609 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_system_v0_cpu_cpu " "Found entity 23: nios2_system_v0_cpu_cpu" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 3154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios2_system_v0_cpu_cpu_debug_slave_sysclk" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_debug_slave_tck " "Found entity 1: nios2_system_v0_cpu_cpu_debug_slave_tck" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios2_system_v0_cpu_cpu_debug_slave_wrapper" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_mult_cell " "Found entity 1: nios2_system_v0_cpu_cpu_mult_cell" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516654989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516654989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_v0_cpu_cpu_test_bench " "Found entity 1: nios2_system_v0_cpu_cpu_test_bench" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_test_bench.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516655003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516655003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2_system_v0 " "Elaborating entity \"nios2_system_v0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604516655235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu nios2_system_v0_cpu:cpu " "Elaborating entity \"nios2_system_v0_cpu\" for hierarchy \"nios2_system_v0_cpu:cpu\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "cpu" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/nios2_system_v0.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516655289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu " "Elaborating entity \"nios2_system_v0_cpu_cpu\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v" "cpu" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516655354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_test_bench nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_test_bench:the_nios2_system_v0_cpu_cpu_test_bench " "Elaborating entity \"nios2_system_v0_cpu_cpu_test_bench\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_test_bench:the_nios2_system_v0_cpu_cpu_test_bench\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_test_bench" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 5385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516656056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_ic_data_module nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data " "Elaborating entity \"nios2_system_v0_cpu_cpu_ic_data_module\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_ic_data" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 6387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516656169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516656365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekj1 " "Found entity 1: altsyncram_ekj1" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/altsyncram_ekj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516656482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516656482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekj1 nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated " "Elaborating entity \"altsyncram_ekj1\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_data_module:nios2_system_v0_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516656489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_ic_tag_module nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag " "Elaborating entity \"nios2_system_v0_cpu_cpu_ic_tag_module\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_ic_tag" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 6453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516656588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516656624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ldj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ldj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ldj1 " "Found entity 1: altsyncram_ldj1" {  } { { "db/altsyncram_ldj1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/altsyncram_ldj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516656751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516656751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ldj1 nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ldj1:auto_generated " "Elaborating entity \"altsyncram_ldj1\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_ic_tag_module:nios2_system_v0_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ldj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516656759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_register_bank_a_module nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a " "Elaborating entity \"nios2_system_v0_cpu_cpu_register_bank_a_module\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_register_bank_a" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 7493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516656868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516656910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516657028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516657028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_a_module:nios2_system_v0_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516657035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_register_bank_b_module nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b " "Elaborating entity \"nios2_system_v0_cpu_cpu_register_bank_b_module\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_register_bank_b_module:nios2_system_v0_cpu_cpu_register_bank_b\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_register_bank_b" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 7511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516657136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_mult_cell nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell " "Elaborating entity \"nios2_system_v0_cpu_cpu_mult_cell\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_mult_cell" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 8096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516657204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516657287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516657392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516657392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516657409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516657569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516657659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516657720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516657791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516657914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516658219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516658267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516658415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516658545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516658600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516658648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516658755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516659752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516660001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516660052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516660155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516660203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516660318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_mult_cell:the_nios2_system_v0_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516660434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 8452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516664596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_debug nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_debug" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516664705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516664795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_break nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_break:the_nios2_system_v0_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_break\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_break:the_nios2_system_v0_cpu_cpu_nios2_oci_break\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_break" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516664881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_xbrk nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_xbrk:the_nios2_system_v0_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_xbrk:the_nios2_system_v0_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516665005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_dbrk nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dbrk:the_nios2_system_v0_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dbrk:the_nios2_system_v0_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516665062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_itrace nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_itrace:the_nios2_system_v0_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_itrace:the_nios2_system_v0_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516665126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_dtrace nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dtrace:the_nios2_system_v0_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dtrace:the_nios2_system_v0_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516665185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_td_mode nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dtrace:the_nios2_system_v0_cpu_cpu_nios2_oci_dtrace\|nios2_system_v0_cpu_cpu_nios2_oci_td_mode:nios2_system_v0_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_dtrace:the_nios2_system_v0_cpu_cpu_nios2_oci_dtrace\|nios2_system_v0_cpu_cpu_nios2_oci_td_mode:nios2_system_v0_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516665303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_fifo nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516665379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516665500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516665568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_fifo:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo\|nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516665644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_pib nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_pib:the_nios2_system_v0_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_pib:the_nios2_system_v0_cpu_cpu_nios2_oci_pib\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_pib" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516665726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_oci_im nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_im:the_nios2_system_v0_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_oci_im\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_im:the_nios2_system_v0_cpu_cpu_nios2_oci_im\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_im" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516665817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_avalon_reg nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_avalon_reg:the_nios2_system_v0_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_avalon_reg:the_nios2_system_v0_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 3012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516665909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_nios2_ocimem nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios2_system_v0_cpu_cpu_nios2_ocimem\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_ocimem" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 3032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516665978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_ociram_sp_ram_module nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios2_system_v0_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "nios2_system_v0_cpu_cpu_ociram_sp_ram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516666069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516666117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516666305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516666305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_ocimem:the_nios2_system_v0_cpu_cpu_nios2_ocimem\|nios2_system_v0_cpu_cpu_ociram_sp_ram_module:nios2_system_v0_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516666316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_debug_slave_wrapper nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_system_v0_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 3134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516666381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_debug_slave_tck nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios2_system_v0_cpu_cpu_debug_slave_tck\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|nios2_system_v0_cpu_cpu_debug_slave_tck:the_nios2_system_v0_cpu_cpu_debug_slave_tck\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" "the_nios2_system_v0_cpu_cpu_debug_slave_tck" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516666414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_cpu_cpu_debug_slave_sysclk nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_system_v0_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|nios2_system_v0_cpu_cpu_debug_slave_sysclk:the_nios2_system_v0_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" "the_nios2_system_v0_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516666547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" "nios2_system_v0_cpu_cpu_debug_slave_phy" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516666710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516666740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516666984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_debug_slave_wrapper:the_nios2_system_v0_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_v0_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516667255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_jtag_uart nios2_system_v0_jtag_uart:jtag_uart " "Elaborating entity \"nios2_system_v0_jtag_uart\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "jtag_uart" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/nios2_system_v0.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516667377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_jtag_uart_scfifo_w nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w " "Elaborating entity \"nios2_system_v0_jtag_uart_scfifo_w\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "the_nios2_system_v0_jtag_uart_scfifo_w" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516667435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "wfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516667747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516667765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516667765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516667765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516667765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516667765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516667765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516667765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516667765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516667765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516667765 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604516667765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516667855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516667855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516667863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516667912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516667912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516667921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516667975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516667975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516667987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516668088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516668088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516668103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516668183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516668183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516668198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516668335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516668335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_w:the_nios2_system_v0_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516668350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_jtag_uart_scfifo_r nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r " "Elaborating entity \"nios2_system_v0_jtag_uart_scfifo_r\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|nios2_system_v0_jtag_uart_scfifo_r:the_nios2_system_v0_jtag_uart_scfifo_r\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "the_nios2_system_v0_jtag_uart_scfifo_r" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516668413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "nios2_system_v0_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516668971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516669026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669026 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604516669026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516669096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_system_v0_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_v0_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516669141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_led_pio nios2_system_v0_led_pio:led_pio " "Elaborating entity \"nios2_system_v0_led_pio\" for hierarchy \"nios2_system_v0_led_pio:led_pio\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "led_pio" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/nios2_system_v0.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516669198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_onchip_mem nios2_system_v0_onchip_mem:onchip_mem " "Elaborating entity \"nios2_system_v0_onchip_mem\" for hierarchy \"nios2_system_v0_onchip_mem:onchip_mem\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "onchip_mem" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/nios2_system_v0.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516669224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" "the_altsyncram" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516669258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516669280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_system_v0_onchip_mem.hex " "Parameter \"init_file\" = \"nios2_system_v0_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604516669280 ""}  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604516669280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kin1 " "Found entity 1: altsyncram_kin1" {  } { { "db/altsyncram_kin1.tdf" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/altsyncram_kin1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516669376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516669376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kin1 nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_kin1:auto_generated " "Elaborating entity \"altsyncram_kin1\" for hierarchy \"nios2_system_v0_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_kin1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516669383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_sys_clk_timer nios2_system_v0_sys_clk_timer:sys_clk_timer " "Elaborating entity \"nios2_system_v0_sys_clk_timer\" for hierarchy \"nios2_system_v0_sys_clk_timer:sys_clk_timer\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "sys_clk_timer" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/nios2_system_v0.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_sysid nios2_system_v0_sysid:sysid " "Elaborating entity \"nios2_system_v0_sysid\" for hierarchy \"nios2_system_v0_sysid:sysid\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "sysid" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/nios2_system_v0.vhd" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0 nios2_system_v0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "mm_interconnect_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/nios2_system_v0.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 1537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516670840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router:router " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router:router\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "router" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_default_decode nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router:router\|nios2_system_v0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router:router\|nios2_system_v0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_001 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_001\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_001:router_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "router_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_001_default_decode nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_001:router_001\|nios2_system_v0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_001:router_001\|nios2_system_v0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_002 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_002\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_002:router_002\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "router_002" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_002_default_decode nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_002:router_002\|nios2_system_v0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_002:router_002\|nios2_system_v0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_004 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_004\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_004:router_004\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "router_004" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_router_004_default_decode nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_004:router_004\|nios2_system_v0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_router_004:router_004\|nios2_system_v0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_cmd_demux nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_cmd_demux_001 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_cmd_mux nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_cmd_mux_002 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_rsp_demux nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_rsp_demux_002 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_rsp_mux nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 3059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_rsp_mux_001 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 3082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_avalon_st_adapter nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0.v" 3111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_system_v0_mm_interconnect_0:mm_interconnect_0\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_v0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_v0_irq_mapper nios2_system_v0_irq_mapper:irq_mapper " "Elaborating entity \"nios2_system_v0_irq_mapper\" for hierarchy \"nios2_system_v0_irq_mapper:irq_mapper\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "irq_mapper" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/nios2_system_v0.vhd" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "nios2_system_v0/synthesis/nios2_system_v0.vhd" "rst_controller" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/nios2_system_v0.vhd" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516671999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516672021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios2_system_v0/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516672039 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios2_system_v0_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios2_system_v0_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" "the_nios2_system_v0_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.v" 2944 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604516673276 "|nios2_system_v0|nios2_system_v0_cpu:cpu|nios2_system_v0_cpu_cpu:cpu|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci|nios2_system_v0_cpu_cpu_nios2_oci_itrace:the_nios2_system_v0_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1604516674584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.04.21:04:40 Progress: Loading sld07a833bf/alt_sld_fab_wrapper_hw.tcl " "2020.11.04.21:04:40 Progress: Loading sld07a833bf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516680395 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516684506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516684739 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516689068 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516689203 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516689361 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516689556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516689566 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516689567 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1604516690278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a833bf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07a833bf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld07a833bf/alt_sld_fab.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/ip/sld07a833bf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516690725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516690725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516690928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516690928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516690951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516690951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516691094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516691094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516691241 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516691241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516691241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/db/ip/sld07a833bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604516691347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516691347 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1604516697123 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1604516697123 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1604516697177 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1604516697177 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1604516697177 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1604516697177 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1604516697178 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604516697195 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516699739 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "86 " "86 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604516701575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516701936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/output_files/LD_08_1.map.smsg " "Generated suppressed messages file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/output_files/LD_08_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516703120 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604516707388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604516707388 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3108 " "Implemented 3108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604516708010 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604516708010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2884 " "Implemented 2884 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604516708010 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1604516708010 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1604516708010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604516708010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5020 " "Peak virtual memory: 5020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604516708109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 21:05:08 2020 " "Processing ended: Wed Nov 04 21:05:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604516708109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604516708109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604516708109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604516708109 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1604516710021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604516710035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 21:05:09 2020 " "Processing started: Wed Nov 04 21:05:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604516710035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604516710035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LD_08_1 -c LD_08_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LD_08_1 -c LD_08_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604516710035 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604516710286 ""}
{ "Info" "0" "" "Project  = LD_08_1" {  } {  } 0 0 "Project  = LD_08_1" 0 0 "Fitter" 0 0 1604516710287 ""}
{ "Info" "0" "" "Revision = LD_08_1" {  } {  } 0 0 "Revision = LD_08_1" 0 0 "Fitter" 0 0 1604516710287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1604516710576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1604516710577 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LD_08_1 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"LD_08_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604516710624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604516710690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604516710690 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604516711198 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604516711231 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604516712042 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1604516712178 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 26 " "No exact pin location assignment(s) for 2 pins of 26 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1604516712553 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1604516719283 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 1855 global CLKCTRL_G9 " "clk_clk~inputCLKENA0 with 1855 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1604516719505 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1604516719505 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604516719508 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604516719558 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604516719569 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604516719588 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604516719612 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604516720866 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1604516720866 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios2_system_v0/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1604516720905 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.sdc " "Reading SDC File: 'nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1604516720913 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0.sdc " "Reading SDC File: 'nios2_system_v0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1604516720922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_system_v0.sdc 2 PLD_CLOCKINPUT port " "Ignored filter at nios2_system_v0.sdc(2): PLD_CLOCKINPUT could not be matched with a port" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1604516720924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock nios2_system_v0.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at nios2_system_v0.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name sopc_clk -period 20 \[get_ports PLD_CLOCKINPUT\] " "create_clock -name sopc_clk -period 20 \[get_ports PLD_CLOCKINPUT\]" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604516720924 ""}  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1604516720924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_system_v0.sdc 5 LEDG\[*\] port " "Ignored filter at nios2_system_v0.sdc(5): LEDG\[*\] could not be matched with a port" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1604516720925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_system_v0.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at nios2_system_v0.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports LEDG\[*\]\] " "set_false_path -from * -to \[get_ports LEDG\[*\]\]" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604516720925 ""}  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1604516720925 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1604516720925 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|nios2_system_v0_cpu_cpu_nios2_oci:the_nios2_system_v0_cpu_cpu_nios2_oci\|nios2_system_v0_cpu_cpu_nios2_oci_debug:the_nios2_system_v0_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604516720942 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604516720942 "|nios2_system_v0|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1604516721007 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1604516721008 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1604516721015 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604516721016 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604516721016 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604516721016 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1604516721016 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604516721087 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604516721093 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604516721245 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1604516721256 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1604516721256 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1604516721256 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604516721256 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604516721416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604516726407 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1604516727206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604516738973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604516749219 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604516752709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604516752709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604516754854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1604516762111 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604516762111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1604516775035 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604516775035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604516775041 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.53 " "Total time spent on timing analysis during the Fitter is 3.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1604516780124 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604516780200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604516782448 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604516782451 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604516785899 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604516796053 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/output_files/LD_08_1.fit.smsg " "Generated suppressed messages file C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/output_files/LD_08_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604516796673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6561 " "Peak virtual memory: 6561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604516799140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 21:06:39 2020 " "Processing ended: Wed Nov 04 21:06:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604516799140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604516799140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:26 " "Total CPU time (on all processors): 00:03:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604516799140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604516799140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604516800560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604516800568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 21:06:40 2020 " "Processing started: Wed Nov 04 21:06:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604516800568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604516800568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LD_08_1 -c LD_08_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LD_08_1 -c LD_08_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604516800568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1604516802076 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604516809609 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1604516809714 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1604516810049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604516810180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 21:06:50 2020 " "Processing ended: Wed Nov 04 21:06:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604516810180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604516810180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604516810180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604516810180 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604516811031 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604516811976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604516811988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 21:06:51 2020 " "Processing started: Wed Nov 04 21:06:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604516811988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1604516811988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LD_08_1 -c LD_08_1 " "Command: quartus_sta LD_08_1 -c LD_08_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1604516811989 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1604516812243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1604516814316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1604516814317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516814368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516814368 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604516815200 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1604516815200 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios2_system_v0/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1604516815271 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.sdc " "Reading SDC File: 'nios2_system_v0/synthesis/submodules/nios2_system_v0_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1604516815291 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2_system_v0.sdc " "Reading SDC File: 'nios2_system_v0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1604516815312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_system_v0.sdc 2 PLD_CLOCKINPUT port " "Ignored filter at nios2_system_v0.sdc(2): PLD_CLOCKINPUT could not be matched with a port" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1604516815316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock nios2_system_v0.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at nios2_system_v0.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name sopc_clk -period 20 \[get_ports PLD_CLOCKINPUT\] " "create_clock -name sopc_clk -period 20 \[get_ports PLD_CLOCKINPUT\]" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604516815317 ""}  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1604516815317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_system_v0.sdc 5 LEDG\[*\] port " "Ignored filter at nios2_system_v0.sdc(5): LEDG\[*\] could not be matched with a port" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1604516815318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_system_v0.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at nios2_system_v0.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports LEDG\[*\]\] " "set_false_path -from * -to \[get_ports LEDG\[*\]\]" {  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1604516815318 ""}  } { { "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" "" { Text "C:/Users/emils/OneDrive/Desktop/Augstskola/3.kurss/1.Semestris/PRISP/LD_08_1/nios2_system_v0.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1604516815318 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1604516815318 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|W_debug_mode~DUPLICATE clk_clk " "Register nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|W_debug_mode~DUPLICATE is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604516815361 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604516815361 "|nios2_system_v0|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1604516815438 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604516815674 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1604516815687 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1604516815714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 23.052 " "Worst-case setup slack is 23.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516815784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516815784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.052               0.000 altera_reserved_tck  " "   23.052               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516815784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516815784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516815806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516815806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 altera_reserved_tck  " "    0.155               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516815806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516815806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.677 " "Worst-case recovery slack is 47.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516815822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516815822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.677               0.000 altera_reserved_tck  " "   47.677               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516815822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516815822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.879 " "Worst-case removal slack is 0.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516815841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516815841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.879               0.000 altera_reserved_tck  " "    0.879               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516815841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516815841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.045 " "Worst-case minimum pulse width slack is 49.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516815859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516815859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.045               0.000 altera_reserved_tck  " "   49.045               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516815859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516815859 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516815896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516815896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516815896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516815896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516815896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 194.153 ns " "Worst Case Available Settling Time: 194.153 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516815896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516815896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516815896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516815896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516815896 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516815896 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604516815896 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604516815915 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1604516815979 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1604516820609 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|W_debug_mode~DUPLICATE clk_clk " "Register nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|W_debug_mode~DUPLICATE is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604516820993 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604516820993 "|nios2_system_v0|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604516821169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 23.037 " "Worst-case setup slack is 23.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516821213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516821213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.037               0.000 altera_reserved_tck  " "   23.037               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516821213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516821213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516821228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516821228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 altera_reserved_tck  " "    0.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516821228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516821228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.817 " "Worst-case recovery slack is 47.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516821240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516821240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.817               0.000 altera_reserved_tck  " "   47.817               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516821240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516821240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.839 " "Worst-case removal slack is 0.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516821254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516821254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 altera_reserved_tck  " "    0.839               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516821254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516821254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.071 " "Worst-case minimum pulse width slack is 49.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516821262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516821262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.071               0.000 altera_reserved_tck  " "   49.071               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516821262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516821262 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516821293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516821293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516821293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516821293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516821293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 194.256 ns " "Worst Case Available Settling Time: 194.256 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516821293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516821293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516821293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516821293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516821293 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516821293 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604516821293 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1604516821304 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1604516821630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1604516824596 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|W_debug_mode~DUPLICATE clk_clk " "Register nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|W_debug_mode~DUPLICATE is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604516824871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604516824871 "|nios2_system_v0|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604516825043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 25.878 " "Worst-case setup slack is 25.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.878               0.000 altera_reserved_tck  " "   25.878               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516825061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.022 " "Worst-case hold slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 altera_reserved_tck  " "    0.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516825075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.006 " "Worst-case recovery slack is 49.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.006               0.000 altera_reserved_tck  " "   49.006               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516825085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.392 " "Worst-case removal slack is 0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 altera_reserved_tck  " "    0.392               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516825096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.085 " "Worst-case minimum pulse width slack is 49.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.085               0.000 altera_reserved_tck  " "   49.085               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516825104 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.556 ns " "Worst Case Available Settling Time: 196.556 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825131 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604516825131 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604516825142 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|W_debug_mode~DUPLICATE clk_clk " "Register nios2_system_v0_cpu:cpu\|nios2_system_v0_cpu_cpu:cpu\|W_debug_mode~DUPLICATE is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604516825444 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604516825444 "|nios2_system_v0|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604516825599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 26.001 " "Worst-case setup slack is 26.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.001               0.000 altera_reserved_tck  " "   26.001               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516825623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.008 " "Worst-case hold slack is 0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 altera_reserved_tck  " "    0.008               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516825647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.146 " "Worst-case recovery slack is 49.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.146               0.000 altera_reserved_tck  " "   49.146               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516825659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.344 " "Worst-case removal slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 altera_reserved_tck  " "    0.344               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516825670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.111 " "Worst-case minimum pulse width slack is 49.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.111               0.000 altera_reserved_tck  " "   49.111               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604516825681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604516825681 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.811 ns " "Worst Case Available Settling Time: 196.811 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825708 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604516825708 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604516825708 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604516827702 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604516827704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5241 " "Peak virtual memory: 5241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604516827877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 21:07:07 2020 " "Processing ended: Wed Nov 04 21:07:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604516827877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604516827877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604516827877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1604516827877 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1604516828730 ""}
