\hypertarget{struct_s_d_i_o___init_type_def}{}\section{S\+D\+I\+O\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_s_d_i_o___init_type_def}\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}


{\ttfamily \#include $<$stm32f10x\+\_\+sdio.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_aed742c436da53c1080638ce6ef7d13de}{u8} \hyperlink{struct_s_d_i_o___init_type_def_ae6fb06712b9e8debe6379fa43dae3cad}{S\+D\+I\+O\+\_\+\+Clock\+Div}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_s_d_i_o___init_type_def_ae0a4b905228cff9700d91c9543541455}{S\+D\+I\+O\+\_\+\+Clock\+Edge}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_s_d_i_o___init_type_def_a7ac344acae747568176fba3d309d511f}{S\+D\+I\+O\+\_\+\+Clock\+Bypass}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_s_d_i_o___init_type_def_a3cac4098adcb4e2d79f44e4b6de83d05}{S\+D\+I\+O\+\_\+\+Clock\+Power\+Save}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_s_d_i_o___init_type_def_a954fed94888ea6ec96c2c2faed4cb594}{S\+D\+I\+O\+\_\+\+Bus\+Wide}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_s_d_i_o___init_type_def_a6f3f4d10673f654cb14d36c0c5ed69e3}{S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_d_i_o___init_type_def_a3252c846b68988b8ae70ca0d40030a52}{S\+D\+I\+O\+\_\+\+Clock\+Edge}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_d_i_o___init_type_def_a6a06a65a5630b21da261f46125cb20b1}{S\+D\+I\+O\+\_\+\+Clock\+Bypass}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_d_i_o___init_type_def_ac236cc5a376a65b9de64a31dab816364}{S\+D\+I\+O\+\_\+\+Clock\+Power\+Save}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_d_i_o___init_type_def_a0540529f615c2b29933b442bc326f0a7}{S\+D\+I\+O\+\_\+\+Bus\+Wide}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_d_i_o___init_type_def_a5f57f8aca913de9aed47ef708c05f34f}{S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_s_d_i_o___init_type_def_a4166ee534e6cf8ac2c6a6a03bec45b06}{S\+D\+I\+O\+\_\+\+Clock\+Div}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 25 of file stm32f10x\+\_\+sdio.\+h.



\subsection{Member Data Documentation}
\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Bus\+Wide@{S\+D\+I\+O\+\_\+\+Bus\+Wide}}
\index{S\+D\+I\+O\+\_\+\+Bus\+Wide@{S\+D\+I\+O\+\_\+\+Bus\+Wide}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Bus\+Wide}{SDIO_BusWide}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Bus\+Wide}\hypertarget{struct_s_d_i_o___init_type_def_a954fed94888ea6ec96c2c2faed4cb594}{}\label{struct_s_d_i_o___init_type_def_a954fed94888ea6ec96c2c2faed4cb594}
Specifies the S\+D\+IO bus width. This parameter can be a value of \hyperlink{group___s_d_i_o___bus___wide}{S\+D\+I\+O\+\_\+\+Bus\+\_\+\+Wide} 

Definition at line 31 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Bus\+Wide@{S\+D\+I\+O\+\_\+\+Bus\+Wide}}
\index{S\+D\+I\+O\+\_\+\+Bus\+Wide@{S\+D\+I\+O\+\_\+\+Bus\+Wide}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Bus\+Wide}{SDIO_BusWide}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Bus\+Wide}\hypertarget{struct_s_d_i_o___init_type_def_a0540529f615c2b29933b442bc326f0a7}{}\label{struct_s_d_i_o___init_type_def_a0540529f615c2b29933b442bc326f0a7}
Specifies the S\+D\+IO bus width. This parameter can be a value of \hyperlink{group___s_d_i_o___bus___wide}{S\+D\+I\+O\+\_\+\+Bus\+\_\+\+Wide} 

Definition at line 59 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Clock\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+Bypass}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+Bypass}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Bypass}{SDIO_ClockBypass}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Clock\+Bypass}\hypertarget{struct_s_d_i_o___init_type_def_a7ac344acae747568176fba3d309d511f}{}\label{struct_s_d_i_o___init_type_def_a7ac344acae747568176fba3d309d511f}
Specifies whether the S\+D\+IO Clock divider bypass is enabled or disabled. This parameter can be a value of \hyperlink{group___s_d_i_o___clock___bypass}{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass} 

Definition at line 29 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Clock\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+Bypass}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+Bypass}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Bypass}{SDIO_ClockBypass}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Clock\+Bypass}\hypertarget{struct_s_d_i_o___init_type_def_a6a06a65a5630b21da261f46125cb20b1}{}\label{struct_s_d_i_o___init_type_def_a6a06a65a5630b21da261f46125cb20b1}
Specifies whether the S\+D\+IO Clock divider bypass is enabled or disabled. This parameter can be a value of \hyperlink{group___s_d_i_o___clock___bypass}{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass} 

Definition at line 51 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Clock\+Div@{S\+D\+I\+O\+\_\+\+Clock\+Div}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Div@{S\+D\+I\+O\+\_\+\+Clock\+Div}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Div}{SDIO_ClockDiv}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u8} S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Clock\+Div}\hypertarget{struct_s_d_i_o___init_type_def_ae6fb06712b9e8debe6379fa43dae3cad}{}\label{struct_s_d_i_o___init_type_def_ae6fb06712b9e8debe6379fa43dae3cad}
Specifies the clock frequency of the S\+D\+IO controller. This parameter can be a value between 0x00 and 0x\+FF. 

Definition at line 27 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Clock\+Div@{S\+D\+I\+O\+\_\+\+Clock\+Div}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Div@{S\+D\+I\+O\+\_\+\+Clock\+Div}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Div}{SDIO_ClockDiv}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Clock\+Div}\hypertarget{struct_s_d_i_o___init_type_def_a4166ee534e6cf8ac2c6a6a03bec45b06}{}\label{struct_s_d_i_o___init_type_def_a4166ee534e6cf8ac2c6a6a03bec45b06}
Specifies the clock frequency of the S\+D\+IO controller. This parameter can be a value between 0x00 and 0x\+FF. 

Definition at line 65 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Clock\+Edge@{S\+D\+I\+O\+\_\+\+Clock\+Edge}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Edge@{S\+D\+I\+O\+\_\+\+Clock\+Edge}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Edge}{SDIO_ClockEdge}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Clock\+Edge}\hypertarget{struct_s_d_i_o___init_type_def_ae0a4b905228cff9700d91c9543541455}{}\label{struct_s_d_i_o___init_type_def_ae0a4b905228cff9700d91c9543541455}
Specifies the clock transition on which the bit capture is made. This parameter can be a value of \hyperlink{group___s_d_i_o___clock___edge}{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Edge} 

Definition at line 28 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Clock\+Edge@{S\+D\+I\+O\+\_\+\+Clock\+Edge}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Edge@{S\+D\+I\+O\+\_\+\+Clock\+Edge}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Edge}{SDIO_ClockEdge}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Clock\+Edge}\hypertarget{struct_s_d_i_o___init_type_def_a3252c846b68988b8ae70ca0d40030a52}{}\label{struct_s_d_i_o___init_type_def_a3252c846b68988b8ae70ca0d40030a52}
Specifies the clock transition on which the bit capture is made. This parameter can be a value of \hyperlink{group___s_d_i_o___clock___edge}{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Edge} 

Definition at line 48 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Clock\+Power\+Save@{S\+D\+I\+O\+\_\+\+Clock\+Power\+Save}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Power\+Save@{S\+D\+I\+O\+\_\+\+Clock\+Power\+Save}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Power\+Save}{SDIO_ClockPowerSave}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Clock\+Power\+Save}\hypertarget{struct_s_d_i_o___init_type_def_a3cac4098adcb4e2d79f44e4b6de83d05}{}\label{struct_s_d_i_o___init_type_def_a3cac4098adcb4e2d79f44e4b6de83d05}
Specifies whether S\+D\+IO Clock output is enabled or disabled when the bus is idle. This parameter can be a value of \hyperlink{group___s_d_i_o___clock___power___save}{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Power\+\_\+\+Save} 

Definition at line 30 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Clock\+Power\+Save@{S\+D\+I\+O\+\_\+\+Clock\+Power\+Save}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Power\+Save@{S\+D\+I\+O\+\_\+\+Clock\+Power\+Save}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Power\+Save}{SDIO_ClockPowerSave}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Clock\+Power\+Save}\hypertarget{struct_s_d_i_o___init_type_def_ac236cc5a376a65b9de64a31dab816364}{}\label{struct_s_d_i_o___init_type_def_ac236cc5a376a65b9de64a31dab816364}
Specifies whether S\+D\+IO Clock output is enabled or disabled when the bus is idle. This parameter can be a value of \hyperlink{group___s_d_i_o___clock___power___save}{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Power\+\_\+\+Save} 

Definition at line 55 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control@{S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control}}
\index{S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control@{S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control}{SDIO_HardwareFlowControl}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control}\hypertarget{struct_s_d_i_o___init_type_def_a6f3f4d10673f654cb14d36c0c5ed69e3}{}\label{struct_s_d_i_o___init_type_def_a6f3f4d10673f654cb14d36c0c5ed69e3}
Specifies whether the S\+D\+IO hardware flow control is enabled or disabled. This parameter can be a value of \hyperlink{group___s_d_i_o___hardware___flow___control}{S\+D\+I\+O\+\_\+\+Hardware\+\_\+\+Flow\+\_\+\+Control} 

Definition at line 32 of file stm32f10x\+\_\+sdio.\+h.

\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control@{S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control}}
\index{S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control@{S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control}{SDIO_HardwareFlowControl}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control}\hypertarget{struct_s_d_i_o___init_type_def_a5f57f8aca913de9aed47ef708c05f34f}{}\label{struct_s_d_i_o___init_type_def_a5f57f8aca913de9aed47ef708c05f34f}
Specifies whether the S\+D\+IO hardware flow control is enabled or disabled. This parameter can be a value of \hyperlink{group___s_d_i_o___hardware___flow___control}{S\+D\+I\+O\+\_\+\+Hardware\+\_\+\+Flow\+\_\+\+Control} 

Definition at line 62 of file stm32f10x\+\_\+sdio.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/agilefox/library/inc/\hyperlink{agilefox_2library_2inc_2stm32f10x__sdio_8h}{stm32f10x\+\_\+sdio.\+h}\end{DoxyCompactItemize}
