{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639079477015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639079477021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 14:51:16 2021 " "Processing started: Thu Dec 09 14:51:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639079477021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079477021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BattleBoard -c BattleBoard " "Command: quartus_map --read_settings_files=on --write_settings_files=off BattleBoard -c BattleBoard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079477021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639079477641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639079477641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "M:/ActualProject/287Project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079485394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079485394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "M:/ActualProject/287Project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079485400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079485400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "M:/ActualProject/287Project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079485404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079485404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "M:/ActualProject/287Project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079485411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079485411 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist BattleBoard.v(97) " "Verilog HDL Declaration warning at BattleBoard.v(97): \"dist\" is SystemVerilog-2005 keyword" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 97 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1639079485418 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "string BattleBoard.v(203) " "Verilog HDL Declaration warning at BattleBoard.v(203): \"string\" is SystemVerilog-2005 keyword" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 203 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1639079485419 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BattleBoard.v(211) " "Verilog HDL information at BattleBoard.v(211): always construct contains both blocking and non-blocking assignments" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639079485419 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 BattleBoard.v(1594) " "Verilog HDL Expression warning at BattleBoard.v(1594): truncated literal to match 18 bits" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1594 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485420 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 BattleBoard.v(1605) " "Verilog HDL Expression warning at BattleBoard.v(1605): truncated literal to match 18 bits" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1605 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485420 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 BattleBoard.v(1616) " "Verilog HDL Expression warning at BattleBoard.v(1616): truncated literal to match 18 bits" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1616 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485420 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 BattleBoard.v(1627) " "Verilog HDL Expression warning at BattleBoard.v(1627): truncated literal to match 18 bits" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1627 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485420 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 BattleBoard.v(1638) " "Verilog HDL Expression warning at BattleBoard.v(1638): truncated literal to match 18 bits" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1638 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485420 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 BattleBoard.v(1649) " "Verilog HDL Expression warning at BattleBoard.v(1649): truncated literal to match 18 bits" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1649 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485420 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 BattleBoard.v(1660) " "Verilog HDL Expression warning at BattleBoard.v(1660): truncated literal to match 18 bits" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1660 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485420 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 BattleBoard.v(1671) " "Verilog HDL Expression warning at BattleBoard.v(1671): truncated literal to match 18 bits" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1671 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485421 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 BattleBoard.v(1682) " "Verilog HDL Expression warning at BattleBoard.v(1682): truncated literal to match 18 bits" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1682 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485421 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 BattleBoard.v(1693) " "Verilog HDL Expression warning at BattleBoard.v(1693): truncated literal to match 18 bits" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1693 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485421 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 BattleBoard.v(1704) " "Verilog HDL Expression warning at BattleBoard.v(1704): truncated literal to match 18 bits" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1704 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485421 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 BattleBoard.v(1715) " "Verilog HDL Expression warning at BattleBoard.v(1715): truncated literal to match 18 bits" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1715 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485422 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BattleBoard.v(1532) " "Verilog HDL information at BattleBoard.v(1532): always construct contains both blocking and non-blocking assignments" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1532 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639079485422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleboard.v 2 2 " "Found 2 design units, including 2 entities, in source file battleboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 BattleBoard " "Found entity 1: BattleBoard" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079485422 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock " "Found entity 2: clock" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1854 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079485422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079485422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "M:/ActualProject/287Project/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079485427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079485427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character.v 1 1 " "Found 1 design units, including 1 entities, in source file character.v" { { "Info" "ISGN_ENTITY_NAME" "1 character " "Found entity 1: character" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079485432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079485432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "attack.v 1 1 " "Found 1 design units, including 1 entities, in source file attack.v" { { "Info" "ISGN_ENTITY_NAME" "1 attack " "Found entity 1: attack" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079485437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079485437 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/special.v " "Can't analyze file -- file output_files/special.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1639079485442 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/rand.v " "Can't analyze file -- file output_files/rand.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1639079485445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "point.v 1 1 " "Found 1 design units, including 1 entities, in source file point.v" { { "Info" "ISGN_ENTITY_NAME" "1 point " "Found entity 1: point" {  } { { "point.v" "" { Text "M:/ActualProject/287Project/point.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079485450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079485450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "M:/ActualProject/287Project/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079485455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079485455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "M:/ActualProject/287Project/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079485460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079485460 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/twoComp.v " "Can't analyze file -- file output_files/twoComp.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1639079485463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twocomp.v 1 1 " "Found 1 design units, including 1 entities, in source file twocomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoComp " "Found entity 1: twoComp" {  } { { "twoComp.v" "" { Text "M:/ActualProject/287Project/twoComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079485469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079485469 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist distance.v(4) " "Verilog HDL Declaration warning at distance.v(4): \"dist\" is SystemVerilog-2005 keyword" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1639079485474 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(37) " "Verilog HDL Expression warning at distance.v(37): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(40) " "Verilog HDL Expression warning at distance.v(40): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(42) " "Verilog HDL Expression warning at distance.v(42): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(44) " "Verilog HDL Expression warning at distance.v(44): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(46) " "Verilog HDL Expression warning at distance.v(46): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(48) " "Verilog HDL Expression warning at distance.v(48): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(51) " "Verilog HDL Expression warning at distance.v(51): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(53) " "Verilog HDL Expression warning at distance.v(53): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(55) " "Verilog HDL Expression warning at distance.v(55): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(57) " "Verilog HDL Expression warning at distance.v(57): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(59) " "Verilog HDL Expression warning at distance.v(59): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485476 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(62) " "Verilog HDL Expression warning at distance.v(62): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485476 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(64) " "Verilog HDL Expression warning at distance.v(64): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485476 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(66) " "Verilog HDL Expression warning at distance.v(66): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485476 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(68) " "Verilog HDL Expression warning at distance.v(68): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485476 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(70) " "Verilog HDL Expression warning at distance.v(70): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485476 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(73) " "Verilog HDL Expression warning at distance.v(73): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485476 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(75) " "Verilog HDL Expression warning at distance.v(75): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485476 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(77) " "Verilog HDL Expression warning at distance.v(77): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485476 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(79) " "Verilog HDL Expression warning at distance.v(79): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485476 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 distance.v(81) " "Verilog HDL Expression warning at distance.v(81): truncated literal to match 6 bits" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639079485477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/distance.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 distance " "Found entity 1: distance" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079485477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079485477 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "check BattleBoard.v(206) " "Verilog HDL Implicit Net warning at BattleBoard.v(206): created implicit net for \"check\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079485477 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(1458) " "Verilog HDL Instantiation warning at BattleBoard.v(1458): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1458 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639079485488 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(1459) " "Verilog HDL Instantiation warning at BattleBoard.v(1459): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1459 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639079485488 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(1460) " "Verilog HDL Instantiation warning at BattleBoard.v(1460): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1460 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639079485488 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(1463) " "Verilog HDL Instantiation warning at BattleBoard.v(1463): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1463 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639079485488 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(1464) " "Verilog HDL Instantiation warning at BattleBoard.v(1464): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1464 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639079485488 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(1465) " "Verilog HDL Instantiation warning at BattleBoard.v(1465): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1465 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639079485488 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BattleBoard.v(1530) " "Verilog HDL Instantiation warning at BattleBoard.v(1530): instance has no name" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1530 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1639079485489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BattleBoard " "Elaborating entity \"BattleBoard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639079485916 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "grid_initing BattleBoard.v(1491) " "Verilog HDL or VHDL warning at BattleBoard.v(1491): object \"grid_initing\" assigned a value but never read" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1491 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639079485919 "|BattleBoard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p1_initing BattleBoard.v(1491) " "Verilog HDL or VHDL warning at BattleBoard.v(1491): object \"p1_initing\" assigned a value but never read" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1491 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639079485919 "|BattleBoard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p2_initing BattleBoard.v(1491) " "Verilog HDL or VHDL warning at BattleBoard.v(1491): object \"p2_initing\" assigned a value but never read" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1491 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639079485919 "|BattleBoard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i BattleBoard.v(1529) " "Verilog HDL or VHDL warning at BattleBoard.v(1529): object \"i\" assigned a value but never read" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1529 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639079485919 "|BattleBoard"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "BattleBoard.v(399) " "Verilog HDL Case Statement warning at BattleBoard.v(399): case item expression covers a value already covered by a previous case item" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 399 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1639079485925 "|BattleBoard"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "BattleBoard.v(610) " "Verilog HDL Case Statement warning at BattleBoard.v(610): case item expression covers a value already covered by a previous case item" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 610 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1639079485925 "|BattleBoard"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "BattleBoard.v(213) " "Verilog HDL Case Statement information at BattleBoard.v(213): all case item expressions in this case statement are onehot" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 213 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639079485925 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 BattleBoard.v(1175) " "Verilog HDL assignment warning at BattleBoard.v(1175): truncated value with size 32 to match size of target (9)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485937 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 BattleBoard.v(1179) " "Verilog HDL assignment warning at BattleBoard.v(1179): truncated value with size 32 to match size of target (9)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485937 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 BattleBoard.v(1230) " "Verilog HDL assignment warning at BattleBoard.v(1230): truncated value with size 32 to match size of target (9)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485939 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 BattleBoard.v(1233) " "Verilog HDL assignment warning at BattleBoard.v(1233): truncated value with size 32 to match size of target (9)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485939 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 BattleBoard.v(1299) " "Verilog HDL assignment warning at BattleBoard.v(1299): truncated value with size 32 to match size of target (9)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485941 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 BattleBoard.v(1303) " "Verilog HDL assignment warning at BattleBoard.v(1303): truncated value with size 32 to match size of target (9)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485942 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 BattleBoard.v(1353) " "Verilog HDL assignment warning at BattleBoard.v(1353): truncated value with size 32 to match size of target (9)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485943 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 BattleBoard.v(1356) " "Verilog HDL assignment warning at BattleBoard.v(1356): truncated value with size 32 to match size of target (9)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485943 "|BattleBoard"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "BattleBoard.v(1119) " "Verilog HDL Case Statement information at BattleBoard.v(1119): all case item expressions in this case statement are onehot" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1119 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1639079485944 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BattleBoard.v(1427) " "Verilog HDL assignment warning at BattleBoard.v(1427): truncated value with size 32 to match size of target (5)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485945 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BattleBoard.v(1428) " "Verilog HDL assignment warning at BattleBoard.v(1428): truncated value with size 32 to match size of target (5)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485946 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BattleBoard.v(1429) " "Verilog HDL assignment warning at BattleBoard.v(1429): truncated value with size 32 to match size of target (5)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485946 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BattleBoard.v(1432) " "Verilog HDL assignment warning at BattleBoard.v(1432): truncated value with size 32 to match size of target (5)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485946 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BattleBoard.v(1433) " "Verilog HDL assignment warning at BattleBoard.v(1433): truncated value with size 32 to match size of target (5)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485946 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 BattleBoard.v(1434) " "Verilog HDL assignment warning at BattleBoard.v(1434): truncated value with size 32 to match size of target (5)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485946 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 BattleBoard.v(1557) " "Verilog HDL assignment warning at BattleBoard.v(1557): truncated value with size 9 to match size of target (8)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485947 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BattleBoard.v(1773) " "Verilog HDL assignment warning at BattleBoard.v(1773): truncated value with size 32 to match size of target (8)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485951 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BattleBoard.v(1780) " "Verilog HDL assignment warning at BattleBoard.v(1780): truncated value with size 32 to match size of target (8)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485951 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BattleBoard.v(1813) " "Verilog HDL assignment warning at BattleBoard.v(1813): truncated value with size 32 to match size of target (8)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485952 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BattleBoard.v(1820) " "Verilog HDL assignment warning at BattleBoard.v(1820): truncated value with size 32 to match size of target (8)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485953 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BattleBoard.v(1828) " "Verilog HDL assignment warning at BattleBoard.v(1828): truncated value with size 32 to match size of target (8)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485953 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 BattleBoard.v(1834) " "Verilog HDL assignment warning at BattleBoard.v(1834): truncated value with size 32 to match size of target (8)" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079485953 "|BattleBoard"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG BattleBoard.v(8) " "Output port \"LEDG\" at BattleBoard.v(8) has no driver" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639079485972 "|BattleBoard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoComp twoComp:yMoveA " "Elaborating entity \"twoComp\" for hierarchy \"twoComp:yMoveA\"" {  } { { "BattleBoard.v" "yMoveA" { Text "M:/ActualProject/287Project/BattleBoard.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distance distance:dist " "Elaborating entity \"distance\" for hierarchy \"distance:dist\"" {  } { { "BattleBoard.v" "dist" { Text "M:/ActualProject/287Project/BattleBoard.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486251 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "distance.v(27) " "Verilog HDL Case Statement warning at distance.v(27): incomplete case statement has no default case item" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1639079486254 "|BattleBoard|distance:dist"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dist distance.v(27) " "Verilog HDL Always Construct warning at distance.v(27): inferring latch(es) for variable \"dist\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1639079486254 "|BattleBoard|distance:dist"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist\[0\] distance.v(27) " "Inferred latch for \"dist\[0\]\" at distance.v(27)" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079486254 "|BattleBoard|distance:dist"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist\[1\] distance.v(27) " "Inferred latch for \"dist\[1\]\" at distance.v(27)" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079486254 "|BattleBoard|distance:dist"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist\[2\] distance.v(27) " "Inferred latch for \"dist\[2\]\" at distance.v(27)" {  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079486255 "|BattleBoard|distance:dist"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "point point:pos1 " "Elaborating entity \"point\" for hierarchy \"point:pos1\"" {  } { { "BattleBoard.v" "pos1" { Text "M:/ActualProject/287Project/BattleBoard.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character character:player1 " "Elaborating entity \"character\" for hierarchy \"character:player1\"" {  } { { "BattleBoard.v" "player1" { Text "M:/ActualProject/287Project/BattleBoard.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 character.v(38) " "Verilog HDL assignment warning at character.v(38): truncated value with size 4 to match size of target (3)" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079486263 "|BattleBoard|character:player1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 character.v(39) " "Verilog HDL assignment warning at character.v(39): truncated value with size 5 to match size of target (3)" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079486263 "|BattleBoard|character:player1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 character.v(46) " "Verilog HDL assignment warning at character.v(46): truncated value with size 4 to match size of target (3)" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079486263 "|BattleBoard|character:player1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 character.v(47) " "Verilog HDL assignment warning at character.v(47): truncated value with size 5 to match size of target (3)" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079486263 "|BattleBoard|character:player1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 character.v(53) " "Verilog HDL assignment warning at character.v(53): truncated value with size 4 to match size of target (3)" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079486263 "|BattleBoard|character:player1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 character.v(54) " "Verilog HDL assignment warning at character.v(54): truncated value with size 5 to match size of target (3)" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079486264 "|BattleBoard|character:player1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 character.v(60) " "Verilog HDL assignment warning at character.v(60): truncated value with size 4 to match size of target (3)" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079486264 "|BattleBoard|character:player1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 character.v(61) " "Verilog HDL assignment warning at character.v(61): truncated value with size 5 to match size of target (3)" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079486264 "|BattleBoard|character:player1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "special character.v(70) " "Verilog HDL Always Construct warning at character.v(70): inferring latch(es) for variable \"special\", which holds its previous value in one or more paths through the always construct" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1639079486264 "|BattleBoard|character:player1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "special\[0\] character.v(70) " "Inferred latch for \"special\[0\]\" at character.v(70)" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079486264 "|BattleBoard|character:player1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "special\[1\] character.v(70) " "Inferred latch for \"special\[1\]\" at character.v(70)" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079486264 "|BattleBoard|character:player1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "special\[2\] character.v(70) " "Inferred latch for \"special\[2\]\" at character.v(70)" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079486264 "|BattleBoard|character:player1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "special\[3\] character.v(70) " "Inferred latch for \"special\[3\]\" at character.v(70)" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079486264 "|BattleBoard|character:player1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "special\[4\] character.v(70) " "Inferred latch for \"special\[4\]\" at character.v(70)" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079486264 "|BattleBoard|character:player1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attack attack:p1Attack1 " "Elaborating entity \"attack\" for hierarchy \"attack:p1Attack1\"" {  } { { "BattleBoard.v" "p1Attack1" { Text "M:/ActualProject/287Project/BattleBoard.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486265 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand rand.v(1) " "Verilog HDL Declaration warning at rand.v(1): \"rand\" is SystemVerilog-2005 keyword" {  } { { "rand.v" "" { Text "M:/ActualProject/287Project/rand.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1639079486303 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rand.v 1 1 " "Using design file rand.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rand " "Found entity 1: rand" {  } { { "rand.v" "" { Text "M:/ActualProject/287Project/rand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079486306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1639079486306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand rand:random1 " "Elaborating entity \"rand\" for hierarchy \"rand:random1\"" {  } { { "BattleBoard.v" "random1" { Text "M:/ActualProject/287Project/BattleBoard.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:key_control " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:key_control\"" {  } { { "BattleBoard.v" "key_control" { Text "M:/ActualProject/287Project/BattleBoard.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486317 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prevKey keyboard.v(9) " "Verilog HDL or VHDL warning at keyboard.v(9): object \"prevKey\" assigned a value but never read" {  } { { "keyboard.v" "" { Text "M:/ActualProject/287Project/keyboard.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639079486321 "|BattleBoard|keyboard:key_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd_control " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd_control\"" {  } { { "BattleBoard.v" "lcd_control" { Text "M:/ActualProject/287Project/BattleBoard.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd.v(61) " "Verilog HDL assignment warning at lcd.v(61): truncated value with size 32 to match size of target (6)" {  } { { "lcd.v" "" { Text "M:/ActualProject/287Project/lcd.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639079486326 "|BattleBoard|lcd:lcd_control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "check lcd.v(10) " "Output port \"check\" at lcd.v(10) has no driver" {  } { { "lcd.v" "" { Text "M:/ActualProject/287Project/lcd.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639079486326 "|BattleBoard|lcd:lcd_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:comb_5035 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:comb_5035\"" {  } { { "BattleBoard.v" "comb_5035" { Text "M:/ActualProject/287Project/BattleBoard.v" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "BattleBoard.v" "VGA" { Text "M:/ActualProject/287Project/BattleBoard.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "M:/ActualProject/287Project/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "M:/ActualProject/287Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "M:/ActualProject/287Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486402 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "M:/ActualProject/287Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639079486402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "M:/ActualProject/287Project/db/altsyncram_60g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079486473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079486473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "M:/ActualProject/287Project/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079486518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079486518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_60g1.tdf" "decode2" { Text "M:/ActualProject/287Project/db/altsyncram_60g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "M:/ActualProject/287Project/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079486559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079486559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_60g1.tdf" "rden_decode_b" { Text "M:/ActualProject/287Project/db/altsyncram_60g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "M:/ActualProject/287Project/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079486614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079486614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_60g1.tdf" "mux3" { Text "M:/ActualProject/287Project/db/altsyncram_60g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "M:/ActualProject/287Project/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "M:/ActualProject/287Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "M:/ActualProject/287Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079486706 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "M:/ActualProject/287Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639079486706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "M:/ActualProject/287Project/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:comb_5041 " "Elaborating entity \"clock\" for hierarchy \"clock:comb_5041\"" {  } { { "BattleBoard.v" "comb_5041" { Text "M:/ActualProject/287Project/BattleBoard.v" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079486715 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "BattleBoard.v" "Div1" { Text "M:/ActualProject/287Project/BattleBoard.v" 1429 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "BattleBoard.v" "Mod1" { Text "M:/ActualProject/287Project/BattleBoard.v" 1428 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "BattleBoard.v" "Div0" { Text "M:/ActualProject/287Project/BattleBoard.v" 1428 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "BattleBoard.v" "Mod0" { Text "M:/ActualProject/287Project/BattleBoard.v" 1427 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "BattleBoard.v" "Div3" { Text "M:/ActualProject/287Project/BattleBoard.v" 1434 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "BattleBoard.v" "Mod3" { Text "M:/ActualProject/287Project/BattleBoard.v" 1433 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "BattleBoard.v" "Div2" { Text "M:/ActualProject/287Project/BattleBoard.v" 1433 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "BattleBoard.v" "Mod2" { Text "M:/ActualProject/287Project/BattleBoard.v" 1432 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "attack:p2Attack1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"attack:p2Attack1\|Mult0\"" {  } { { "attack.v" "Mult0" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "attack:p2Attack1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"attack:p2Attack1\|Div0\"" {  } { { "attack.v" "Div0" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "attack:p2Attack3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"attack:p2Attack3\|Mult0\"" {  } { { "attack.v" "Mult0" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "attack:p2Attack3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"attack:p2Attack3\|Div0\"" {  } { { "attack.v" "Div0" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "attack:p2Attack2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"attack:p2Attack2\|Mult0\"" {  } { { "attack.v" "Mult0" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "attack:p2Attack2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"attack:p2Attack2\|Div0\"" {  } { { "attack.v" "Div0" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "attack:p1Attack1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"attack:p1Attack1\|Mult0\"" {  } { { "attack.v" "Mult0" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "attack:p1Attack1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"attack:p1Attack1\|Div0\"" {  } { { "attack.v" "Div0" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "attack:p1Attack3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"attack:p1Attack3\|Mult0\"" {  } { { "attack.v" "Mult0" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "attack:p1Attack3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"attack:p1Attack3\|Div0\"" {  } { { "attack.v" "Div0" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "attack:p1Attack2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"attack:p1Attack2\|Mult0\"" {  } { { "attack.v" "Mult0" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "attack:p1Attack2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"attack:p1Attack2\|Div0\"" {  } { { "attack.v" "Div0" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079490187 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639079490187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1429 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079490247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490247 ""}  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1429 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639079490247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "M:/ActualProject/287Project/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "M:/ActualProject/287Project/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "M:/ActualProject/287Project/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "M:/ActualProject/287Project/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "M:/ActualProject/287Project/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1428 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079490430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490430 ""}  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1428 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639079490430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "M:/ActualProject/287Project/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1428 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079490480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490480 ""}  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1428 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639079490480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "M:/ActualProject/287Project/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "M:/ActualProject/287Project/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "M:/ActualProject/287Project/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1427 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079490584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490584 ""}  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 1427 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639079490584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n9m " "Found entity 1: lpm_divide_n9m" {  } { { "db/lpm_divide_n9m.tdf" "" { Text "M:/ActualProject/287Project/db/lpm_divide_n9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "M:/ActualProject/287Project/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "M:/ActualProject/287Project/db/alt_u_div_c4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "attack:p2Attack1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"attack:p2Attack1\|lpm_mult:Mult0\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079490742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "attack:p2Attack1\|lpm_mult:Mult0 " "Instantiated megafunction \"attack:p2Attack1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490742 ""}  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639079490742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2at " "Found entity 1: mult_2at" {  } { { "db/mult_2at.tdf" "" { Text "M:/ActualProject/287Project/db/mult_2at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "attack:p2Attack1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"attack:p2Attack1\|lpm_divide:Div0\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079490818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "attack:p2Attack1\|lpm_divide:Div0 " "Instantiated megafunction \"attack:p2Attack1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490819 ""}  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639079490819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_khm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_khm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_khm " "Found entity 1: lpm_divide_khm" {  } { { "db/lpm_divide_khm.tdf" "" { Text "M:/ActualProject/287Project/db/lpm_divide_khm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "M:/ActualProject/287Project/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_94f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_94f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_94f " "Found entity 1: alt_u_div_94f" {  } { { "db/alt_u_div_94f.tdf" "" { Text "M:/ActualProject/287Project/db/alt_u_div_94f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "attack:p2Attack3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"attack:p2Attack3\|lpm_mult:Mult0\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079490912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "attack:p2Attack3\|lpm_mult:Mult0 " "Instantiated megafunction \"attack:p2Attack3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639079490912 ""}  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639079490912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0at " "Found entity 1: mult_0at" {  } { { "db/mult_0at.tdf" "" { Text "M:/ActualProject/287Project/db/mult_0at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639079490968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079490968 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "21 " "21 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639079491445 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "distance:dist\|dist\[2\] " "Latch distance:dist\|dist\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA point:pos1\|x\[0\] " "Ports D and ENA on the latch are fed by the same signal point:pos1\|x\[0\]" {  } { { "point.v" "" { Text "M:/ActualProject/287Project/point.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639079491484 ""}  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639079491484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "distance:dist\|dist\[1\] " "Latch distance:dist\|dist\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA point:pos1\|x\[0\] " "Ports D and ENA on the latch are fed by the same signal point:pos1\|x\[0\]" {  } { { "point.v" "" { Text "M:/ActualProject/287Project/point.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639079491484 ""}  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639079491484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "distance:dist\|dist\[0\] " "Latch distance:dist\|dist\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA point:pos1\|x\[0\] " "Ports D and ENA on the latch are fed by the same signal point:pos1\|x\[0\]" {  } { { "point.v" "" { Text "M:/ActualProject/287Project/point.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639079491485 ""}  } { { "output_files/distance.v" "" { Text "M:/ActualProject/287Project/output_files/distance.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639079491485 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } } { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 75 -1 0 } } { "point.v" "" { Text "M:/ActualProject/287Project/point.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1639079491492 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1639079491492 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack3\|load\[1\] attack:p2Attack3\|load\[1\]~_emulated attack:p2Attack3\|load\[1\]~1 " "Register \"attack:p2Attack3\|load\[1\]\" is converted into an equivalent circuit using register \"attack:p2Attack3\|load\[1\]~_emulated\" and latch \"attack:p2Attack3\|load\[1\]~1\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack3|load[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack3\|load\[0\] attack:p2Attack3\|load\[0\]~_emulated attack:p2Attack3\|load\[0\]~5 " "Register \"attack:p2Attack3\|load\[0\]\" is converted into an equivalent circuit using register \"attack:p2Attack3\|load\[0\]~_emulated\" and latch \"attack:p2Attack3\|load\[0\]~5\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack3|load[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack1\|load\[0\] attack:p2Attack1\|load\[0\]~_emulated attack:p2Attack1\|load\[0\]~1 " "Register \"attack:p2Attack1\|load\[0\]\" is converted into an equivalent circuit using register \"attack:p2Attack1\|load\[0\]~_emulated\" and latch \"attack:p2Attack1\|load\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack1|load[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack3\|load\[1\] attack:p1Attack3\|load\[1\]~_emulated attack:p1Attack3\|load\[1\]~1 " "Register \"attack:p1Attack3\|load\[1\]\" is converted into an equivalent circuit using register \"attack:p1Attack3\|load\[1\]~_emulated\" and latch \"attack:p1Attack3\|load\[1\]~1\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack3|load[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack3\|load\[0\] attack:p1Attack3\|load\[0\]~_emulated attack:p1Attack3\|load\[0\]~5 " "Register \"attack:p1Attack3\|load\[0\]\" is converted into an equivalent circuit using register \"attack:p1Attack3\|load\[0\]~_emulated\" and latch \"attack:p1Attack3\|load\[0\]~5\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack3|load[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack1\|load\[0\] attack:p1Attack1\|load\[0\]~_emulated attack:p1Attack1\|load\[0\]~1 " "Register \"attack:p1Attack1\|load\[0\]\" is converted into an equivalent circuit using register \"attack:p1Attack1\|load\[0\]~_emulated\" and latch \"attack:p1Attack1\|load\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack1|load[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player1\|health\[6\] character:player1\|health\[6\]~_emulated character:player1\|health\[6\]~1 " "Register \"character:player1\|health\[6\]\" is converted into an equivalent circuit using register \"character:player1\|health\[6\]~_emulated\" and latch \"character:player1\|health\[6\]~1\"" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|character:player1|health[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player1\|health\[5\] character:player1\|health\[5\]~_emulated character:player1\|health\[5\]~5 " "Register \"character:player1\|health\[5\]\" is converted into an equivalent circuit using register \"character:player1\|health\[5\]~_emulated\" and latch \"character:player1\|health\[5\]~5\"" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|character:player1|health[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player1\|health\[4\] character:player1\|health\[4\]~_emulated character:player1\|health\[4\]~9 " "Register \"character:player1\|health\[4\]\" is converted into an equivalent circuit using register \"character:player1\|health\[4\]~_emulated\" and latch \"character:player1\|health\[4\]~9\"" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|character:player1|health[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player1\|health\[3\] character:player1\|health\[3\]~_emulated character:player1\|health\[3\]~13 " "Register \"character:player1\|health\[3\]\" is converted into an equivalent circuit using register \"character:player1\|health\[3\]~_emulated\" and latch \"character:player1\|health\[3\]~13\"" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|character:player1|health[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player1\|health\[2\] character:player1\|health\[2\]~_emulated character:player1\|health\[2\]~17 " "Register \"character:player1\|health\[2\]\" is converted into an equivalent circuit using register \"character:player1\|health\[2\]~_emulated\" and latch \"character:player1\|health\[2\]~17\"" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|character:player1|health[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player1\|health\[1\] character:player1\|health\[1\]~_emulated character:player1\|health\[2\]~17 " "Register \"character:player1\|health\[1\]\" is converted into an equivalent circuit using register \"character:player1\|health\[1\]~_emulated\" and latch \"character:player1\|health\[2\]~17\"" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|character:player1|health[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player1\|health\[0\] character:player1\|health\[0\]~_emulated character:player1\|health\[5\]~5 " "Register \"character:player1\|health\[0\]\" is converted into an equivalent circuit using register \"character:player1\|health\[0\]~_emulated\" and latch \"character:player1\|health\[5\]~5\"" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|character:player1|health[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player2\|health\[0\] character:player2\|health\[0\]~_emulated character:player2\|health\[0\]~1 " "Register \"character:player2\|health\[0\]\" is converted into an equivalent circuit using register \"character:player2\|health\[0\]~_emulated\" and latch \"character:player2\|health\[0\]~1\"" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|character:player2|health[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player2\|health\[1\] character:player2\|health\[1\]~_emulated character:player2\|health\[1\]~5 " "Register \"character:player2\|health\[1\]\" is converted into an equivalent circuit using register \"character:player2\|health\[1\]~_emulated\" and latch \"character:player2\|health\[1\]~5\"" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|character:player2|health[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player2\|health\[2\] character:player2\|health\[2\]~_emulated character:player2\|health\[1\]~5 " "Register \"character:player2\|health\[2\]\" is converted into an equivalent circuit using register \"character:player2\|health\[2\]~_emulated\" and latch \"character:player2\|health\[1\]~5\"" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|character:player2|health[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player2\|health\[3\] character:player2\|health\[3\]~_emulated character:player2\|health\[3\]~11 " "Register \"character:player2\|health\[3\]\" is converted into an equivalent circuit using register \"character:player2\|health\[3\]~_emulated\" and latch \"character:player2\|health\[3\]~11\"" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|character:player2|health[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player2\|health\[6\] character:player2\|health\[6\]~_emulated character:player2\|health\[6\]~15 " "Register \"character:player2\|health\[6\]\" is converted into an equivalent circuit using register \"character:player2\|health\[6\]~_emulated\" and latch \"character:player2\|health\[6\]~15\"" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|character:player2|health[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player2\|health\[5\] character:player2\|health\[5\]~_emulated character:player2\|health\[0\]~1 " "Register \"character:player2\|health\[5\]\" is converted into an equivalent circuit using register \"character:player2\|health\[5\]~_emulated\" and latch \"character:player2\|health\[0\]~1\"" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|character:player2|health[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "character:player2\|health\[4\] character:player2\|health\[4\]~_emulated character:player2\|health\[4\]~21 " "Register \"character:player2\|health\[4\]\" is converted into an equivalent circuit using register \"character:player2\|health\[4\]~_emulated\" and latch \"character:player2\|health\[4\]~21\"" {  } { { "character.v" "" { Text "M:/ActualProject/287Project/character.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|character:player2|health[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack1\|damage\[0\] attack:p2Attack1\|damage\[0\]~_emulated attack:p2Attack1\|damage\[0\]~1 " "Register \"attack:p2Attack1\|damage\[0\]\" is converted into an equivalent circuit using register \"attack:p2Attack1\|damage\[0\]~_emulated\" and latch \"attack:p2Attack1\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack1|damage[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack3\|damage\[0\] attack:p2Attack3\|damage\[0\]~_emulated attack:p2Attack3\|damage\[0\]~1 " "Register \"attack:p2Attack3\|damage\[0\]\" is converted into an equivalent circuit using register \"attack:p2Attack3\|damage\[0\]~_emulated\" and latch \"attack:p2Attack3\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack3|damage[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack2\|damage\[0\] attack:p2Attack2\|damage\[0\]~_emulated attack:p2Attack2\|damage\[0\]~1 " "Register \"attack:p2Attack2\|damage\[0\]\" is converted into an equivalent circuit using register \"attack:p2Attack2\|damage\[0\]~_emulated\" and latch \"attack:p2Attack2\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack2|damage[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack1\|damage\[0\] attack:p1Attack1\|damage\[0\]~_emulated attack:p1Attack1\|damage\[0\]~1 " "Register \"attack:p1Attack1\|damage\[0\]\" is converted into an equivalent circuit using register \"attack:p1Attack1\|damage\[0\]~_emulated\" and latch \"attack:p1Attack1\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack1|damage[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack3\|damage\[0\] attack:p1Attack3\|damage\[0\]~_emulated attack:p1Attack3\|damage\[0\]~1 " "Register \"attack:p1Attack3\|damage\[0\]\" is converted into an equivalent circuit using register \"attack:p1Attack3\|damage\[0\]~_emulated\" and latch \"attack:p1Attack3\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack3|damage[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack2\|damage\[0\] attack:p1Attack2\|damage\[0\]~_emulated attack:p1Attack2\|damage\[0\]~1 " "Register \"attack:p1Attack2\|damage\[0\]\" is converted into an equivalent circuit using register \"attack:p1Attack2\|damage\[0\]~_emulated\" and latch \"attack:p1Attack2\|damage\[0\]~1\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack2|damage[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack1\|damage\[1\] attack:p2Attack1\|damage\[1\]~_emulated attack:p2Attack1\|damage\[1\]~5 " "Register \"attack:p2Attack1\|damage\[1\]\" is converted into an equivalent circuit using register \"attack:p2Attack1\|damage\[1\]~_emulated\" and latch \"attack:p2Attack1\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack1|damage[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack3\|damage\[1\] attack:p2Attack3\|damage\[1\]~_emulated attack:p2Attack3\|damage\[1\]~5 " "Register \"attack:p2Attack3\|damage\[1\]\" is converted into an equivalent circuit using register \"attack:p2Attack3\|damage\[1\]~_emulated\" and latch \"attack:p2Attack3\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack3|damage[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack2\|damage\[1\] attack:p2Attack2\|damage\[1\]~_emulated attack:p2Attack2\|damage\[1\]~5 " "Register \"attack:p2Attack2\|damage\[1\]\" is converted into an equivalent circuit using register \"attack:p2Attack2\|damage\[1\]~_emulated\" and latch \"attack:p2Attack2\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack2|damage[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack1\|damage\[1\] attack:p1Attack1\|damage\[1\]~_emulated attack:p1Attack1\|damage\[1\]~5 " "Register \"attack:p1Attack1\|damage\[1\]\" is converted into an equivalent circuit using register \"attack:p1Attack1\|damage\[1\]~_emulated\" and latch \"attack:p1Attack1\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack1|damage[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack3\|damage\[1\] attack:p1Attack3\|damage\[1\]~_emulated attack:p1Attack3\|damage\[1\]~5 " "Register \"attack:p1Attack3\|damage\[1\]\" is converted into an equivalent circuit using register \"attack:p1Attack3\|damage\[1\]~_emulated\" and latch \"attack:p1Attack3\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack3|damage[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack2\|damage\[1\] attack:p1Attack2\|damage\[1\]~_emulated attack:p1Attack2\|damage\[1\]~5 " "Register \"attack:p1Attack2\|damage\[1\]\" is converted into an equivalent circuit using register \"attack:p1Attack2\|damage\[1\]~_emulated\" and latch \"attack:p1Attack2\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack2|damage[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack1\|damage\[2\] attack:p2Attack1\|damage\[2\]~_emulated attack:p2Attack1\|damage\[2\]~9 " "Register \"attack:p2Attack1\|damage\[2\]\" is converted into an equivalent circuit using register \"attack:p2Attack1\|damage\[2\]~_emulated\" and latch \"attack:p2Attack1\|damage\[2\]~9\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack1|damage[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack3\|damage\[2\] attack:p2Attack3\|damage\[2\]~_emulated attack:p2Attack3\|load\[0\]~5 " "Register \"attack:p2Attack3\|damage\[2\]\" is converted into an equivalent circuit using register \"attack:p2Attack3\|damage\[2\]~_emulated\" and latch \"attack:p2Attack3\|load\[0\]~5\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack3|damage[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack2\|damage\[2\] attack:p2Attack2\|damage\[2\]~_emulated attack:p2Attack2\|damage\[2\]~9 " "Register \"attack:p2Attack2\|damage\[2\]\" is converted into an equivalent circuit using register \"attack:p2Attack2\|damage\[2\]~_emulated\" and latch \"attack:p2Attack2\|damage\[2\]~9\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack2|damage[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack1\|damage\[2\] attack:p1Attack1\|damage\[2\]~_emulated attack:p1Attack1\|damage\[2\]~9 " "Register \"attack:p1Attack1\|damage\[2\]\" is converted into an equivalent circuit using register \"attack:p1Attack1\|damage\[2\]~_emulated\" and latch \"attack:p1Attack1\|damage\[2\]~9\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack1|damage[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack3\|damage\[2\] attack:p1Attack3\|damage\[2\]~_emulated attack:p1Attack3\|load\[0\]~5 " "Register \"attack:p1Attack3\|damage\[2\]\" is converted into an equivalent circuit using register \"attack:p1Attack3\|damage\[2\]~_emulated\" and latch \"attack:p1Attack3\|load\[0\]~5\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack3|damage[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack2\|damage\[2\] attack:p1Attack2\|damage\[2\]~_emulated attack:p1Attack2\|damage\[2\]~9 " "Register \"attack:p1Attack2\|damage\[2\]\" is converted into an equivalent circuit using register \"attack:p1Attack2\|damage\[2\]~_emulated\" and latch \"attack:p1Attack2\|damage\[2\]~9\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack2|damage[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack1\|damage\[3\] attack:p2Attack1\|damage\[3\]~_emulated attack:p2Attack1\|damage\[3\]~13 " "Register \"attack:p2Attack1\|damage\[3\]\" is converted into an equivalent circuit using register \"attack:p2Attack1\|damage\[3\]~_emulated\" and latch \"attack:p2Attack1\|damage\[3\]~13\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack1|damage[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack3\|damage\[3\] attack:p2Attack3\|damage\[3\]~_emulated attack:p2Attack3\|damage\[3\]~11 " "Register \"attack:p2Attack3\|damage\[3\]\" is converted into an equivalent circuit using register \"attack:p2Attack3\|damage\[3\]~_emulated\" and latch \"attack:p2Attack3\|damage\[3\]~11\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack3|damage[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack2\|damage\[3\] attack:p2Attack2\|damage\[3\]~_emulated attack:p2Attack2\|damage\[2\]~9 " "Register \"attack:p2Attack2\|damage\[3\]\" is converted into an equivalent circuit using register \"attack:p2Attack2\|damage\[3\]~_emulated\" and latch \"attack:p2Attack2\|damage\[2\]~9\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack2|damage[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack1\|damage\[3\] attack:p1Attack1\|damage\[3\]~_emulated attack:p1Attack1\|damage\[3\]~13 " "Register \"attack:p1Attack1\|damage\[3\]\" is converted into an equivalent circuit using register \"attack:p1Attack1\|damage\[3\]~_emulated\" and latch \"attack:p1Attack1\|damage\[3\]~13\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack1|damage[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack3\|damage\[3\] attack:p1Attack3\|damage\[3\]~_emulated attack:p1Attack3\|damage\[3\]~11 " "Register \"attack:p1Attack3\|damage\[3\]\" is converted into an equivalent circuit using register \"attack:p1Attack3\|damage\[3\]~_emulated\" and latch \"attack:p1Attack3\|damage\[3\]~11\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack3|damage[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack2\|damage\[3\] attack:p1Attack2\|damage\[3\]~_emulated attack:p1Attack2\|damage\[2\]~9 " "Register \"attack:p1Attack2\|damage\[3\]\" is converted into an equivalent circuit using register \"attack:p1Attack2\|damage\[3\]~_emulated\" and latch \"attack:p1Attack2\|damage\[2\]~9\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack2|damage[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack1\|damage\[5\] attack:p2Attack1\|damage\[5\]~_emulated attack:p2Attack1\|damage\[1\]~5 " "Register \"attack:p2Attack1\|damage\[5\]\" is converted into an equivalent circuit using register \"attack:p2Attack1\|damage\[5\]~_emulated\" and latch \"attack:p2Attack1\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack1|damage[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack2\|damage\[5\] attack:p2Attack2\|damage\[5\]~_emulated attack:p2Attack2\|damage\[1\]~5 " "Register \"attack:p2Attack2\|damage\[5\]\" is converted into an equivalent circuit using register \"attack:p2Attack2\|damage\[5\]~_emulated\" and latch \"attack:p2Attack2\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack2|damage[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack1\|damage\[4\] attack:p2Attack1\|damage\[4\]~_emulated attack:p2Attack1\|damage\[4\]~19 " "Register \"attack:p2Attack1\|damage\[4\]\" is converted into an equivalent circuit using register \"attack:p2Attack1\|damage\[4\]~_emulated\" and latch \"attack:p2Attack1\|damage\[4\]~19\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack1|damage[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p2Attack2\|damage\[4\] attack:p2Attack2\|damage\[4\]~_emulated attack:p2Attack2\|damage\[4\]~17 " "Register \"attack:p2Attack2\|damage\[4\]\" is converted into an equivalent circuit using register \"attack:p2Attack2\|damage\[4\]~_emulated\" and latch \"attack:p2Attack2\|damage\[4\]~17\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p2Attack2|damage[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack1\|damage\[5\] attack:p1Attack1\|damage\[5\]~_emulated attack:p1Attack1\|damage\[1\]~5 " "Register \"attack:p1Attack1\|damage\[5\]\" is converted into an equivalent circuit using register \"attack:p1Attack1\|damage\[5\]~_emulated\" and latch \"attack:p1Attack1\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack1|damage[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack2\|damage\[5\] attack:p1Attack2\|damage\[5\]~_emulated attack:p1Attack2\|damage\[1\]~5 " "Register \"attack:p1Attack2\|damage\[5\]\" is converted into an equivalent circuit using register \"attack:p1Attack2\|damage\[5\]~_emulated\" and latch \"attack:p1Attack2\|damage\[1\]~5\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack2|damage[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack1\|damage\[4\] attack:p1Attack1\|damage\[4\]~_emulated attack:p1Attack1\|damage\[4\]~19 " "Register \"attack:p1Attack1\|damage\[4\]\" is converted into an equivalent circuit using register \"attack:p1Attack1\|damage\[4\]~_emulated\" and latch \"attack:p1Attack1\|damage\[4\]~19\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack1|damage[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "attack:p1Attack2\|damage\[4\] attack:p1Attack2\|damage\[4\]~_emulated attack:p1Attack2\|damage\[4\]~17 " "Register \"attack:p1Attack2\|damage\[4\]\" is converted into an equivalent circuit using register \"attack:p1Attack2\|damage\[4\]~_emulated\" and latch \"attack:p1Attack2\|damage\[4\]~17\"" {  } { { "attack.v" "" { Text "M:/ActualProject/287Project/attack.v" 137 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639079491496 "|BattleBoard|attack:p1Attack2|damage[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1639079491496 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639079493036 "|BattleBoard|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639079493036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639079493165 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639079495931 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add56~0 " "Logic cell \"Add56~0\"" {  } { { "BattleBoard.v" "Add56~0" { Text "M:/ActualProject/287Project/BattleBoard.v" 1797 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079495944 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add56~2 " "Logic cell \"Add56~2\"" {  } { { "BattleBoard.v" "Add56~2" { Text "M:/ActualProject/287Project/BattleBoard.v" 1797 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079495944 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add56~4 " "Logic cell \"Add56~4\"" {  } { { "BattleBoard.v" "Add56~4" { Text "M:/ActualProject/287Project/BattleBoard.v" 1797 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079495944 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add56~12 " "Logic cell \"Add56~12\"" {  } { { "BattleBoard.v" "Add56~12" { Text "M:/ActualProject/287Project/BattleBoard.v" 1797 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079495944 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add56~14 " "Logic cell \"Add56~14\"" {  } { { "BattleBoard.v" "Add56~14" { Text "M:/ActualProject/287Project/BattleBoard.v" 1797 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079495944 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1639079495944 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/ActualProject/287Project/output_files/BattleBoard.map.smsg " "Generated suppressed messages file M:/ActualProject/287Project/output_files/BattleBoard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079496073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639079496588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639079496588 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "BattleBoard.v" "" { Text "M:/ActualProject/287Project/BattleBoard.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639079497262 "|BattleBoard|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639079497262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3063 " "Implemented 3063 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639079497265 ""} { "Info" "ICUT_CUT_TM_OPINS" "130 " "Implemented 130 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639079497265 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2892 " "Implemented 2892 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639079497265 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639079497265 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1639079497265 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1639079497265 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639079497265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 213 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 213 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639079497505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 09 14:51:37 2021 " "Processing ended: Thu Dec 09 14:51:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639079497505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639079497505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639079497505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639079497505 ""}
