<stg><name>compute</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2  %mac_vec_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mac_vec)

]]></Node>
<StgValue><ssdm name="mac_vec_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %mac_len_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mac_len)

]]></Node>
<StgValue><ssdm name="mac_len_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:5  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mac_vec_out, i32 %mac_vec_read)

]]></Node>
<StgValue><ssdm name="write_ln67"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %mac_len_out, i32 %mac_len_read)

]]></Node>
<StgValue><ssdm name="write_ln68"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i32* %mac_len, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %mac_vec, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i32* %mac_vec_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i32* %mac_len_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8  %in_rem_2 = mul i32 %mac_len_read, %mac_vec_read

]]></Node>
<StgValue><ssdm name="in_rem_2"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9  %add_ln73 = add i32 %in_rem_2, -1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10  %or_ln73 = or i32 %add_ln73, 1

]]></Node>
<StgValue><ssdm name="or_ln73"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11  %length = add i32 %or_ln73, 1

]]></Node>
<StgValue><ssdm name="length"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
entry:12  br label %0

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i32 [ 0, %entry ], [ %i, %1 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln75 = icmp eq i32 %i_0_i, %length

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add nsw i32 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln75, label %.preheader.i.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:0  %trunc_ln180 = trunc i32 %i_0_i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln180"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1  %lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %i_0_i, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="31">
<![CDATA[
_ifconv:2  %zext_ln180 = zext i31 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %p_inbuff_0_V_addr = getelementptr [3200 x i32]* %p_inbuff_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="p_inbuff_0_V_addr"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %p_inbuff_1_V_addr = getelementptr [3200 x i32]* %p_inbuff_1_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="p_inbuff_1_V_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:5  %p_inbuff_1_V_load = load i32* %p_inbuff_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_inbuff_1_V_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:6  %p_inbuff_0_V_load = load i32* %p_inbuff_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_inbuff_0_V_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %p_outbuff_0_V_addr = getelementptr [50 x i32]* %p_outbuff_0_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="p_outbuff_0_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %p_outbuff_1_V_addr = getelementptr [50 x i32]* %p_outbuff_1_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="p_outbuff_1_V_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
.preheader.i.preheader:0  %acc_0_i = alloca i32

]]></Node>
<StgValue><ssdm name="acc_0_i"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
.preheader.i.preheader:1  %vector_number_1 = alloca i32

]]></Node>
<StgValue><ssdm name="vector_number_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
.preheader.i.preheader:2  %vector_index_1 = alloca i32

]]></Node>
<StgValue><ssdm name="vector_index_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.preheader:3  store i32 0, i32* %vector_index_1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.preheader:4  store i32 0, i32* %vector_number_1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.preheader:5  store i32 0, i32* %acc_0_i

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:6  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:5  %p_inbuff_1_V_load = load i32* %p_inbuff_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_inbuff_1_V_load"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:6  %p_inbuff_0_V_load = load i32* %p_inbuff_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_inbuff_0_V_load"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %select_ln180 = select i1 %trunc_ln180, i32 %p_inbuff_1_V_load, i32 %p_inbuff_0_V_load

]]></Node>
<StgValue><ssdm name="select_ln180"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:10  br i1 %trunc_ln180, label %branch9.i, label %branch8.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch8.i:0  store i32 %select_ln180, i32* %p_outbuff_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
branch8.i:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch9.i:0  store i32 %select_ln180, i32* %p_outbuff_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
branch9.i:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %0

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i:0  %in_rem_0_i = phi i32 [ %in_rem, %6 ], [ %in_rem_2, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="in_rem_0_i"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:1  %icmp_ln86 = icmp sgt i32 %in_rem_0_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:2  br i1 %icmp_ln86, label %2, label %.exit

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln89 = icmp sgt i32 %in_rem_0_i, 6400

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="32">
<![CDATA[
:1  %trunc_ln86 = trunc i32 %in_rem_0_i to i13

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:2  %in_len = select i1 %icmp_ln89, i13 -1792, i13 %trunc_ln86

]]></Node>
<StgValue><ssdm name="in_len"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0  %i1_0_i = phi i13 [ 0, %2 ], [ %i_1, %._crit_edge.i ]

]]></Node>
<StgValue><ssdm name="i1_0_i"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %icmp_ln92 = icmp ult i13 %i1_0_i, %in_len

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln92, label %branch2.i, label %6

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch2.i:2  %lshr_ln1 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %i1_0_i, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="12">
<![CDATA[
branch2.i:3  %zext_ln215 = zext i12 %lshr_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2.i:4  %p_inbuff_0_V_addr_1 = getelementptr [3200 x i32]* %p_inbuff_0_V, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="p_inbuff_0_V_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="12">
<![CDATA[
branch2.i:5  %p_inbuff_0_V_load_1 = load i32* %p_inbuff_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_inbuff_0_V_load_1"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2.i:6  %p_inbuff_1_V_addr_1 = getelementptr [3200 x i32]* %p_inbuff_1_V, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="p_inbuff_1_V_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="12">
<![CDATA[
branch2.i:7  %p_inbuff_1_V_load_1 = load i32* %p_inbuff_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_inbuff_1_V_load_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %in_rem = add nsw i32 %in_rem_0_i, -6400

]]></Node>
<StgValue><ssdm name="in_rem"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="12">
<![CDATA[
branch2.i:5  %p_inbuff_0_V_load_1 = load i32* %p_inbuff_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_inbuff_0_V_load_1"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="12">
<![CDATA[
branch2.i:7  %p_inbuff_1_V_load_1 = load i32* %p_inbuff_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_inbuff_1_V_load_1"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2.i:8  %mul_ln95 = mul i32 %p_inbuff_1_V_load_1, %p_inbuff_0_V_load_1

]]></Node>
<StgValue><ssdm name="mul_ln95"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch2.i:0  %acc_0_i_load = load i32* %acc_0_i

]]></Node>
<StgValue><ssdm name="acc_0_i_load"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch2.i:1  %vector_index_1_load = load i32* %vector_index_1

]]></Node>
<StgValue><ssdm name="vector_index_1_load"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2.i:9  %acc = add i32 %mul_ln95, %acc_0_i_load

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2.i:10  %vector_index = add i32 %vector_index_1_load, 2

]]></Node>
<StgValue><ssdm name="vector_index"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2.i:11  %icmp_ln100 = icmp eq i32 %vector_index, %mac_len_read

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch2.i:12  br i1 %icmp_ln100, label %4, label %branch2.i.._crit_edge.i_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch2.i.._crit_edge.i_crit_edge:0  store i32 %vector_index, i32* %vector_index_1

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
branch2.i.._crit_edge.i_crit_edge:1  store i32 %acc, i32* %acc_0_i

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch2.i.._crit_edge.i_crit_edge:2  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %vector_number_1_load = load i32* %vector_number_1

]]></Node>
<StgValue><ssdm name="vector_number_1_load"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32">
<![CDATA[
:1  %trunc_ln180_1 = trunc i32 %vector_number_1_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln180_1"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %lshr_ln180_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %vector_number_1_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln180_1"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="31">
<![CDATA[
:3  %zext_ln180_1 = zext i31 %lshr_ln180_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_1"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %p_outbuff_0_V_addr_1 = getelementptr [50 x i32]* %p_outbuff_0_V, i64 0, i64 %zext_ln180_1

]]></Node>
<StgValue><ssdm name="p_outbuff_0_V_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %p_outbuff_1_V_addr_1 = getelementptr [50 x i32]* %p_outbuff_1_V, i64 0, i64 %zext_ln180_1

]]></Node>
<StgValue><ssdm name="p_outbuff_1_V_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %trunc_ln180_1, label %branch7.i, label %branch6.i

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch6.i:0  store i32 %acc, i32* %p_outbuff_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
<literal name="trunc_ln180_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
branch6.i:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch7.i:0  store i32 %acc, i32* %p_outbuff_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
<literal name="trunc_ln180_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch7.i:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %vector_number_1_load_1 = load i32* %vector_number_1

]]></Node>
<StgValue><ssdm name="vector_number_1_load_1"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %vector_number = add i32 %vector_number_1_load_1, 1

]]></Node>
<StgValue><ssdm name="vector_number"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:2  store i32 0, i32* %vector_index_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
:3  store i32 %vector_number, i32* %vector_number_1

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:4  store i32 0, i32* %acc_0_i

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge.i:0  %i_1 = add i13 %i1_0_i, 2

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="113" name="p_inbuff_0_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_inbuff_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="p_inbuff_1_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_inbuff_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="mac_vec" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="mac_vec"/></StgValue>
</port>
<port id="116" name="mac_len" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="mac_len"/></StgValue>
</port>
<port id="117" name="p_outbuff_0_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_outbuff_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="p_outbuff_1_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_outbuff_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="mac_vec_out" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="mac_vec_out"/></StgValue>
</port>
<port id="120" name="mac_len_out" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="mac_len_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="122" from="_ssdm_op_Read.ap_fifo.i32P" to="mac_vec_read" fromId="121" toId="9">
</dataflow>
<dataflow id="123" from="mac_vec" to="mac_vec_read" fromId="115" toId="9">
</dataflow>
<dataflow id="124" from="_ssdm_op_Read.ap_fifo.i32P" to="mac_len_read" fromId="121" toId="10">
</dataflow>
<dataflow id="125" from="mac_len" to="mac_len_read" fromId="116" toId="10">
</dataflow>
<dataflow id="127" from="_ssdm_op_Write.ap_fifo.i32P" to="write_ln67" fromId="126" toId="11">
</dataflow>
<dataflow id="128" from="mac_vec_out" to="write_ln67" fromId="119" toId="11">
</dataflow>
<dataflow id="129" from="mac_vec_read" to="write_ln67" fromId="9" toId="11">
</dataflow>
<dataflow id="130" from="_ssdm_op_Write.ap_fifo.i32P" to="write_ln68" fromId="126" toId="12">
</dataflow>
<dataflow id="131" from="mac_len_out" to="write_ln68" fromId="120" toId="12">
</dataflow>
<dataflow id="132" from="mac_len_read" to="write_ln68" fromId="10" toId="12">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="133" toId="13">
</dataflow>
<dataflow id="135" from="mac_len" to="specinterface_ln0" fromId="116" toId="13">
</dataflow>
<dataflow id="137" from="ap_fifo_str" to="specinterface_ln0" fromId="136" toId="13">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="13">
</dataflow>
<dataflow id="140" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="13">
</dataflow>
<dataflow id="142" from="p_str" to="specinterface_ln0" fromId="141" toId="13">
</dataflow>
<dataflow id="143" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="13">
</dataflow>
<dataflow id="144" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="13">
</dataflow>
<dataflow id="145" from="p_str" to="specinterface_ln0" fromId="141" toId="13">
</dataflow>
<dataflow id="146" from="p_str" to="specinterface_ln0" fromId="141" toId="13">
</dataflow>
<dataflow id="147" from="p_str" to="specinterface_ln0" fromId="141" toId="13">
</dataflow>
<dataflow id="149" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="13">
</dataflow>
<dataflow id="150" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="13">
</dataflow>
<dataflow id="152" from="StgValue_151" to="specinterface_ln0" fromId="151" toId="13">
</dataflow>
<dataflow id="153" from="StgValue_151" to="specinterface_ln0" fromId="151" toId="13">
</dataflow>
<dataflow id="154" from="p_str" to="specinterface_ln0" fromId="141" toId="13">
</dataflow>
<dataflow id="156" from="ScalarProp_str" to="specinterface_ln0" fromId="155" toId="13">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="133" toId="14">
</dataflow>
<dataflow id="158" from="mac_vec" to="specinterface_ln0" fromId="115" toId="14">
</dataflow>
<dataflow id="159" from="ap_fifo_str" to="specinterface_ln0" fromId="136" toId="14">
</dataflow>
<dataflow id="160" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="161" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="162" from="p_str" to="specinterface_ln0" fromId="141" toId="14">
</dataflow>
<dataflow id="163" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="164" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="165" from="p_str" to="specinterface_ln0" fromId="141" toId="14">
</dataflow>
<dataflow id="166" from="p_str" to="specinterface_ln0" fromId="141" toId="14">
</dataflow>
<dataflow id="167" from="p_str" to="specinterface_ln0" fromId="141" toId="14">
</dataflow>
<dataflow id="168" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="14">
</dataflow>
<dataflow id="169" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="14">
</dataflow>
<dataflow id="170" from="StgValue_151" to="specinterface_ln0" fromId="151" toId="14">
</dataflow>
<dataflow id="171" from="StgValue_151" to="specinterface_ln0" fromId="151" toId="14">
</dataflow>
<dataflow id="172" from="p_str" to="specinterface_ln0" fromId="141" toId="14">
</dataflow>
<dataflow id="173" from="ScalarProp_str" to="specinterface_ln0" fromId="155" toId="14">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="133" toId="15">
</dataflow>
<dataflow id="175" from="mac_vec_out" to="specinterface_ln0" fromId="119" toId="15">
</dataflow>
<dataflow id="176" from="ap_fifo_str" to="specinterface_ln0" fromId="136" toId="15">
</dataflow>
<dataflow id="177" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="15">
</dataflow>
<dataflow id="178" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="15">
</dataflow>
<dataflow id="179" from="p_str" to="specinterface_ln0" fromId="141" toId="15">
</dataflow>
<dataflow id="180" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="15">
</dataflow>
<dataflow id="181" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="15">
</dataflow>
<dataflow id="182" from="p_str" to="specinterface_ln0" fromId="141" toId="15">
</dataflow>
<dataflow id="183" from="p_str" to="specinterface_ln0" fromId="141" toId="15">
</dataflow>
<dataflow id="184" from="p_str" to="specinterface_ln0" fromId="141" toId="15">
</dataflow>
<dataflow id="185" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="15">
</dataflow>
<dataflow id="186" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="15">
</dataflow>
<dataflow id="187" from="StgValue_151" to="specinterface_ln0" fromId="151" toId="15">
</dataflow>
<dataflow id="188" from="StgValue_151" to="specinterface_ln0" fromId="151" toId="15">
</dataflow>
<dataflow id="189" from="p_str" to="specinterface_ln0" fromId="141" toId="15">
</dataflow>
<dataflow id="190" from="ScalarProp_str" to="specinterface_ln0" fromId="155" toId="15">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="133" toId="16">
</dataflow>
<dataflow id="192" from="mac_len_out" to="specinterface_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="193" from="ap_fifo_str" to="specinterface_ln0" fromId="136" toId="16">
</dataflow>
<dataflow id="194" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="16">
</dataflow>
<dataflow id="195" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="16">
</dataflow>
<dataflow id="196" from="p_str" to="specinterface_ln0" fromId="141" toId="16">
</dataflow>
<dataflow id="197" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="16">
</dataflow>
<dataflow id="198" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="16">
</dataflow>
<dataflow id="199" from="p_str" to="specinterface_ln0" fromId="141" toId="16">
</dataflow>
<dataflow id="200" from="p_str" to="specinterface_ln0" fromId="141" toId="16">
</dataflow>
<dataflow id="201" from="p_str" to="specinterface_ln0" fromId="141" toId="16">
</dataflow>
<dataflow id="202" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="16">
</dataflow>
<dataflow id="203" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="16">
</dataflow>
<dataflow id="204" from="StgValue_151" to="specinterface_ln0" fromId="151" toId="16">
</dataflow>
<dataflow id="205" from="StgValue_151" to="specinterface_ln0" fromId="151" toId="16">
</dataflow>
<dataflow id="206" from="p_str" to="specinterface_ln0" fromId="141" toId="16">
</dataflow>
<dataflow id="207" from="ScalarProp_str" to="specinterface_ln0" fromId="155" toId="16">
</dataflow>
<dataflow id="208" from="mac_len_read" to="in_rem_2" fromId="10" toId="17">
</dataflow>
<dataflow id="209" from="mac_vec_read" to="in_rem_2" fromId="9" toId="17">
</dataflow>
<dataflow id="210" from="in_rem_2" to="add_ln73" fromId="17" toId="18">
</dataflow>
<dataflow id="212" from="StgValue_211" to="add_ln73" fromId="211" toId="18">
</dataflow>
<dataflow id="213" from="add_ln73" to="or_ln73" fromId="18" toId="19">
</dataflow>
<dataflow id="215" from="StgValue_214" to="or_ln73" fromId="214" toId="19">
</dataflow>
<dataflow id="216" from="or_ln73" to="length" fromId="19" toId="20">
</dataflow>
<dataflow id="217" from="StgValue_214" to="length" fromId="214" toId="20">
</dataflow>
<dataflow id="218" from="StgValue_138" to="i_0_i" fromId="138" toId="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="219" from="br_ln75" to="i_0_i" fromId="21" toId="22">
</dataflow>
<dataflow id="220" from="i" to="i_0_i" fromId="24" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="221" from="br_ln75" to="i_0_i" fromId="50" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="222" from="i_0_i" to="icmp_ln75" fromId="22" toId="23">
</dataflow>
<dataflow id="223" from="length" to="icmp_ln75" fromId="20" toId="23">
</dataflow>
<dataflow id="224" from="i_0_i" to="i" fromId="22" toId="24">
</dataflow>
<dataflow id="225" from="StgValue_214" to="i" fromId="214" toId="24">
</dataflow>
<dataflow id="226" from="icmp_ln75" to="br_ln75" fromId="23" toId="25">
</dataflow>
<dataflow id="227" from="i_0_i" to="trunc_ln180" fromId="22" toId="26">
</dataflow>
<dataflow id="229" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="lshr_ln" fromId="228" toId="27">
</dataflow>
<dataflow id="230" from="i_0_i" to="lshr_ln" fromId="22" toId="27">
</dataflow>
<dataflow id="231" from="StgValue_214" to="lshr_ln" fromId="214" toId="27">
</dataflow>
<dataflow id="233" from="StgValue_232" to="lshr_ln" fromId="232" toId="27">
</dataflow>
<dataflow id="234" from="lshr_ln" to="zext_ln180" fromId="27" toId="28">
</dataflow>
<dataflow id="235" from="p_inbuff_0_V" to="p_inbuff_0_V_addr" fromId="113" toId="29">
</dataflow>
<dataflow id="237" from="StgValue_236" to="p_inbuff_0_V_addr" fromId="236" toId="29">
</dataflow>
<dataflow id="238" from="zext_ln180" to="p_inbuff_0_V_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="239" from="p_inbuff_1_V" to="p_inbuff_1_V_addr" fromId="114" toId="30">
</dataflow>
<dataflow id="240" from="StgValue_236" to="p_inbuff_1_V_addr" fromId="236" toId="30">
</dataflow>
<dataflow id="241" from="zext_ln180" to="p_inbuff_1_V_addr" fromId="28" toId="30">
</dataflow>
<dataflow id="242" from="p_inbuff_1_V_addr" to="p_inbuff_1_V_load" fromId="30" toId="31">
</dataflow>
<dataflow id="243" from="p_inbuff_0_V_addr" to="p_inbuff_0_V_load" fromId="29" toId="32">
</dataflow>
<dataflow id="244" from="p_outbuff_0_V" to="p_outbuff_0_V_addr" fromId="117" toId="33">
</dataflow>
<dataflow id="245" from="StgValue_236" to="p_outbuff_0_V_addr" fromId="236" toId="33">
</dataflow>
<dataflow id="246" from="zext_ln180" to="p_outbuff_0_V_addr" fromId="28" toId="33">
</dataflow>
<dataflow id="247" from="p_outbuff_1_V" to="p_outbuff_1_V_addr" fromId="118" toId="34">
</dataflow>
<dataflow id="248" from="StgValue_236" to="p_outbuff_1_V_addr" fromId="236" toId="34">
</dataflow>
<dataflow id="249" from="zext_ln180" to="p_outbuff_1_V_addr" fromId="28" toId="34">
</dataflow>
<dataflow id="250" from="StgValue_214" to="acc_0_i" fromId="214" toId="35">
</dataflow>
<dataflow id="251" from="StgValue_214" to="vector_number_1" fromId="214" toId="36">
</dataflow>
<dataflow id="252" from="StgValue_214" to="vector_index_1" fromId="214" toId="37">
</dataflow>
<dataflow id="253" from="StgValue_138" to="store_ln86" fromId="138" toId="38">
</dataflow>
<dataflow id="254" from="vector_index_1" to="store_ln86" fromId="37" toId="38">
</dataflow>
<dataflow id="255" from="StgValue_138" to="store_ln86" fromId="138" toId="39">
</dataflow>
<dataflow id="256" from="vector_number_1" to="store_ln86" fromId="36" toId="39">
</dataflow>
<dataflow id="257" from="StgValue_138" to="store_ln86" fromId="138" toId="40">
</dataflow>
<dataflow id="258" from="acc_0_i" to="store_ln86" fromId="35" toId="40">
</dataflow>
<dataflow id="259" from="p_inbuff_1_V_addr" to="p_inbuff_1_V_load" fromId="30" toId="42">
</dataflow>
<dataflow id="260" from="p_inbuff_0_V_addr" to="p_inbuff_0_V_load" fromId="29" toId="43">
</dataflow>
<dataflow id="261" from="trunc_ln180" to="select_ln180" fromId="26" toId="44">
</dataflow>
<dataflow id="262" from="p_inbuff_1_V_load" to="select_ln180" fromId="42" toId="44">
</dataflow>
<dataflow id="263" from="p_inbuff_0_V_load" to="select_ln180" fromId="43" toId="44">
</dataflow>
<dataflow id="264" from="trunc_ln180" to="br_ln76" fromId="26" toId="45">
</dataflow>
<dataflow id="265" from="select_ln180" to="store_ln76" fromId="44" toId="46">
</dataflow>
<dataflow id="266" from="p_outbuff_0_V_addr" to="store_ln76" fromId="33" toId="46">
</dataflow>
<dataflow id="267" from="select_ln180" to="store_ln76" fromId="44" toId="48">
</dataflow>
<dataflow id="268" from="p_outbuff_1_V_addr" to="store_ln76" fromId="34" toId="48">
</dataflow>
<dataflow id="269" from="in_rem" to="in_rem_0_i" fromId="68" toId="51">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="270" from="br_ln86" to="in_rem_0_i" fromId="69" toId="51">
<BackEdge/>
</dataflow>
<dataflow id="271" from="in_rem_2" to="in_rem_0_i" fromId="17" toId="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="272" from="br_ln86" to="in_rem_0_i" fromId="41" toId="51">
</dataflow>
<dataflow id="273" from="in_rem_0_i" to="icmp_ln86" fromId="51" toId="52">
</dataflow>
<dataflow id="274" from="StgValue_138" to="icmp_ln86" fromId="138" toId="52">
</dataflow>
<dataflow id="275" from="icmp_ln86" to="br_ln86" fromId="52" toId="53">
</dataflow>
<dataflow id="276" from="in_rem_0_i" to="icmp_ln89" fromId="51" toId="54">
</dataflow>
<dataflow id="278" from="StgValue_277" to="icmp_ln89" fromId="277" toId="54">
</dataflow>
<dataflow id="279" from="in_rem_0_i" to="trunc_ln86" fromId="51" toId="55">
</dataflow>
<dataflow id="280" from="icmp_ln89" to="in_len" fromId="54" toId="56">
</dataflow>
<dataflow id="282" from="StgValue_281" to="in_len" fromId="281" toId="56">
</dataflow>
<dataflow id="283" from="trunc_ln86" to="in_len" fromId="55" toId="56">
</dataflow>
<dataflow id="285" from="StgValue_284" to="i1_0_i" fromId="284" toId="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="286" from="br_ln92" to="i1_0_i" fromId="57" toId="59">
</dataflow>
<dataflow id="287" from="i_1" to="i1_0_i" fromId="99" toId="59">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="288" from="br_ln92" to="i1_0_i" fromId="100" toId="59">
<BackEdge/>
</dataflow>
<dataflow id="289" from="i1_0_i" to="icmp_ln92" fromId="59" toId="60">
</dataflow>
<dataflow id="290" from="in_len" to="icmp_ln92" fromId="56" toId="60">
</dataflow>
<dataflow id="291" from="icmp_ln92" to="br_ln92" fromId="60" toId="61">
</dataflow>
<dataflow id="293" from="_ssdm_op_PartSelect.i12.i13.i32.i32" to="lshr_ln1" fromId="292" toId="62">
</dataflow>
<dataflow id="294" from="i1_0_i" to="lshr_ln1" fromId="59" toId="62">
</dataflow>
<dataflow id="295" from="StgValue_214" to="lshr_ln1" fromId="214" toId="62">
</dataflow>
<dataflow id="297" from="StgValue_296" to="lshr_ln1" fromId="296" toId="62">
</dataflow>
<dataflow id="298" from="lshr_ln1" to="zext_ln215" fromId="62" toId="63">
</dataflow>
<dataflow id="299" from="p_inbuff_0_V" to="p_inbuff_0_V_addr_1" fromId="113" toId="64">
</dataflow>
<dataflow id="300" from="StgValue_236" to="p_inbuff_0_V_addr_1" fromId="236" toId="64">
</dataflow>
<dataflow id="301" from="zext_ln215" to="p_inbuff_0_V_addr_1" fromId="63" toId="64">
</dataflow>
<dataflow id="302" from="p_inbuff_0_V_addr_1" to="p_inbuff_0_V_load_1" fromId="64" toId="65">
</dataflow>
<dataflow id="303" from="p_inbuff_1_V" to="p_inbuff_1_V_addr_1" fromId="114" toId="66">
</dataflow>
<dataflow id="304" from="StgValue_236" to="p_inbuff_1_V_addr_1" fromId="236" toId="66">
</dataflow>
<dataflow id="305" from="zext_ln215" to="p_inbuff_1_V_addr_1" fromId="63" toId="66">
</dataflow>
<dataflow id="306" from="p_inbuff_1_V_addr_1" to="p_inbuff_1_V_load_1" fromId="66" toId="67">
</dataflow>
<dataflow id="307" from="in_rem_0_i" to="in_rem" fromId="51" toId="68">
</dataflow>
<dataflow id="309" from="StgValue_308" to="in_rem" fromId="308" toId="68">
</dataflow>
<dataflow id="310" from="p_inbuff_0_V_addr_1" to="p_inbuff_0_V_load_1" fromId="64" toId="70">
</dataflow>
<dataflow id="311" from="p_inbuff_1_V_addr_1" to="p_inbuff_1_V_load_1" fromId="66" toId="71">
</dataflow>
<dataflow id="312" from="p_inbuff_1_V_load_1" to="mul_ln95" fromId="71" toId="72">
</dataflow>
<dataflow id="313" from="p_inbuff_0_V_load_1" to="mul_ln95" fromId="70" toId="72">
</dataflow>
<dataflow id="314" from="acc_0_i" to="acc_0_i_load" fromId="35" toId="73">
</dataflow>
<dataflow id="315" from="vector_index_1" to="vector_index_1_load" fromId="37" toId="74">
</dataflow>
<dataflow id="316" from="mul_ln95" to="acc" fromId="72" toId="75">
</dataflow>
<dataflow id="317" from="acc_0_i_load" to="acc" fromId="73" toId="75">
</dataflow>
<dataflow id="318" from="vector_index_1_load" to="vector_index" fromId="74" toId="76">
</dataflow>
<dataflow id="319" from="StgValue_148" to="vector_index" fromId="148" toId="76">
</dataflow>
<dataflow id="320" from="vector_index" to="icmp_ln100" fromId="76" toId="77">
</dataflow>
<dataflow id="321" from="mac_len_read" to="icmp_ln100" fromId="10" toId="77">
</dataflow>
<dataflow id="322" from="icmp_ln100" to="br_ln100" fromId="77" toId="78">
</dataflow>
<dataflow id="323" from="vector_index" to="store_ln100" fromId="76" toId="79">
</dataflow>
<dataflow id="324" from="vector_index_1" to="store_ln100" fromId="37" toId="79">
</dataflow>
<dataflow id="325" from="acc" to="store_ln100" fromId="75" toId="80">
</dataflow>
<dataflow id="326" from="acc_0_i" to="store_ln100" fromId="35" toId="80">
</dataflow>
<dataflow id="327" from="vector_number_1" to="vector_number_1_load" fromId="36" toId="82">
</dataflow>
<dataflow id="328" from="vector_number_1_load" to="trunc_ln180_1" fromId="82" toId="83">
</dataflow>
<dataflow id="329" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="lshr_ln180_1" fromId="228" toId="84">
</dataflow>
<dataflow id="330" from="vector_number_1_load" to="lshr_ln180_1" fromId="82" toId="84">
</dataflow>
<dataflow id="331" from="StgValue_214" to="lshr_ln180_1" fromId="214" toId="84">
</dataflow>
<dataflow id="332" from="StgValue_232" to="lshr_ln180_1" fromId="232" toId="84">
</dataflow>
<dataflow id="333" from="lshr_ln180_1" to="zext_ln180_1" fromId="84" toId="85">
</dataflow>
<dataflow id="334" from="p_outbuff_0_V" to="p_outbuff_0_V_addr_1" fromId="117" toId="86">
</dataflow>
<dataflow id="335" from="StgValue_236" to="p_outbuff_0_V_addr_1" fromId="236" toId="86">
</dataflow>
<dataflow id="336" from="zext_ln180_1" to="p_outbuff_0_V_addr_1" fromId="85" toId="86">
</dataflow>
<dataflow id="337" from="p_outbuff_1_V" to="p_outbuff_1_V_addr_1" fromId="118" toId="87">
</dataflow>
<dataflow id="338" from="StgValue_236" to="p_outbuff_1_V_addr_1" fromId="236" toId="87">
</dataflow>
<dataflow id="339" from="zext_ln180_1" to="p_outbuff_1_V_addr_1" fromId="85" toId="87">
</dataflow>
<dataflow id="340" from="trunc_ln180_1" to="br_ln101" fromId="83" toId="88">
</dataflow>
<dataflow id="341" from="acc" to="store_ln101" fromId="75" toId="89">
</dataflow>
<dataflow id="342" from="p_outbuff_0_V_addr_1" to="store_ln101" fromId="86" toId="89">
</dataflow>
<dataflow id="343" from="acc" to="store_ln101" fromId="75" toId="91">
</dataflow>
<dataflow id="344" from="p_outbuff_1_V_addr_1" to="store_ln101" fromId="87" toId="91">
</dataflow>
<dataflow id="345" from="vector_number_1" to="vector_number_1_load_1" fromId="36" toId="93">
</dataflow>
<dataflow id="346" from="vector_number_1_load_1" to="vector_number" fromId="93" toId="94">
</dataflow>
<dataflow id="347" from="StgValue_214" to="vector_number" fromId="214" toId="94">
</dataflow>
<dataflow id="348" from="StgValue_138" to="store_ln106" fromId="138" toId="95">
</dataflow>
<dataflow id="349" from="vector_index_1" to="store_ln106" fromId="37" toId="95">
</dataflow>
<dataflow id="350" from="vector_number" to="store_ln106" fromId="94" toId="96">
</dataflow>
<dataflow id="351" from="vector_number_1" to="store_ln106" fromId="36" toId="96">
</dataflow>
<dataflow id="352" from="StgValue_138" to="store_ln106" fromId="138" toId="97">
</dataflow>
<dataflow id="353" from="acc_0_i" to="store_ln106" fromId="35" toId="97">
</dataflow>
<dataflow id="354" from="i1_0_i" to="i_1" fromId="59" toId="99">
</dataflow>
<dataflow id="356" from="StgValue_355" to="i_1" fromId="355" toId="99">
</dataflow>
<dataflow id="357" from="icmp_ln75" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="358" from="trunc_ln180" to="StgValue_4" fromId="26" toId="4">
</dataflow>
<dataflow id="359" from="icmp_ln86" to="StgValue_5" fromId="52" toId="5">
</dataflow>
<dataflow id="360" from="icmp_ln92" to="StgValue_6" fromId="60" toId="6">
</dataflow>
<dataflow id="361" from="icmp_ln100" to="StgValue_8" fromId="77" toId="8">
</dataflow>
<dataflow id="362" from="trunc_ln180_1" to="StgValue_8" fromId="83" toId="8">
</dataflow>
</dataflows>


</stg>
