Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar  6 22:12:06 2023
| Host         : DEDSEC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 23 register/latch pins with no clock driven by root clock pin: i2s/bclk_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     69.257        0.000                      0                  101        0.266        0.000                      0                  101        7.000        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in_50M            {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0  {0.000 35.429}       70.857          14.113          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_50M                                                                                                                                                              7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       94.042        0.000                      0                   96        0.266        0.000                      0                   96       49.500        0.000                       0                    52  
  clk_out2_clk_wiz_0       69.257        0.000                      0                    5        0.280        0.000                      0                    5       34.929        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_50M
  To Clock:  clk_in_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       94.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.042ns  (required time - arrival time)
  Source:                 osc1/runTick_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.671ns (31.215%)  route 3.682ns (68.785%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 98.171 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.757    -1.116    osc1/clk_out1
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.660 f  osc1/runTick_reg[15]/Q
                         net (fo=2, routed)           1.108     0.448    osc1/runTick_reg[15]
    SLICE_X41Y5          LUT3 (Prop_lut3_I2_O)        0.124     0.572 r  osc1/runTick0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.572    osc1/runTick0_carry__0_i_3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.122 r  osc1/runTick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.122    osc1/runTick0_carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.350 r  osc1/runTick0_carry__1/CO[2]
                         net (fo=17, routed)          1.025     2.375    osc1/runTick0_carry__1_n_1
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.313     2.688 r  osc1/runTick[0]_i_1/O
                         net (fo=32, routed)          1.549     4.237    osc1/runTick[0]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  osc1/runTick_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.580    98.171    osc1/clk_out1
    SLICE_X40Y2          FDRE                                         r  osc1/runTick_reg[0]/C
                         clock pessimism              0.689    98.860    
                         clock uncertainty           -0.152    98.708    
    SLICE_X40Y2          FDRE (Setup_fdre_C_R)       -0.429    98.279    osc1/runTick_reg[0]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 94.042    

Slack (MET) :             94.042ns  (required time - arrival time)
  Source:                 osc1/runTick_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.671ns (31.215%)  route 3.682ns (68.785%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 98.171 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.757    -1.116    osc1/clk_out1
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.660 f  osc1/runTick_reg[15]/Q
                         net (fo=2, routed)           1.108     0.448    osc1/runTick_reg[15]
    SLICE_X41Y5          LUT3 (Prop_lut3_I2_O)        0.124     0.572 r  osc1/runTick0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.572    osc1/runTick0_carry__0_i_3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.122 r  osc1/runTick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.122    osc1/runTick0_carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.350 r  osc1/runTick0_carry__1/CO[2]
                         net (fo=17, routed)          1.025     2.375    osc1/runTick0_carry__1_n_1
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.313     2.688 r  osc1/runTick[0]_i_1/O
                         net (fo=32, routed)          1.549     4.237    osc1/runTick[0]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  osc1/runTick_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.580    98.171    osc1/clk_out1
    SLICE_X40Y2          FDRE                                         r  osc1/runTick_reg[1]/C
                         clock pessimism              0.689    98.860    
                         clock uncertainty           -0.152    98.708    
    SLICE_X40Y2          FDRE (Setup_fdre_C_R)       -0.429    98.279    osc1/runTick_reg[1]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 94.042    

Slack (MET) :             94.042ns  (required time - arrival time)
  Source:                 osc1/runTick_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.671ns (31.215%)  route 3.682ns (68.785%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 98.171 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.757    -1.116    osc1/clk_out1
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.660 f  osc1/runTick_reg[15]/Q
                         net (fo=2, routed)           1.108     0.448    osc1/runTick_reg[15]
    SLICE_X41Y5          LUT3 (Prop_lut3_I2_O)        0.124     0.572 r  osc1/runTick0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.572    osc1/runTick0_carry__0_i_3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.122 r  osc1/runTick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.122    osc1/runTick0_carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.350 r  osc1/runTick0_carry__1/CO[2]
                         net (fo=17, routed)          1.025     2.375    osc1/runTick0_carry__1_n_1
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.313     2.688 r  osc1/runTick[0]_i_1/O
                         net (fo=32, routed)          1.549     4.237    osc1/runTick[0]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  osc1/runTick_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.580    98.171    osc1/clk_out1
    SLICE_X40Y2          FDRE                                         r  osc1/runTick_reg[2]/C
                         clock pessimism              0.689    98.860    
                         clock uncertainty           -0.152    98.708    
    SLICE_X40Y2          FDRE (Setup_fdre_C_R)       -0.429    98.279    osc1/runTick_reg[2]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 94.042    

Slack (MET) :             94.042ns  (required time - arrival time)
  Source:                 osc1/runTick_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.671ns (31.215%)  route 3.682ns (68.785%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 98.171 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.757    -1.116    osc1/clk_out1
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.660 f  osc1/runTick_reg[15]/Q
                         net (fo=2, routed)           1.108     0.448    osc1/runTick_reg[15]
    SLICE_X41Y5          LUT3 (Prop_lut3_I2_O)        0.124     0.572 r  osc1/runTick0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.572    osc1/runTick0_carry__0_i_3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.122 r  osc1/runTick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.122    osc1/runTick0_carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.350 r  osc1/runTick0_carry__1/CO[2]
                         net (fo=17, routed)          1.025     2.375    osc1/runTick0_carry__1_n_1
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.313     2.688 r  osc1/runTick[0]_i_1/O
                         net (fo=32, routed)          1.549     4.237    osc1/runTick[0]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  osc1/runTick_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.580    98.171    osc1/clk_out1
    SLICE_X40Y2          FDRE                                         r  osc1/runTick_reg[3]/C
                         clock pessimism              0.689    98.860    
                         clock uncertainty           -0.152    98.708    
    SLICE_X40Y2          FDRE (Setup_fdre_C_R)       -0.429    98.279    osc1/runTick_reg[3]
  -------------------------------------------------------------------
                         required time                         98.279    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                 94.042    

Slack (MET) :             94.182ns  (required time - arrival time)
  Source:                 osc1/runTick_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.671ns (32.059%)  route 3.541ns (67.941%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 98.170 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.757    -1.116    osc1/clk_out1
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.660 f  osc1/runTick_reg[15]/Q
                         net (fo=2, routed)           1.108     0.448    osc1/runTick_reg[15]
    SLICE_X41Y5          LUT3 (Prop_lut3_I2_O)        0.124     0.572 r  osc1/runTick0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.572    osc1/runTick0_carry__0_i_3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.122 r  osc1/runTick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.122    osc1/runTick0_carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.350 r  osc1/runTick0_carry__1/CO[2]
                         net (fo=17, routed)          1.025     2.375    osc1/runTick0_carry__1_n_1
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.313     2.688 r  osc1/runTick[0]_i_1/O
                         net (fo=32, routed)          1.408     4.096    osc1/runTick[0]_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  osc1/runTick_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.579    98.170    osc1/clk_out1
    SLICE_X40Y3          FDRE                                         r  osc1/runTick_reg[4]/C
                         clock pessimism              0.689    98.859    
                         clock uncertainty           -0.152    98.707    
    SLICE_X40Y3          FDRE (Setup_fdre_C_R)       -0.429    98.278    osc1/runTick_reg[4]
  -------------------------------------------------------------------
                         required time                         98.278    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 94.182    

Slack (MET) :             94.182ns  (required time - arrival time)
  Source:                 osc1/runTick_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.671ns (32.059%)  route 3.541ns (67.941%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 98.170 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.757    -1.116    osc1/clk_out1
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.660 f  osc1/runTick_reg[15]/Q
                         net (fo=2, routed)           1.108     0.448    osc1/runTick_reg[15]
    SLICE_X41Y5          LUT3 (Prop_lut3_I2_O)        0.124     0.572 r  osc1/runTick0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.572    osc1/runTick0_carry__0_i_3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.122 r  osc1/runTick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.122    osc1/runTick0_carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.350 r  osc1/runTick0_carry__1/CO[2]
                         net (fo=17, routed)          1.025     2.375    osc1/runTick0_carry__1_n_1
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.313     2.688 r  osc1/runTick[0]_i_1/O
                         net (fo=32, routed)          1.408     4.096    osc1/runTick[0]_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  osc1/runTick_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.579    98.170    osc1/clk_out1
    SLICE_X40Y3          FDRE                                         r  osc1/runTick_reg[5]/C
                         clock pessimism              0.689    98.859    
                         clock uncertainty           -0.152    98.707    
    SLICE_X40Y3          FDRE (Setup_fdre_C_R)       -0.429    98.278    osc1/runTick_reg[5]
  -------------------------------------------------------------------
                         required time                         98.278    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 94.182    

Slack (MET) :             94.182ns  (required time - arrival time)
  Source:                 osc1/runTick_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.671ns (32.059%)  route 3.541ns (67.941%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 98.170 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.757    -1.116    osc1/clk_out1
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.660 f  osc1/runTick_reg[15]/Q
                         net (fo=2, routed)           1.108     0.448    osc1/runTick_reg[15]
    SLICE_X41Y5          LUT3 (Prop_lut3_I2_O)        0.124     0.572 r  osc1/runTick0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.572    osc1/runTick0_carry__0_i_3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.122 r  osc1/runTick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.122    osc1/runTick0_carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.350 r  osc1/runTick0_carry__1/CO[2]
                         net (fo=17, routed)          1.025     2.375    osc1/runTick0_carry__1_n_1
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.313     2.688 r  osc1/runTick[0]_i_1/O
                         net (fo=32, routed)          1.408     4.096    osc1/runTick[0]_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  osc1/runTick_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.579    98.170    osc1/clk_out1
    SLICE_X40Y3          FDRE                                         r  osc1/runTick_reg[6]/C
                         clock pessimism              0.689    98.859    
                         clock uncertainty           -0.152    98.707    
    SLICE_X40Y3          FDRE (Setup_fdre_C_R)       -0.429    98.278    osc1/runTick_reg[6]
  -------------------------------------------------------------------
                         required time                         98.278    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 94.182    

Slack (MET) :             94.182ns  (required time - arrival time)
  Source:                 osc1/runTick_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.671ns (32.059%)  route 3.541ns (67.941%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 98.170 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.757    -1.116    osc1/clk_out1
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.660 f  osc1/runTick_reg[15]/Q
                         net (fo=2, routed)           1.108     0.448    osc1/runTick_reg[15]
    SLICE_X41Y5          LUT3 (Prop_lut3_I2_O)        0.124     0.572 r  osc1/runTick0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.572    osc1/runTick0_carry__0_i_3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.122 r  osc1/runTick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.122    osc1/runTick0_carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.350 r  osc1/runTick0_carry__1/CO[2]
                         net (fo=17, routed)          1.025     2.375    osc1/runTick0_carry__1_n_1
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.313     2.688 r  osc1/runTick[0]_i_1/O
                         net (fo=32, routed)          1.408     4.096    osc1/runTick[0]_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  osc1/runTick_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.579    98.170    osc1/clk_out1
    SLICE_X40Y3          FDRE                                         r  osc1/runTick_reg[7]/C
                         clock pessimism              0.689    98.859    
                         clock uncertainty           -0.152    98.707    
    SLICE_X40Y3          FDRE (Setup_fdre_C_R)       -0.429    98.278    osc1/runTick_reg[7]
  -------------------------------------------------------------------
                         required time                         98.278    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 94.182    

Slack (MET) :             94.332ns  (required time - arrival time)
  Source:                 osc1/runTick_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.671ns (33.014%)  route 3.390ns (66.986%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 98.170 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.757    -1.116    osc1/clk_out1
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.660 f  osc1/runTick_reg[15]/Q
                         net (fo=2, routed)           1.108     0.448    osc1/runTick_reg[15]
    SLICE_X41Y5          LUT3 (Prop_lut3_I2_O)        0.124     0.572 r  osc1/runTick0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.572    osc1/runTick0_carry__0_i_3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.122 r  osc1/runTick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.122    osc1/runTick0_carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.350 r  osc1/runTick0_carry__1/CO[2]
                         net (fo=17, routed)          1.025     2.375    osc1/runTick0_carry__1_n_1
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.313     2.688 r  osc1/runTick[0]_i_1/O
                         net (fo=32, routed)          1.258     3.945    osc1/runTick[0]_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  osc1/runTick_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.579    98.170    osc1/clk_out1
    SLICE_X40Y4          FDRE                                         r  osc1/runTick_reg[10]/C
                         clock pessimism              0.689    98.859    
                         clock uncertainty           -0.152    98.707    
    SLICE_X40Y4          FDRE (Setup_fdre_C_R)       -0.429    98.278    osc1/runTick_reg[10]
  -------------------------------------------------------------------
                         required time                         98.278    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                 94.332    

Slack (MET) :             94.332ns  (required time - arrival time)
  Source:                 osc1/runTick_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.671ns (33.014%)  route 3.390ns (66.986%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.830ns = ( 98.170 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.116ns
    Clock Pessimism Removal (CPR):    0.689ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.757    -1.116    osc1/clk_out1
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.660 f  osc1/runTick_reg[15]/Q
                         net (fo=2, routed)           1.108     0.448    osc1/runTick_reg[15]
    SLICE_X41Y5          LUT3 (Prop_lut3_I2_O)        0.124     0.572 r  osc1/runTick0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.572    osc1/runTick0_carry__0_i_3_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.122 r  osc1/runTick0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.122    osc1/runTick0_carry__0_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.350 r  osc1/runTick0_carry__1/CO[2]
                         net (fo=17, routed)          1.025     2.375    osc1/runTick0_carry__1_n_1
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.313     2.688 r  osc1/runTick[0]_i_1/O
                         net (fo=32, routed)          1.258     3.945    osc1/runTick[0]_i_1_n_0
    SLICE_X40Y4          FDRE                                         r  osc1/runTick_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          1.579    98.170    osc1/clk_out1
    SLICE_X40Y4          FDRE                                         r  osc1/runTick_reg[11]/C
                         clock pessimism              0.689    98.859    
                         clock uncertainty           -0.152    98.707    
    SLICE_X40Y4          FDRE (Setup_fdre_C_R)       -0.429    98.278    osc1/runTick_reg[11]
  -------------------------------------------------------------------
                         required time                         98.278    
                         arrival time                          -3.945    
  -------------------------------------------------------------------
                         slack                                 94.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 osc1/idx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/idx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.227ns (63.490%)  route 0.131ns (36.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.588    -0.526    osc1/clk_out1
    SLICE_X37Y13         FDRE                                         r  osc1/idx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.398 r  osc1/idx_reg[7]/Q
                         net (fo=32, routed)          0.131    -0.268    osc1/idx_reg_n_0_[7]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.099    -0.169 r  osc1/idx[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    osc1/idx[1]
    SLICE_X37Y13         FDRE                                         r  osc1/idx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.856    -0.760    osc1/clk_out1
    SLICE_X37Y13         FDRE                                         r  osc1/idx_reg[1]/C
                         clock pessimism              0.233    -0.526    
    SLICE_X37Y13         FDRE (Hold_fdre_C_D)         0.092    -0.434    osc1/idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 osc1/runTick_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.594    -0.520    osc1/clk_out1
    SLICE_X40Y4          FDRE                                         r  osc1/runTick_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  osc1/runTick_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.247    osc1/runTick_reg[10]
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.136 r  osc1/runTick_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.136    osc1/runTick_reg[8]_i_1_n_5
    SLICE_X40Y4          FDRE                                         r  osc1/runTick_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.863    -0.753    osc1/clk_out1
    SLICE_X40Y4          FDRE                                         r  osc1/runTick_reg[10]/C
                         clock pessimism              0.232    -0.520    
    SLICE_X40Y4          FDRE (Hold_fdre_C_D)         0.105    -0.415    osc1/runTick_reg[10]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 osc1/runTick_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.594    -0.520    osc1/clk_out1
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  osc1/runTick_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.247    osc1/runTick_reg[14]
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.136 r  osc1/runTick_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.136    osc1/runTick_reg[12]_i_1_n_5
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.863    -0.753    osc1/clk_out1
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[14]/C
                         clock pessimism              0.232    -0.520    
    SLICE_X40Y5          FDRE (Hold_fdre_C_D)         0.105    -0.415    osc1/runTick_reg[14]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 osc1/runTick_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.594    -0.520    osc1/clk_out1
    SLICE_X40Y6          FDRE                                         r  osc1/runTick_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  osc1/runTick_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.246    osc1/runTick_reg[18]
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.135 r  osc1/runTick_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.135    osc1/runTick_reg[16]_i_1_n_5
    SLICE_X40Y6          FDRE                                         r  osc1/runTick_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.863    -0.753    osc1/clk_out1
    SLICE_X40Y6          FDRE                                         r  osc1/runTick_reg[18]/C
                         clock pessimism              0.232    -0.520    
    SLICE_X40Y6          FDRE (Hold_fdre_C_D)         0.105    -0.415    osc1/runTick_reg[18]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 osc1/runTick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.593    -0.521    osc1/clk_out1
    SLICE_X40Y7          FDRE                                         r  osc1/runTick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  osc1/runTick_reg[22]/Q
                         net (fo=2, routed)           0.134    -0.247    osc1/runTick_reg[22]
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.136 r  osc1/runTick_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.136    osc1/runTick_reg[20]_i_1_n_5
    SLICE_X40Y7          FDRE                                         r  osc1/runTick_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.862    -0.754    osc1/clk_out1
    SLICE_X40Y7          FDRE                                         r  osc1/runTick_reg[22]/C
                         clock pessimism              0.232    -0.521    
    SLICE_X40Y7          FDRE (Hold_fdre_C_D)         0.105    -0.416    osc1/runTick_reg[22]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 osc1/runTick_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.593    -0.521    osc1/clk_out1
    SLICE_X40Y8          FDRE                                         r  osc1/runTick_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  osc1/runTick_reg[26]/Q
                         net (fo=2, routed)           0.134    -0.247    osc1/runTick_reg[26]
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.136 r  osc1/runTick_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.136    osc1/runTick_reg[24]_i_1_n_5
    SLICE_X40Y8          FDRE                                         r  osc1/runTick_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.862    -0.754    osc1/clk_out1
    SLICE_X40Y8          FDRE                                         r  osc1/runTick_reg[26]/C
                         clock pessimism              0.232    -0.521    
    SLICE_X40Y8          FDRE (Hold_fdre_C_D)         0.105    -0.416    osc1/runTick_reg[26]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 osc1/runTick_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.593    -0.521    osc1/clk_out1
    SLICE_X40Y9          FDRE                                         r  osc1/runTick_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  osc1/runTick_reg[30]/Q
                         net (fo=2, routed)           0.134    -0.247    osc1/runTick_reg[30]
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.136 r  osc1/runTick_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.136    osc1/runTick_reg[28]_i_1_n_5
    SLICE_X40Y9          FDRE                                         r  osc1/runTick_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.862    -0.754    osc1/clk_out1
    SLICE_X40Y9          FDRE                                         r  osc1/runTick_reg[30]/C
                         clock pessimism              0.232    -0.521    
    SLICE_X40Y9          FDRE (Hold_fdre_C_D)         0.105    -0.416    osc1/runTick_reg[30]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 osc1/runTick_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.594    -0.520    osc1/clk_out1
    SLICE_X40Y4          FDRE                                         r  osc1/runTick_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  osc1/runTick_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.247    osc1/runTick_reg[10]
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.103 r  osc1/runTick_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.103    osc1/runTick_reg[8]_i_1_n_4
    SLICE_X40Y4          FDRE                                         r  osc1/runTick_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.863    -0.753    osc1/clk_out1
    SLICE_X40Y4          FDRE                                         r  osc1/runTick_reg[11]/C
                         clock pessimism              0.232    -0.520    
    SLICE_X40Y4          FDRE (Hold_fdre_C_D)         0.105    -0.415    osc1/runTick_reg[11]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 osc1/runTick_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.594    -0.520    osc1/clk_out1
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  osc1/runTick_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.247    osc1/runTick_reg[14]
    SLICE_X40Y5          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.103 r  osc1/runTick_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.103    osc1/runTick_reg[12]_i_1_n_4
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.863    -0.753    osc1/clk_out1
    SLICE_X40Y5          FDRE                                         r  osc1/runTick_reg[15]/C
                         clock pessimism              0.232    -0.520    
    SLICE_X40Y5          FDRE (Hold_fdre_C_D)         0.105    -0.415    osc1/runTick_reg[15]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 osc1/runTick_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/runTick_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.594    -0.520    osc1/clk_out1
    SLICE_X40Y6          FDRE                                         r  osc1/runTick_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  osc1/runTick_reg[18]/Q
                         net (fo=2, routed)           0.134    -0.246    osc1/runTick_reg[18]
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.102 r  osc1/runTick_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.102    osc1/runTick_reg[16]_i_1_n_4
    SLICE_X40Y6          FDRE                                         r  osc1/runTick_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=50, routed)          0.863    -0.753    osc1/clk_out1
    SLICE_X40Y6          FDRE                                         r  osc1/runTick_reg[19]/C
                         clock pessimism              0.232    -0.520    
    SLICE_X40Y6          FDRE (Hold_fdre_C_D)         0.105    -0.415    osc1/runTick_reg[19]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   cw0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X36Y4      osc1/holdTick_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y14     osc1/idx_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y16     osc1/idx_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y15     osc1/idx_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y15     osc1/idx_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y14     osc1/idx_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y16     osc1/idx_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y16     osc1/idx_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y4      osc1/holdTick_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y5      osc1/holdTick_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y16     osc1/idx_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y16     osc1/idx_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y16     osc1/idx_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y16     osc1/idx_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y16     osc1/idx_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y16     osc1/idx_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y16     osc1/idx_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y16     osc1/idx_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y4      osc1/holdTick_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y14     osc1/idx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y16     osc1/idx_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y15     osc1/idx_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y15     osc1/idx_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y15     osc1/idx_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y15     osc1/idx_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y14     osc1/idx_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y16     osc1/idx_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y16     osc1/idx_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       69.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.257ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/bclk_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.642ns (41.852%)  route 0.892ns (58.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 69.020 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.125ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.748    -1.125    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.607 r  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.892     0.285    i2s/cnt1[0]
    SLICE_X38Y15         LUT5 (Prop_lut5_I0_O)        0.124     0.409 r  i2s/bclk_r_i_1/O
                         net (fo=1, routed)           0.000     0.409    i2s/bclk_r_i_1_n_0
    SLICE_X38Y15         FDCE                                         r  i2s/bclk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.572    69.020    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/bclk_r_reg/C
                         clock pessimism              0.712    69.732    
                         clock uncertainty           -0.143    69.589    
    SLICE_X38Y15         FDCE (Setup_fdce_C_D)        0.077    69.666    i2s/bclk_r_reg
  -------------------------------------------------------------------
                         required time                         69.666    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                 69.257    

Slack (MET) :             69.271ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.642ns (42.127%)  route 0.882ns (57.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 69.020 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.125ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.748    -1.125    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.607 r  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.882     0.275    i2s/cnt1[0]
    SLICE_X38Y15         LUT3 (Prop_lut3_I2_O)        0.124     0.399 r  i2s/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.399    i2s/cnt1[2]_i_1_n_0
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.572    69.020    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[2]/C
                         clock pessimism              0.712    69.732    
                         clock uncertainty           -0.143    69.589    
    SLICE_X38Y15         FDCE (Setup_fdce_C_D)        0.081    69.670    i2s/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         69.670    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                 69.271    

Slack (MET) :             69.272ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.668ns (42.821%)  route 0.892ns (57.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 69.020 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.125ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.748    -1.125    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.607 r  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.892     0.285    i2s/cnt1[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.150     0.435 r  i2s/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.435    i2s/cnt1[1]_i_1_n_0
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.572    69.020    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[1]/C
                         clock pessimism              0.712    69.732    
                         clock uncertainty           -0.143    69.589    
    SLICE_X38Y15         FDCE (Setup_fdce_C_D)        0.118    69.707    i2s/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         69.707    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                 69.272    

Slack (MET) :             69.280ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.552ns  (logic 0.670ns (43.171%)  route 0.882ns (56.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 69.020 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.125ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.748    -1.125    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.607 r  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.882     0.275    i2s/cnt1[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.152     0.427 r  i2s/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.427    i2s/cnt1[3]_i_1_n_0
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.572    69.020    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[3]/C
                         clock pessimism              0.712    69.732    
                         clock uncertainty           -0.143    69.589    
    SLICE_X38Y15         FDCE (Setup_fdce_C_D)        0.118    69.707    i2s/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         69.707    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                 69.280    

Slack (MET) :             69.485ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.642ns (49.082%)  route 0.666ns (50.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.837ns = ( 69.020 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.125ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.748    -1.125    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.518    -0.607 f  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.666     0.059    i2s/cnt1[0]
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.124     0.183 r  i2s/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.183    i2s/cnt1[0]_i_1_n_0
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.572    69.020    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[0]/C
                         clock pessimism              0.712    69.732    
                         clock uncertainty           -0.143    69.589    
    SLICE_X38Y15         FDCE (Setup_fdce_C_D)        0.079    69.668    i2s/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         69.668    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                 69.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.249ns (60.591%)  route 0.162ns (39.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.588    -0.526    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.148    -0.378 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.216    i2s/cnt1[1]
    SLICE_X38Y15         LUT4 (Prop_lut4_I1_O)        0.101    -0.115 r  i2s/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    i2s/cnt1[1]_i_1_n_0
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.855    -0.761    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[1]/C
                         clock pessimism              0.234    -0.526    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.131    -0.395    i2s/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.006%)  route 0.166ns (39.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.588    -0.526    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.148    -0.378 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.212    i2s/cnt1[1]
    SLICE_X38Y15         LUT4 (Prop_lut4_I1_O)        0.101    -0.111 r  i2s/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    i2s/cnt1[3]_i_1_n_0
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.855    -0.761    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[3]/C
                         clock pessimism              0.234    -0.526    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.131    -0.395    i2s/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/bclk_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.246ns (60.301%)  route 0.162ns (39.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.588    -0.526    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.148    -0.378 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.216    i2s/cnt1[1]
    SLICE_X38Y15         LUT5 (Prop_lut5_I2_O)        0.098    -0.118 r  i2s/bclk_r_i_1/O
                         net (fo=1, routed)           0.000    -0.118    i2s/bclk_r_i_1_n_0
    SLICE_X38Y15         FDCE                                         r  i2s/bclk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.855    -0.761    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/bclk_r_reg/C
                         clock pessimism              0.234    -0.526    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.120    -0.406    i2s/bclk_r_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.715%)  route 0.166ns (40.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.588    -0.526    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.148    -0.378 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.212    i2s/cnt1[1]
    SLICE_X38Y15         LUT3 (Prop_lut3_I1_O)        0.098    -0.114 r  i2s/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    i2s/cnt1[2]_i_1_n_0
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.855    -0.761    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[2]/C
                         clock pessimism              0.234    -0.526    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.121    -0.405    i2s/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.588    -0.526    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.164    -0.362 f  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.232    -0.130    i2s/cnt1[0]
    SLICE_X38Y15         LUT1 (Prop_lut1_I0_O)        0.045    -0.085 r  i2s/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    i2s/cnt1[0]_i_1_n_0
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.855    -0.761    i2s/CLK
    SLICE_X38Y15         FDCE                                         r  i2s/cnt1_reg[0]/C
                         clock pessimism              0.234    -0.526    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.121    -0.405    i2s/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 35.429 }
Period(ns):         70.857
Sources:            { cw0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         70.857      68.702     BUFGCTRL_X0Y17   cw0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         70.857      69.608     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X38Y15     i2s/bclk_r_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X38Y15     i2s/cnt1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X38Y15     i2s/cnt1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X38Y15     i2s/cnt1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X38Y15     i2s/cnt1_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       70.857      142.503    MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/bclk_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/bclk_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/bclk_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/bclk_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X38Y15     i2s/cnt1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   cw0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBOUT



