
Selected circuits
===================
 - **Circuit**: 16-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters
 - **References**: V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang and J. Han, "Scalable Construction of Approximate Multipliers With Formally Guaranteed Worst Case Error" in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2572-2576, Nov. 2018. doi: 10.1109/TVLSI.2018.2856362


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul16u_pwr_2_202_mre_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul16u_pwr_2_202_mre_00_0000_gen.v) [Verilog PDK45](mul16u_pwr_2_202_mre_00_0000_pdk45.v)  [C](mul16u_pwr_2_202_mre_00_0000.c) |
| mul16u_pwr_2_188_mre_00_0000 | 1.3 | 4 | 64.0625 | 4.4393e-06 |  [Verilog generic](mul16u_pwr_2_188_mre_00_0000_gen.v) [Verilog PDK45](mul16u_pwr_2_188_mre_00_0000_pdk45.v)  [C](mul16u_pwr_2_188_mre_00_0000.c) |
| mul16u_pwr_2_149_mre_00_0000 | 12.4 | 43 | 91.6015625 | 3.84122e-05 |  [Verilog generic](mul16u_pwr_2_149_mre_00_0000_gen.v) [Verilog PDK45](mul16u_pwr_2_149_mre_00_0000_pdk45.v)  [C](mul16u_pwr_2_149_mre_00_0000.c) |
| mul16u_pwr_2_002_mre_00_0003 | 129.2 | 508 | 99.1058349609 | 0.0003372822 |  [Verilog generic](mul16u_pwr_2_002_mre_00_0003_gen.v) [Verilog PDK45](mul16u_pwr_2_002_mre_00_0003_pdk45.v)  [C](mul16u_pwr_2_002_mre_00_0003.c) |
| mul16u_pwr_1_783_mre_00_0024 | 1136.8 | 4801 | 99.2637634277 | 0.002422759 |  [Verilog generic](mul16u_pwr_1_783_mre_00_0024_gen.v) [Verilog PDK45](mul16u_pwr_1_783_mre_00_0024_pdk45.v)  [C](mul16u_pwr_1_783_mre_00_0024.c) |
| mul16u_pwr_1_648_mre_00_0067 | 3230.2 | 18075 | 99.84177351 | 0.0067182986 |  [Verilog generic](mul16u_pwr_1_648_mre_00_0067_gen.v) [Verilog PDK45](mul16u_pwr_1_648_mre_00_0067_pdk45.v)  [C](mul16u_pwr_1_648_mre_00_0067.c) |
| mul16u_pwr_0_984_mre_00_1655 | 132023.4 | 780197 | 99.9927397817 | 0.165479523 |  [Verilog generic](mul16u_pwr_0_984_mre_00_1655_gen.v) [Verilog PDK45](mul16u_pwr_0_984_mre_00_1655_pdk45.v)  [C](mul16u_pwr_0_984_mre_00_1655.c) |
| mul16u_pwr_0_512_mre_01_3437 | 2040347.8 | 8404992 | 99.9954342842 | 1.3436846892 |  [Verilog generic](mul16u_pwr_0_512_mre_01_3437_gen.v) [Verilog PDK45](mul16u_pwr_0_512_mre_01_3437_pdk45.v)  [C](mul16u_pwr_0_512_mre_01_3437.c) |
| mul16u_pwr_0_176_mre_09_1461 | 33259520.3 | 133038081 | 99.996855855 | 9.1461086551 |  [Verilog generic](mul16u_pwr_0_176_mre_09_1461_gen.v) [Verilog PDK45](mul16u_pwr_0_176_mre_09_1461_pdk45.v)  [C](mul16u_pwr_0_176_mre_09_1461.c) |
| mul16u_pwr_0_000_mre_87_9880 | 805273600.3 | 3221094401 | 99.9969482422 | 87.9880436608 |  [Verilog generic](mul16u_pwr_0_000_mre_87_9880_gen.v) [Verilog PDK45](mul16u_pwr_0_000_mre_87_9880_pdk45.v)  [C](mul16u_pwr_0_000_mre_87_9880.c) |
    
Parameters
--------------
![Parameters figure](fig.png)
             