// Seed: 1962355632
module module_0 (
    output tri id_0,
    output tri id_1,
    output supply0 id_2,
    output uwire id_3,
    input wand id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wor id_7
);
  assign id_1 = -1'd0;
  assign id_1 = id_4;
  wire id_9;
endmodule
module module_1 #(
    parameter id_4 = 32'd15
) (
    input supply0 id_0,
    input uwire id_1,
    output tri0 id_2,
    output wand id_3,
    input tri _id_4,
    output wire id_5,
    input uwire id_6
    , id_17,
    input tri id_7,
    output tri id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wire id_11,
    output tri1 id_12,
    input wand id_13,
    output wand id_14,
    input wor id_15
);
  assign id_3 = 1;
  wire  id_18;
  logic id_19;
  module_0 modCall_1 (
      id_3,
      id_12,
      id_3,
      id_3,
      id_13,
      id_13,
      id_6,
      id_7
  );
  assign modCall_1.id_2 = 0;
  wire [1 'h0 : id_4] id_20, id_21;
endmodule
