<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dti_apb_sync</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dti_apb_sync'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dti_apb_sync')">dti_apb_sync</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.48</td>
<td class="s10 cl rt"><a href="mod2131.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2131.html#Toggle" > 94.94</a></td>
<td class="s7 cl rt"><a href="mod2131.html#FSM" > 75.00</a></td>
<td class="s10 cl rt"><a href="mod2131.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/pvt_mon/rtl/dti_apb_sync.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/pvt_mon/rtl/dti_apb_sync.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2131.html#inst_tag_149136"  onclick="showContent('inst_tag_149136')">gemini_tb.DUT.soc_ss_inst.config_ss.scu.pvt_inst.dti_apb_sync</a></td>
<td class="s9 cl rt"> 92.48</td>
<td class="s10 cl rt"><a href="mod2131.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2131.html#Toggle" > 94.94</a></td>
<td class="s7 cl rt"><a href="mod2131.html#FSM" > 75.00</a></td>
<td class="s10 cl rt"><a href="mod2131.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_dti_apb_sync'>
<hr>
<a name="inst_tag_149136"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_149136" >gemini_tb.DUT.soc_ss_inst.config_ss.scu.pvt_inst.dti_apb_sync</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.48</td>
<td class="s10 cl rt"><a href="mod2131.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2131.html#Toggle" > 94.94</a></td>
<td class="s7 cl rt"><a href="mod2131.html#FSM" > 75.00</a></td>
<td class="s10 cl rt"><a href="mod2131.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.09</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 76.19</td>
<td class="s9 cl rt"> 90.74</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 93.51</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 94.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2113.html#inst_tag_149044" >pvt_inst</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1948.html#inst_tag_130450" id="tag_urg_inst_130450">apb_async_rd</a></td>
<td class="s8 cl rt"> 89.54</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 76.19</td>
<td class="s8 cl rt"> 89.20</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.75</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1948.html#inst_tag_130449" id="tag_urg_inst_130449">apb_async_wr</a></td>
<td class="s8 cl rt"> 89.81</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 76.19</td>
<td class="s9 cl rt"> 90.28</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.75</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dti_apb_sync'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2131.html" >dti_apb_sync</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>25</td><td>25</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>102</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>114</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>123</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>193</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
101                       always_ff @(posedge clk, negedge reset_n) begin
102        1/1              if (~reset_n) begin
103        1/1                apb_async_wr_rd_req &lt;= 1'b0;
104                         end
105        1/1              else if(!apb_async_wr_rd_empty &amp; !apb_async_wr_rd_req) begin
106        1/1                apb_async_wr_rd_req &lt;= 1'b1;
107                         end
108                         else begin
109        1/1                apb_async_wr_rd_req &lt;= 1'b0;
110                         end
111                       end
112                     
113                       always_ff @(posedge pclk, negedge presetn) begin : APB_STATE_PROC
114        1/1              if(!presetn) begin
115        1/1                apb_state &lt;= ST_IDLE;
116                         end
117                         else begin
118        1/1                apb_state &lt;= apb_next_state;
119                         end
120                       end
121                     
122                       always_comb begin: APB_NEXT_STATE_PROC
123        1/1              case (apb_state)
124                             ST_IDLE:
125        1/1                      if(psel &amp; penable &amp; !apb_async_wr_full) begin
126        1/1                          apb_next_state = ST_WR;
127                                 end
128        1/1                      else apb_next_state = ST_IDLE;
129                             ST_WR:
130        1/1                      apb_next_state = ST_RDY;
131                             ST_RDY:
132        1/1                      if(pready) begin
133        1/1                          apb_next_state = ST_IDLE;
134                                 end
135        1/1                      else apb_next_state = ST_RDY;
136                     
137        1/1                  default : apb_next_state = ST_IDLE;
138                         endcase
139                       end
140                     
141                       always_comb begin : APB_STATE_OUTPUT
142        1/1              case (apb_state)
143                             ST_WR: begin
144        1/1                      apb_sync_wr_wr_req = 1'b1;
145                             end
146                             default : begin
147        1/1                      apb_sync_wr_wr_req = 1'b0;
148                             end
149                         endcase
150                       end
151                     
152                       assign wr_prog_full_lvl = ASYNC_FIFO_DEPTH-1;
153                       assign rd_prog_empty_lvl = 0;
154                     
155                       dti_fifo_async_sf_apb #(
156                           .DATA_WIDTH (APB_DATA_WIDTH+APB_ADDR_WIDTH+3),
157                           .DEPTH      (ASYNC_FIFO_DEPTH),
158                           .SRAM_OR_FF (0) // 0-FF
159                           )
160                       apb_async_wr (
161                         .wr_req             (apb_sync_wr_wr_req   ), // input
162                         .wr_din             (apb_async_wrdata     ), // input
163                         .wr_error           (                     ), // output
164                         .wr_full            (apb_async_wr_full    ), // output
165                         .wr_prog_full_lvl   (wr_prog_full_lvl     ), // input
166                         .wr_prog_full       (                     ), // output
167                         .wr_empty           (                     ), // output
168                         .wr_rd_prog_full    (                     ), // output
169                         .wr_clk             (pclk                 ), // input
170                         .wr_reset_n         (presetn              ), // input
171                     
172                         .rd_req             (apb_async_wr_rd_req  ), // input
173                         .rd_dout            (apb_async_rddata     ), // output
174                         .rd_error           (                     ), // output
175                         .rd_empty           (apb_async_wr_rd_empty), // output
176                         .rd_prog_empty_lvl  (rd_prog_empty_lvl    ), // input
177                         .rd_prog_empty      (                     ), // output
178                         .rd_full            (                     ), // output
179                         .rd_wr_prog_empty   (                     ), // outputo
180                         .rd_wr_full         (                     ), // output
181                         .rd_clk             (clk                  ), // input
182                         .rd_reset_n         (reset_n              ) // input
183                         );
184                     //--------------------------------------------------------------------------
185                     // APB Read Sync:
186                     //--------------------------------------------------------------------------
187                       assign apb_async_rd_wr_req       = pready_ip;
188                       assign apb_async_rd_wrdata       = {prdata_ip, pready_ip, pslverr_ip};
189                     
190                       assign {prdata, pready, pslverr} = apb_async_rd_rddata;
191                     
192                       always_ff @(posedge pclk, negedge presetn) begin
193        1/1              if (~presetn) begin
194        1/1                apb_async_rd_rd_req &lt;= 1'b0;
195                         end
196        1/1              else if (!apb_async_rd_rd_empty &amp; !apb_async_rd_rd_req) begin
197        1/1                apb_async_rd_rd_req &lt;= 1'b1;
198                         end
199                         else begin
200        1/1                apb_async_rd_rd_req &lt;= 1'b0;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2131.html" >dti_apb_sync</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">20</td>
<td class="rt">16</td>
<td class="rt">80.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">316</td>
<td class="rt">300</td>
<td class="rt">94.94 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">150</td>
<td class="rt">94.94 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">150</td>
<td class="rt">94.94 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">20</td>
<td class="rt">16</td>
<td class="rt">80.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">316</td>
<td class="rt">300</td>
<td class="rt">94.94 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">150</td>
<td class="rt">94.94 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">150</td>
<td class="rt">94.94 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>presetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>paddr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pslverr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>paddr_ip[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>paddr_ip[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>psel_ip</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>penable_ip</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pwrite_ip</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pwdata_ip[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>pready_ip</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prdata_ip[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prdata_ip[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pslverr_ip</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod2131.html" >dti_apb_sync</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: apb_state</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
<td>(Not included in score)</td>
</tr><tr class="s7">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: apb_state</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>ST_IDLE</td>
<td class="rt">115</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_RDY</td>
<td class="rt">130</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_WR</td>
<td class="rt">126</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>ST_IDLE->ST_WR</td>
<td class="rt">126</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_RDY->ST_IDLE</td>
<td class="rt">115</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>ST_WR->ST_IDLE</td>
<td class="rt">115</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>ST_WR->ST_RDY</td>
<td class="rt">130</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2131.html" >dti_apb_sync</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">102</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">114</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">123</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">142</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">193</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
102            if (~reset_n) begin
               <font color = "green">-1-</font>  
103              apb_async_wr_rd_req <= 1'b0;
           <font color = "green">      ==></font>
104            end
105            else if(!apb_async_wr_rd_empty & !apb_async_wr_rd_req) begin
                    <font color = "green">-2-</font>  
106              apb_async_wr_rd_req <= 1'b1;
           <font color = "green">      ==></font>
107            end
108            else begin
109              apb_async_wr_rd_req <= 1'b0;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
114            if(!presetn) begin
               <font color = "green">-1-</font>  
115              apb_state <= ST_IDLE;
           <font color = "green">      ==></font>
116            end
117            else begin
118              apb_state <= apb_next_state;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
123            case (apb_state)
               <font color = "green">-1-</font>  
124                ST_IDLE:
125                    if(psel & penable & !apb_async_wr_full) begin
                       <font color = "green">-2-</font>  
126                        apb_next_state = ST_WR;
           <font color = "green">                ==></font>
127                    end
128                    else apb_next_state = ST_IDLE;
           <font color = "green">            ==></font>
129                ST_WR:
130                    apb_next_state = ST_RDY;
           <font color = "green">            ==></font>
131                ST_RDY:
132                    if(pready) begin
                       <font color = "green">-3-</font>  
133                        apb_next_state = ST_IDLE;
           <font color = "green">                ==></font>
134                    end
135                    else apb_next_state = ST_RDY;
           <font color = "green">            ==></font>
136        
137                default : apb_next_state = ST_IDLE;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>ST_IDLE </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_IDLE </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_WR </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_RDY </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>ST_RDY </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142            case (apb_state)
               <font color = "green">-1-</font>  
143                ST_WR: begin
144                    apb_sync_wr_wr_req = 1'b1;
           <font color = "green">            ==></font>
145                end
146                default : begin
147                    apb_sync_wr_wr_req = 1'b0;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>ST_WR </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
193            if (~presetn) begin
               <font color = "green">-1-</font>  
194              apb_async_rd_rd_req <= 1'b0;
           <font color = "green">      ==></font>
195            end
196            else if (!apb_async_rd_rd_empty & !apb_async_rd_rd_req) begin
                    <font color = "green">-2-</font>  
197              apb_async_rd_rd_req <= 1'b1;
           <font color = "green">      ==></font>
198            end
199            else begin
200              apb_async_rd_rd_req <= 1'b0;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_149136">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_dti_apb_sync">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
