
DA_F4_ide.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab30  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  0800acb8  0800acb8  0000bcb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ada0  0800ada0  0000c0c8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ada0  0800ada0  0000bda0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ada8  0800ada8  0000c0c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ada8  0800ada8  0000bda8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800adac  0800adac  0000bdac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  0800adb0  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c0c8  2**0
                  CONTENTS
 10 .bss          00000a90  200000c8  200000c8  0000c0c8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000b58  20000b58  0000c0c8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c0c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001356b  00000000  00000000  0000c0f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000027e3  00000000  00000000  0001f663  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001240  00000000  00000000  00021e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e76  00000000  00000000  00023088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022158  00000000  00000000  00023efe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016e04  00000000  00000000  00046056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0045  00000000  00000000  0005ce5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012ce9f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000553c  00000000  00000000  0012cee4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  00132420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000c8 	.word	0x200000c8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800aca0 	.word	0x0800aca0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000cc 	.word	0x200000cc
 80001c4:	0800aca0 	.word	0x0800aca0

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <__aeabi_uldivmod>:
 8000b90:	b953      	cbnz	r3, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b92:	b94a      	cbnz	r2, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b94:	2900      	cmp	r1, #0
 8000b96:	bf08      	it	eq
 8000b98:	2800      	cmpeq	r0, #0
 8000b9a:	bf1c      	itt	ne
 8000b9c:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba4:	f000 b9a0 	b.w	8000ee8 <__aeabi_idiv0>
 8000ba8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb0:	f000 f83c 	bl	8000c2c <__udivmoddi4>
 8000bb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbc:	b004      	add	sp, #16
 8000bbe:	4770      	bx	lr

08000bc0 <__aeabi_d2lz>:
 8000bc0:	b538      	push	{r3, r4, r5, lr}
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	4604      	mov	r4, r0
 8000bc8:	460d      	mov	r5, r1
 8000bca:	f7ff ff2b 	bl	8000a24 <__aeabi_dcmplt>
 8000bce:	b928      	cbnz	r0, 8000bdc <__aeabi_d2lz+0x1c>
 8000bd0:	4620      	mov	r0, r4
 8000bd2:	4629      	mov	r1, r5
 8000bd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000bd8:	f000 b80a 	b.w	8000bf0 <__aeabi_d2ulz>
 8000bdc:	4620      	mov	r0, r4
 8000bde:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000be2:	f000 f805 	bl	8000bf0 <__aeabi_d2ulz>
 8000be6:	4240      	negs	r0, r0
 8000be8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bec:	bd38      	pop	{r3, r4, r5, pc}
 8000bee:	bf00      	nop

08000bf0 <__aeabi_d2ulz>:
 8000bf0:	b5d0      	push	{r4, r6, r7, lr}
 8000bf2:	4b0c      	ldr	r3, [pc, #48]	@ (8000c24 <__aeabi_d2ulz+0x34>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	4606      	mov	r6, r0
 8000bf8:	460f      	mov	r7, r1
 8000bfa:	f7ff fca1 	bl	8000540 <__aeabi_dmul>
 8000bfe:	f000 f975 	bl	8000eec <__aeabi_d2uiz>
 8000c02:	4604      	mov	r4, r0
 8000c04:	f7ff fc22 	bl	800044c <__aeabi_ui2d>
 8000c08:	4b07      	ldr	r3, [pc, #28]	@ (8000c28 <__aeabi_d2ulz+0x38>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f7ff fc98 	bl	8000540 <__aeabi_dmul>
 8000c10:	4602      	mov	r2, r0
 8000c12:	460b      	mov	r3, r1
 8000c14:	4630      	mov	r0, r6
 8000c16:	4639      	mov	r1, r7
 8000c18:	f7ff fada 	bl	80001d0 <__aeabi_dsub>
 8000c1c:	f000 f966 	bl	8000eec <__aeabi_d2uiz>
 8000c20:	4621      	mov	r1, r4
 8000c22:	bdd0      	pop	{r4, r6, r7, pc}
 8000c24:	3df00000 	.word	0x3df00000
 8000c28:	41f00000 	.word	0x41f00000

08000c2c <__udivmoddi4>:
 8000c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c30:	9d08      	ldr	r5, [sp, #32]
 8000c32:	460c      	mov	r4, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14e      	bne.n	8000cd6 <__udivmoddi4+0xaa>
 8000c38:	4694      	mov	ip, r2
 8000c3a:	458c      	cmp	ip, r1
 8000c3c:	4686      	mov	lr, r0
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	d962      	bls.n	8000d0a <__udivmoddi4+0xde>
 8000c44:	b14a      	cbz	r2, 8000c5a <__udivmoddi4+0x2e>
 8000c46:	f1c2 0320 	rsb	r3, r2, #32
 8000c4a:	4091      	lsls	r1, r2
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c54:	4319      	orrs	r1, r3
 8000c56:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c5a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5e:	fa1f f68c 	uxth.w	r6, ip
 8000c62:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c66:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c6a:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c72:	fb04 f106 	mul.w	r1, r4, r6
 8000c76:	4299      	cmp	r1, r3
 8000c78:	d90a      	bls.n	8000c90 <__udivmoddi4+0x64>
 8000c7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c82:	f080 8112 	bcs.w	8000eaa <__udivmoddi4+0x27e>
 8000c86:	4299      	cmp	r1, r3
 8000c88:	f240 810f 	bls.w	8000eaa <__udivmoddi4+0x27e>
 8000c8c:	3c02      	subs	r4, #2
 8000c8e:	4463      	add	r3, ip
 8000c90:	1a59      	subs	r1, r3, r1
 8000c92:	fa1f f38e 	uxth.w	r3, lr
 8000c96:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c9a:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ca2:	fb00 f606 	mul.w	r6, r0, r6
 8000ca6:	429e      	cmp	r6, r3
 8000ca8:	d90a      	bls.n	8000cc0 <__udivmoddi4+0x94>
 8000caa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cae:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cb2:	f080 80fc 	bcs.w	8000eae <__udivmoddi4+0x282>
 8000cb6:	429e      	cmp	r6, r3
 8000cb8:	f240 80f9 	bls.w	8000eae <__udivmoddi4+0x282>
 8000cbc:	4463      	add	r3, ip
 8000cbe:	3802      	subs	r0, #2
 8000cc0:	1b9b      	subs	r3, r3, r6
 8000cc2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	b11d      	cbz	r5, 8000cd2 <__udivmoddi4+0xa6>
 8000cca:	40d3      	lsrs	r3, r2
 8000ccc:	2200      	movs	r2, #0
 8000cce:	e9c5 3200 	strd	r3, r2, [r5]
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	d905      	bls.n	8000ce6 <__udivmoddi4+0xba>
 8000cda:	b10d      	cbz	r5, 8000ce0 <__udivmoddi4+0xb4>
 8000cdc:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	4608      	mov	r0, r1
 8000ce4:	e7f5      	b.n	8000cd2 <__udivmoddi4+0xa6>
 8000ce6:	fab3 f183 	clz	r1, r3
 8000cea:	2900      	cmp	r1, #0
 8000cec:	d146      	bne.n	8000d7c <__udivmoddi4+0x150>
 8000cee:	42a3      	cmp	r3, r4
 8000cf0:	d302      	bcc.n	8000cf8 <__udivmoddi4+0xcc>
 8000cf2:	4290      	cmp	r0, r2
 8000cf4:	f0c0 80f0 	bcc.w	8000ed8 <__udivmoddi4+0x2ac>
 8000cf8:	1a86      	subs	r6, r0, r2
 8000cfa:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfe:	2001      	movs	r0, #1
 8000d00:	2d00      	cmp	r5, #0
 8000d02:	d0e6      	beq.n	8000cd2 <__udivmoddi4+0xa6>
 8000d04:	e9c5 6300 	strd	r6, r3, [r5]
 8000d08:	e7e3      	b.n	8000cd2 <__udivmoddi4+0xa6>
 8000d0a:	2a00      	cmp	r2, #0
 8000d0c:	f040 8090 	bne.w	8000e30 <__udivmoddi4+0x204>
 8000d10:	eba1 040c 	sub.w	r4, r1, ip
 8000d14:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d18:	fa1f f78c 	uxth.w	r7, ip
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d26:	fb08 4416 	mls	r4, r8, r6, r4
 8000d2a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2e:	fb07 f006 	mul.w	r0, r7, r6
 8000d32:	4298      	cmp	r0, r3
 8000d34:	d908      	bls.n	8000d48 <__udivmoddi4+0x11c>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3e:	d202      	bcs.n	8000d46 <__udivmoddi4+0x11a>
 8000d40:	4298      	cmp	r0, r3
 8000d42:	f200 80cd 	bhi.w	8000ee0 <__udivmoddi4+0x2b4>
 8000d46:	4626      	mov	r6, r4
 8000d48:	1a1c      	subs	r4, r3, r0
 8000d4a:	fa1f f38e 	uxth.w	r3, lr
 8000d4e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d52:	fb08 4410 	mls	r4, r8, r0, r4
 8000d56:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d5a:	fb00 f707 	mul.w	r7, r0, r7
 8000d5e:	429f      	cmp	r7, r3
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0x148>
 8000d62:	eb1c 0303 	adds.w	r3, ip, r3
 8000d66:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x146>
 8000d6c:	429f      	cmp	r7, r3
 8000d6e:	f200 80b0 	bhi.w	8000ed2 <__udivmoddi4+0x2a6>
 8000d72:	4620      	mov	r0, r4
 8000d74:	1bdb      	subs	r3, r3, r7
 8000d76:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0x9c>
 8000d7c:	f1c1 0620 	rsb	r6, r1, #32
 8000d80:	408b      	lsls	r3, r1
 8000d82:	fa22 f706 	lsr.w	r7, r2, r6
 8000d86:	431f      	orrs	r7, r3
 8000d88:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d8c:	fa04 f301 	lsl.w	r3, r4, r1
 8000d90:	ea43 030c 	orr.w	r3, r3, ip
 8000d94:	40f4      	lsrs	r4, r6
 8000d96:	fa00 f801 	lsl.w	r8, r0, r1
 8000d9a:	0c38      	lsrs	r0, r7, #16
 8000d9c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000da0:	fbb4 fef0 	udiv	lr, r4, r0
 8000da4:	fa1f fc87 	uxth.w	ip, r7
 8000da8:	fb00 441e 	mls	r4, r0, lr, r4
 8000dac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000db0:	fb0e f90c 	mul.w	r9, lr, ip
 8000db4:	45a1      	cmp	r9, r4
 8000db6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dba:	d90a      	bls.n	8000dd2 <__udivmoddi4+0x1a6>
 8000dbc:	193c      	adds	r4, r7, r4
 8000dbe:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dc2:	f080 8084 	bcs.w	8000ece <__udivmoddi4+0x2a2>
 8000dc6:	45a1      	cmp	r9, r4
 8000dc8:	f240 8081 	bls.w	8000ece <__udivmoddi4+0x2a2>
 8000dcc:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dd0:	443c      	add	r4, r7
 8000dd2:	eba4 0409 	sub.w	r4, r4, r9
 8000dd6:	fa1f f983 	uxth.w	r9, r3
 8000dda:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dde:	fb00 4413 	mls	r4, r0, r3, r4
 8000de2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d907      	bls.n	8000dfe <__udivmoddi4+0x1d2>
 8000dee:	193c      	adds	r4, r7, r4
 8000df0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df4:	d267      	bcs.n	8000ec6 <__udivmoddi4+0x29a>
 8000df6:	45a4      	cmp	ip, r4
 8000df8:	d965      	bls.n	8000ec6 <__udivmoddi4+0x29a>
 8000dfa:	3b02      	subs	r3, #2
 8000dfc:	443c      	add	r4, r7
 8000dfe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e02:	fba0 9302 	umull	r9, r3, r0, r2
 8000e06:	eba4 040c 	sub.w	r4, r4, ip
 8000e0a:	429c      	cmp	r4, r3
 8000e0c:	46ce      	mov	lr, r9
 8000e0e:	469c      	mov	ip, r3
 8000e10:	d351      	bcc.n	8000eb6 <__udivmoddi4+0x28a>
 8000e12:	d04e      	beq.n	8000eb2 <__udivmoddi4+0x286>
 8000e14:	b155      	cbz	r5, 8000e2c <__udivmoddi4+0x200>
 8000e16:	ebb8 030e 	subs.w	r3, r8, lr
 8000e1a:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1e:	fa04 f606 	lsl.w	r6, r4, r6
 8000e22:	40cb      	lsrs	r3, r1
 8000e24:	431e      	orrs	r6, r3
 8000e26:	40cc      	lsrs	r4, r1
 8000e28:	e9c5 6400 	strd	r6, r4, [r5]
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	e750      	b.n	8000cd2 <__udivmoddi4+0xa6>
 8000e30:	f1c2 0320 	rsb	r3, r2, #32
 8000e34:	fa20 f103 	lsr.w	r1, r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa24 f303 	lsr.w	r3, r4, r3
 8000e40:	4094      	lsls	r4, r2
 8000e42:	430c      	orrs	r4, r1
 8000e44:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e48:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e4c:	fa1f f78c 	uxth.w	r7, ip
 8000e50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e54:	fb08 3110 	mls	r1, r8, r0, r3
 8000e58:	0c23      	lsrs	r3, r4, #16
 8000e5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5e:	fb00 f107 	mul.w	r1, r0, r7
 8000e62:	4299      	cmp	r1, r3
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x24c>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6e:	d22c      	bcs.n	8000eca <__udivmoddi4+0x29e>
 8000e70:	4299      	cmp	r1, r3
 8000e72:	d92a      	bls.n	8000eca <__udivmoddi4+0x29e>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1a5b      	subs	r3, r3, r1
 8000e7a:	b2a4      	uxth	r4, r4
 8000e7c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e80:	fb08 3311 	mls	r3, r8, r1, r3
 8000e84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e88:	fb01 f307 	mul.w	r3, r1, r7
 8000e8c:	42a3      	cmp	r3, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x276>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e98:	d213      	bcs.n	8000ec2 <__udivmoddi4+0x296>
 8000e9a:	42a3      	cmp	r3, r4
 8000e9c:	d911      	bls.n	8000ec2 <__udivmoddi4+0x296>
 8000e9e:	3902      	subs	r1, #2
 8000ea0:	4464      	add	r4, ip
 8000ea2:	1ae4      	subs	r4, r4, r3
 8000ea4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea8:	e739      	b.n	8000d1e <__udivmoddi4+0xf2>
 8000eaa:	4604      	mov	r4, r0
 8000eac:	e6f0      	b.n	8000c90 <__udivmoddi4+0x64>
 8000eae:	4608      	mov	r0, r1
 8000eb0:	e706      	b.n	8000cc0 <__udivmoddi4+0x94>
 8000eb2:	45c8      	cmp	r8, r9
 8000eb4:	d2ae      	bcs.n	8000e14 <__udivmoddi4+0x1e8>
 8000eb6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eba:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ebe:	3801      	subs	r0, #1
 8000ec0:	e7a8      	b.n	8000e14 <__udivmoddi4+0x1e8>
 8000ec2:	4631      	mov	r1, r6
 8000ec4:	e7ed      	b.n	8000ea2 <__udivmoddi4+0x276>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	e799      	b.n	8000dfe <__udivmoddi4+0x1d2>
 8000eca:	4630      	mov	r0, r6
 8000ecc:	e7d4      	b.n	8000e78 <__udivmoddi4+0x24c>
 8000ece:	46d6      	mov	lr, sl
 8000ed0:	e77f      	b.n	8000dd2 <__udivmoddi4+0x1a6>
 8000ed2:	4463      	add	r3, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e74d      	b.n	8000d74 <__udivmoddi4+0x148>
 8000ed8:	4606      	mov	r6, r0
 8000eda:	4623      	mov	r3, r4
 8000edc:	4608      	mov	r0, r1
 8000ede:	e70f      	b.n	8000d00 <__udivmoddi4+0xd4>
 8000ee0:	3e02      	subs	r6, #2
 8000ee2:	4463      	add	r3, ip
 8000ee4:	e730      	b.n	8000d48 <__udivmoddi4+0x11c>
 8000ee6:	bf00      	nop

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <__aeabi_d2uiz>:
 8000eec:	004a      	lsls	r2, r1, #1
 8000eee:	d211      	bcs.n	8000f14 <__aeabi_d2uiz+0x28>
 8000ef0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ef4:	d211      	bcs.n	8000f1a <__aeabi_d2uiz+0x2e>
 8000ef6:	d50d      	bpl.n	8000f14 <__aeabi_d2uiz+0x28>
 8000ef8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000efc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000f00:	d40e      	bmi.n	8000f20 <__aeabi_d2uiz+0x34>
 8000f02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000f06:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000f0e:	fa23 f002 	lsr.w	r0, r3, r2
 8000f12:	4770      	bx	lr
 8000f14:	f04f 0000 	mov.w	r0, #0
 8000f18:	4770      	bx	lr
 8000f1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000f1e:	d102      	bne.n	8000f26 <__aeabi_d2uiz+0x3a>
 8000f20:	f04f 30ff 	mov.w	r0, #4294967295
 8000f24:	4770      	bx	lr
 8000f26:	f04f 0000 	mov.w	r0, #0
 8000f2a:	4770      	bx	lr

08000f2c <delay>:
 *  Created on: Mar 26, 2024
 *      Author: phamt
 */
#include "DelayUs.h"
void delay(unsigned long cycles)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  while(cycles >0)
 8000f34:	e09e      	b.n	8001074 <delay+0x148>
    {
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8000f36:	bf00      	nop
 8000f38:	bf00      	nop
 8000f3a:	bf00      	nop
 8000f3c:	bf00      	nop
 8000f3e:	bf00      	nop
 8000f40:	bf00      	nop
 8000f42:	bf00      	nop
 8000f44:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8000f46:	bf00      	nop
 8000f48:	bf00      	nop
 8000f4a:	bf00      	nop
 8000f4c:	bf00      	nop
 8000f4e:	bf00      	nop
 8000f50:	bf00      	nop
 8000f52:	bf00      	nop
 8000f54:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8000f56:	bf00      	nop
 8000f58:	bf00      	nop
 8000f5a:	bf00      	nop
 8000f5c:	bf00      	nop
 8000f5e:	bf00      	nop
 8000f60:	bf00      	nop
 8000f62:	bf00      	nop
 8000f64:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8000f66:	bf00      	nop
 8000f68:	bf00      	nop
 8000f6a:	bf00      	nop
 8000f6c:	bf00      	nop
 8000f6e:	bf00      	nop
 8000f70:	bf00      	nop
 8000f72:	bf00      	nop
 8000f74:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8000f76:	bf00      	nop
 8000f78:	bf00      	nop
 8000f7a:	bf00      	nop
 8000f7c:	bf00      	nop
 8000f7e:	bf00      	nop
 8000f80:	bf00      	nop
 8000f82:	bf00      	nop
 8000f84:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8000f86:	bf00      	nop
 8000f88:	bf00      	nop
 8000f8a:	bf00      	nop
 8000f8c:	bf00      	nop
 8000f8e:	bf00      	nop
 8000f90:	bf00      	nop
 8000f92:	bf00      	nop
 8000f94:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8000f96:	bf00      	nop
 8000f98:	bf00      	nop
 8000f9a:	bf00      	nop
 8000f9c:	bf00      	nop
 8000f9e:	bf00      	nop
 8000fa0:	bf00      	nop
 8000fa2:	bf00      	nop
 8000fa4:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8000fa6:	bf00      	nop
 8000fa8:	bf00      	nop
 8000faa:	bf00      	nop
 8000fac:	bf00      	nop
 8000fae:	bf00      	nop
 8000fb0:	bf00      	nop
 8000fb2:	bf00      	nop
 8000fb4:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8000fb6:	bf00      	nop
 8000fb8:	bf00      	nop
 8000fba:	bf00      	nop
 8000fbc:	bf00      	nop
 8000fbe:	bf00      	nop
 8000fc0:	bf00      	nop
 8000fc2:	bf00      	nop
 8000fc4:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8000fc6:	bf00      	nop
 8000fc8:	bf00      	nop
 8000fca:	bf00      	nop
 8000fcc:	bf00      	nop
 8000fce:	bf00      	nop
 8000fd0:	bf00      	nop
 8000fd2:	bf00      	nop
 8000fd4:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8000fd6:	bf00      	nop
 8000fd8:	bf00      	nop
 8000fda:	bf00      	nop
 8000fdc:	bf00      	nop
 8000fde:	bf00      	nop
 8000fe0:	bf00      	nop
 8000fe2:	bf00      	nop
 8000fe4:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8000fe6:	bf00      	nop
 8000fe8:	bf00      	nop
 8000fea:	bf00      	nop
 8000fec:	bf00      	nop
 8000fee:	bf00      	nop
 8000ff0:	bf00      	nop
 8000ff2:	bf00      	nop
 8000ff4:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8000ff6:	bf00      	nop
 8000ff8:	bf00      	nop
 8000ffa:	bf00      	nop
 8000ffc:	bf00      	nop
 8000ffe:	bf00      	nop
 8001000:	bf00      	nop
 8001002:	bf00      	nop
 8001004:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8001006:	bf00      	nop
 8001008:	bf00      	nop
 800100a:	bf00      	nop
 800100c:	bf00      	nop
 800100e:	bf00      	nop
 8001010:	bf00      	nop
 8001012:	bf00      	nop
 8001014:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8001016:	bf00      	nop
 8001018:	bf00      	nop
 800101a:	bf00      	nop
 800101c:	bf00      	nop
 800101e:	bf00      	nop
 8001020:	bf00      	nop
 8001022:	bf00      	nop
 8001024:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 8001026:	bf00      	nop
 8001028:	bf00      	nop
 800102a:	bf00      	nop
 800102c:	bf00      	nop
 800102e:	bf00      	nop
 8001030:	bf00      	nop
 8001032:	bf00      	nop
 8001034:	bf00      	nop
        asm("nop");asm("nop");
 8001036:	bf00      	nop
 8001038:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 800103a:	bf00      	nop
 800103c:	bf00      	nop
 800103e:	bf00      	nop
 8001040:	bf00      	nop
 8001042:	bf00      	nop
 8001044:	bf00      	nop
 8001046:	bf00      	nop
 8001048:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 800104a:	bf00      	nop
 800104c:	bf00      	nop
 800104e:	bf00      	nop
 8001050:	bf00      	nop
 8001052:	bf00      	nop
 8001054:	bf00      	nop
 8001056:	bf00      	nop
 8001058:	bf00      	nop
        asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");asm("nop");
 800105a:	bf00      	nop
 800105c:	bf00      	nop
 800105e:	bf00      	nop
 8001060:	bf00      	nop
 8001062:	bf00      	nop
 8001064:	bf00      	nop
 8001066:	bf00      	nop
 8001068:	bf00      	nop
        asm("nop");asm("nop");//156 nop
 800106a:	bf00      	nop
 800106c:	bf00      	nop


        //to get 1 uS if delay(1)
  cycles--;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	3b01      	subs	r3, #1
 8001072:	607b      	str	r3, [r7, #4]
  while(cycles >0)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b00      	cmp	r3, #0
 8001078:	f47f af5d 	bne.w	8000f36 <delay+0xa>
    }
}
 800107c:	bf00      	nop
 800107e:	bf00      	nop
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
	...

0800108c <M8N_Initialization>:
	0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x17, 0x31,
	0xBF
};

void M8N_Initialization(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit_DMA(&huart3, UBX_CFG_PRT, sizeof(UBX_CFG_PRT));
 8001090:	221c      	movs	r2, #28
 8001092:	4912      	ldr	r1, [pc, #72]	@ (80010dc <M8N_Initialization+0x50>)
 8001094:	4812      	ldr	r0, [pc, #72]	@ (80010e0 <M8N_Initialization+0x54>)
 8001096:	f007 faad 	bl	80085f4 <HAL_UART_Transmit_DMA>
	//HAL_UART_Transmit(&huart3, UBX_CFG_PRT, sizeof(UBX_CFG_PRT), HAL_MAX_DELAY);
	HAL_Delay(500);
 800109a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800109e:	f003 fc91 	bl	80049c4 <HAL_Delay>
	HAL_UART_Transmit_DMA(&huart3, UBX_CFG_MSG, sizeof(UBX_CFG_MSG));
 80010a2:	2210      	movs	r2, #16
 80010a4:	490f      	ldr	r1, [pc, #60]	@ (80010e4 <M8N_Initialization+0x58>)
 80010a6:	480e      	ldr	r0, [pc, #56]	@ (80010e0 <M8N_Initialization+0x54>)
 80010a8:	f007 faa4 	bl	80085f4 <HAL_UART_Transmit_DMA>
	//HAL_UART_Transmit(&huart3, UBX_CFG_MSG, sizeof(UBX_CFG_MSG), HAL_MAX_DELAY);
	HAL_Delay(500);
 80010ac:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010b0:	f003 fc88 	bl	80049c4 <HAL_Delay>
	HAL_UART_Transmit_DMA(&huart3, UBX_CFG_RATE, sizeof(UBX_CFG_RATE));
 80010b4:	220e      	movs	r2, #14
 80010b6:	490c      	ldr	r1, [pc, #48]	@ (80010e8 <M8N_Initialization+0x5c>)
 80010b8:	4809      	ldr	r0, [pc, #36]	@ (80010e0 <M8N_Initialization+0x54>)
 80010ba:	f007 fa9b 	bl	80085f4 <HAL_UART_Transmit_DMA>
	//HAL_UART_Transmit(&huart3, UBX_CFG_RATE, sizeof(UBX_CFG_RATE), HAL_MAX_DELAY);
	HAL_Delay(500);
 80010be:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010c2:	f003 fc7f 	bl	80049c4 <HAL_Delay>
	HAL_UART_Transmit_DMA(&huart3, UBX_CFG_CFG, sizeof(UBX_CFG_CFG));
 80010c6:	2215      	movs	r2, #21
 80010c8:	4908      	ldr	r1, [pc, #32]	@ (80010ec <M8N_Initialization+0x60>)
 80010ca:	4805      	ldr	r0, [pc, #20]	@ (80010e0 <M8N_Initialization+0x54>)
 80010cc:	f007 fa92 	bl	80085f4 <HAL_UART_Transmit_DMA>
	//HAL_UART_Transmit(&huart3, UBX_CFG_CFG, sizeof(UBX_CFG_CFG), HAL_MAX_DELAY);
	HAL_Delay(500);
 80010d0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010d4:	f003 fc76 	bl	80049c4 <HAL_Delay>
}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	0800acb8 	.word	0x0800acb8
 80010e0:	20000834 	.word	0x20000834
 80010e4:	0800acd4 	.word	0x0800acd4
 80010e8:	0800ace4 	.word	0x0800ace4
 80010ec:	0800acf4 	.word	0x0800acf4

080010f0 <setupSensor>:
extern float pid_p_gain_altitude;           //Gain setting for the altitude P-controller (default = 1.4).
extern float pid_i_gain_altitude;           //Gain setting for the altitude I-controller (default = 0.2).
extern float pid_d_gain_altitude;

void setupSensor(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
    twiSend(address, 0x1E,1); //just send 1 byte that tells MS5611 to reset
 80010f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001160 <setupSensor+0x70>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2201      	movs	r2, #1
 80010fc:	211e      	movs	r1, #30
 80010fe:	4618      	mov	r0, r3
 8001100:	f003 f9e8 	bl	80044d4 <twiSend>
    HAL_Delay(20); //delay 10 mS needed for device to execute reset
 8001104:	2014      	movs	r0, #20
 8001106:	f003 fc5d 	bl	80049c4 <HAL_Delay>
    for (int i=1;i<=6;i++)
 800110a:	2301      	movs	r3, #1
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	e01e      	b.n	800114e <setupSensor+0x5e>
    {
    twiReceive(address, 0xA0+i*2, 2); //read all 14 bytes for callibration data from PROM
 8001110:	4b13      	ldr	r3, [pc, #76]	@ (8001160 <setupSensor+0x70>)
 8001112:	7818      	ldrb	r0, [r3, #0]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	3350      	adds	r3, #80	@ 0x50
 8001118:	b2db      	uxtb	r3, r3
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	b2db      	uxtb	r3, r3
 800111e:	2202      	movs	r2, #2
 8001120:	4619      	mov	r1, r3
 8001122:	f003 fa29 	bl	8004578 <twiReceive>
    HAL_Delay(5); //at least 40 uS
 8001126:	2005      	movs	r0, #5
 8001128:	f003 fc4c 	bl	80049c4 <HAL_Delay>
    calibrationData[i] = buffer[0]<<8|buffer[1]; //pair of bytes goes into each element of callibrationData[i], global variables, 14 uint8_t into 7 uint16_t
 800112c:	4b0d      	ldr	r3, [pc, #52]	@ (8001164 <setupSensor+0x74>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	021b      	lsls	r3, r3, #8
 8001132:	b21a      	sxth	r2, r3
 8001134:	4b0b      	ldr	r3, [pc, #44]	@ (8001164 <setupSensor+0x74>)
 8001136:	785b      	ldrb	r3, [r3, #1]
 8001138:	b21b      	sxth	r3, r3
 800113a:	4313      	orrs	r3, r2
 800113c:	b21b      	sxth	r3, r3
 800113e:	b299      	uxth	r1, r3
 8001140:	4a09      	ldr	r2, [pc, #36]	@ (8001168 <setupSensor+0x78>)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i=1;i<=6;i++)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	3301      	adds	r3, #1
 800114c:	607b      	str	r3, [r7, #4]
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2b06      	cmp	r3, #6
 8001152:	dddd      	ble.n	8001110 <setupSensor+0x20>
  }
}
 8001154:	bf00      	nop
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000000 	.word	0x20000000
 8001164:	200001ec 	.word	0x200001ec
 8001168:	200001f4 	.word	0x200001f4
 800116c:	00000000 	.word	0x00000000

08001170 <getPressure>:

int getPressure(void)
{
 8001170:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001174:	b0a4      	sub	sp, #144	@ 0x90
 8001176:	af00      	add	r7, sp, #0
	counter_pressure ++;
 8001178:	4b3d      	ldr	r3, [pc, #244]	@ (8001270 <getPressure+0x100>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	3301      	adds	r3, #1
 800117e:	b2db      	uxtb	r3, r3
 8001180:	4a3b      	ldr	r2, [pc, #236]	@ (8001270 <getPressure+0x100>)
 8001182:	7013      	strb	r3, [r2, #0]
	if (counter_pressure == 1)
 8001184:	4b3a      	ldr	r3, [pc, #232]	@ (8001270 <getPressure+0x100>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b01      	cmp	r3, #1
 800118a:	f040 808c 	bne.w	80012a6 <getPressure+0x136>
	{
		if(temperature_counter == 0)
 800118e:	4b39      	ldr	r3, [pc, #228]	@ (8001274 <getPressure+0x104>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d142      	bne.n	800121c <getPressure+0xac>
		{
			twiReceive(address, 0x00, 3);
 8001196:	4b38      	ldr	r3, [pc, #224]	@ (8001278 <getPressure+0x108>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2203      	movs	r2, #3
 800119c:	2100      	movs	r1, #0
 800119e:	4618      	mov	r0, r3
 80011a0:	f003 f9ea 	bl	8004578 <twiReceive>
			raw_average_temperature_total -= raw_temperature_rotating_memory[average_temperature_mem_location];
 80011a4:	4b35      	ldr	r3, [pc, #212]	@ (800127c <getPressure+0x10c>)
 80011a6:	6819      	ldr	r1, [r3, #0]
 80011a8:	4b35      	ldr	r3, [pc, #212]	@ (8001280 <getPressure+0x110>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	461a      	mov	r2, r3
 80011ae:	4b35      	ldr	r3, [pc, #212]	@ (8001284 <getPressure+0x114>)
 80011b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011b4:	1aca      	subs	r2, r1, r3
 80011b6:	4b31      	ldr	r3, [pc, #196]	@ (800127c <getPressure+0x10c>)
 80011b8:	601a      	str	r2, [r3, #0]
			raw_temperature_rotating_memory[average_temperature_mem_location] = buffer[0]<<16|buffer[1]<<8|buffer[2];
 80011ba:	4b33      	ldr	r3, [pc, #204]	@ (8001288 <getPressure+0x118>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	041a      	lsls	r2, r3, #16
 80011c0:	4b31      	ldr	r3, [pc, #196]	@ (8001288 <getPressure+0x118>)
 80011c2:	785b      	ldrb	r3, [r3, #1]
 80011c4:	021b      	lsls	r3, r3, #8
 80011c6:	431a      	orrs	r2, r3
 80011c8:	4b2f      	ldr	r3, [pc, #188]	@ (8001288 <getPressure+0x118>)
 80011ca:	789b      	ldrb	r3, [r3, #2]
 80011cc:	431a      	orrs	r2, r3
 80011ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001280 <getPressure+0x110>)
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	4619      	mov	r1, r3
 80011d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001284 <getPressure+0x114>)
 80011d6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
			raw_average_temperature_total += raw_temperature_rotating_memory[average_temperature_mem_location];
 80011da:	4b29      	ldr	r3, [pc, #164]	@ (8001280 <getPressure+0x110>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	461a      	mov	r2, r3
 80011e0:	4b28      	ldr	r3, [pc, #160]	@ (8001284 <getPressure+0x114>)
 80011e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80011e6:	4b25      	ldr	r3, [pc, #148]	@ (800127c <getPressure+0x10c>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	441a      	add	r2, r3
 80011ec:	4b23      	ldr	r3, [pc, #140]	@ (800127c <getPressure+0x10c>)
 80011ee:	601a      	str	r2, [r3, #0]
			average_temperature_mem_location++;
 80011f0:	4b23      	ldr	r3, [pc, #140]	@ (8001280 <getPressure+0x110>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	3301      	adds	r3, #1
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	4a21      	ldr	r2, [pc, #132]	@ (8001280 <getPressure+0x110>)
 80011fa:	7013      	strb	r3, [r2, #0]
			if (average_temperature_mem_location == 5)average_temperature_mem_location = 0;
 80011fc:	4b20      	ldr	r3, [pc, #128]	@ (8001280 <getPressure+0x110>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	2b05      	cmp	r3, #5
 8001202:	d102      	bne.n	800120a <getPressure+0x9a>
 8001204:	4a1e      	ldr	r2, [pc, #120]	@ (8001280 <getPressure+0x110>)
 8001206:	2300      	movs	r3, #0
 8001208:	7013      	strb	r3, [r2, #0]
			raw_temperature = raw_average_temperature_total / 5;
 800120a:	4b1c      	ldr	r3, [pc, #112]	@ (800127c <getPressure+0x10c>)
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	4b1f      	ldr	r3, [pc, #124]	@ (800128c <getPressure+0x11c>)
 8001210:	fba3 2302 	umull	r2, r3, r3, r2
 8001214:	089a      	lsrs	r2, r3, #2
 8001216:	4b1e      	ldr	r3, [pc, #120]	@ (8001290 <getPressure+0x120>)
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	e013      	b.n	8001244 <getPressure+0xd4>
		}
		else
		{
			twiReceive(address, 0x00, 3);
 800121c:	4b16      	ldr	r3, [pc, #88]	@ (8001278 <getPressure+0x108>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	2203      	movs	r2, #3
 8001222:	2100      	movs	r1, #0
 8001224:	4618      	mov	r0, r3
 8001226:	f003 f9a7 	bl	8004578 <twiReceive>
			raw_pressure = buffer[0]<<16|buffer[1]<<8|buffer[2];
 800122a:	4b17      	ldr	r3, [pc, #92]	@ (8001288 <getPressure+0x118>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	041a      	lsls	r2, r3, #16
 8001230:	4b15      	ldr	r3, [pc, #84]	@ (8001288 <getPressure+0x118>)
 8001232:	785b      	ldrb	r3, [r3, #1]
 8001234:	021b      	lsls	r3, r3, #8
 8001236:	431a      	orrs	r2, r3
 8001238:	4b13      	ldr	r3, [pc, #76]	@ (8001288 <getPressure+0x118>)
 800123a:	789b      	ldrb	r3, [r3, #2]
 800123c:	4313      	orrs	r3, r2
 800123e:	461a      	mov	r2, r3
 8001240:	4b14      	ldr	r3, [pc, #80]	@ (8001294 <getPressure+0x124>)
 8001242:	601a      	str	r2, [r3, #0]
		}
		temperature_counter ++;        //Increase the temperature_counter variable.
 8001244:	4b0b      	ldr	r3, [pc, #44]	@ (8001274 <getPressure+0x104>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	3301      	adds	r3, #1
 800124a:	b2db      	uxtb	r3, r3
 800124c:	4a09      	ldr	r2, [pc, #36]	@ (8001274 <getPressure+0x104>)
 800124e:	7013      	strb	r3, [r2, #0]
		if (temperature_counter == 20)
 8001250:	4b08      	ldr	r3, [pc, #32]	@ (8001274 <getPressure+0x104>)
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	2b14      	cmp	r3, #20
 8001256:	d11f      	bne.n	8001298 <getPressure+0x128>
		{
			temperature_counter = 0;
 8001258:	4a06      	ldr	r2, [pc, #24]	@ (8001274 <getPressure+0x104>)
 800125a:	2300      	movs	r3, #0
 800125c:	7013      	strb	r3, [r2, #0]
			twiSend(address, 0x54,1);
 800125e:	4b06      	ldr	r3, [pc, #24]	@ (8001278 <getPressure+0x108>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	2201      	movs	r2, #1
 8001264:	2154      	movs	r1, #84	@ 0x54
 8001266:	4618      	mov	r0, r3
 8001268:	f003 f934 	bl	80044d4 <twiSend>
 800126c:	e01b      	b.n	80012a6 <getPressure+0x136>
 800126e:	bf00      	nop
 8001270:	200000e4 	.word	0x200000e4
 8001274:	200000e5 	.word	0x200000e5
 8001278:	20000000 	.word	0x20000000
 800127c:	20000108 	.word	0x20000108
 8001280:	200000e6 	.word	0x200000e6
 8001284:	200000f0 	.word	0x200000f0
 8001288:	200001ec 	.word	0x200001ec
 800128c:	cccccccd 	.word	0xcccccccd
 8001290:	200000ec 	.word	0x200000ec
 8001294:	200000e8 	.word	0x200000e8
		}
		else twiSend(address, 0x44,1);
 8001298:	4b91      	ldr	r3, [pc, #580]	@ (80014e0 <getPressure+0x370>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	2201      	movs	r2, #1
 800129e:	2144      	movs	r1, #68	@ 0x44
 80012a0:	4618      	mov	r0, r3
 80012a2:	f003 f917 	bl	80044d4 <twiSend>
	}

	if (counter_pressure == 2)
 80012a6:	4b8f      	ldr	r3, [pc, #572]	@ (80014e4 <getPressure+0x374>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	f040 8331 	bne.w	8001912 <getPressure+0x7a2>
	{
		dT = raw_temperature - ((int)calibrationData[5] << 8);
 80012b0:	4b8d      	ldr	r3, [pc, #564]	@ (80014e8 <getPressure+0x378>)
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	4b8d      	ldr	r3, [pc, #564]	@ (80014ec <getPressure+0x37c>)
 80012b6:	895b      	ldrh	r3, [r3, #10]
 80012b8:	021b      	lsls	r3, r3, #8
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	461a      	mov	r2, r3
 80012be:	4b8c      	ldr	r3, [pc, #560]	@ (80014f0 <getPressure+0x380>)
 80012c0:	601a      	str	r2, [r3, #0]
		TEMP = (2000 + (((int64_t)dT * (int64_t)calibrationData[6]) >> 23));
 80012c2:	4b8b      	ldr	r3, [pc, #556]	@ (80014f0 <getPressure+0x380>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	17da      	asrs	r2, r3, #31
 80012c8:	469a      	mov	sl, r3
 80012ca:	4693      	mov	fp, r2
 80012cc:	4b87      	ldr	r3, [pc, #540]	@ (80014ec <getPressure+0x37c>)
 80012ce:	899b      	ldrh	r3, [r3, #12]
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	2200      	movs	r2, #0
 80012d4:	4698      	mov	r8, r3
 80012d6:	4691      	mov	r9, r2
 80012d8:	fb08 f20b 	mul.w	r2, r8, fp
 80012dc:	fb0a f309 	mul.w	r3, sl, r9
 80012e0:	4413      	add	r3, r2
 80012e2:	fbaa 4508 	umull	r4, r5, sl, r8
 80012e6:	442b      	add	r3, r5
 80012e8:	461d      	mov	r5, r3
 80012ea:	f04f 0200 	mov.w	r2, #0
 80012ee:	f04f 0300 	mov.w	r3, #0
 80012f2:	0de2      	lsrs	r2, r4, #23
 80012f4:	ea42 2245 	orr.w	r2, r2, r5, lsl #9
 80012f8:	15eb      	asrs	r3, r5, #23
 80012fa:	4613      	mov	r3, r2
 80012fc:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8001300:	461a      	mov	r2, r3
 8001302:	4b7c      	ldr	r3, [pc, #496]	@ (80014f4 <getPressure+0x384>)
 8001304:	601a      	str	r2, [r3, #0]
		if (TEMP<2000)  //if temperature of the sensor goes below 20°C, it activates "second order temperature compensation"
 8001306:	4b7b      	ldr	r3, [pc, #492]	@ (80014f4 <getPressure+0x384>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800130e:	f280 8105 	bge.w	800151c <getPressure+0x3ac>
		    {
		      T2=pow(dT,2)/2147483648;
 8001312:	4b77      	ldr	r3, [pc, #476]	@ (80014f0 <getPressure+0x380>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff f8a8 	bl	800046c <__aeabi_i2d>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	ed9f 1b6d 	vldr	d1, [pc, #436]	@ 80014d8 <getPressure+0x368>
 8001324:	ec43 2b10 	vmov	d0, r2, r3
 8001328:	f008 fb96 	bl	8009a58 <pow>
 800132c:	ec51 0b10 	vmov	r0, r1, d0
 8001330:	f04f 0200 	mov.w	r2, #0
 8001334:	4b70      	ldr	r3, [pc, #448]	@ (80014f8 <getPressure+0x388>)
 8001336:	f7ff fa2d 	bl	8000794 <__aeabi_ddiv>
 800133a:	4602      	mov	r2, r0
 800133c:	460b      	mov	r3, r1
 800133e:	4610      	mov	r0, r2
 8001340:	4619      	mov	r1, r3
 8001342:	f7ff fbad 	bl	8000aa0 <__aeabi_d2iz>
 8001346:	4602      	mov	r2, r0
 8001348:	4b6c      	ldr	r3, [pc, #432]	@ (80014fc <getPressure+0x38c>)
 800134a:	601a      	str	r2, [r3, #0]
		      OFF2=5*pow((TEMP-2000),2)/2;
 800134c:	4b69      	ldr	r3, [pc, #420]	@ (80014f4 <getPressure+0x384>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff f889 	bl	800046c <__aeabi_i2d>
 800135a:	4602      	mov	r2, r0
 800135c:	460b      	mov	r3, r1
 800135e:	ed9f 1b5e 	vldr	d1, [pc, #376]	@ 80014d8 <getPressure+0x368>
 8001362:	ec43 2b10 	vmov	d0, r2, r3
 8001366:	f008 fb77 	bl	8009a58 <pow>
 800136a:	ec51 0b10 	vmov	r0, r1, d0
 800136e:	f04f 0200 	mov.w	r2, #0
 8001372:	4b63      	ldr	r3, [pc, #396]	@ (8001500 <getPressure+0x390>)
 8001374:	f7ff f8e4 	bl	8000540 <__aeabi_dmul>
 8001378:	4602      	mov	r2, r0
 800137a:	460b      	mov	r3, r1
 800137c:	4610      	mov	r0, r2
 800137e:	4619      	mov	r1, r3
 8001380:	f04f 0200 	mov.w	r2, #0
 8001384:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001388:	f7ff fa04 	bl	8000794 <__aeabi_ddiv>
 800138c:	4602      	mov	r2, r0
 800138e:	460b      	mov	r3, r1
 8001390:	4610      	mov	r0, r2
 8001392:	4619      	mov	r1, r3
 8001394:	f7ff fc14 	bl	8000bc0 <__aeabi_d2lz>
 8001398:	4602      	mov	r2, r0
 800139a:	460b      	mov	r3, r1
 800139c:	4959      	ldr	r1, [pc, #356]	@ (8001504 <getPressure+0x394>)
 800139e:	e9c1 2300 	strd	r2, r3, [r1]
		      SENS2=5*pow((TEMP-2000),2)/4;
 80013a2:	4b54      	ldr	r3, [pc, #336]	@ (80014f4 <getPressure+0x384>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7ff f85e 	bl	800046c <__aeabi_i2d>
 80013b0:	4602      	mov	r2, r0
 80013b2:	460b      	mov	r3, r1
 80013b4:	ed9f 1b48 	vldr	d1, [pc, #288]	@ 80014d8 <getPressure+0x368>
 80013b8:	ec43 2b10 	vmov	d0, r2, r3
 80013bc:	f008 fb4c 	bl	8009a58 <pow>
 80013c0:	ec51 0b10 	vmov	r0, r1, d0
 80013c4:	f04f 0200 	mov.w	r2, #0
 80013c8:	4b4d      	ldr	r3, [pc, #308]	@ (8001500 <getPressure+0x390>)
 80013ca:	f7ff f8b9 	bl	8000540 <__aeabi_dmul>
 80013ce:	4602      	mov	r2, r0
 80013d0:	460b      	mov	r3, r1
 80013d2:	4610      	mov	r0, r2
 80013d4:	4619      	mov	r1, r3
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	4b4b      	ldr	r3, [pc, #300]	@ (8001508 <getPressure+0x398>)
 80013dc:	f7ff f9da 	bl	8000794 <__aeabi_ddiv>
 80013e0:	4602      	mov	r2, r0
 80013e2:	460b      	mov	r3, r1
 80013e4:	4610      	mov	r0, r2
 80013e6:	4619      	mov	r1, r3
 80013e8:	f7ff fbea 	bl	8000bc0 <__aeabi_d2lz>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	4946      	ldr	r1, [pc, #280]	@ (800150c <getPressure+0x39c>)
 80013f2:	e9c1 2300 	strd	r2, r3, [r1]
		      if (TEMP<-1500) //if temperature of the sensor goes even lower, below -15°C, then additional math is utilized
 80013f6:	4b3f      	ldr	r3, [pc, #252]	@ (80014f4 <getPressure+0x384>)
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	4b45      	ldr	r3, [pc, #276]	@ (8001510 <getPressure+0x3a0>)
 80013fc:	429a      	cmp	r2, r3
 80013fe:	f280 809e 	bge.w	800153e <getPressure+0x3ce>
		        {
		          OFF2=OFF2+7*pow((TEMP+1500),2);
 8001402:	4b40      	ldr	r3, [pc, #256]	@ (8001504 <getPressure+0x394>)
 8001404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001408:	4610      	mov	r0, r2
 800140a:	4619      	mov	r1, r3
 800140c:	f7ff f86a 	bl	80004e4 <__aeabi_l2d>
 8001410:	4604      	mov	r4, r0
 8001412:	460d      	mov	r5, r1
 8001414:	4b37      	ldr	r3, [pc, #220]	@ (80014f4 <getPressure+0x384>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff f825 	bl	800046c <__aeabi_i2d>
 8001422:	4602      	mov	r2, r0
 8001424:	460b      	mov	r3, r1
 8001426:	ed9f 1b2c 	vldr	d1, [pc, #176]	@ 80014d8 <getPressure+0x368>
 800142a:	ec43 2b10 	vmov	d0, r2, r3
 800142e:	f008 fb13 	bl	8009a58 <pow>
 8001432:	ec51 0b10 	vmov	r0, r1, d0
 8001436:	f04f 0200 	mov.w	r2, #0
 800143a:	4b36      	ldr	r3, [pc, #216]	@ (8001514 <getPressure+0x3a4>)
 800143c:	f7ff f880 	bl	8000540 <__aeabi_dmul>
 8001440:	4602      	mov	r2, r0
 8001442:	460b      	mov	r3, r1
 8001444:	4620      	mov	r0, r4
 8001446:	4629      	mov	r1, r5
 8001448:	f7fe fec4 	bl	80001d4 <__adddf3>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4610      	mov	r0, r2
 8001452:	4619      	mov	r1, r3
 8001454:	f7ff fbb4 	bl	8000bc0 <__aeabi_d2lz>
 8001458:	4602      	mov	r2, r0
 800145a:	460b      	mov	r3, r1
 800145c:	4929      	ldr	r1, [pc, #164]	@ (8001504 <getPressure+0x394>)
 800145e:	e9c1 2300 	strd	r2, r3, [r1]
		          SENS2=SENS2+11*pow((TEMP+1500),2)/2;
 8001462:	4b2a      	ldr	r3, [pc, #168]	@ (800150c <getPressure+0x39c>)
 8001464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001468:	4610      	mov	r0, r2
 800146a:	4619      	mov	r1, r3
 800146c:	f7ff f83a 	bl	80004e4 <__aeabi_l2d>
 8001470:	4604      	mov	r4, r0
 8001472:	460d      	mov	r5, r1
 8001474:	4b1f      	ldr	r3, [pc, #124]	@ (80014f4 <getPressure+0x384>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f203 53dc 	addw	r3, r3, #1500	@ 0x5dc
 800147c:	4618      	mov	r0, r3
 800147e:	f7fe fff5 	bl	800046c <__aeabi_i2d>
 8001482:	4602      	mov	r2, r0
 8001484:	460b      	mov	r3, r1
 8001486:	ed9f 1b14 	vldr	d1, [pc, #80]	@ 80014d8 <getPressure+0x368>
 800148a:	ec43 2b10 	vmov	d0, r2, r3
 800148e:	f008 fae3 	bl	8009a58 <pow>
 8001492:	ec51 0b10 	vmov	r0, r1, d0
 8001496:	f04f 0200 	mov.w	r2, #0
 800149a:	4b1f      	ldr	r3, [pc, #124]	@ (8001518 <getPressure+0x3a8>)
 800149c:	f7ff f850 	bl	8000540 <__aeabi_dmul>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	4610      	mov	r0, r2
 80014a6:	4619      	mov	r1, r3
 80014a8:	f04f 0200 	mov.w	r2, #0
 80014ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80014b0:	f7ff f970 	bl	8000794 <__aeabi_ddiv>
 80014b4:	4602      	mov	r2, r0
 80014b6:	460b      	mov	r3, r1
 80014b8:	4620      	mov	r0, r4
 80014ba:	4629      	mov	r1, r5
 80014bc:	f7fe fe8a 	bl	80001d4 <__adddf3>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4610      	mov	r0, r2
 80014c6:	4619      	mov	r1, r3
 80014c8:	f7ff fb7a 	bl	8000bc0 <__aeabi_d2lz>
 80014cc:	4602      	mov	r2, r0
 80014ce:	460b      	mov	r3, r1
 80014d0:	490e      	ldr	r1, [pc, #56]	@ (800150c <getPressure+0x39c>)
 80014d2:	e9c1 2300 	strd	r2, r3, [r1]
 80014d6:	e032      	b.n	800153e <getPressure+0x3ce>
 80014d8:	00000000 	.word	0x00000000
 80014dc:	40000000 	.word	0x40000000
 80014e0:	20000000 	.word	0x20000000
 80014e4:	200000e4 	.word	0x200000e4
 80014e8:	200000ec 	.word	0x200000ec
 80014ec:	200001f4 	.word	0x200001f4
 80014f0:	20000228 	.word	0x20000228
 80014f4:	2000022c 	.word	0x2000022c
 80014f8:	41e00000 	.word	0x41e00000
 80014fc:	20000234 	.word	0x20000234
 8001500:	40140000 	.word	0x40140000
 8001504:	20000210 	.word	0x20000210
 8001508:	40100000 	.word	0x40100000
 800150c:	20000220 	.word	0x20000220
 8001510:	fffffa24 	.word	0xfffffa24
 8001514:	401c0000 	.word	0x401c0000
 8001518:	40260000 	.word	0x40260000
		        }
		    }
	   else { T2=0; OFF2=0; SENS2=0; }
 800151c:	4ac3      	ldr	r2, [pc, #780]	@ (800182c <getPressure+0x6bc>)
 800151e:	2300      	movs	r3, #0
 8001520:	6013      	str	r3, [r2, #0]
 8001522:	49c3      	ldr	r1, [pc, #780]	@ (8001830 <getPressure+0x6c0>)
 8001524:	f04f 0200 	mov.w	r2, #0
 8001528:	f04f 0300 	mov.w	r3, #0
 800152c:	e9c1 2300 	strd	r2, r3, [r1]
 8001530:	49c0      	ldr	r1, [pc, #768]	@ (8001834 <getPressure+0x6c4>)
 8001532:	f04f 0200 	mov.w	r2, #0
 8001536:	f04f 0300 	mov.w	r3, #0
 800153a:	e9c1 2300 	strd	r2, r3, [r1]

		    TEMP = ((2000 + (((int64_t)dT * (int64_t)calibrationData[6]) >> 23))-T2); //second order compensation included
 800153e:	4bbe      	ldr	r3, [pc, #760]	@ (8001838 <getPressure+0x6c8>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	17da      	asrs	r2, r3, #31
 8001544:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001546:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001548:	4bbc      	ldr	r3, [pc, #752]	@ (800183c <getPressure+0x6cc>)
 800154a:	899b      	ldrh	r3, [r3, #12]
 800154c:	b29b      	uxth	r3, r3
 800154e:	2200      	movs	r2, #0
 8001550:	663b      	str	r3, [r7, #96]	@ 0x60
 8001552:	667a      	str	r2, [r7, #100]	@ 0x64
 8001554:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001558:	462b      	mov	r3, r5
 800155a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800155e:	4642      	mov	r2, r8
 8001560:	fb02 f203 	mul.w	r2, r2, r3
 8001564:	464b      	mov	r3, r9
 8001566:	4621      	mov	r1, r4
 8001568:	fb01 f303 	mul.w	r3, r1, r3
 800156c:	4413      	add	r3, r2
 800156e:	4622      	mov	r2, r4
 8001570:	4641      	mov	r1, r8
 8001572:	fba2 1201 	umull	r1, r2, r2, r1
 8001576:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800157a:	460a      	mov	r2, r1
 800157c:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8001580:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8001584:	4413      	add	r3, r2
 8001586:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800158a:	f04f 0200 	mov.w	r2, #0
 800158e:	f04f 0300 	mov.w	r3, #0
 8001592:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8001596:	4621      	mov	r1, r4
 8001598:	0dca      	lsrs	r2, r1, #23
 800159a:	4629      	mov	r1, r5
 800159c:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 80015a0:	4629      	mov	r1, r5
 80015a2:	15cb      	asrs	r3, r1, #23
 80015a4:	4ba1      	ldr	r3, [pc, #644]	@ (800182c <getPressure+0x6bc>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80015ae:	461a      	mov	r2, r3
 80015b0:	4ba3      	ldr	r3, [pc, #652]	@ (8001840 <getPressure+0x6d0>)
 80015b2:	601a      	str	r2, [r3, #0]
		    OFF = (((unsigned int)calibrationData[2] << 16) + (((int64_t)calibrationData[4] * dT) >> 7)-OFF2); //second order compensation included
 80015b4:	4ba1      	ldr	r3, [pc, #644]	@ (800183c <getPressure+0x6cc>)
 80015b6:	889b      	ldrh	r3, [r3, #4]
 80015b8:	041b      	lsls	r3, r3, #16
 80015ba:	2200      	movs	r2, #0
 80015bc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80015be:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80015c0:	4b9e      	ldr	r3, [pc, #632]	@ (800183c <getPressure+0x6cc>)
 80015c2:	891b      	ldrh	r3, [r3, #8]
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	2200      	movs	r2, #0
 80015c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80015ca:	657a      	str	r2, [r7, #84]	@ 0x54
 80015cc:	4b9a      	ldr	r3, [pc, #616]	@ (8001838 <getPressure+0x6c8>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	17da      	asrs	r2, r3, #31
 80015d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80015d4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80015d6:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80015da:	462b      	mov	r3, r5
 80015dc:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80015e0:	4642      	mov	r2, r8
 80015e2:	fb02 f203 	mul.w	r2, r2, r3
 80015e6:	464b      	mov	r3, r9
 80015e8:	4621      	mov	r1, r4
 80015ea:	fb01 f303 	mul.w	r3, r1, r3
 80015ee:	4413      	add	r3, r2
 80015f0:	4622      	mov	r2, r4
 80015f2:	4641      	mov	r1, r8
 80015f4:	fba2 1201 	umull	r1, r2, r2, r1
 80015f8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80015fc:	460a      	mov	r2, r1
 80015fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8001602:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8001606:	4413      	add	r3, r2
 8001608:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800160c:	f04f 0200 	mov.w	r2, #0
 8001610:	f04f 0300 	mov.w	r3, #0
 8001614:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8001618:	4621      	mov	r1, r4
 800161a:	09ca      	lsrs	r2, r1, #7
 800161c:	4629      	mov	r1, r5
 800161e:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
 8001622:	4629      	mov	r1, r5
 8001624:	11cb      	asrs	r3, r1, #7
 8001626:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800162a:	4621      	mov	r1, r4
 800162c:	1889      	adds	r1, r1, r2
 800162e:	6439      	str	r1, [r7, #64]	@ 0x40
 8001630:	4629      	mov	r1, r5
 8001632:	eb43 0101 	adc.w	r1, r3, r1
 8001636:	6479      	str	r1, [r7, #68]	@ 0x44
 8001638:	4b7d      	ldr	r3, [pc, #500]	@ (8001830 <getPressure+0x6c0>)
 800163a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163e:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8001642:	4621      	mov	r1, r4
 8001644:	1a89      	subs	r1, r1, r2
 8001646:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001648:	4629      	mov	r1, r5
 800164a:	eb61 0303 	sbc.w	r3, r1, r3
 800164e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001650:	4b7c      	ldr	r3, [pc, #496]	@ (8001844 <getPressure+0x6d4>)
 8001652:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8001656:	e9c3 1200 	strd	r1, r2, [r3]
		    SENS = (((unsigned int)calibrationData[1] << 15) + (((int64_t)calibrationData[3] * dT) >> 8)-SENS2); //second order compensation included
 800165a:	4b78      	ldr	r3, [pc, #480]	@ (800183c <getPressure+0x6cc>)
 800165c:	885b      	ldrh	r3, [r3, #2]
 800165e:	03db      	lsls	r3, r3, #15
 8001660:	2200      	movs	r2, #0
 8001662:	633b      	str	r3, [r7, #48]	@ 0x30
 8001664:	637a      	str	r2, [r7, #52]	@ 0x34
 8001666:	4b75      	ldr	r3, [pc, #468]	@ (800183c <getPressure+0x6cc>)
 8001668:	88db      	ldrh	r3, [r3, #6]
 800166a:	b29b      	uxth	r3, r3
 800166c:	2200      	movs	r2, #0
 800166e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001670:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001672:	4b71      	ldr	r3, [pc, #452]	@ (8001838 <getPressure+0x6c8>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	17da      	asrs	r2, r3, #31
 8001678:	623b      	str	r3, [r7, #32]
 800167a:	627a      	str	r2, [r7, #36]	@ 0x24
 800167c:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8001680:	462b      	mov	r3, r5
 8001682:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001686:	4642      	mov	r2, r8
 8001688:	fb02 f203 	mul.w	r2, r2, r3
 800168c:	464b      	mov	r3, r9
 800168e:	4621      	mov	r1, r4
 8001690:	fb01 f303 	mul.w	r3, r1, r3
 8001694:	4413      	add	r3, r2
 8001696:	4622      	mov	r2, r4
 8001698:	4641      	mov	r1, r8
 800169a:	fba2 1201 	umull	r1, r2, r2, r1
 800169e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80016a0:	460a      	mov	r2, r1
 80016a2:	67ba      	str	r2, [r7, #120]	@ 0x78
 80016a4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80016a6:	4413      	add	r3, r2
 80016a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80016aa:	f04f 0200 	mov.w	r2, #0
 80016ae:	f04f 0300 	mov.w	r3, #0
 80016b2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80016b6:	4621      	mov	r1, r4
 80016b8:	0a0a      	lsrs	r2, r1, #8
 80016ba:	4629      	mov	r1, r5
 80016bc:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80016c0:	4629      	mov	r1, r5
 80016c2:	120b      	asrs	r3, r1, #8
 80016c4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80016c8:	4621      	mov	r1, r4
 80016ca:	1889      	adds	r1, r1, r2
 80016cc:	61b9      	str	r1, [r7, #24]
 80016ce:	4629      	mov	r1, r5
 80016d0:	eb43 0101 	adc.w	r1, r3, r1
 80016d4:	61f9      	str	r1, [r7, #28]
 80016d6:	4b57      	ldr	r3, [pc, #348]	@ (8001834 <getPressure+0x6c4>)
 80016d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016dc:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80016e0:	4621      	mov	r1, r4
 80016e2:	1a89      	subs	r1, r1, r2
 80016e4:	6139      	str	r1, [r7, #16]
 80016e6:	4629      	mov	r1, r5
 80016e8:	eb61 0303 	sbc.w	r3, r1, r3
 80016ec:	617b      	str	r3, [r7, #20]
 80016ee:	4b56      	ldr	r3, [pc, #344]	@ (8001848 <getPressure+0x6d8>)
 80016f0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80016f4:	e9c3 1200 	strd	r1, r2, [r3]
		    P = (((raw_pressure * SENS) >> 21) - OFF) >> 15;
 80016f8:	4b54      	ldr	r3, [pc, #336]	@ (800184c <getPressure+0x6dc>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2200      	movs	r2, #0
 80016fe:	60bb      	str	r3, [r7, #8]
 8001700:	60fa      	str	r2, [r7, #12]
 8001702:	4b51      	ldr	r3, [pc, #324]	@ (8001848 <getPressure+0x6d8>)
 8001704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001708:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800170c:	4629      	mov	r1, r5
 800170e:	fb02 f001 	mul.w	r0, r2, r1
 8001712:	4621      	mov	r1, r4
 8001714:	fb01 f103 	mul.w	r1, r1, r3
 8001718:	4401      	add	r1, r0
 800171a:	4620      	mov	r0, r4
 800171c:	fba0 2302 	umull	r2, r3, r0, r2
 8001720:	677b      	str	r3, [r7, #116]	@ 0x74
 8001722:	4613      	mov	r3, r2
 8001724:	673b      	str	r3, [r7, #112]	@ 0x70
 8001726:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001728:	18cb      	adds	r3, r1, r3
 800172a:	677b      	str	r3, [r7, #116]	@ 0x74
 800172c:	f04f 0200 	mov.w	r2, #0
 8001730:	f04f 0300 	mov.w	r3, #0
 8001734:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8001738:	4621      	mov	r1, r4
 800173a:	0d4a      	lsrs	r2, r1, #21
 800173c:	4629      	mov	r1, r5
 800173e:	ea42 22c1 	orr.w	r2, r2, r1, lsl #11
 8001742:	4629      	mov	r1, r5
 8001744:	154b      	asrs	r3, r1, #21
 8001746:	493f      	ldr	r1, [pc, #252]	@ (8001844 <getPressure+0x6d4>)
 8001748:	e9d1 0100 	ldrd	r0, r1, [r1]
 800174c:	1a14      	subs	r4, r2, r0
 800174e:	603c      	str	r4, [r7, #0]
 8001750:	eb63 0301 	sbc.w	r3, r3, r1
 8001754:	607b      	str	r3, [r7, #4]
 8001756:	f04f 0200 	mov.w	r2, #0
 800175a:	f04f 0300 	mov.w	r3, #0
 800175e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001762:	4621      	mov	r1, r4
 8001764:	0bca      	lsrs	r2, r1, #15
 8001766:	4629      	mov	r1, r5
 8001768:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 800176c:	4629      	mov	r1, r5
 800176e:	13cb      	asrs	r3, r1, #15
 8001770:	4b37      	ldr	r3, [pc, #220]	@ (8001850 <getPressure+0x6e0>)
 8001772:	601a      	str	r2, [r3, #0]

		    //To get a smoother pressure value we will use a 20 location rotating memory.
		    pressure_total_avarage -= pressure_rotating_mem[pressure_rotating_mem_location];                          //Subtract the current memory position to make room for the new value.
 8001774:	4b37      	ldr	r3, [pc, #220]	@ (8001854 <getPressure+0x6e4>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	4b37      	ldr	r3, [pc, #220]	@ (8001858 <getPressure+0x6e8>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	4619      	mov	r1, r3
 800177e:	4b37      	ldr	r3, [pc, #220]	@ (800185c <getPressure+0x6ec>)
 8001780:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	4a33      	ldr	r2, [pc, #204]	@ (8001854 <getPressure+0x6e4>)
 8001788:	6013      	str	r3, [r2, #0]
		    pressure_rotating_mem[pressure_rotating_mem_location] = P;                                                //Calculate the new change between the actual pressure and the previous measurement.
 800178a:	4b33      	ldr	r3, [pc, #204]	@ (8001858 <getPressure+0x6e8>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	4619      	mov	r1, r3
 8001790:	4b2f      	ldr	r3, [pc, #188]	@ (8001850 <getPressure+0x6e0>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a31      	ldr	r2, [pc, #196]	@ (800185c <getPressure+0x6ec>)
 8001796:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		    pressure_total_avarage += pressure_rotating_mem[pressure_rotating_mem_location];                          //Add the new value to the long term avarage value.
 800179a:	4b2f      	ldr	r3, [pc, #188]	@ (8001858 <getPressure+0x6e8>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	461a      	mov	r2, r3
 80017a0:	4b2e      	ldr	r3, [pc, #184]	@ (800185c <getPressure+0x6ec>)
 80017a2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80017a6:	4b2b      	ldr	r3, [pc, #172]	@ (8001854 <getPressure+0x6e4>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4413      	add	r3, r2
 80017ac:	4a29      	ldr	r2, [pc, #164]	@ (8001854 <getPressure+0x6e4>)
 80017ae:	6013      	str	r3, [r2, #0]
            pressure_rotating_mem_location++;                                                                         //Increase the rotating memory location.
 80017b0:	4b29      	ldr	r3, [pc, #164]	@ (8001858 <getPressure+0x6e8>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	3301      	adds	r3, #1
 80017b6:	b2da      	uxtb	r2, r3
 80017b8:	4b27      	ldr	r3, [pc, #156]	@ (8001858 <getPressure+0x6e8>)
 80017ba:	701a      	strb	r2, [r3, #0]
		    if (pressure_rotating_mem_location == 20)pressure_rotating_mem_location = 0;                              //Start at 0 when the memory location 20 is reached.
 80017bc:	4b26      	ldr	r3, [pc, #152]	@ (8001858 <getPressure+0x6e8>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b14      	cmp	r3, #20
 80017c2:	d102      	bne.n	80017ca <getPressure+0x65a>
 80017c4:	4b24      	ldr	r3, [pc, #144]	@ (8001858 <getPressure+0x6e8>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	701a      	strb	r2, [r3, #0]
		    actual_pressure_fast = (float)pressure_total_avarage / 20.0;
 80017ca:	4b22      	ldr	r3, [pc, #136]	@ (8001854 <getPressure+0x6e4>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	ee07 3a90 	vmov	s15, r3
 80017d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017d6:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 80017da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017de:	4b20      	ldr	r3, [pc, #128]	@ (8001860 <getPressure+0x6f0>)
 80017e0:	edc3 7a00 	vstr	s15, [r3]

		    //To get better results we will use a complementary fillter that can be adjusted by the fast average.
		    actual_pressure_slow = actual_pressure_slow * (float)0.985 + actual_pressure_fast * (float)0.015;
 80017e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001864 <getPressure+0x6f4>)
 80017e6:	edd3 7a00 	vldr	s15, [r3]
 80017ea:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001868 <getPressure+0x6f8>
 80017ee:	ee27 7a87 	vmul.f32	s14, s15, s14
 80017f2:	4b1b      	ldr	r3, [pc, #108]	@ (8001860 <getPressure+0x6f0>)
 80017f4:	edd3 7a00 	vldr	s15, [r3]
 80017f8:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 800186c <getPressure+0x6fc>
 80017fc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001800:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001804:	4b17      	ldr	r3, [pc, #92]	@ (8001864 <getPressure+0x6f4>)
 8001806:	edc3 7a00 	vstr	s15, [r3]
		    actual_pressure_diff = actual_pressure_slow - actual_pressure_fast;                                       //Calculate the difference between the fast and the slow avarage value.
 800180a:	4b16      	ldr	r3, [pc, #88]	@ (8001864 <getPressure+0x6f4>)
 800180c:	ed93 7a00 	vldr	s14, [r3]
 8001810:	4b13      	ldr	r3, [pc, #76]	@ (8001860 <getPressure+0x6f0>)
 8001812:	edd3 7a00 	vldr	s15, [r3]
 8001816:	ee77 7a67 	vsub.f32	s15, s14, s15
 800181a:	4b15      	ldr	r3, [pc, #84]	@ (8001870 <getPressure+0x700>)
 800181c:	edc3 7a00 	vstr	s15, [r3]
		    if (actual_pressure_diff > 8)actual_pressure_diff = 8;                                                    //If the difference is larger then 8 limit the difference to 8.
 8001820:	4b13      	ldr	r3, [pc, #76]	@ (8001870 <getPressure+0x700>)
 8001822:	edd3 7a00 	vldr	s15, [r3]
 8001826:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800182a:	e023      	b.n	8001874 <getPressure+0x704>
 800182c:	20000234 	.word	0x20000234
 8001830:	20000210 	.word	0x20000210
 8001834:	20000220 	.word	0x20000220
 8001838:	20000228 	.word	0x20000228
 800183c:	200001f4 	.word	0x200001f4
 8001840:	2000022c 	.word	0x2000022c
 8001844:	20000208 	.word	0x20000208
 8001848:	20000218 	.word	0x20000218
 800184c:	200000e8 	.word	0x200000e8
 8001850:	20000230 	.word	0x20000230
 8001854:	200001e4 	.word	0x200001e4
 8001858:	200001e8 	.word	0x200001e8
 800185c:	2000011c 	.word	0x2000011c
 8001860:	20000114 	.word	0x20000114
 8001864:	20000110 	.word	0x20000110
 8001868:	3f7c28f6 	.word	0x3f7c28f6
 800186c:	3c75c28f 	.word	0x3c75c28f
 8001870:	20000118 	.word	0x20000118
 8001874:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187c:	dd03      	ble.n	8001886 <getPressure+0x716>
 800187e:	4ba7      	ldr	r3, [pc, #668]	@ (8001b1c <getPressure+0x9ac>)
 8001880:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 8001884:	601a      	str	r2, [r3, #0]
		    if (actual_pressure_diff < -8)actual_pressure_diff = -8;                                                  //If the difference is smaller then -8 limit the difference to -8.
 8001886:	4ba5      	ldr	r3, [pc, #660]	@ (8001b1c <getPressure+0x9ac>)
 8001888:	edd3 7a00 	vldr	s15, [r3]
 800188c:	eeba 7a00 	vmov.f32	s14, #160	@ 0xc1000000 -8.0
 8001890:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001898:	d503      	bpl.n	80018a2 <getPressure+0x732>
 800189a:	4ba0      	ldr	r3, [pc, #640]	@ (8001b1c <getPressure+0x9ac>)
 800189c:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 80018a0:	601a      	str	r2, [r3, #0]
		    //If the difference is larger then 1 or smaller then -1 the slow average is adjuste based on the error between the fast and slow average.
		    if (actual_pressure_diff > 1 || actual_pressure_diff < -1)actual_pressure_slow -= actual_pressure_diff / 6.0;
 80018a2:	4b9e      	ldr	r3, [pc, #632]	@ (8001b1c <getPressure+0x9ac>)
 80018a4:	edd3 7a00 	vldr	s15, [r3]
 80018a8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80018ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b4:	dc09      	bgt.n	80018ca <getPressure+0x75a>
 80018b6:	4b99      	ldr	r3, [pc, #612]	@ (8001b1c <getPressure+0x9ac>)
 80018b8:	edd3 7a00 	vldr	s15, [r3]
 80018bc:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80018c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c8:	d51f      	bpl.n	800190a <getPressure+0x79a>
 80018ca:	4b95      	ldr	r3, [pc, #596]	@ (8001b20 <getPressure+0x9b0>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4618      	mov	r0, r3
 80018d0:	f7fe fdde 	bl	8000490 <__aeabi_f2d>
 80018d4:	4604      	mov	r4, r0
 80018d6:	460d      	mov	r5, r1
 80018d8:	4b90      	ldr	r3, [pc, #576]	@ (8001b1c <getPressure+0x9ac>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4618      	mov	r0, r3
 80018de:	f7fe fdd7 	bl	8000490 <__aeabi_f2d>
 80018e2:	f04f 0200 	mov.w	r2, #0
 80018e6:	4b8f      	ldr	r3, [pc, #572]	@ (8001b24 <getPressure+0x9b4>)
 80018e8:	f7fe ff54 	bl	8000794 <__aeabi_ddiv>
 80018ec:	4602      	mov	r2, r0
 80018ee:	460b      	mov	r3, r1
 80018f0:	4620      	mov	r0, r4
 80018f2:	4629      	mov	r1, r5
 80018f4:	f7fe fc6c 	bl	80001d0 <__aeabi_dsub>
 80018f8:	4602      	mov	r2, r0
 80018fa:	460b      	mov	r3, r1
 80018fc:	4610      	mov	r0, r2
 80018fe:	4619      	mov	r1, r3
 8001900:	f7ff f8f6 	bl	8000af0 <__aeabi_d2f>
 8001904:	4603      	mov	r3, r0
 8001906:	4a86      	ldr	r2, [pc, #536]	@ (8001b20 <getPressure+0x9b0>)
 8001908:	6013      	str	r3, [r2, #0]
		    actual_pressure = actual_pressure_slow;
 800190a:	4b85      	ldr	r3, [pc, #532]	@ (8001b20 <getPressure+0x9b0>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a86      	ldr	r2, [pc, #536]	@ (8001b28 <getPressure+0x9b8>)
 8001910:	6013      	str	r3, [r2, #0]
	}
	if (counter_pressure == 3) {
 8001912:	4b86      	ldr	r3, [pc, #536]	@ (8001b2c <getPressure+0x9bc>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2b03      	cmp	r3, #3
 8001918:	f040 81a6 	bne.w	8001c68 <getPressure+0xaf8>
		counter_pressure = 0;
 800191c:	4b83      	ldr	r3, [pc, #524]	@ (8001b2c <getPressure+0x9bc>)
 800191e:	2200      	movs	r2, #0
 8001920:	701a      	strb	r2, [r3, #0]

	    if (manual_altitude_change == 1)	pressure_parachute_previous = actual_pressure * 10;                       //During manual altitude change the up/down detection is disabled.
 8001922:	4b83      	ldr	r3, [pc, #524]	@ (8001b30 <getPressure+0x9c0>)
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	2b01      	cmp	r3, #1
 8001928:	d109      	bne.n	800193e <getPressure+0x7ce>
 800192a:	4b7f      	ldr	r3, [pc, #508]	@ (8001b28 <getPressure+0x9b8>)
 800192c:	edd3 7a00 	vldr	s15, [r3]
 8001930:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001934:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001938:	4b7e      	ldr	r3, [pc, #504]	@ (8001b34 <getPressure+0x9c4>)
 800193a:	edc3 7a00 	vstr	s15, [r3]
	    parachute_throttle -= parachute_buffer[parachute_rotating_mem_location];                                  //Subtract the current memory position to make room for the new value.
 800193e:	4b7e      	ldr	r3, [pc, #504]	@ (8001b38 <getPressure+0x9c8>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	4b7e      	ldr	r3, [pc, #504]	@ (8001b3c <getPressure+0x9cc>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	4619      	mov	r1, r3
 8001948:	4b7d      	ldr	r3, [pc, #500]	@ (8001b40 <getPressure+0x9d0>)
 800194a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	4a79      	ldr	r2, [pc, #484]	@ (8001b38 <getPressure+0x9c8>)
 8001952:	6013      	str	r3, [r2, #0]
	    parachute_buffer[parachute_rotating_mem_location] = actual_pressure * 10 - pressure_parachute_previous;   //Calculate the new change between the actual pressure and the previous measurement.
 8001954:	4b74      	ldr	r3, [pc, #464]	@ (8001b28 <getPressure+0x9b8>)
 8001956:	edd3 7a00 	vldr	s15, [r3]
 800195a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800195e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001962:	4b74      	ldr	r3, [pc, #464]	@ (8001b34 <getPressure+0x9c4>)
 8001964:	edd3 7a00 	vldr	s15, [r3]
 8001968:	ee77 7a67 	vsub.f32	s15, s14, s15
 800196c:	4b73      	ldr	r3, [pc, #460]	@ (8001b3c <getPressure+0x9cc>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	461a      	mov	r2, r3
 8001972:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001976:	ee17 1a90 	vmov	r1, s15
 800197a:	4b71      	ldr	r3, [pc, #452]	@ (8001b40 <getPressure+0x9d0>)
 800197c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	    parachute_throttle += parachute_buffer[parachute_rotating_mem_location];                                  //Add the new value to the long term avarage value.
 8001980:	4b6e      	ldr	r3, [pc, #440]	@ (8001b3c <getPressure+0x9cc>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	461a      	mov	r2, r3
 8001986:	4b6e      	ldr	r3, [pc, #440]	@ (8001b40 <getPressure+0x9d0>)
 8001988:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800198c:	4b6a      	ldr	r3, [pc, #424]	@ (8001b38 <getPressure+0x9c8>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4413      	add	r3, r2
 8001992:	4a69      	ldr	r2, [pc, #420]	@ (8001b38 <getPressure+0x9c8>)
 8001994:	6013      	str	r3, [r2, #0]
	    pressure_parachute_previous = actual_pressure * 10;                                                       //Store the current measurement for the next loop.
 8001996:	4b64      	ldr	r3, [pc, #400]	@ (8001b28 <getPressure+0x9b8>)
 8001998:	edd3 7a00 	vldr	s15, [r3]
 800199c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80019a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019a4:	4b63      	ldr	r3, [pc, #396]	@ (8001b34 <getPressure+0x9c4>)
 80019a6:	edc3 7a00 	vstr	s15, [r3]
	    parachute_rotating_mem_location++;                                                                        //Increase the rotating memory location.
 80019aa:	4b64      	ldr	r3, [pc, #400]	@ (8001b3c <getPressure+0x9cc>)
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	3301      	adds	r3, #1
 80019b0:	b2da      	uxtb	r2, r3
 80019b2:	4b62      	ldr	r3, [pc, #392]	@ (8001b3c <getPressure+0x9cc>)
 80019b4:	701a      	strb	r2, [r3, #0]
	    if (parachute_rotating_mem_location == 30)	parachute_rotating_mem_location = 0;
 80019b6:	4b61      	ldr	r3, [pc, #388]	@ (8001b3c <getPressure+0x9cc>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	2b1e      	cmp	r3, #30
 80019bc:	d102      	bne.n	80019c4 <getPressure+0x854>
 80019be:	4b5f      	ldr	r3, [pc, #380]	@ (8001b3c <getPressure+0x9cc>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	701a      	strb	r2, [r3, #0]

	    if (flight_mode == 2) {
 80019c4:	4b5f      	ldr	r3, [pc, #380]	@ (8001b44 <getPressure+0x9d4>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	f040 813e 	bne.w	8001c4a <getPressure+0xada>
	    	manual_altitude_change = 0;
 80019ce:	4b58      	ldr	r3, [pc, #352]	@ (8001b30 <getPressure+0x9c0>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	701a      	strb	r2, [r3, #0]
	    	if (pid_altitude_setpoint == 0)	pid_altitude_setpoint = actual_pressure;
 80019d4:	4b5c      	ldr	r3, [pc, #368]	@ (8001b48 <getPressure+0x9d8>)
 80019d6:	edd3 7a00 	vldr	s15, [r3]
 80019da:	eef5 7a40 	vcmp.f32	s15, #0.0
 80019de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e2:	d103      	bne.n	80019ec <getPressure+0x87c>
 80019e4:	4b50      	ldr	r3, [pc, #320]	@ (8001b28 <getPressure+0x9b8>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a57      	ldr	r2, [pc, #348]	@ (8001b48 <getPressure+0x9d8>)
 80019ea:	6013      	str	r3, [r2, #0]

	        //Calculate the PID output of the altitude hold.
	        pid_altitude_input = actual_pressure;                                          //Set the setpoint (pid_altitude_input) of the PID-controller.
 80019ec:	4b4e      	ldr	r3, [pc, #312]	@ (8001b28 <getPressure+0x9b8>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a56      	ldr	r2, [pc, #344]	@ (8001b4c <getPressure+0x9dc>)
 80019f2:	6013      	str	r3, [r2, #0]
	        pid_error_temp = pid_altitude_input - pid_altitude_setpoint;                   //Calculate the error between the setpoint and the actual pressure value.
 80019f4:	4b55      	ldr	r3, [pc, #340]	@ (8001b4c <getPressure+0x9dc>)
 80019f6:	ed93 7a00 	vldr	s14, [r3]
 80019fa:	4b53      	ldr	r3, [pc, #332]	@ (8001b48 <getPressure+0x9d8>)
 80019fc:	edd3 7a00 	vldr	s15, [r3]
 8001a00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a04:	4b52      	ldr	r3, [pc, #328]	@ (8001b50 <getPressure+0x9e0>)
 8001a06:	edc3 7a00 	vstr	s15, [r3]

	        //To get better results the P-gain is increased when the error between the setpoint and the actual pressure value increases.
	        //The variable pid_error_gain_altitude will be used to adjust the P-gain of the PID-controller.
	        pid_error_gain_altitude = 0;                                                   //Set the pid_error_gain_altitude to 0.
 8001a0a:	4b52      	ldr	r3, [pc, #328]	@ (8001b54 <getPressure+0x9e4>)
 8001a0c:	f04f 0200 	mov.w	r2, #0
 8001a10:	601a      	str	r2, [r3, #0]
	        if (pid_error_temp > 10 || pid_error_temp < -10) {                             //If the error between the setpoint and the actual pressure is larger than 10 or smaller then -10.
 8001a12:	4b4f      	ldr	r3, [pc, #316]	@ (8001b50 <getPressure+0x9e0>)
 8001a14:	edd3 7a00 	vldr	s15, [r3]
 8001a18:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001a1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a24:	dc09      	bgt.n	8001a3a <getPressure+0x8ca>
 8001a26:	4b4a      	ldr	r3, [pc, #296]	@ (8001b50 <getPressure+0x9e0>)
 8001a28:	edd3 7a00 	vldr	s15, [r3]
 8001a2c:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 8001a30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a38:	d528      	bpl.n	8001a8c <getPressure+0x91c>
	          pid_error_gain_altitude = (abs(pid_error_temp) - 10) / 20.0;                 //The positive pid_error_gain_altitude variable is calculated based based on the error.
 8001a3a:	4b45      	ldr	r3, [pc, #276]	@ (8001b50 <getPressure+0x9e0>)
 8001a3c:	edd3 7a00 	vldr	s15, [r3]
 8001a40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a44:	ee17 3a90 	vmov	r3, s15
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	bfb8      	it	lt
 8001a4c:	425b      	neglt	r3, r3
 8001a4e:	3b0a      	subs	r3, #10
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7fe fd0b 	bl	800046c <__aeabi_i2d>
 8001a56:	f04f 0200 	mov.w	r2, #0
 8001a5a:	4b3f      	ldr	r3, [pc, #252]	@ (8001b58 <getPressure+0x9e8>)
 8001a5c:	f7fe fe9a 	bl	8000794 <__aeabi_ddiv>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	4610      	mov	r0, r2
 8001a66:	4619      	mov	r1, r3
 8001a68:	f7ff f842 	bl	8000af0 <__aeabi_d2f>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	4a39      	ldr	r2, [pc, #228]	@ (8001b54 <getPressure+0x9e4>)
 8001a70:	6013      	str	r3, [r2, #0]
	          if (pid_error_gain_altitude > 3)pid_error_gain_altitude = 3;                 //To prevent extreme P-gains it must be limited to 3.
 8001a72:	4b38      	ldr	r3, [pc, #224]	@ (8001b54 <getPressure+0x9e4>)
 8001a74:	edd3 7a00 	vldr	s15, [r3]
 8001a78:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001a7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a84:	dd02      	ble.n	8001a8c <getPressure+0x91c>
 8001a86:	4b33      	ldr	r3, [pc, #204]	@ (8001b54 <getPressure+0x9e4>)
 8001a88:	4a34      	ldr	r2, [pc, #208]	@ (8001b5c <getPressure+0x9ec>)
 8001a8a:	601a      	str	r2, [r3, #0]
	        }

	        //In the following section the I-output is calculated. It's an accumulation of errors over time.
	        //The time factor is removed as the program loop runs at 250Hz.
	        pid_i_mem_altitude += (pid_i_gain_altitude / 100.0) * pid_error_temp;
 8001a8c:	4b34      	ldr	r3, [pc, #208]	@ (8001b60 <getPressure+0x9f0>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f7fe fcfd 	bl	8000490 <__aeabi_f2d>
 8001a96:	4604      	mov	r4, r0
 8001a98:	460d      	mov	r5, r1
 8001a9a:	4b32      	ldr	r3, [pc, #200]	@ (8001b64 <getPressure+0x9f4>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7fe fcf6 	bl	8000490 <__aeabi_f2d>
 8001aa4:	f04f 0200 	mov.w	r2, #0
 8001aa8:	4b2f      	ldr	r3, [pc, #188]	@ (8001b68 <getPressure+0x9f8>)
 8001aaa:	f7fe fe73 	bl	8000794 <__aeabi_ddiv>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	4690      	mov	r8, r2
 8001ab4:	4699      	mov	r9, r3
 8001ab6:	4b26      	ldr	r3, [pc, #152]	@ (8001b50 <getPressure+0x9e0>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7fe fce8 	bl	8000490 <__aeabi_f2d>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4640      	mov	r0, r8
 8001ac6:	4649      	mov	r1, r9
 8001ac8:	f7fe fd3a 	bl	8000540 <__aeabi_dmul>
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	4620      	mov	r0, r4
 8001ad2:	4629      	mov	r1, r5
 8001ad4:	f7fe fb7e 	bl	80001d4 <__adddf3>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	4610      	mov	r0, r2
 8001ade:	4619      	mov	r1, r3
 8001ae0:	f7ff f806 	bl	8000af0 <__aeabi_d2f>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	4a1e      	ldr	r2, [pc, #120]	@ (8001b60 <getPressure+0x9f0>)
 8001ae8:	6013      	str	r3, [r2, #0]
	        if (pid_i_mem_altitude > pid_max_altitude)pid_i_mem_altitude = pid_max_altitude;
 8001aea:	4b20      	ldr	r3, [pc, #128]	@ (8001b6c <getPressure+0x9fc>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	ee07 3a90 	vmov	s15, r3
 8001af2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001af6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b60 <getPressure+0x9f0>)
 8001af8:	edd3 7a00 	vldr	s15, [r3]
 8001afc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b04:	d534      	bpl.n	8001b70 <getPressure+0xa00>
 8001b06:	4b19      	ldr	r3, [pc, #100]	@ (8001b6c <getPressure+0x9fc>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	ee07 3a90 	vmov	s15, r3
 8001b0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b12:	4b13      	ldr	r3, [pc, #76]	@ (8001b60 <getPressure+0x9f0>)
 8001b14:	edc3 7a00 	vstr	s15, [r3]
 8001b18:	e043      	b.n	8001ba2 <getPressure+0xa32>
 8001b1a:	bf00      	nop
 8001b1c:	20000118 	.word	0x20000118
 8001b20:	20000110 	.word	0x20000110
 8001b24:	40180000 	.word	0x40180000
 8001b28:	2000010c 	.word	0x2000010c
 8001b2c:	200000e4 	.word	0x200000e4
 8001b30:	200002e8 	.word	0x200002e8
 8001b34:	200002e0 	.word	0x200002e0
 8001b38:	200002dc 	.word	0x200002dc
 8001b3c:	2000024c 	.word	0x2000024c
 8001b40:	20000250 	.word	0x20000250
 8001b44:	20000458 	.word	0x20000458
 8001b48:	2000023c 	.word	0x2000023c
 8001b4c:	20000240 	.word	0x20000240
 8001b50:	20000248 	.word	0x20000248
 8001b54:	200002e4 	.word	0x200002e4
 8001b58:	40340000 	.word	0x40340000
 8001b5c:	40400000 	.word	0x40400000
 8001b60:	20000238 	.word	0x20000238
 8001b64:	20000050 	.word	0x20000050
 8001b68:	40590000 	.word	0x40590000
 8001b6c:	20000004 	.word	0x20000004
	        else if (pid_i_mem_altitude < pid_max_altitude * -1)pid_i_mem_altitude = pid_max_altitude * -1;
 8001b70:	4b43      	ldr	r3, [pc, #268]	@ (8001c80 <getPressure+0xb10>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	425b      	negs	r3, r3
 8001b76:	ee07 3a90 	vmov	s15, r3
 8001b7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b7e:	4b41      	ldr	r3, [pc, #260]	@ (8001c84 <getPressure+0xb14>)
 8001b80:	edd3 7a00 	vldr	s15, [r3]
 8001b84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b8c:	dd09      	ble.n	8001ba2 <getPressure+0xa32>
 8001b8e:	4b3c      	ldr	r3, [pc, #240]	@ (8001c80 <getPressure+0xb10>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	425b      	negs	r3, r3
 8001b94:	ee07 3a90 	vmov	s15, r3
 8001b98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b9c:	4b39      	ldr	r3, [pc, #228]	@ (8001c84 <getPressure+0xb14>)
 8001b9e:	edc3 7a00 	vstr	s15, [r3]
	        //In the following line the PID-output is calculated.
	        //P = (pid_p_gain_altitude + pid_error_gain_altitude) * pid_error_temp.
	        //I = pid_i_mem_altitude += (pid_i_gain_altitude / 100.0) * pid_error_temp (see above).
	        //D = pid_d_gain_altitude * parachute_throttle.
	        pid_output_altitude = (pid_p_gain_altitude + pid_error_gain_altitude) * pid_error_temp + pid_i_mem_altitude + pid_d_gain_altitude * parachute_throttle;
 8001ba2:	4b39      	ldr	r3, [pc, #228]	@ (8001c88 <getPressure+0xb18>)
 8001ba4:	ed93 7a00 	vldr	s14, [r3]
 8001ba8:	4b38      	ldr	r3, [pc, #224]	@ (8001c8c <getPressure+0xb1c>)
 8001baa:	edd3 7a00 	vldr	s15, [r3]
 8001bae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bb2:	4b37      	ldr	r3, [pc, #220]	@ (8001c90 <getPressure+0xb20>)
 8001bb4:	edd3 7a00 	vldr	s15, [r3]
 8001bb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bbc:	4b31      	ldr	r3, [pc, #196]	@ (8001c84 <getPressure+0xb14>)
 8001bbe:	edd3 7a00 	vldr	s15, [r3]
 8001bc2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bc6:	4b33      	ldr	r3, [pc, #204]	@ (8001c94 <getPressure+0xb24>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	ee07 3a90 	vmov	s15, r3
 8001bce:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001bd2:	4b31      	ldr	r3, [pc, #196]	@ (8001c98 <getPressure+0xb28>)
 8001bd4:	edd3 7a00 	vldr	s15, [r3]
 8001bd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bdc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001be0:	4b2e      	ldr	r3, [pc, #184]	@ (8001c9c <getPressure+0xb2c>)
 8001be2:	edc3 7a00 	vstr	s15, [r3]
	        //To prevent extreme PID-output the output must be limited.
	        if (pid_output_altitude > pid_max_altitude)pid_output_altitude = pid_max_altitude;
 8001be6:	4b26      	ldr	r3, [pc, #152]	@ (8001c80 <getPressure+0xb10>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	ee07 3a90 	vmov	s15, r3
 8001bee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bf2:	4b2a      	ldr	r3, [pc, #168]	@ (8001c9c <getPressure+0xb2c>)
 8001bf4:	edd3 7a00 	vldr	s15, [r3]
 8001bf8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c00:	d509      	bpl.n	8001c16 <getPressure+0xaa6>
 8001c02:	4b1f      	ldr	r3, [pc, #124]	@ (8001c80 <getPressure+0xb10>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	ee07 3a90 	vmov	s15, r3
 8001c0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c0e:	4b23      	ldr	r3, [pc, #140]	@ (8001c9c <getPressure+0xb2c>)
 8001c10:	edc3 7a00 	vstr	s15, [r3]
 8001c14:	e028      	b.n	8001c68 <getPressure+0xaf8>
	        else if (pid_output_altitude < pid_max_altitude * -1)pid_output_altitude = pid_max_altitude * -1;
 8001c16:	4b1a      	ldr	r3, [pc, #104]	@ (8001c80 <getPressure+0xb10>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	425b      	negs	r3, r3
 8001c1c:	ee07 3a90 	vmov	s15, r3
 8001c20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c24:	4b1d      	ldr	r3, [pc, #116]	@ (8001c9c <getPressure+0xb2c>)
 8001c26:	edd3 7a00 	vldr	s15, [r3]
 8001c2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c32:	dd19      	ble.n	8001c68 <getPressure+0xaf8>
 8001c34:	4b12      	ldr	r3, [pc, #72]	@ (8001c80 <getPressure+0xb10>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	425b      	negs	r3, r3
 8001c3a:	ee07 3a90 	vmov	s15, r3
 8001c3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c42:	4b16      	ldr	r3, [pc, #88]	@ (8001c9c <getPressure+0xb2c>)
 8001c44:	edc3 7a00 	vstr	s15, [r3]
 8001c48:	e00e      	b.n	8001c68 <getPressure+0xaf8>
	    }
	    else{
	        pid_altitude_setpoint = 0;                                                     //Reset the PID altitude setpoint.
 8001c4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ca0 <getPressure+0xb30>)
 8001c4c:	f04f 0200 	mov.w	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
	        pid_output_altitude = 0;                                                       //Reset the output of the PID controller.
 8001c52:	4b12      	ldr	r3, [pc, #72]	@ (8001c9c <getPressure+0xb2c>)
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]
	        pid_i_mem_altitude = 0;                                                        //Reset the I-controller.
 8001c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c84 <getPressure+0xb14>)
 8001c5c:	f04f 0200 	mov.w	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
	        manual_altitude_change = 1;
 8001c62:	4b10      	ldr	r3, [pc, #64]	@ (8001ca4 <getPressure+0xb34>)
 8001c64:	2201      	movs	r2, #1
 8001c66:	701a      	strb	r2, [r3, #0]
	    }
	}

  //return actual_pressure; //returns back pressure P
	return pid_output_altitude;
 8001c68:	4b0c      	ldr	r3, [pc, #48]	@ (8001c9c <getPressure+0xb2c>)
 8001c6a:	edd3 7a00 	vldr	s15, [r3]
 8001c6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c72:	ee17 3a90 	vmov	r3, s15
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3790      	adds	r7, #144	@ 0x90
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c80:	20000004 	.word	0x20000004
 8001c84:	20000238 	.word	0x20000238
 8001c88:	2000004c 	.word	0x2000004c
 8001c8c:	200002e4 	.word	0x200002e4
 8001c90:	20000248 	.word	0x20000248
 8001c94:	200002dc 	.word	0x200002dc
 8001c98:	20000054 	.word	0x20000054
 8001c9c:	20000244 	.word	0x20000244
 8001ca0:	2000023c 	.word	0x2000023c
 8001ca4:	200002e8 	.word	0x200002e8

08001ca8 <Send_Data_To_Gui>:
void fault_dec()
{
	while(1);
}
void Send_Data_To_Gui()
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08c      	sub	sp, #48	@ 0x30
 8001cac:	af00      	add	r7, sp, #0
	 Tx_buff[0] = 0x44;
 8001cae:	4b57      	ldr	r3, [pc, #348]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001cb0:	2244      	movs	r2, #68	@ 0x44
 8001cb2:	701a      	strb	r2, [r3, #0]
     Tx_buff[1] = 0x41;
 8001cb4:	4b55      	ldr	r3, [pc, #340]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001cb6:	2241      	movs	r2, #65	@ 0x41
 8001cb8:	705a      	strb	r2, [r3, #1]
	 unsigned char *AngleRoll_Bytes = (unsigned char *)&KalmanAngleRoll; //KalmanAngleRoll
 8001cba:	4b55      	ldr	r3, [pc, #340]	@ (8001e10 <Send_Data_To_Gui+0x168>)
 8001cbc:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < sizeof(float); ++i) {
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001cc2:	e00a      	b.n	8001cda <Send_Data_To_Gui+0x32>
        Tx_buff[i + 2] = AngleRoll_Bytes[i];
 8001cc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cc6:	697a      	ldr	r2, [r7, #20]
 8001cc8:	441a      	add	r2, r3
 8001cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ccc:	3302      	adds	r3, #2
 8001cce:	7811      	ldrb	r1, [r2, #0]
 8001cd0:	4a4e      	ldr	r2, [pc, #312]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001cd2:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < sizeof(float); ++i) {
 8001cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cdc:	2b03      	cmp	r3, #3
 8001cde:	d9f1      	bls.n	8001cc4 <Send_Data_To_Gui+0x1c>
    }
		unsigned char *AnglePitch_Bytes = (unsigned char *)&KalmanAnglePitch; //KalmanAnglePitch
 8001ce0:	4b4c      	ldr	r3, [pc, #304]	@ (8001e14 <Send_Data_To_Gui+0x16c>)
 8001ce2:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < sizeof(float); ++i) {
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ce8:	e00a      	b.n	8001d00 <Send_Data_To_Gui+0x58>
        Tx_buff[i + 6] = AnglePitch_Bytes[i];
 8001cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cec:	693a      	ldr	r2, [r7, #16]
 8001cee:	441a      	add	r2, r3
 8001cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cf2:	3306      	adds	r3, #6
 8001cf4:	7811      	ldrb	r1, [r2, #0]
 8001cf6:	4a45      	ldr	r2, [pc, #276]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001cf8:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < sizeof(float); ++i) {
 8001cfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d02:	2b03      	cmp	r3, #3
 8001d04:	d9f1      	bls.n	8001cea <Send_Data_To_Gui+0x42>
    }
		unsigned char *AngleRoll_Setpoint_Bytes = (unsigned char *)&DesiredAngleRoll; //DesiredAngleRoll
 8001d06:	4b44      	ldr	r3, [pc, #272]	@ (8001e18 <Send_Data_To_Gui+0x170>)
 8001d08:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < sizeof(float); ++i) {
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d0e:	e00a      	b.n	8001d26 <Send_Data_To_Gui+0x7e>
        Tx_buff[i + 10] = AngleRoll_Setpoint_Bytes[i];
 8001d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	441a      	add	r2, r3
 8001d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d18:	330a      	adds	r3, #10
 8001d1a:	7811      	ldrb	r1, [r2, #0]
 8001d1c:	4a3b      	ldr	r2, [pc, #236]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001d1e:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < sizeof(float); ++i) {
 8001d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d22:	3301      	adds	r3, #1
 8001d24:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d28:	2b03      	cmp	r3, #3
 8001d2a:	d9f1      	bls.n	8001d10 <Send_Data_To_Gui+0x68>
    }
		unsigned char *AnglePitch_Setpoint_Bytes = (unsigned char *)&DesiredAnglePitch; //DesiredAnglePitch
 8001d2c:	4b3b      	ldr	r3, [pc, #236]	@ (8001e1c <Send_Data_To_Gui+0x174>)
 8001d2e:	60bb      	str	r3, [r7, #8]
    for (int i = 0; i < sizeof(float); ++i) {
 8001d30:	2300      	movs	r3, #0
 8001d32:	623b      	str	r3, [r7, #32]
 8001d34:	e00a      	b.n	8001d4c <Send_Data_To_Gui+0xa4>
        Tx_buff[i + 14] = AnglePitch_Setpoint_Bytes[i];
 8001d36:	6a3b      	ldr	r3, [r7, #32]
 8001d38:	68ba      	ldr	r2, [r7, #8]
 8001d3a:	441a      	add	r2, r3
 8001d3c:	6a3b      	ldr	r3, [r7, #32]
 8001d3e:	330e      	adds	r3, #14
 8001d40:	7811      	ldrb	r1, [r2, #0]
 8001d42:	4a32      	ldr	r2, [pc, #200]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001d44:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < sizeof(float); ++i) {
 8001d46:	6a3b      	ldr	r3, [r7, #32]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	623b      	str	r3, [r7, #32]
 8001d4c:	6a3b      	ldr	r3, [r7, #32]
 8001d4e:	2b03      	cmp	r3, #3
 8001d50:	d9f1      	bls.n	8001d36 <Send_Data_To_Gui+0x8e>
    }
    	unsigned char *InputThrottle_Bytes = (unsigned char *)&InputThrottle;    //InputThrottle
 8001d52:	4b33      	ldr	r3, [pc, #204]	@ (8001e20 <Send_Data_To_Gui+0x178>)
 8001d54:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < sizeof(float); ++i) {
 8001d56:	2300      	movs	r3, #0
 8001d58:	61fb      	str	r3, [r7, #28]
 8001d5a:	e00a      	b.n	8001d72 <Send_Data_To_Gui+0xca>
        Tx_buff[i + 18] = InputThrottle_Bytes[i];
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	441a      	add	r2, r3
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	3312      	adds	r3, #18
 8001d66:	7811      	ldrb	r1, [r2, #0]
 8001d68:	4a28      	ldr	r2, [pc, #160]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001d6a:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < sizeof(float); ++i) {
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	3301      	adds	r3, #1
 8001d70:	61fb      	str	r3, [r7, #28]
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	2b03      	cmp	r3, #3
 8001d76:	d9f1      	bls.n	8001d5c <Send_Data_To_Gui+0xb4>
    }
		unsigned char *actual_pressure_Bytes = (unsigned char *)&actual_pressure;   //actual_pressure
 8001d78:	4b2a      	ldr	r3, [pc, #168]	@ (8001e24 <Send_Data_To_Gui+0x17c>)
 8001d7a:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < sizeof(float); ++i) {
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	61bb      	str	r3, [r7, #24]
 8001d80:	e00a      	b.n	8001d98 <Send_Data_To_Gui+0xf0>
		Tx_buff[i + 22] = actual_pressure_Bytes[i];
 8001d82:	69bb      	ldr	r3, [r7, #24]
 8001d84:	683a      	ldr	r2, [r7, #0]
 8001d86:	441a      	add	r2, r3
 8001d88:	69bb      	ldr	r3, [r7, #24]
 8001d8a:	3316      	adds	r3, #22
 8001d8c:	7811      	ldrb	r1, [r2, #0]
 8001d8e:	4a1f      	ldr	r2, [pc, #124]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001d90:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < sizeof(float); ++i) {
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	3301      	adds	r3, #1
 8001d96:	61bb      	str	r3, [r7, #24]
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	2b03      	cmp	r3, #3
 8001d9c:	d9f1      	bls.n	8001d82 <Send_Data_To_Gui+0xda>
	}

	Tx_buff[26] = m8n_rx_buf[10]; Tx_buff[27] = m8n_rx_buf[11];
 8001d9e:	4b22      	ldr	r3, [pc, #136]	@ (8001e28 <Send_Data_To_Gui+0x180>)
 8001da0:	7a9a      	ldrb	r2, [r3, #10]
 8001da2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001da4:	769a      	strb	r2, [r3, #26]
 8001da6:	4b20      	ldr	r3, [pc, #128]	@ (8001e28 <Send_Data_To_Gui+0x180>)
 8001da8:	7ada      	ldrb	r2, [r3, #11]
 8001daa:	4b18      	ldr	r3, [pc, #96]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001dac:	76da      	strb	r2, [r3, #27]
	Tx_buff[28] = m8n_rx_buf[12]; Tx_buff[29] = m8n_rx_buf[13];
 8001dae:	4b1e      	ldr	r3, [pc, #120]	@ (8001e28 <Send_Data_To_Gui+0x180>)
 8001db0:	7b1a      	ldrb	r2, [r3, #12]
 8001db2:	4b16      	ldr	r3, [pc, #88]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001db4:	771a      	strb	r2, [r3, #28]
 8001db6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e28 <Send_Data_To_Gui+0x180>)
 8001db8:	7b5a      	ldrb	r2, [r3, #13]
 8001dba:	4b14      	ldr	r3, [pc, #80]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001dbc:	775a      	strb	r2, [r3, #29]

	Tx_buff[30] = m8n_rx_buf[14]; Tx_buff[31] = m8n_rx_buf[15];
 8001dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8001e28 <Send_Data_To_Gui+0x180>)
 8001dc0:	7b9a      	ldrb	r2, [r3, #14]
 8001dc2:	4b12      	ldr	r3, [pc, #72]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001dc4:	779a      	strb	r2, [r3, #30]
 8001dc6:	4b18      	ldr	r3, [pc, #96]	@ (8001e28 <Send_Data_To_Gui+0x180>)
 8001dc8:	7bda      	ldrb	r2, [r3, #15]
 8001dca:	4b10      	ldr	r3, [pc, #64]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001dcc:	77da      	strb	r2, [r3, #31]
	Tx_buff[32] = m8n_rx_buf[16]; Tx_buff[33] = m8n_rx_buf[17];
 8001dce:	4b16      	ldr	r3, [pc, #88]	@ (8001e28 <Send_Data_To_Gui+0x180>)
 8001dd0:	7c1a      	ldrb	r2, [r3, #16]
 8001dd2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001dd4:	f883 2020 	strb.w	r2, [r3, #32]
 8001dd8:	4b13      	ldr	r3, [pc, #76]	@ (8001e28 <Send_Data_To_Gui+0x180>)
 8001dda:	7c5a      	ldrb	r2, [r3, #17]
 8001ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001dde:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

	Tx_buff[34] = '\r'; Tx_buff[35] = '\n';
 8001de2:	4b0a      	ldr	r3, [pc, #40]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001de4:	220d      	movs	r2, #13
 8001de6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8001dea:	4b08      	ldr	r3, [pc, #32]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001dec:	220a      	movs	r2, #10
 8001dee:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	if(Flag_Plot)
 8001df2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e2c <Send_Data_To_Gui+0x184>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d004      	beq.n	8001e04 <Send_Data_To_Gui+0x15c>
	{
		HAL_UART_Transmit_DMA(&huart2, Tx_buff,36);
 8001dfa:	2224      	movs	r2, #36	@ 0x24
 8001dfc:	4903      	ldr	r1, [pc, #12]	@ (8001e0c <Send_Data_To_Gui+0x164>)
 8001dfe:	480c      	ldr	r0, [pc, #48]	@ (8001e30 <Send_Data_To_Gui+0x188>)
 8001e00:	f006 fbf8 	bl	80085f4 <HAL_UART_Transmit_DMA>
	}
}
 8001e04:	bf00      	nop
 8001e06:	3730      	adds	r7, #48	@ 0x30
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	20000394 	.word	0x20000394
 8001e10:	20000484 	.word	0x20000484
 8001e14:	20000488 	.word	0x20000488
 8001e18:	200004f0 	.word	0x200004f0
 8001e1c:	200004f4 	.word	0x200004f4
 8001e20:	200004b0 	.word	0x200004b0
 8001e24:	2000010c 	.word	0x2000010c
 8001e28:	2000045c 	.word	0x2000045c
 8001e2c:	200002f8 	.word	0x200002f8
 8001e30:	200007f0 	.word	0x200007f0
 8001e34:	00000000 	.word	0x00000000

08001e38 <kalman_1d>:

void kalman_1d(float KalmanState, float KalmanUncertainty, float KalmanInput, float KalmanMeasurement) {
 8001e38:	b5b0      	push	{r4, r5, r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001e42:	edc7 0a02 	vstr	s1, [r7, #8]
 8001e46:	ed87 1a01 	vstr	s2, [r7, #4]
 8001e4a:	edc7 1a00 	vstr	s3, [r7]
  KalmanState = KalmanState + 0.004*KalmanInput;
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	f7fe fb1e 	bl	8000490 <__aeabi_f2d>
 8001e54:	4604      	mov	r4, r0
 8001e56:	460d      	mov	r5, r1
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f7fe fb19 	bl	8000490 <__aeabi_f2d>
 8001e5e:	a32b      	add	r3, pc, #172	@ (adr r3, 8001f0c <kalman_1d+0xd4>)
 8001e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e64:	f7fe fb6c 	bl	8000540 <__aeabi_dmul>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	4620      	mov	r0, r4
 8001e6e:	4629      	mov	r1, r5
 8001e70:	f7fe f9b0 	bl	80001d4 <__adddf3>
 8001e74:	4602      	mov	r2, r0
 8001e76:	460b      	mov	r3, r1
 8001e78:	4610      	mov	r0, r2
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	f7fe fe38 	bl	8000af0 <__aeabi_d2f>
 8001e80:	4603      	mov	r3, r0
 8001e82:	60fb      	str	r3, [r7, #12]
  KalmanUncertainty = KalmanUncertainty + 0.004 * 0.004 * 4 * 4;
 8001e84:	68b8      	ldr	r0, [r7, #8]
 8001e86:	f7fe fb03 	bl	8000490 <__aeabi_f2d>
 8001e8a:	a322      	add	r3, pc, #136	@ (adr r3, 8001f14 <kalman_1d+0xdc>)
 8001e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e90:	f7fe f9a0 	bl	80001d4 <__adddf3>
 8001e94:	4602      	mov	r2, r0
 8001e96:	460b      	mov	r3, r1
 8001e98:	4610      	mov	r0, r2
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	f7fe fe28 	bl	8000af0 <__aeabi_d2f>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	60bb      	str	r3, [r7, #8]
  float KalmanGain = KalmanUncertainty * 1/(1*KalmanUncertainty + 3 * 3);
 8001ea4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ea8:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8001eac:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001eb0:	edd7 6a02 	vldr	s13, [r7, #8]
 8001eb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001eb8:	edc7 7a05 	vstr	s15, [r7, #20]
  KalmanState = KalmanState+KalmanGain * (KalmanMeasurement-KalmanState);
 8001ebc:	ed97 7a00 	vldr	s14, [r7]
 8001ec0:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ec4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ec8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ecc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ed0:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ed4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ed8:	edc7 7a03 	vstr	s15, [r7, #12]
  KalmanUncertainty = (1-KalmanGain) * KalmanUncertainty;
 8001edc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001ee0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ee4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ee8:	ed97 7a02 	vldr	s14, [r7, #8]
 8001eec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ef0:	edc7 7a02 	vstr	s15, [r7, #8]
  Kalman1DOutput[0] = KalmanState;
 8001ef4:	4a04      	ldr	r2, [pc, #16]	@ (8001f08 <kalman_1d+0xd0>)
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	6013      	str	r3, [r2, #0]
  Kalman1DOutput[1] = KalmanUncertainty;
 8001efa:	4a03      	ldr	r2, [pc, #12]	@ (8001f08 <kalman_1d+0xd0>)
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	6053      	str	r3, [r2, #4]
}
 8001f00:	bf00      	nop
 8001f02:	3718      	adds	r7, #24
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bdb0      	pop	{r4, r5, r7, pc}
 8001f08:	2000048c 	.word	0x2000048c
 8001f0c:	d2f1a9fc 	.word	0xd2f1a9fc
 8001f10:	3f70624d 	.word	0x3f70624d
 8001f14:	a0b5ed8d 	.word	0xa0b5ed8d
 8001f18:	3f30c6f7 	.word	0x3f30c6f7

08001f1c <SetValue>:
void kalman_2d(void);
void define_kalman_2d(void);

int SetValue(int value, int inMin, int inMax, int outMin, int outMax)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	60f8      	str	r0, [r7, #12]
 8001f24:	60b9      	str	r1, [r7, #8]
 8001f26:	607a      	str	r2, [r7, #4]
 8001f28:	603b      	str	r3, [r7, #0]
	if (value < inMin) return outMin;
 8001f2a:	68fa      	ldr	r2, [r7, #12]
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	da01      	bge.n	8001f36 <SetValue+0x1a>
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	e006      	b.n	8001f44 <SetValue+0x28>
	else if (value > inMax) return outMax;
 8001f36:	68fa      	ldr	r2, [r7, #12]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	429a      	cmp	r2, r3
 8001f3c:	dd01      	ble.n	8001f42 <SetValue+0x26>
 8001f3e:	69bb      	ldr	r3, [r7, #24]
 8001f40:	e000      	b.n	8001f44 <SetValue+0x28>
	else return value;
 8001f42:	68fb      	ldr	r3, [r7, #12]
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	3714      	adds	r7, #20
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr

08001f50 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001f50:	b590      	push	{r4, r7, lr}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af02      	add	r7, sp, #8
 8001f56:	4603      	mov	r3, r0
 8001f58:	80fb      	strh	r3, [r7, #6]

	if ( GPIO_Pin == GPIO_PIN_15){
 8001f5a:	88fb      	ldrh	r3, [r7, #6]
 8001f5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001f60:	d133      	bne.n	8001fca <HAL_GPIO_EXTI_Callback+0x7a>
		tick = __HAL_TIM_GET_COUNTER(&htim2);
 8001f62:	4b1c      	ldr	r3, [pc, #112]	@ (8001fd4 <HAL_GPIO_EXTI_Callback+0x84>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f68:	461a      	mov	r2, r3
 8001f6a:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd8 <HAL_GPIO_EXTI_Callback+0x88>)
 8001f6c:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim2,0);
 8001f6e:	4b19      	ldr	r3, [pc, #100]	@ (8001fd4 <HAL_GPIO_EXTI_Callback+0x84>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2200      	movs	r2, #0
 8001f74:	625a      	str	r2, [r3, #36]	@ 0x24

		if ( tick < 2100){
 8001f76:	4b18      	ldr	r3, [pc, #96]	@ (8001fd8 <HAL_GPIO_EXTI_Callback+0x88>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f640 0233 	movw	r2, #2099	@ 0x833
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	dc1c      	bgt.n	8001fbc <HAL_GPIO_EXTI_Callback+0x6c>
			ch[pulse] = SetValue(tick, 1030, 1950, 1000, 2000);;
 8001f82:	4b15      	ldr	r3, [pc, #84]	@ (8001fd8 <HAL_GPIO_EXTI_Callback+0x88>)
 8001f84:	6818      	ldr	r0, [r3, #0]
 8001f86:	4b15      	ldr	r3, [pc, #84]	@ (8001fdc <HAL_GPIO_EXTI_Callback+0x8c>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	461c      	mov	r4, r3
 8001f8e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001f92:	9300      	str	r3, [sp, #0]
 8001f94:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f98:	f240 729e 	movw	r2, #1950	@ 0x79e
 8001f9c:	f240 4106 	movw	r1, #1030	@ 0x406
 8001fa0:	f7ff ffbc 	bl	8001f1c <SetValue>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	4a0e      	ldr	r2, [pc, #56]	@ (8001fe0 <HAL_GPIO_EXTI_Callback+0x90>)
 8001fa8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			pulse++;
 8001fac:	4b0b      	ldr	r3, [pc, #44]	@ (8001fdc <HAL_GPIO_EXTI_Callback+0x8c>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	b2da      	uxtb	r2, r3
 8001fb6:	4b09      	ldr	r3, [pc, #36]	@ (8001fdc <HAL_GPIO_EXTI_Callback+0x8c>)
 8001fb8:	701a      	strb	r2, [r3, #0]
		else{
			__HAL_TIM_SET_COUNTER(&htim2,0);
			pulse =0;
		}
	}
}
 8001fba:	e006      	b.n	8001fca <HAL_GPIO_EXTI_Callback+0x7a>
			__HAL_TIM_SET_COUNTER(&htim2,0);
 8001fbc:	4b05      	ldr	r3, [pc, #20]	@ (8001fd4 <HAL_GPIO_EXTI_Callback+0x84>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	625a      	str	r2, [r3, #36]	@ 0x24
			pulse =0;
 8001fc4:	4b05      	ldr	r3, [pc, #20]	@ (8001fdc <HAL_GPIO_EXTI_Callback+0x8c>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	701a      	strb	r2, [r3, #0]
}
 8001fca:	bf00      	nop
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd90      	pop	{r4, r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	20000718 	.word	0x20000718
 8001fd8:	200003fc 	.word	0x200003fc
 8001fdc:	20000400 	.word	0x20000400
 8001fe0:	200003dc 	.word	0x200003dc

08001fe4 <MPU6050_Init>:


HAL_StatusTypeDef MPU6050_Init (void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b086      	sub	sp, #24
 8001fe8:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;

	// check device ID WHO_AM_I

	if(HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1,1000)!= HAL_OK) return HAL_ERROR;
 8001fea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fee:	9302      	str	r3, [sp, #8]
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	9301      	str	r3, [sp, #4]
 8001ff4:	1dfb      	adds	r3, r7, #7
 8001ff6:	9300      	str	r3, [sp, #0]
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	2275      	movs	r2, #117	@ 0x75
 8001ffc:	21d0      	movs	r1, #208	@ 0xd0
 8001ffe:	483a      	ldr	r0, [pc, #232]	@ (80020e8 <MPU6050_Init+0x104>)
 8002000:	f003 ffae 	bl	8005f60 <HAL_I2C_Mem_Read>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MPU6050_Init+0x2a>
 800200a:	2301      	movs	r3, #1
 800200c:	e067      	b.n	80020de <MPU6050_Init+0xfa>

	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	2b68      	cmp	r3, #104	@ 0x68
 8002012:	d163      	bne.n	80020dc <MPU6050_Init+0xf8>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 8002014:	2300      	movs	r3, #0
 8002016:	71bb      	strb	r3, [r7, #6]
		if(HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1,1000)!= HAL_OK)
 8002018:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800201c:	9302      	str	r3, [sp, #8]
 800201e:	2301      	movs	r3, #1
 8002020:	9301      	str	r3, [sp, #4]
 8002022:	1dbb      	adds	r3, r7, #6
 8002024:	9300      	str	r3, [sp, #0]
 8002026:	2301      	movs	r3, #1
 8002028:	226b      	movs	r2, #107	@ 0x6b
 800202a:	21d0      	movs	r1, #208	@ 0xd0
 800202c:	482e      	ldr	r0, [pc, #184]	@ (80020e8 <MPU6050_Init+0x104>)
 800202e:	f003 fe9d 	bl	8005d6c <HAL_I2C_Mem_Write>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <MPU6050_Init+0x58>
			return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e050      	b.n	80020de <MPU6050_Init+0xfa>
		// config 1KHz Digital Low Pass Filter 10Hz
		Data = 0x05;
 800203c:	2305      	movs	r3, #5
 800203e:	71bb      	strb	r3, [r7, #6]
		if(HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, CONFIG_REG, 1,&Data, 1,1000)!= HAL_OK)
 8002040:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002044:	9302      	str	r3, [sp, #8]
 8002046:	2301      	movs	r3, #1
 8002048:	9301      	str	r3, [sp, #4]
 800204a:	1dbb      	adds	r3, r7, #6
 800204c:	9300      	str	r3, [sp, #0]
 800204e:	2301      	movs	r3, #1
 8002050:	221a      	movs	r2, #26
 8002052:	21d0      	movs	r1, #208	@ 0xd0
 8002054:	4824      	ldr	r0, [pc, #144]	@ (80020e8 <MPU6050_Init+0x104>)
 8002056:	f003 fe89 	bl	8005d6c <HAL_I2C_Mem_Write>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MPU6050_Init+0x80>
			return HAL_ERROR;
 8002060:	2301      	movs	r3, #1
 8002062:	e03c      	b.n	80020de <MPU6050_Init+0xfa>
		
		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 8002064:	2307      	movs	r3, #7
 8002066:	71bb      	strb	r3, [r7, #6]
		if(HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1,1000)!= HAL_OK)
 8002068:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800206c:	9302      	str	r3, [sp, #8]
 800206e:	2301      	movs	r3, #1
 8002070:	9301      	str	r3, [sp, #4]
 8002072:	1dbb      	adds	r3, r7, #6
 8002074:	9300      	str	r3, [sp, #0]
 8002076:	2301      	movs	r3, #1
 8002078:	2219      	movs	r2, #25
 800207a:	21d0      	movs	r1, #208	@ 0xd0
 800207c:	481a      	ldr	r0, [pc, #104]	@ (80020e8 <MPU6050_Init+0x104>)
 800207e:	f003 fe75 	bl	8005d6c <HAL_I2C_Mem_Write>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <MPU6050_Init+0xa8>
			return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e028      	b.n	80020de <MPU6050_Init+0xfa>

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 8g
		Data = 0x10;
 800208c:	2310      	movs	r3, #16
 800208e:	71bb      	strb	r3, [r7, #6]
		if(HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1,1000)!= HAL_OK)
 8002090:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002094:	9302      	str	r3, [sp, #8]
 8002096:	2301      	movs	r3, #1
 8002098:	9301      	str	r3, [sp, #4]
 800209a:	1dbb      	adds	r3, r7, #6
 800209c:	9300      	str	r3, [sp, #0]
 800209e:	2301      	movs	r3, #1
 80020a0:	221c      	movs	r2, #28
 80020a2:	21d0      	movs	r1, #208	@ 0xd0
 80020a4:	4810      	ldr	r0, [pc, #64]	@ (80020e8 <MPU6050_Init+0x104>)
 80020a6:	f003 fe61 	bl	8005d6c <HAL_I2C_Mem_Write>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <MPU6050_Init+0xd0>
			return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e014      	b.n	80020de <MPU6050_Init+0xfa>

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 500 �/s
		Data = 0x08;
 80020b4:	2308      	movs	r3, #8
 80020b6:	71bb      	strb	r3, [r7, #6]
		if(HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1,1000)!= HAL_OK)
 80020b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020bc:	9302      	str	r3, [sp, #8]
 80020be:	2301      	movs	r3, #1
 80020c0:	9301      	str	r3, [sp, #4]
 80020c2:	1dbb      	adds	r3, r7, #6
 80020c4:	9300      	str	r3, [sp, #0]
 80020c6:	2301      	movs	r3, #1
 80020c8:	221b      	movs	r2, #27
 80020ca:	21d0      	movs	r1, #208	@ 0xd0
 80020cc:	4806      	ldr	r0, [pc, #24]	@ (80020e8 <MPU6050_Init+0x104>)
 80020ce:	f003 fe4d 	bl	8005d6c <HAL_I2C_Mem_Write>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <MPU6050_Init+0xf8>
			return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e000      	b.n	80020de <MPU6050_Init+0xfa>
	}
	return HAL_OK;
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	20000510 	.word	0x20000510
 80020ec:	00000000 	.word	0x00000000

080020f0 <MPU6050_Read_Data>:


HAL_StatusTypeDef MPU6050_Read_Data (void)
{
 80020f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80020f4:	b088      	sub	sp, #32
 80020f6:	af04      	add	r7, sp, #16
	uint8_t Rec_Data_Acc[6];
	uint8_t Rec_Data_Gyro[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H register

	if(HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG,1,Rec_Data_Acc,6,20) != HAL_OK)
 80020f8:	2314      	movs	r3, #20
 80020fa:	9302      	str	r3, [sp, #8]
 80020fc:	2306      	movs	r3, #6
 80020fe:	9301      	str	r3, [sp, #4]
 8002100:	f107 0308 	add.w	r3, r7, #8
 8002104:	9300      	str	r3, [sp, #0]
 8002106:	2301      	movs	r3, #1
 8002108:	223b      	movs	r2, #59	@ 0x3b
 800210a:	21d0      	movs	r1, #208	@ 0xd0
 800210c:	484c      	ldr	r0, [pc, #304]	@ (8002240 <MPU6050_Read_Data+0x150>)
 800210e:	f003 ff27 	bl	8005f60 <HAL_I2C_Mem_Read>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <MPU6050_Read_Data+0x2c>
		return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e1b1      	b.n	8002480 <MPU6050_Read_Data+0x390>

	Accel_X_RAW = (int16_t)(Rec_Data_Acc[0] << 8 | Rec_Data_Acc [1]);
 800211c:	7a3b      	ldrb	r3, [r7, #8]
 800211e:	021b      	lsls	r3, r3, #8
 8002120:	b21a      	sxth	r2, r3
 8002122:	7a7b      	ldrb	r3, [r7, #9]
 8002124:	b21b      	sxth	r3, r3
 8002126:	4313      	orrs	r3, r2
 8002128:	b21a      	sxth	r2, r3
 800212a:	4b46      	ldr	r3, [pc, #280]	@ (8002244 <MPU6050_Read_Data+0x154>)
 800212c:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data_Acc[2] << 8 | Rec_Data_Acc [3]);
 800212e:	7abb      	ldrb	r3, [r7, #10]
 8002130:	021b      	lsls	r3, r3, #8
 8002132:	b21a      	sxth	r2, r3
 8002134:	7afb      	ldrb	r3, [r7, #11]
 8002136:	b21b      	sxth	r3, r3
 8002138:	4313      	orrs	r3, r2
 800213a:	b21a      	sxth	r2, r3
 800213c:	4b42      	ldr	r3, [pc, #264]	@ (8002248 <MPU6050_Read_Data+0x158>)
 800213e:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data_Acc[4] << 8 | Rec_Data_Acc [5]);
 8002140:	7b3b      	ldrb	r3, [r7, #12]
 8002142:	021b      	lsls	r3, r3, #8
 8002144:	b21a      	sxth	r2, r3
 8002146:	7b7b      	ldrb	r3, [r7, #13]
 8002148:	b21b      	sxth	r3, r3
 800214a:	4313      	orrs	r3, r2
 800214c:	b21a      	sxth	r2, r3
 800214e:	4b3f      	ldr	r3, [pc, #252]	@ (800224c <MPU6050_Read_Data+0x15c>)
 8002150:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into acceleration in 'g'
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 16384.0
	     for more details check ACCEL_CONFIG Register              ****/

	Ax = Accel_X_RAW/4096.0 - 0.026;
 8002152:	4b3c      	ldr	r3, [pc, #240]	@ (8002244 <MPU6050_Read_Data+0x154>)
 8002154:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002158:	4618      	mov	r0, r3
 800215a:	f7fe f987 	bl	800046c <__aeabi_i2d>
 800215e:	f04f 0200 	mov.w	r2, #0
 8002162:	4b3b      	ldr	r3, [pc, #236]	@ (8002250 <MPU6050_Read_Data+0x160>)
 8002164:	f7fe fb16 	bl	8000794 <__aeabi_ddiv>
 8002168:	4602      	mov	r2, r0
 800216a:	460b      	mov	r3, r1
 800216c:	4610      	mov	r0, r2
 800216e:	4619      	mov	r1, r3
 8002170:	a32d      	add	r3, pc, #180	@ (adr r3, 8002228 <MPU6050_Read_Data+0x138>)
 8002172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002176:	f7fe f82b 	bl	80001d0 <__aeabi_dsub>
 800217a:	4602      	mov	r2, r0
 800217c:	460b      	mov	r3, r1
 800217e:	4610      	mov	r0, r2
 8002180:	4619      	mov	r1, r3
 8002182:	f7fe fcb5 	bl	8000af0 <__aeabi_d2f>
 8002186:	4603      	mov	r3, r0
 8002188:	4a32      	ldr	r2, [pc, #200]	@ (8002254 <MPU6050_Read_Data+0x164>)
 800218a:	6013      	str	r3, [r2, #0]
	Ay = Accel_Y_RAW/4096.0 + 0.028;
 800218c:	4b2e      	ldr	r3, [pc, #184]	@ (8002248 <MPU6050_Read_Data+0x158>)
 800218e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002192:	4618      	mov	r0, r3
 8002194:	f7fe f96a 	bl	800046c <__aeabi_i2d>
 8002198:	f04f 0200 	mov.w	r2, #0
 800219c:	4b2c      	ldr	r3, [pc, #176]	@ (8002250 <MPU6050_Read_Data+0x160>)
 800219e:	f7fe faf9 	bl	8000794 <__aeabi_ddiv>
 80021a2:	4602      	mov	r2, r0
 80021a4:	460b      	mov	r3, r1
 80021a6:	4610      	mov	r0, r2
 80021a8:	4619      	mov	r1, r3
 80021aa:	a321      	add	r3, pc, #132	@ (adr r3, 8002230 <MPU6050_Read_Data+0x140>)
 80021ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b0:	f7fe f810 	bl	80001d4 <__adddf3>
 80021b4:	4602      	mov	r2, r0
 80021b6:	460b      	mov	r3, r1
 80021b8:	4610      	mov	r0, r2
 80021ba:	4619      	mov	r1, r3
 80021bc:	f7fe fc98 	bl	8000af0 <__aeabi_d2f>
 80021c0:	4603      	mov	r3, r0
 80021c2:	4a25      	ldr	r2, [pc, #148]	@ (8002258 <MPU6050_Read_Data+0x168>)
 80021c4:	6013      	str	r3, [r2, #0]
	Az = Accel_Z_RAW/4096.0 + 0.038;
 80021c6:	4b21      	ldr	r3, [pc, #132]	@ (800224c <MPU6050_Read_Data+0x15c>)
 80021c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7fe f94d 	bl	800046c <__aeabi_i2d>
 80021d2:	f04f 0200 	mov.w	r2, #0
 80021d6:	4b1e      	ldr	r3, [pc, #120]	@ (8002250 <MPU6050_Read_Data+0x160>)
 80021d8:	f7fe fadc 	bl	8000794 <__aeabi_ddiv>
 80021dc:	4602      	mov	r2, r0
 80021de:	460b      	mov	r3, r1
 80021e0:	4610      	mov	r0, r2
 80021e2:	4619      	mov	r1, r3
 80021e4:	a314      	add	r3, pc, #80	@ (adr r3, 8002238 <MPU6050_Read_Data+0x148>)
 80021e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ea:	f7fd fff3 	bl	80001d4 <__adddf3>
 80021ee:	4602      	mov	r2, r0
 80021f0:	460b      	mov	r3, r1
 80021f2:	4610      	mov	r0, r2
 80021f4:	4619      	mov	r1, r3
 80021f6:	f7fe fc7b 	bl	8000af0 <__aeabi_d2f>
 80021fa:	4603      	mov	r3, r0
 80021fc:	4a17      	ldr	r2, [pc, #92]	@ (800225c <MPU6050_Read_Data+0x16c>)
 80021fe:	6013      	str	r3, [r2, #0]
	
	if(HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG,1,Rec_Data_Gyro,6,20)!= HAL_OK)
 8002200:	2314      	movs	r3, #20
 8002202:	9302      	str	r3, [sp, #8]
 8002204:	2306      	movs	r3, #6
 8002206:	9301      	str	r3, [sp, #4]
 8002208:	463b      	mov	r3, r7
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	2301      	movs	r3, #1
 800220e:	2243      	movs	r2, #67	@ 0x43
 8002210:	21d0      	movs	r1, #208	@ 0xd0
 8002212:	480b      	ldr	r0, [pc, #44]	@ (8002240 <MPU6050_Read_Data+0x150>)
 8002214:	f003 fea4 	bl	8005f60 <HAL_I2C_Mem_Read>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d020      	beq.n	8002260 <MPU6050_Read_Data+0x170>
		return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e12e      	b.n	8002480 <MPU6050_Read_Data+0x390>
 8002222:	bf00      	nop
 8002224:	f3af 8000 	nop.w
 8002228:	76c8b439 	.word	0x76c8b439
 800222c:	3f9a9fbe 	.word	0x3f9a9fbe
 8002230:	3126e979 	.word	0x3126e979
 8002234:	3f9cac08 	.word	0x3f9cac08
 8002238:	6a7ef9db 	.word	0x6a7ef9db
 800223c:	3fa374bc 	.word	0x3fa374bc
 8002240:	20000510 	.word	0x20000510
 8002244:	20000410 	.word	0x20000410
 8002248:	20000412 	.word	0x20000412
 800224c:	20000414 	.word	0x20000414
 8002250:	40b00000 	.word	0x40b00000
 8002254:	2000041c 	.word	0x2000041c
 8002258:	20000420 	.word	0x20000420
 800225c:	20000424 	.word	0x20000424
	Gyro_X_RAW = (int16_t)(Rec_Data_Gyro[0] << 8 | Rec_Data_Gyro [1]);
 8002260:	783b      	ldrb	r3, [r7, #0]
 8002262:	021b      	lsls	r3, r3, #8
 8002264:	b21a      	sxth	r2, r3
 8002266:	787b      	ldrb	r3, [r7, #1]
 8002268:	b21b      	sxth	r3, r3
 800226a:	4313      	orrs	r3, r2
 800226c:	b21a      	sxth	r2, r3
 800226e:	4b92      	ldr	r3, [pc, #584]	@ (80024b8 <MPU6050_Read_Data+0x3c8>)
 8002270:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Rec_Data_Gyro[2] << 8 | Rec_Data_Gyro [3]);
 8002272:	78bb      	ldrb	r3, [r7, #2]
 8002274:	021b      	lsls	r3, r3, #8
 8002276:	b21a      	sxth	r2, r3
 8002278:	78fb      	ldrb	r3, [r7, #3]
 800227a:	b21b      	sxth	r3, r3
 800227c:	4313      	orrs	r3, r2
 800227e:	b21a      	sxth	r2, r3
 8002280:	4b8e      	ldr	r3, [pc, #568]	@ (80024bc <MPU6050_Read_Data+0x3cc>)
 8002282:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Rec_Data_Gyro[4] << 8 | Rec_Data_Gyro [5]);
 8002284:	793b      	ldrb	r3, [r7, #4]
 8002286:	021b      	lsls	r3, r3, #8
 8002288:	b21a      	sxth	r2, r3
 800228a:	797b      	ldrb	r3, [r7, #5]
 800228c:	b21b      	sxth	r3, r3
 800228e:	4313      	orrs	r3, r2
 8002290:	b21a      	sxth	r2, r3
 8002292:	4b8b      	ldr	r3, [pc, #556]	@ (80024c0 <MPU6050_Read_Data+0x3d0>)
 8002294:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into dps (�/s)
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 131.0
	     for more details check GYRO_CONFIG Register              ****/

	Gx = Gyro_X_RAW/65.5 + 1.4654;
 8002296:	4b88      	ldr	r3, [pc, #544]	@ (80024b8 <MPU6050_Read_Data+0x3c8>)
 8002298:	f9b3 3000 	ldrsh.w	r3, [r3]
 800229c:	4618      	mov	r0, r3
 800229e:	f7fe f8e5 	bl	800046c <__aeabi_i2d>
 80022a2:	a37b      	add	r3, pc, #492	@ (adr r3, 8002490 <MPU6050_Read_Data+0x3a0>)
 80022a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a8:	f7fe fa74 	bl	8000794 <__aeabi_ddiv>
 80022ac:	4602      	mov	r2, r0
 80022ae:	460b      	mov	r3, r1
 80022b0:	4610      	mov	r0, r2
 80022b2:	4619      	mov	r1, r3
 80022b4:	a378      	add	r3, pc, #480	@ (adr r3, 8002498 <MPU6050_Read_Data+0x3a8>)
 80022b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ba:	f7fd ff8b 	bl	80001d4 <__adddf3>
 80022be:	4602      	mov	r2, r0
 80022c0:	460b      	mov	r3, r1
 80022c2:	4610      	mov	r0, r2
 80022c4:	4619      	mov	r1, r3
 80022c6:	f7fe fc13 	bl	8000af0 <__aeabi_d2f>
 80022ca:	4603      	mov	r3, r0
 80022cc:	4a7d      	ldr	r2, [pc, #500]	@ (80024c4 <MPU6050_Read_Data+0x3d4>)
 80022ce:	6013      	str	r3, [r2, #0]
	Gy = Gyro_Y_RAW/65.5 + 0.0916;
 80022d0:	4b7a      	ldr	r3, [pc, #488]	@ (80024bc <MPU6050_Read_Data+0x3cc>)
 80022d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7fe f8c8 	bl	800046c <__aeabi_i2d>
 80022dc:	a36c      	add	r3, pc, #432	@ (adr r3, 8002490 <MPU6050_Read_Data+0x3a0>)
 80022de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e2:	f7fe fa57 	bl	8000794 <__aeabi_ddiv>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	4610      	mov	r0, r2
 80022ec:	4619      	mov	r1, r3
 80022ee:	a36c      	add	r3, pc, #432	@ (adr r3, 80024a0 <MPU6050_Read_Data+0x3b0>)
 80022f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f4:	f7fd ff6e 	bl	80001d4 <__adddf3>
 80022f8:	4602      	mov	r2, r0
 80022fa:	460b      	mov	r3, r1
 80022fc:	4610      	mov	r0, r2
 80022fe:	4619      	mov	r1, r3
 8002300:	f7fe fbf6 	bl	8000af0 <__aeabi_d2f>
 8002304:	4603      	mov	r3, r0
 8002306:	4a70      	ldr	r2, [pc, #448]	@ (80024c8 <MPU6050_Read_Data+0x3d8>)
 8002308:	6013      	str	r3, [r2, #0]
	Gz = Gyro_Z_RAW/65.5 - 0.97709;
 800230a:	4b6d      	ldr	r3, [pc, #436]	@ (80024c0 <MPU6050_Read_Data+0x3d0>)
 800230c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002310:	4618      	mov	r0, r3
 8002312:	f7fe f8ab 	bl	800046c <__aeabi_i2d>
 8002316:	a35e      	add	r3, pc, #376	@ (adr r3, 8002490 <MPU6050_Read_Data+0x3a0>)
 8002318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800231c:	f7fe fa3a 	bl	8000794 <__aeabi_ddiv>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	4610      	mov	r0, r2
 8002326:	4619      	mov	r1, r3
 8002328:	a35f      	add	r3, pc, #380	@ (adr r3, 80024a8 <MPU6050_Read_Data+0x3b8>)
 800232a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800232e:	f7fd ff4f 	bl	80001d0 <__aeabi_dsub>
 8002332:	4602      	mov	r2, r0
 8002334:	460b      	mov	r3, r1
 8002336:	4610      	mov	r0, r2
 8002338:	4619      	mov	r1, r3
 800233a:	f7fe fbd9 	bl	8000af0 <__aeabi_d2f>
 800233e:	4603      	mov	r3, r0
 8002340:	4a62      	ldr	r2, [pc, #392]	@ (80024cc <MPU6050_Read_Data+0x3dc>)
 8002342:	6013      	str	r3, [r2, #0]
	
	AngleRoll = atan(Ay/(sqrt(Ax*Ax + Az*Az)))*180/pi;
 8002344:	4b62      	ldr	r3, [pc, #392]	@ (80024d0 <MPU6050_Read_Data+0x3e0>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4618      	mov	r0, r3
 800234a:	f7fe f8a1 	bl	8000490 <__aeabi_f2d>
 800234e:	4680      	mov	r8, r0
 8002350:	4689      	mov	r9, r1
 8002352:	4b60      	ldr	r3, [pc, #384]	@ (80024d4 <MPU6050_Read_Data+0x3e4>)
 8002354:	ed93 7a00 	vldr	s14, [r3]
 8002358:	4b5e      	ldr	r3, [pc, #376]	@ (80024d4 <MPU6050_Read_Data+0x3e4>)
 800235a:	edd3 7a00 	vldr	s15, [r3]
 800235e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002362:	4b5d      	ldr	r3, [pc, #372]	@ (80024d8 <MPU6050_Read_Data+0x3e8>)
 8002364:	edd3 6a00 	vldr	s13, [r3]
 8002368:	4b5b      	ldr	r3, [pc, #364]	@ (80024d8 <MPU6050_Read_Data+0x3e8>)
 800236a:	edd3 7a00 	vldr	s15, [r3]
 800236e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002372:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002376:	ee17 0a90 	vmov	r0, s15
 800237a:	f7fe f889 	bl	8000490 <__aeabi_f2d>
 800237e:	4602      	mov	r2, r0
 8002380:	460b      	mov	r3, r1
 8002382:	ec43 2b10 	vmov	d0, r2, r3
 8002386:	f007 fbd7 	bl	8009b38 <sqrt>
 800238a:	ec53 2b10 	vmov	r2, r3, d0
 800238e:	4640      	mov	r0, r8
 8002390:	4649      	mov	r1, r9
 8002392:	f7fe f9ff 	bl	8000794 <__aeabi_ddiv>
 8002396:	4602      	mov	r2, r0
 8002398:	460b      	mov	r3, r1
 800239a:	ec43 2b17 	vmov	d7, r2, r3
 800239e:	eeb0 0a47 	vmov.f32	s0, s14
 80023a2:	eef0 0a67 	vmov.f32	s1, s15
 80023a6:	f007 fbf3 	bl	8009b90 <atan>
 80023aa:	ec51 0b10 	vmov	r0, r1, d0
 80023ae:	f04f 0200 	mov.w	r2, #0
 80023b2:	4b4a      	ldr	r3, [pc, #296]	@ (80024dc <MPU6050_Read_Data+0x3ec>)
 80023b4:	f7fe f8c4 	bl	8000540 <__aeabi_dmul>
 80023b8:	4602      	mov	r2, r0
 80023ba:	460b      	mov	r3, r1
 80023bc:	4610      	mov	r0, r2
 80023be:	4619      	mov	r1, r3
 80023c0:	a33b      	add	r3, pc, #236	@ (adr r3, 80024b0 <MPU6050_Read_Data+0x3c0>)
 80023c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c6:	f7fe f9e5 	bl	8000794 <__aeabi_ddiv>
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	4610      	mov	r0, r2
 80023d0:	4619      	mov	r1, r3
 80023d2:	f7fe fb8d 	bl	8000af0 <__aeabi_d2f>
 80023d6:	4603      	mov	r3, r0
 80023d8:	4a41      	ldr	r2, [pc, #260]	@ (80024e0 <MPU6050_Read_Data+0x3f0>)
 80023da:	6013      	str	r3, [r2, #0]
	AnglePitch = -atan(Ax/(sqrt(Ay*Ay + Az*Az)))*180/pi;
 80023dc:	4b3d      	ldr	r3, [pc, #244]	@ (80024d4 <MPU6050_Read_Data+0x3e4>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7fe f855 	bl	8000490 <__aeabi_f2d>
 80023e6:	4680      	mov	r8, r0
 80023e8:	4689      	mov	r9, r1
 80023ea:	4b39      	ldr	r3, [pc, #228]	@ (80024d0 <MPU6050_Read_Data+0x3e0>)
 80023ec:	ed93 7a00 	vldr	s14, [r3]
 80023f0:	4b37      	ldr	r3, [pc, #220]	@ (80024d0 <MPU6050_Read_Data+0x3e0>)
 80023f2:	edd3 7a00 	vldr	s15, [r3]
 80023f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023fa:	4b37      	ldr	r3, [pc, #220]	@ (80024d8 <MPU6050_Read_Data+0x3e8>)
 80023fc:	edd3 6a00 	vldr	s13, [r3]
 8002400:	4b35      	ldr	r3, [pc, #212]	@ (80024d8 <MPU6050_Read_Data+0x3e8>)
 8002402:	edd3 7a00 	vldr	s15, [r3]
 8002406:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800240a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800240e:	ee17 0a90 	vmov	r0, s15
 8002412:	f7fe f83d 	bl	8000490 <__aeabi_f2d>
 8002416:	4602      	mov	r2, r0
 8002418:	460b      	mov	r3, r1
 800241a:	ec43 2b10 	vmov	d0, r2, r3
 800241e:	f007 fb8b 	bl	8009b38 <sqrt>
 8002422:	ec53 2b10 	vmov	r2, r3, d0
 8002426:	4640      	mov	r0, r8
 8002428:	4649      	mov	r1, r9
 800242a:	f7fe f9b3 	bl	8000794 <__aeabi_ddiv>
 800242e:	4602      	mov	r2, r0
 8002430:	460b      	mov	r3, r1
 8002432:	ec43 2b17 	vmov	d7, r2, r3
 8002436:	eeb0 0a47 	vmov.f32	s0, s14
 800243a:	eef0 0a67 	vmov.f32	s1, s15
 800243e:	f007 fba7 	bl	8009b90 <atan>
 8002442:	ec53 2b10 	vmov	r2, r3, d0
 8002446:	4614      	mov	r4, r2
 8002448:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800244c:	f04f 0200 	mov.w	r2, #0
 8002450:	4b22      	ldr	r3, [pc, #136]	@ (80024dc <MPU6050_Read_Data+0x3ec>)
 8002452:	4620      	mov	r0, r4
 8002454:	4629      	mov	r1, r5
 8002456:	f7fe f873 	bl	8000540 <__aeabi_dmul>
 800245a:	4602      	mov	r2, r0
 800245c:	460b      	mov	r3, r1
 800245e:	4610      	mov	r0, r2
 8002460:	4619      	mov	r1, r3
 8002462:	a313      	add	r3, pc, #76	@ (adr r3, 80024b0 <MPU6050_Read_Data+0x3c0>)
 8002464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002468:	f7fe f994 	bl	8000794 <__aeabi_ddiv>
 800246c:	4602      	mov	r2, r0
 800246e:	460b      	mov	r3, r1
 8002470:	4610      	mov	r0, r2
 8002472:	4619      	mov	r1, r3
 8002474:	f7fe fb3c 	bl	8000af0 <__aeabi_d2f>
 8002478:	4603      	mov	r3, r0
 800247a:	4a1a      	ldr	r2, [pc, #104]	@ (80024e4 <MPU6050_Read_Data+0x3f4>)
 800247c:	6013      	str	r3, [r2, #0]
	return HAL_OK;
 800247e:	2300      	movs	r3, #0
}
 8002480:	4618      	mov	r0, r3
 8002482:	3710      	adds	r7, #16
 8002484:	46bd      	mov	sp, r7
 8002486:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800248a:	bf00      	nop
 800248c:	f3af 8000 	nop.w
 8002490:	00000000 	.word	0x00000000
 8002494:	40506000 	.word	0x40506000
 8002498:	4538ef35 	.word	0x4538ef35
 800249c:	3ff77247 	.word	0x3ff77247
 80024a0:	fc504817 	.word	0xfc504817
 80024a4:	3fb77318 	.word	0x3fb77318
 80024a8:	3f67f4dc 	.word	0x3f67f4dc
 80024ac:	3fef4452 	.word	0x3fef4452
 80024b0:	f01b866e 	.word	0xf01b866e
 80024b4:	400921f9 	.word	0x400921f9
 80024b8:	20000416 	.word	0x20000416
 80024bc:	20000418 	.word	0x20000418
 80024c0:	2000041a 	.word	0x2000041a
 80024c4:	20000428 	.word	0x20000428
 80024c8:	2000042c 	.word	0x2000042c
 80024cc:	20000430 	.word	0x20000430
 80024d0:	20000420 	.word	0x20000420
 80024d4:	2000041c 	.word	0x2000041c
 80024d8:	20000424 	.word	0x20000424
 80024dc:	40668000 	.word	0x40668000
 80024e0:	20000404 	.word	0x20000404
 80024e4:	20000408 	.word	0x20000408

080024e8 <pid_equation>:

void Calib_Gyro(void);
void Reset_MPU6050(void);

void pid_equation(float Error, float P , float I, float D, float PrevError, float PrevIterm) {
 80024e8:	b5b0      	push	{r4, r5, r7, lr}
 80024ea:	b08a      	sub	sp, #40	@ 0x28
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	ed87 0a05 	vstr	s0, [r7, #20]
 80024f2:	edc7 0a04 	vstr	s1, [r7, #16]
 80024f6:	ed87 1a03 	vstr	s2, [r7, #12]
 80024fa:	edc7 1a02 	vstr	s3, [r7, #8]
 80024fe:	ed87 2a01 	vstr	s4, [r7, #4]
 8002502:	edc7 2a00 	vstr	s5, [r7]
  // T = 4ms chu ky lay mau, 250Hz
  // T = 20ms chu ky lay mau, 50Hz
  float Pterm=P*Error;
 8002506:	ed97 7a04 	vldr	s14, [r7, #16]
 800250a:	edd7 7a05 	vldr	s15, [r7, #20]
 800250e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002512:	edc7 7a07 	vstr	s15, [r7, #28]
  float Iterm=PrevIterm+I*(Error+PrevError)*0.004/2;
 8002516:	6838      	ldr	r0, [r7, #0]
 8002518:	f7fd ffba 	bl	8000490 <__aeabi_f2d>
 800251c:	4604      	mov	r4, r0
 800251e:	460d      	mov	r5, r1
 8002520:	ed97 7a05 	vldr	s14, [r7, #20]
 8002524:	edd7 7a01 	vldr	s15, [r7, #4]
 8002528:	ee37 7a27 	vadd.f32	s14, s14, s15
 800252c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002530:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002534:	ee17 0a90 	vmov	r0, s15
 8002538:	f7fd ffaa 	bl	8000490 <__aeabi_f2d>
 800253c:	a340      	add	r3, pc, #256	@ (adr r3, 8002640 <pid_equation+0x158>)
 800253e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002542:	f7fd fffd 	bl	8000540 <__aeabi_dmul>
 8002546:	4602      	mov	r2, r0
 8002548:	460b      	mov	r3, r1
 800254a:	4610      	mov	r0, r2
 800254c:	4619      	mov	r1, r3
 800254e:	f04f 0200 	mov.w	r2, #0
 8002552:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002556:	f7fe f91d 	bl	8000794 <__aeabi_ddiv>
 800255a:	4602      	mov	r2, r0
 800255c:	460b      	mov	r3, r1
 800255e:	4620      	mov	r0, r4
 8002560:	4629      	mov	r1, r5
 8002562:	f7fd fe37 	bl	80001d4 <__adddf3>
 8002566:	4602      	mov	r2, r0
 8002568:	460b      	mov	r3, r1
 800256a:	4610      	mov	r0, r2
 800256c:	4619      	mov	r1, r3
 800256e:	f7fe fabf 	bl	8000af0 <__aeabi_d2f>
 8002572:	4603      	mov	r3, r0
 8002574:	627b      	str	r3, [r7, #36]	@ 0x24
  if (Iterm > 400) Iterm=400;
 8002576:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800257a:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8002648 <pid_equation+0x160>
 800257e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002586:	dd02      	ble.n	800258e <pid_equation+0xa6>
 8002588:	4b30      	ldr	r3, [pc, #192]	@ (800264c <pid_equation+0x164>)
 800258a:	627b      	str	r3, [r7, #36]	@ 0x24
 800258c:	e00a      	b.n	80025a4 <pid_equation+0xbc>
  else if (Iterm <-400) Iterm=-400;
 800258e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002592:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8002650 <pid_equation+0x168>
 8002596:	eef4 7ac7 	vcmpe.f32	s15, s14
 800259a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800259e:	d501      	bpl.n	80025a4 <pid_equation+0xbc>
 80025a0:	4b2c      	ldr	r3, [pc, #176]	@ (8002654 <pid_equation+0x16c>)
 80025a2:	627b      	str	r3, [r7, #36]	@ 0x24
  float Dterm=D*(Error-PrevError)/0.004;
 80025a4:	ed97 7a05 	vldr	s14, [r7, #20]
 80025a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80025ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80025b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025b8:	ee17 0a90 	vmov	r0, s15
 80025bc:	f7fd ff68 	bl	8000490 <__aeabi_f2d>
 80025c0:	a31f      	add	r3, pc, #124	@ (adr r3, 8002640 <pid_equation+0x158>)
 80025c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c6:	f7fe f8e5 	bl	8000794 <__aeabi_ddiv>
 80025ca:	4602      	mov	r2, r0
 80025cc:	460b      	mov	r3, r1
 80025ce:	4610      	mov	r0, r2
 80025d0:	4619      	mov	r1, r3
 80025d2:	f7fe fa8d 	bl	8000af0 <__aeabi_d2f>
 80025d6:	4603      	mov	r3, r0
 80025d8:	61bb      	str	r3, [r7, #24]
  float PIDOutput= Pterm+Iterm+Dterm;
 80025da:	ed97 7a07 	vldr	s14, [r7, #28]
 80025de:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80025e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025e6:	ed97 7a06 	vldr	s14, [r7, #24]
 80025ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025ee:	edc7 7a08 	vstr	s15, [r7, #32]
  if (PIDOutput>400) PIDOutput=400;
 80025f2:	edd7 7a08 	vldr	s15, [r7, #32]
 80025f6:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002648 <pid_equation+0x160>
 80025fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002602:	dd02      	ble.n	800260a <pid_equation+0x122>
 8002604:	4b11      	ldr	r3, [pc, #68]	@ (800264c <pid_equation+0x164>)
 8002606:	623b      	str	r3, [r7, #32]
 8002608:	e00a      	b.n	8002620 <pid_equation+0x138>
  else if (PIDOutput <-400) PIDOutput=-400;
 800260a:	edd7 7a08 	vldr	s15, [r7, #32]
 800260e:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002650 <pid_equation+0x168>
 8002612:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800261a:	d501      	bpl.n	8002620 <pid_equation+0x138>
 800261c:	4b0d      	ldr	r3, [pc, #52]	@ (8002654 <pid_equation+0x16c>)
 800261e:	623b      	str	r3, [r7, #32]
  PIDReturn[0]=PIDOutput;
 8002620:	4a0d      	ldr	r2, [pc, #52]	@ (8002658 <pid_equation+0x170>)
 8002622:	6a3b      	ldr	r3, [r7, #32]
 8002624:	6013      	str	r3, [r2, #0]
  PIDReturn[1]=Error;
 8002626:	4a0c      	ldr	r2, [pc, #48]	@ (8002658 <pid_equation+0x170>)
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	6053      	str	r3, [r2, #4]
  PIDReturn[2]=Iterm;
 800262c:	4a0a      	ldr	r2, [pc, #40]	@ (8002658 <pid_equation+0x170>)
 800262e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002630:	6093      	str	r3, [r2, #8]
}
 8002632:	bf00      	nop
 8002634:	3728      	adds	r7, #40	@ 0x28
 8002636:	46bd      	mov	sp, r7
 8002638:	bdb0      	pop	{r4, r5, r7, pc}
 800263a:	bf00      	nop
 800263c:	f3af 8000 	nop.w
 8002640:	d2f1a9fc 	.word	0xd2f1a9fc
 8002644:	3f70624d 	.word	0x3f70624d
 8002648:	43c80000 	.word	0x43c80000
 800264c:	43c80000 	.word	0x43c80000
 8002650:	c3c80000 	.word	0xc3c80000
 8002654:	c3c80000 	.word	0xc3c80000
 8002658:	200004d4 	.word	0x200004d4

0800265c <reset_pid>:

void reset_pid(void) {
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  PrevErrorRateRoll=0; PrevErrorRatePitch=0; PrevErrorRateYaw=0;
 8002660:	4b16      	ldr	r3, [pc, #88]	@ (80026bc <reset_pid+0x60>)
 8002662:	f04f 0200 	mov.w	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
 8002668:	4b15      	ldr	r3, [pc, #84]	@ (80026c0 <reset_pid+0x64>)
 800266a:	f04f 0200 	mov.w	r2, #0
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	4b14      	ldr	r3, [pc, #80]	@ (80026c4 <reset_pid+0x68>)
 8002672:	f04f 0200 	mov.w	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
  PrevItermRateRoll=0; PrevItermRatePitch=0; PrevItermRateYaw=0;
 8002678:	4b13      	ldr	r3, [pc, #76]	@ (80026c8 <reset_pid+0x6c>)
 800267a:	f04f 0200 	mov.w	r2, #0
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	4b12      	ldr	r3, [pc, #72]	@ (80026cc <reset_pid+0x70>)
 8002682:	f04f 0200 	mov.w	r2, #0
 8002686:	601a      	str	r2, [r3, #0]
 8002688:	4b11      	ldr	r3, [pc, #68]	@ (80026d0 <reset_pid+0x74>)
 800268a:	f04f 0200 	mov.w	r2, #0
 800268e:	601a      	str	r2, [r3, #0]
  PrevErrorAngleRoll=0; PrevErrorAnglePitch=0;    
 8002690:	4b10      	ldr	r3, [pc, #64]	@ (80026d4 <reset_pid+0x78>)
 8002692:	f04f 0200 	mov.w	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	4b0f      	ldr	r3, [pc, #60]	@ (80026d8 <reset_pid+0x7c>)
 800269a:	f04f 0200 	mov.w	r2, #0
 800269e:	601a      	str	r2, [r3, #0]
  PrevItermAngleRoll=0; PrevItermAnglePitch=0;
 80026a0:	4b0e      	ldr	r3, [pc, #56]	@ (80026dc <reset_pid+0x80>)
 80026a2:	f04f 0200 	mov.w	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	4b0d      	ldr	r3, [pc, #52]	@ (80026e0 <reset_pid+0x84>)
 80026aa:	f04f 0200 	mov.w	r2, #0
 80026ae:	601a      	str	r2, [r3, #0]
}
 80026b0:	bf00      	nop
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	200004bc 	.word	0x200004bc
 80026c0:	200004c0 	.word	0x200004c0
 80026c4:	200004c4 	.word	0x200004c4
 80026c8:	200004c8 	.word	0x200004c8
 80026cc:	200004cc 	.word	0x200004cc
 80026d0:	200004d0 	.word	0x200004d0
 80026d4:	20000500 	.word	0x20000500
 80026d8:	20000504 	.word	0x20000504
 80026dc:	20000508 	.word	0x20000508
 80026e0:	2000050c 	.word	0x2000050c

080026e4 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM4)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a04      	ldr	r2, [pc, #16]	@ (8002704 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d101      	bne.n	80026fa <HAL_TIM_PeriodElapsedCallback+0x16>
	{	
		Send_Data_To_Gui();
 80026f6:	f7ff fad7 	bl	8001ca8 <Send_Data_To_Gui>
	}
}
 80026fa:	bf00      	nop
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40000800 	.word	0x40000800

08002708 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{   
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	460b      	mov	r3, r1
 8002712:	807b      	strh	r3, [r7, #2]
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, Rx_buff, sizeof(Rx_buff));
 8002714:	224b      	movs	r2, #75	@ 0x4b
 8002716:	4975      	ldr	r1, [pc, #468]	@ (80028ec <HAL_UARTEx_RxEventCallback+0x1e4>)
 8002718:	4875      	ldr	r0, [pc, #468]	@ (80028f0 <HAL_UARTEx_RxEventCallback+0x1e8>)
 800271a:	f006 f819 	bl	8008750 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 800271e:	4b75      	ldr	r3, [pc, #468]	@ (80028f4 <HAL_UARTEx_RxEventCallback+0x1ec>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	681a      	ldr	r2, [r3, #0]
 8002724:	4b73      	ldr	r3, [pc, #460]	@ (80028f4 <HAL_UARTEx_RxEventCallback+0x1ec>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f022 0208 	bic.w	r2, r2, #8
 800272c:	601a      	str	r2, [r3, #0]
	size_RxData = Size;
 800272e:	4a72      	ldr	r2, [pc, #456]	@ (80028f8 <HAL_UARTEx_RxEventCallback+0x1f0>)
 8002730:	887b      	ldrh	r3, [r7, #2]
 8002732:	8013      	strh	r3, [r2, #0]
	if ((Rx_buff[0] == 0xAA) && (Rx_buff[1] == 0xFF) && (Rx_buff[2] == size_RxData))
 8002734:	4b6d      	ldr	r3, [pc, #436]	@ (80028ec <HAL_UARTEx_RxEventCallback+0x1e4>)
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	2baa      	cmp	r3, #170	@ 0xaa
 800273a:	f040 809e 	bne.w	800287a <HAL_UARTEx_RxEventCallback+0x172>
 800273e:	4b6b      	ldr	r3, [pc, #428]	@ (80028ec <HAL_UARTEx_RxEventCallback+0x1e4>)
 8002740:	785b      	ldrb	r3, [r3, #1]
 8002742:	2bff      	cmp	r3, #255	@ 0xff
 8002744:	f040 8099 	bne.w	800287a <HAL_UARTEx_RxEventCallback+0x172>
 8002748:	4b68      	ldr	r3, [pc, #416]	@ (80028ec <HAL_UARTEx_RxEventCallback+0x1e4>)
 800274a:	789b      	ldrb	r3, [r3, #2]
 800274c:	461a      	mov	r2, r3
 800274e:	4b6a      	ldr	r3, [pc, #424]	@ (80028f8 <HAL_UARTEx_RxEventCallback+0x1f0>)
 8002750:	881b      	ldrh	r3, [r3, #0]
 8002752:	429a      	cmp	r2, r3
 8002754:	f040 8091 	bne.w	800287a <HAL_UARTEx_RxEventCallback+0x172>
	{
		memset(Tx_buff, 0, sizeof(Tx_buff));
 8002758:	2246      	movs	r2, #70	@ 0x46
 800275a:	2100      	movs	r1, #0
 800275c:	4867      	ldr	r0, [pc, #412]	@ (80028fc <HAL_UARTEx_RxEventCallback+0x1f4>)
 800275e:	f007 f93b 	bl	80099d8 <memset>
		memcpy(Rx_Data, Rx_buff, sizeof(Rx_buff));
 8002762:	4a67      	ldr	r2, [pc, #412]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 8002764:	4b61      	ldr	r3, [pc, #388]	@ (80028ec <HAL_UARTEx_RxEventCallback+0x1e4>)
 8002766:	4610      	mov	r0, r2
 8002768:	4619      	mov	r1, r3
 800276a:	234b      	movs	r3, #75	@ 0x4b
 800276c:	461a      	mov	r2, r3
 800276e:	f007 f965 	bl	8009a3c <memcpy>
		memset(Rx_buff, 0, sizeof(Rx_buff));
 8002772:	224b      	movs	r2, #75	@ 0x4b
 8002774:	2100      	movs	r1, #0
 8002776:	485d      	ldr	r0, [pc, #372]	@ (80028ec <HAL_UARTEx_RxEventCallback+0x1e4>)
 8002778:	f007 f92e 	bl	80099d8 <memset>

		// gan gia tri pid vao
		memcpy(&PAngleRoll, &Rx_Data[3], sizeof(float));
 800277c:	4b60      	ldr	r3, [pc, #384]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 800277e:	f8d3 3003 	ldr.w	r3, [r3, #3]
 8002782:	461a      	mov	r2, r3
 8002784:	4b5f      	ldr	r3, [pc, #380]	@ (8002904 <HAL_UARTEx_RxEventCallback+0x1fc>)
 8002786:	601a      	str	r2, [r3, #0]
		memcpy(&IAngleRoll, &Rx_Data[7], sizeof(float));
 8002788:	4b5d      	ldr	r3, [pc, #372]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 800278a:	f8d3 3007 	ldr.w	r3, [r3, #7]
 800278e:	461a      	mov	r2, r3
 8002790:	4b5d      	ldr	r3, [pc, #372]	@ (8002908 <HAL_UARTEx_RxEventCallback+0x200>)
 8002792:	601a      	str	r2, [r3, #0]
		memcpy(&DAngleRoll, &Rx_Data[11], sizeof(float));
 8002794:	4b5a      	ldr	r3, [pc, #360]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 8002796:	f8d3 300b 	ldr.w	r3, [r3, #11]
 800279a:	461a      	mov	r2, r3
 800279c:	4b5b      	ldr	r3, [pc, #364]	@ (800290c <HAL_UARTEx_RxEventCallback+0x204>)
 800279e:	601a      	str	r2, [r3, #0]

		memcpy(&PAnglePitch, &Rx_Data[15], sizeof(float));
 80027a0:	4b57      	ldr	r3, [pc, #348]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 80027a2:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80027a6:	461a      	mov	r2, r3
 80027a8:	4b59      	ldr	r3, [pc, #356]	@ (8002910 <HAL_UARTEx_RxEventCallback+0x208>)
 80027aa:	601a      	str	r2, [r3, #0]
		memcpy(&IAnglePitch, &Rx_Data[19], sizeof(float));
 80027ac:	4b54      	ldr	r3, [pc, #336]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 80027ae:	f8d3 3013 	ldr.w	r3, [r3, #19]
 80027b2:	461a      	mov	r2, r3
 80027b4:	4b57      	ldr	r3, [pc, #348]	@ (8002914 <HAL_UARTEx_RxEventCallback+0x20c>)
 80027b6:	601a      	str	r2, [r3, #0]
		memcpy(&DAnglePitch, &Rx_Data[23], sizeof(float));
 80027b8:	4b51      	ldr	r3, [pc, #324]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 80027ba:	f8d3 3017 	ldr.w	r3, [r3, #23]
 80027be:	461a      	mov	r2, r3
 80027c0:	4b55      	ldr	r3, [pc, #340]	@ (8002918 <HAL_UARTEx_RxEventCallback+0x210>)
 80027c2:	601a      	str	r2, [r3, #0]

		memcpy(&PRateRoll, &Rx_Data[27], sizeof(float));
 80027c4:	4b4e      	ldr	r3, [pc, #312]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 80027c6:	f8d3 301b 	ldr.w	r3, [r3, #27]
 80027ca:	461a      	mov	r2, r3
 80027cc:	4b53      	ldr	r3, [pc, #332]	@ (800291c <HAL_UARTEx_RxEventCallback+0x214>)
 80027ce:	601a      	str	r2, [r3, #0]
		memcpy(&IRateRoll, &Rx_Data[31], sizeof(float));
 80027d0:	4b4b      	ldr	r3, [pc, #300]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 80027d2:	f8d3 301f 	ldr.w	r3, [r3, #31]
 80027d6:	461a      	mov	r2, r3
 80027d8:	4b51      	ldr	r3, [pc, #324]	@ (8002920 <HAL_UARTEx_RxEventCallback+0x218>)
 80027da:	601a      	str	r2, [r3, #0]
		memcpy(&DRateRoll, &Rx_Data[35], sizeof(float));
 80027dc:	4b48      	ldr	r3, [pc, #288]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 80027de:	f8d3 3023 	ldr.w	r3, [r3, #35]	@ 0x23
 80027e2:	461a      	mov	r2, r3
 80027e4:	4b4f      	ldr	r3, [pc, #316]	@ (8002924 <HAL_UARTEx_RxEventCallback+0x21c>)
 80027e6:	601a      	str	r2, [r3, #0]

		memcpy(&PRatePitch, &Rx_Data[39], sizeof(float));
 80027e8:	4b45      	ldr	r3, [pc, #276]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 80027ea:	f8d3 3027 	ldr.w	r3, [r3, #39]	@ 0x27
 80027ee:	461a      	mov	r2, r3
 80027f0:	4b4d      	ldr	r3, [pc, #308]	@ (8002928 <HAL_UARTEx_RxEventCallback+0x220>)
 80027f2:	601a      	str	r2, [r3, #0]
		memcpy(&IRatePitch, &Rx_Data[43], sizeof(float));
 80027f4:	4b42      	ldr	r3, [pc, #264]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 80027f6:	f8d3 302b 	ldr.w	r3, [r3, #43]	@ 0x2b
 80027fa:	461a      	mov	r2, r3
 80027fc:	4b4b      	ldr	r3, [pc, #300]	@ (800292c <HAL_UARTEx_RxEventCallback+0x224>)
 80027fe:	601a      	str	r2, [r3, #0]
		memcpy(&DRatePitch, &Rx_Data[47], sizeof(float));
 8002800:	4b3f      	ldr	r3, [pc, #252]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 8002802:	f8d3 302f 	ldr.w	r3, [r3, #47]	@ 0x2f
 8002806:	461a      	mov	r2, r3
 8002808:	4b49      	ldr	r3, [pc, #292]	@ (8002930 <HAL_UARTEx_RxEventCallback+0x228>)
 800280a:	601a      	str	r2, [r3, #0]

		memcpy(&PRateYaw, &Rx_Data[51], sizeof(float));
 800280c:	4b3c      	ldr	r3, [pc, #240]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 800280e:	f8d3 3033 	ldr.w	r3, [r3, #51]	@ 0x33
 8002812:	461a      	mov	r2, r3
 8002814:	4b47      	ldr	r3, [pc, #284]	@ (8002934 <HAL_UARTEx_RxEventCallback+0x22c>)
 8002816:	601a      	str	r2, [r3, #0]
		memcpy(&IRateYaw, &Rx_Data[55], sizeof(float));
 8002818:	4b39      	ldr	r3, [pc, #228]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 800281a:	f8d3 3037 	ldr.w	r3, [r3, #55]	@ 0x37
 800281e:	461a      	mov	r2, r3
 8002820:	4b45      	ldr	r3, [pc, #276]	@ (8002938 <HAL_UARTEx_RxEventCallback+0x230>)
 8002822:	601a      	str	r2, [r3, #0]
		memcpy(&DRateYaw, &Rx_Data[59], sizeof(float));
 8002824:	4b36      	ldr	r3, [pc, #216]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 8002826:	f8d3 303b 	ldr.w	r3, [r3, #59]	@ 0x3b
 800282a:	461a      	mov	r2, r3
 800282c:	4b43      	ldr	r3, [pc, #268]	@ (800293c <HAL_UARTEx_RxEventCallback+0x234>)
 800282e:	601a      	str	r2, [r3, #0]

		memcpy(&pid_p_gain_altitude, &Rx_Data[63], sizeof(float));
 8002830:	4b33      	ldr	r3, [pc, #204]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 8002832:	f8d3 303f 	ldr.w	r3, [r3, #63]	@ 0x3f
 8002836:	461a      	mov	r2, r3
 8002838:	4b41      	ldr	r3, [pc, #260]	@ (8002940 <HAL_UARTEx_RxEventCallback+0x238>)
 800283a:	601a      	str	r2, [r3, #0]
		memcpy(&pid_i_gain_altitude, &Rx_Data[67], sizeof(float));
 800283c:	4b30      	ldr	r3, [pc, #192]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 800283e:	f8d3 3043 	ldr.w	r3, [r3, #67]	@ 0x43
 8002842:	461a      	mov	r2, r3
 8002844:	4b3f      	ldr	r3, [pc, #252]	@ (8002944 <HAL_UARTEx_RxEventCallback+0x23c>)
 8002846:	601a      	str	r2, [r3, #0]
		memcpy(&pid_d_gain_altitude, &Rx_Data[71], sizeof(float));
 8002848:	4b2d      	ldr	r3, [pc, #180]	@ (8002900 <HAL_UARTEx_RxEventCallback+0x1f8>)
 800284a:	f8d3 3047 	ldr.w	r3, [r3, #71]	@ 0x47
 800284e:	461a      	mov	r2, r3
 8002850:	4b3d      	ldr	r3, [pc, #244]	@ (8002948 <HAL_UARTEx_RxEventCallback+0x240>)
 8002852:	601a      	str	r2, [r3, #0]

		Tx_buff[0] = 'B'; Tx_buff[1] = 'E';Tx_buff[34] = '\r'; Tx_buff[35] = '\n';
 8002854:	4b29      	ldr	r3, [pc, #164]	@ (80028fc <HAL_UARTEx_RxEventCallback+0x1f4>)
 8002856:	2242      	movs	r2, #66	@ 0x42
 8002858:	701a      	strb	r2, [r3, #0]
 800285a:	4b28      	ldr	r3, [pc, #160]	@ (80028fc <HAL_UARTEx_RxEventCallback+0x1f4>)
 800285c:	2245      	movs	r2, #69	@ 0x45
 800285e:	705a      	strb	r2, [r3, #1]
 8002860:	4b26      	ldr	r3, [pc, #152]	@ (80028fc <HAL_UARTEx_RxEventCallback+0x1f4>)
 8002862:	220d      	movs	r2, #13
 8002864:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 8002868:	4b24      	ldr	r3, [pc, #144]	@ (80028fc <HAL_UARTEx_RxEventCallback+0x1f4>)
 800286a:	220a      	movs	r2, #10
 800286c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		HAL_UART_Transmit_DMA(&huart2, (uint8_t*)Tx_buff,36);
 8002870:	2224      	movs	r2, #36	@ 0x24
 8002872:	4922      	ldr	r1, [pc, #136]	@ (80028fc <HAL_UARTEx_RxEventCallback+0x1f4>)
 8002874:	481e      	ldr	r0, [pc, #120]	@ (80028f0 <HAL_UARTEx_RxEventCallback+0x1e8>)
 8002876:	f005 febd 	bl	80085f4 <HAL_UART_Transmit_DMA>
		//memset(Tx_buff, 0, sizeof(Tx_buff));	
	}
	if ((Rx_buff[0] == 0xCC) && (Rx_buff[1] == 0xDD))
 800287a:	4b1c      	ldr	r3, [pc, #112]	@ (80028ec <HAL_UARTEx_RxEventCallback+0x1e4>)
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	2bcc      	cmp	r3, #204	@ 0xcc
 8002880:	d12f      	bne.n	80028e2 <HAL_UARTEx_RxEventCallback+0x1da>
 8002882:	4b1a      	ldr	r3, [pc, #104]	@ (80028ec <HAL_UARTEx_RxEventCallback+0x1e4>)
 8002884:	785b      	ldrb	r3, [r3, #1]
 8002886:	2bdd      	cmp	r3, #221	@ 0xdd
 8002888:	d12b      	bne.n	80028e2 <HAL_UARTEx_RxEventCallback+0x1da>
	{
		memset(Tx_buff, 0, sizeof(Tx_buff));
 800288a:	2246      	movs	r2, #70	@ 0x46
 800288c:	2100      	movs	r1, #0
 800288e:	481b      	ldr	r0, [pc, #108]	@ (80028fc <HAL_UARTEx_RxEventCallback+0x1f4>)
 8002890:	f007 f8a2 	bl	80099d8 <memset>
		Flag_Plot = Rx_buff[2];
 8002894:	4b15      	ldr	r3, [pc, #84]	@ (80028ec <HAL_UARTEx_RxEventCallback+0x1e4>)
 8002896:	789a      	ldrb	r2, [r3, #2]
 8002898:	4b2c      	ldr	r3, [pc, #176]	@ (800294c <HAL_UARTEx_RxEventCallback+0x244>)
 800289a:	701a      	strb	r2, [r3, #0]
		memset(Rx_buff, 0, sizeof(Rx_buff));		
 800289c:	224b      	movs	r2, #75	@ 0x4b
 800289e:	2100      	movs	r1, #0
 80028a0:	4812      	ldr	r0, [pc, #72]	@ (80028ec <HAL_UARTEx_RxEventCallback+0x1e4>)
 80028a2:	f007 f899 	bl	80099d8 <memset>
		if (Flag_Plot){ Tx_buff[0] = 'P'; Tx_buff[1] = 'L';}
 80028a6:	4b29      	ldr	r3, [pc, #164]	@ (800294c <HAL_UARTEx_RxEventCallback+0x244>)
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d006      	beq.n	80028bc <HAL_UARTEx_RxEventCallback+0x1b4>
 80028ae:	4b13      	ldr	r3, [pc, #76]	@ (80028fc <HAL_UARTEx_RxEventCallback+0x1f4>)
 80028b0:	2250      	movs	r2, #80	@ 0x50
 80028b2:	701a      	strb	r2, [r3, #0]
 80028b4:	4b11      	ldr	r3, [pc, #68]	@ (80028fc <HAL_UARTEx_RxEventCallback+0x1f4>)
 80028b6:	224c      	movs	r2, #76	@ 0x4c
 80028b8:	705a      	strb	r2, [r3, #1]
 80028ba:	e005      	b.n	80028c8 <HAL_UARTEx_RxEventCallback+0x1c0>
		else{Tx_buff[0] = 'S'; Tx_buff[1] = 'T'; }		  
 80028bc:	4b0f      	ldr	r3, [pc, #60]	@ (80028fc <HAL_UARTEx_RxEventCallback+0x1f4>)
 80028be:	2253      	movs	r2, #83	@ 0x53
 80028c0:	701a      	strb	r2, [r3, #0]
 80028c2:	4b0e      	ldr	r3, [pc, #56]	@ (80028fc <HAL_UARTEx_RxEventCallback+0x1f4>)
 80028c4:	2254      	movs	r2, #84	@ 0x54
 80028c6:	705a      	strb	r2, [r3, #1]
		Tx_buff[34] = '\r'; Tx_buff[35] = '\n';
 80028c8:	4b0c      	ldr	r3, [pc, #48]	@ (80028fc <HAL_UARTEx_RxEventCallback+0x1f4>)
 80028ca:	220d      	movs	r2, #13
 80028cc:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 80028d0:	4b0a      	ldr	r3, [pc, #40]	@ (80028fc <HAL_UARTEx_RxEventCallback+0x1f4>)
 80028d2:	220a      	movs	r2, #10
 80028d4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		HAL_UART_Transmit_DMA(&huart2, (uint8_t*)Tx_buff,36);
 80028d8:	2224      	movs	r2, #36	@ 0x24
 80028da:	4908      	ldr	r1, [pc, #32]	@ (80028fc <HAL_UARTEx_RxEventCallback+0x1f4>)
 80028dc:	4804      	ldr	r0, [pc, #16]	@ (80028f0 <HAL_UARTEx_RxEventCallback+0x1e8>)
 80028de:	f005 fe89 	bl	80085f4 <HAL_UART_Transmit_DMA>
		//memset(Tx_buff, 0, sizeof(Tx_buff));	
	}
	
}
 80028e2:	bf00      	nop
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	20000348 	.word	0x20000348
 80028f0:	200007f0 	.word	0x200007f0
 80028f4:	20000878 	.word	0x20000878
 80028f8:	200003da 	.word	0x200003da
 80028fc:	20000394 	.word	0x20000394
 8002900:	200002fc 	.word	0x200002fc
 8002904:	20000034 	.word	0x20000034
 8002908:	2000003c 	.word	0x2000003c
 800290c:	20000044 	.word	0x20000044
 8002910:	20000038 	.word	0x20000038
 8002914:	20000040 	.word	0x20000040
 8002918:	20000048 	.word	0x20000048
 800291c:	20000010 	.word	0x20000010
 8002920:	2000001c 	.word	0x2000001c
 8002924:	20000028 	.word	0x20000028
 8002928:	20000014 	.word	0x20000014
 800292c:	20000020 	.word	0x20000020
 8002930:	2000002c 	.word	0x2000002c
 8002934:	20000018 	.word	0x20000018
 8002938:	20000024 	.word	0x20000024
 800293c:	20000030 	.word	0x20000030
 8002940:	2000004c 	.word	0x2000004c
 8002944:	20000050 	.word	0x20000050
 8002948:	20000054 	.word	0x20000054
 800294c:	200002f8 	.word	0x200002f8

08002950 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002950:	b4f0      	push	{r4, r5, r6, r7}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
	//HAL_UART_Receive_DMA(&huart2, rx_data, sizeof(rx_data));
	if(rx_data_gps[0] == 0xb5 && rx_data_gps[1] == 0x62)
 8002958:	4b13      	ldr	r3, [pc, #76]	@ (80029a8 <HAL_UART_RxCpltCallback+0x58>)
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	2bb5      	cmp	r3, #181	@ 0xb5
 800295e:	d118      	bne.n	8002992 <HAL_UART_RxCpltCallback+0x42>
 8002960:	4b11      	ldr	r3, [pc, #68]	@ (80029a8 <HAL_UART_RxCpltCallback+0x58>)
 8002962:	785b      	ldrb	r3, [r3, #1]
 8002964:	2b62      	cmp	r3, #98	@ 0x62
 8002966:	d114      	bne.n	8002992 <HAL_UART_RxCpltCallback+0x42>
	{
		memcpy(m8n_rx_buf, rx_data_gps, sizeof(rx_data_gps));
 8002968:	4b10      	ldr	r3, [pc, #64]	@ (80029ac <HAL_UART_RxCpltCallback+0x5c>)
 800296a:	4a0f      	ldr	r2, [pc, #60]	@ (80029a8 <HAL_UART_RxCpltCallback+0x58>)
 800296c:	4614      	mov	r4, r2
 800296e:	461e      	mov	r6, r3
 8002970:	f104 0c20 	add.w	ip, r4, #32
 8002974:	4635      	mov	r5, r6
 8002976:	4623      	mov	r3, r4
 8002978:	6818      	ldr	r0, [r3, #0]
 800297a:	6859      	ldr	r1, [r3, #4]
 800297c:	689a      	ldr	r2, [r3, #8]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002982:	3410      	adds	r4, #16
 8002984:	3610      	adds	r6, #16
 8002986:	4564      	cmp	r4, ip
 8002988:	d1f4      	bne.n	8002974 <HAL_UART_RxCpltCallback+0x24>
 800298a:	4633      	mov	r3, r6
 800298c:	4622      	mov	r2, r4
 800298e:	6810      	ldr	r0, [r2, #0]
 8002990:	6018      	str	r0, [r3, #0]
     //m8n_rx_cplt_flag = 1;
     //HAL_UART_Transmit_DMA(&huart2, (uint8_t*)rx_data_gps,sizeof(rx_data_gps));
	}
	cnt ++;
 8002992:	4b07      	ldr	r3, [pc, #28]	@ (80029b0 <HAL_UART_RxCpltCallback+0x60>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	3301      	adds	r3, #1
 8002998:	4a05      	ldr	r2, [pc, #20]	@ (80029b0 <HAL_UART_RxCpltCallback+0x60>)
 800299a:	6013      	str	r3, [r2, #0]
}
 800299c:	bf00      	nop
 800299e:	3708      	adds	r7, #8
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bcf0      	pop	{r4, r5, r6, r7}
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	200009f8 	.word	0x200009f8
 80029ac:	2000045c 	.word	0x2000045c
 80029b0:	20000480 	.word	0x20000480
 80029b4:	00000000 	.word	0x00000000

080029b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029be:	f001 ff8f 	bl	80048e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029c2:	f000 fcfd 	bl	80033c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029c6:	f000 fff7 	bl	80039b8 <MX_GPIO_Init>
  MX_DMA_Init();
 80029ca:	f000 ffad 	bl	8003928 <MX_DMA_Init>
  MX_I2C1_Init();
 80029ce:	f000 fd61 	bl	8003494 <MX_I2C1_Init>
  MX_TIM1_Init();
 80029d2:	f000 fdf1 	bl	80035b8 <MX_TIM1_Init>
  MX_TIM2_Init();
 80029d6:	f000 fe3f 	bl	8003658 <MX_TIM2_Init>
  MX_TIM3_Init();
 80029da:	f000 fe89 	bl	80036f0 <MX_TIM3_Init>
  MX_TIM4_Init();
 80029de:	f000 ff01 	bl	80037e4 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 80029e2:	f000 ff4d 	bl	8003880 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 80029e6:	f000 fd83 	bl	80034f0 <MX_I2C2_Init>
  MX_USART3_UART_Init();
 80029ea:	f000 ff73 	bl	80038d4 <MX_USART3_UART_Init>
  MX_SPI3_Init();
 80029ee:	f000 fdad 	bl	800354c <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  setupSensor();
 80029f2:	f7fe fb7d 	bl	80010f0 <setupSensor>
  HAL_Delay(10);
 80029f6:	200a      	movs	r0, #10
 80029f8:	f001 ffe4 	bl	80049c4 <HAL_Delay>
  for(int i = 0;i<100; i++)
 80029fc:	2300      	movs	r3, #0
 80029fe:	60fb      	str	r3, [r7, #12]
 8002a00:	e00e      	b.n	8002a20 <main+0x68>
  {
	  pid_output_altitude1 = getPressure();
 8002a02:	f7fe fbb5 	bl	8001170 <getPressure>
 8002a06:	ee07 0a90 	vmov	s15, r0
 8002a0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a0e:	4b60      	ldr	r3, [pc, #384]	@ (8002b90 <main+0x1d8>)
 8002a10:	edc3 7a00 	vstr	s15, [r3]
	  HAL_Delay(5);
 8002a14:	2005      	movs	r0, #5
 8002a16:	f001 ffd5 	bl	80049c4 <HAL_Delay>
  for(int i = 0;i<100; i++)
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	60fb      	str	r3, [r7, #12]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2b63      	cmp	r3, #99	@ 0x63
 8002a24:	dded      	ble.n	8002a02 <main+0x4a>
  }
  actual_pressure = 0;
 8002a26:	4b5b      	ldr	r3, [pc, #364]	@ (8002b94 <main+0x1dc>)
 8002a28:	f04f 0200 	mov.w	r2, #0
 8002a2c:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim4);
 8002a2e:	485a      	ldr	r0, [pc, #360]	@ (8002b98 <main+0x1e0>)
 8002a30:	f004 fdb0 	bl	8007594 <HAL_TIM_Base_Start_IT>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, Rx_buff, sizeof(Rx_buff));
 8002a34:	224b      	movs	r2, #75	@ 0x4b
 8002a36:	4959      	ldr	r1, [pc, #356]	@ (8002b9c <main+0x1e4>)
 8002a38:	4859      	ldr	r0, [pc, #356]	@ (8002ba0 <main+0x1e8>)
 8002a3a:	f005 fe89 	bl	8008750 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8002a3e:	4b59      	ldr	r3, [pc, #356]	@ (8002ba4 <main+0x1ec>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	4b57      	ldr	r3, [pc, #348]	@ (8002ba4 <main+0x1ec>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f022 0208 	bic.w	r2, r2, #8
 8002a4c:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_Start(&htim2);
 8002a4e:	4856      	ldr	r0, [pc, #344]	@ (8002ba8 <main+0x1f0>)
 8002a50:	f004 fd38 	bl	80074c4 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim1);
 8002a54:	4855      	ldr	r0, [pc, #340]	@ (8002bac <main+0x1f4>)
 8002a56:	f004 fd35 	bl	80074c4 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	4854      	ldr	r0, [pc, #336]	@ (8002bb0 <main+0x1f8>)
 8002a5e:	f004 fe59 	bl	8007714 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002a62:	2104      	movs	r1, #4
 8002a64:	4852      	ldr	r0, [pc, #328]	@ (8002bb0 <main+0x1f8>)
 8002a66:	f004 fe55 	bl	8007714 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8002a6a:	2108      	movs	r1, #8
 8002a6c:	4850      	ldr	r0, [pc, #320]	@ (8002bb0 <main+0x1f8>)
 8002a6e:	f004 fe51 	bl	8007714 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8002a72:	210c      	movs	r1, #12
 8002a74:	484e      	ldr	r0, [pc, #312]	@ (8002bb0 <main+0x1f8>)
 8002a76:	f004 fe4d 	bl	8007714 <HAL_TIM_PWM_Start>
  HAL_Delay(20);
 8002a7a:	2014      	movs	r0, #20
 8002a7c:	f001 ffa2 	bl	80049c4 <HAL_Delay>
  MX_I2C1_Init();
 8002a80:	f000 fd08 	bl	8003494 <MX_I2C1_Init>
  HAL_Delay(20);
 8002a84:	2014      	movs	r0, #20
 8002a86:	f001 ff9d 	bl	80049c4 <HAL_Delay>
  MPU6050_Init();
 8002a8a:	f7ff faab 	bl	8001fe4 <MPU6050_Init>
  HAL_Delay(1000);
 8002a8e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a92:	f001 ff97 	bl	80049c4 <HAL_Delay>
  Calib_Gyro();
 8002a96:	f001 f825 	bl	8003ae4 <Calib_Gyro>
  HAL_Delay(50);
 8002a9a:	2032      	movs	r0, #50	@ 0x32
 8002a9c:	f001 ff92 	bl	80049c4 <HAL_Delay>
  M8N_Initialization();
 8002aa0:	f7fe faf4 	bl	800108c <M8N_Initialization>
  HAL_Delay(2000);
 8002aa4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002aa8:	f001 ff8c 	bl	80049c4 <HAL_Delay>
  HAL_UART_Receive_DMA(&huart3, rx_data_gps, sizeof(rx_data_gps));
 8002aac:	2224      	movs	r2, #36	@ 0x24
 8002aae:	4941      	ldr	r1, [pc, #260]	@ (8002bb4 <main+0x1fc>)
 8002ab0:	4841      	ldr	r0, [pc, #260]	@ (8002bb8 <main+0x200>)
 8002ab2:	f005 fe1d 	bl	80086f0 <HAL_UART_Receive_DMA>
  HAL_Delay(1000);
 8002ab6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002aba:	f001 ff83 	bl	80049c4 <HAL_Delay>
  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,1000);
 8002abe:	4b3c      	ldr	r3, [pc, #240]	@ (8002bb0 <main+0x1f8>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002ac6:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,1000);
 8002ac8:	4b39      	ldr	r3, [pc, #228]	@ (8002bb0 <main+0x1f8>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002ad0:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,1000);
 8002ad2:	4b37      	ldr	r3, [pc, #220]	@ (8002bb0 <main+0x1f8>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002ada:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,1000);
 8002adc:	4b34      	ldr	r3, [pc, #208]	@ (8002bb0 <main+0x1f8>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002ae4:	641a      	str	r2, [r3, #64]	@ 0x40
  ch[0]=1500;      //Roll
 8002ae6:	4b35      	ldr	r3, [pc, #212]	@ (8002bbc <main+0x204>)
 8002ae8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002aec:	601a      	str	r2, [r3, #0]
  ch[1]=1500;      //Pitch
 8002aee:	4b33      	ldr	r3, [pc, #204]	@ (8002bbc <main+0x204>)
 8002af0:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002af4:	605a      	str	r2, [r3, #4]
  ch[2]=1000;      //Throttle
 8002af6:	4b31      	ldr	r3, [pc, #196]	@ (8002bbc <main+0x204>)
 8002af8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002afc:	609a      	str	r2, [r3, #8]
  ch[3]=1500;      //Yaw
 8002afe:	4b2f      	ldr	r3, [pc, #188]	@ (8002bbc <main+0x204>)
 8002b00:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002b04:	60da      	str	r2, [r3, #12]
  while(Receive_Throttle_Min() == 0);
 8002b06:	bf00      	nop
 8002b08:	f000 ffda 	bl	8003ac0 <Receive_Throttle_Min>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d0fa      	beq.n	8002b08 <main+0x150>
  HAL_Delay(20);
 8002b12:	2014      	movs	r0, #20
 8002b14:	f001 ff56 	bl	80049c4 <HAL_Delay>
  loop_timer = TIM1->CNT;
 8002b18:	4b29      	ldr	r3, [pc, #164]	@ (8002bc0 <main+0x208>)
 8002b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	4b29      	ldr	r3, [pc, #164]	@ (8002bc4 <main+0x20c>)
 8002b20:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  check_time1 = TIM1->CNT;
 8002b22:	4b27      	ldr	r3, [pc, #156]	@ (8002bc0 <main+0x208>)
 8002b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b26:	ee07 3a90 	vmov	s15, r3
 8002b2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b2e:	4b26      	ldr	r3, [pc, #152]	@ (8002bc8 <main+0x210>)
 8002b30:	edc3 7a00 	vstr	s15, [r3]
	  if(MPU6050_Read_Data() != HAL_OK)
 8002b34:	f7ff fadc 	bl	80020f0 <MPU6050_Read_Data>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d001      	beq.n	8002b42 <main+0x18a>
	  {
	  	Reset_MPU6050();
 8002b3e:	f001 f84b 	bl	8003bd8 <Reset_MPU6050>
	  }

	  //Altitude = 44330.0f*(1-powf((pressure/101325.0f),(1.0f/5.257f)));
	  check_time2 = TIM1->CNT;
 8002b42:	4b1f      	ldr	r3, [pc, #124]	@ (8002bc0 <main+0x208>)
 8002b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b46:	ee07 3a90 	vmov	s15, r3
 8002b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b4e:	4b1f      	ldr	r3, [pc, #124]	@ (8002bcc <main+0x214>)
 8002b50:	edc3 7a00 	vstr	s15, [r3]
	  receiver_input_channel_1 = ch[0];
 8002b54:	4b19      	ldr	r3, [pc, #100]	@ (8002bbc <main+0x204>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a1d      	ldr	r2, [pc, #116]	@ (8002bd0 <main+0x218>)
 8002b5a:	6013      	str	r3, [r2, #0]
	  receiver_input_channel_2 = ch[1];
 8002b5c:	4b17      	ldr	r3, [pc, #92]	@ (8002bbc <main+0x204>)
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	4a1c      	ldr	r2, [pc, #112]	@ (8002bd4 <main+0x21c>)
 8002b62:	6013      	str	r3, [r2, #0]
	  receiver_input_channel_3 = ch[2]; // chan ga(Throttle)
 8002b64:	4b15      	ldr	r3, [pc, #84]	@ (8002bbc <main+0x204>)
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	4a1b      	ldr	r2, [pc, #108]	@ (8002bd8 <main+0x220>)
 8002b6a:	6013      	str	r3, [r2, #0]
	  receiver_input_channel_4 = ch[3];
 8002b6c:	4b13      	ldr	r3, [pc, #76]	@ (8002bbc <main+0x204>)
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	4a1a      	ldr	r2, [pc, #104]	@ (8002bdc <main+0x224>)
 8002b72:	6013      	str	r3, [r2, #0]
	  receiver_input_channel_5 = ch[4];
 8002b74:	4b11      	ldr	r3, [pc, #68]	@ (8002bbc <main+0x204>)
 8002b76:	691b      	ldr	r3, [r3, #16]
 8002b78:	4a19      	ldr	r2, [pc, #100]	@ (8002be0 <main+0x228>)
 8002b7a:	6013      	str	r3, [r2, #0]

	  if (receiver_input_channel_5 < 1500 )		flight_mode = 1;    // Mode bay binh thuong
 8002b7c:	4b18      	ldr	r3, [pc, #96]	@ (8002be0 <main+0x228>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f240 52db 	movw	r2, #1499	@ 0x5db
 8002b84:	4293      	cmp	r3, r2
 8002b86:	dc2f      	bgt.n	8002be8 <main+0x230>
 8002b88:	4b16      	ldr	r3, [pc, #88]	@ (8002be4 <main+0x22c>)
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	601a      	str	r2, [r3, #0]
 8002b8e:	e02e      	b.n	8002bee <main+0x236>
 8002b90:	2000040c 	.word	0x2000040c
 8002b94:	2000010c 	.word	0x2000010c
 8002b98:	200007a8 	.word	0x200007a8
 8002b9c:	20000348 	.word	0x20000348
 8002ba0:	200007f0 	.word	0x200007f0
 8002ba4:	20000878 	.word	0x20000878
 8002ba8:	20000718 	.word	0x20000718
 8002bac:	200006d0 	.word	0x200006d0
 8002bb0:	20000760 	.word	0x20000760
 8002bb4:	200009f8 	.word	0x200009f8
 8002bb8:	20000834 	.word	0x20000834
 8002bbc:	200003dc 	.word	0x200003dc
 8002bc0:	40010000 	.word	0x40010000
 8002bc4:	20000440 	.word	0x20000440
 8002bc8:	200002ec 	.word	0x200002ec
 8002bcc:	200002f0 	.word	0x200002f0
 8002bd0:	20000444 	.word	0x20000444
 8002bd4:	20000448 	.word	0x20000448
 8002bd8:	2000044c 	.word	0x2000044c
 8002bdc:	20000450 	.word	0x20000450
 8002be0:	20000454 	.word	0x20000454
 8002be4:	20000458 	.word	0x20000458
	  else 		flight_mode = 2;  //Mode altitude hold
 8002be8:	4bbd      	ldr	r3, [pc, #756]	@ (8002ee0 <main+0x528>)
 8002bea:	2202      	movs	r2, #2
 8002bec:	601a      	str	r2, [r3, #0]
	  pid_output_altitude1 = getPressure();
 8002bee:	f7fe fabf 	bl	8001170 <getPressure>
 8002bf2:	ee07 0a90 	vmov	s15, r0
 8002bf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bfa:	4bba      	ldr	r3, [pc, #744]	@ (8002ee4 <main+0x52c>)
 8002bfc:	edc3 7a00 	vstr	s15, [r3]

	  Gx -= Gyro_X_Calib;
 8002c00:	4bb9      	ldr	r3, [pc, #740]	@ (8002ee8 <main+0x530>)
 8002c02:	ed93 7a00 	vldr	s14, [r3]
 8002c06:	4bb9      	ldr	r3, [pc, #740]	@ (8002eec <main+0x534>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	ee07 3a90 	vmov	s15, r3
 8002c0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c16:	4bb4      	ldr	r3, [pc, #720]	@ (8002ee8 <main+0x530>)
 8002c18:	edc3 7a00 	vstr	s15, [r3]
	  Gy -= Gyro_Y_Calib;
 8002c1c:	4bb4      	ldr	r3, [pc, #720]	@ (8002ef0 <main+0x538>)
 8002c1e:	ed93 7a00 	vldr	s14, [r3]
 8002c22:	4bb4      	ldr	r3, [pc, #720]	@ (8002ef4 <main+0x53c>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	ee07 3a90 	vmov	s15, r3
 8002c2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c32:	4baf      	ldr	r3, [pc, #700]	@ (8002ef0 <main+0x538>)
 8002c34:	edc3 7a00 	vstr	s15, [r3]
	  Gz -= Gyro_Z_Calib;
 8002c38:	4baf      	ldr	r3, [pc, #700]	@ (8002ef8 <main+0x540>)
 8002c3a:	ed93 7a00 	vldr	s14, [r3]
 8002c3e:	4baf      	ldr	r3, [pc, #700]	@ (8002efc <main+0x544>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	ee07 3a90 	vmov	s15, r3
 8002c46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c4e:	4baa      	ldr	r3, [pc, #680]	@ (8002ef8 <main+0x540>)
 8002c50:	edc3 7a00 	vstr	s15, [r3]

	  kalman_1d(KalmanAngleRoll, KalmanUncertaintyAngleRoll, Gx, AngleRoll);
 8002c54:	4baa      	ldr	r3, [pc, #680]	@ (8002f00 <main+0x548>)
 8002c56:	edd3 7a00 	vldr	s15, [r3]
 8002c5a:	4baa      	ldr	r3, [pc, #680]	@ (8002f04 <main+0x54c>)
 8002c5c:	ed93 7a00 	vldr	s14, [r3]
 8002c60:	4ba1      	ldr	r3, [pc, #644]	@ (8002ee8 <main+0x530>)
 8002c62:	edd3 6a00 	vldr	s13, [r3]
 8002c66:	4ba8      	ldr	r3, [pc, #672]	@ (8002f08 <main+0x550>)
 8002c68:	ed93 6a00 	vldr	s12, [r3]
 8002c6c:	eef0 1a46 	vmov.f32	s3, s12
 8002c70:	eeb0 1a66 	vmov.f32	s2, s13
 8002c74:	eef0 0a47 	vmov.f32	s1, s14
 8002c78:	eeb0 0a67 	vmov.f32	s0, s15
 8002c7c:	f7ff f8dc 	bl	8001e38 <kalman_1d>
      	  KalmanAngleRoll = Kalman1DOutput[0];
 8002c80:	4ba2      	ldr	r3, [pc, #648]	@ (8002f0c <main+0x554>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a9e      	ldr	r2, [pc, #632]	@ (8002f00 <main+0x548>)
 8002c86:	6013      	str	r3, [r2, #0]
      	  KalmanUncertaintyAngleRoll = Kalman1DOutput[1];
 8002c88:	4ba0      	ldr	r3, [pc, #640]	@ (8002f0c <main+0x554>)
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	4a9d      	ldr	r2, [pc, #628]	@ (8002f04 <main+0x54c>)
 8002c8e:	6013      	str	r3, [r2, #0]

	  kalman_1d(KalmanAnglePitch, KalmanUncertaintyAnglePitch, Gy, AnglePitch);
 8002c90:	4b9f      	ldr	r3, [pc, #636]	@ (8002f10 <main+0x558>)
 8002c92:	edd3 7a00 	vldr	s15, [r3]
 8002c96:	4b9f      	ldr	r3, [pc, #636]	@ (8002f14 <main+0x55c>)
 8002c98:	ed93 7a00 	vldr	s14, [r3]
 8002c9c:	4b94      	ldr	r3, [pc, #592]	@ (8002ef0 <main+0x538>)
 8002c9e:	edd3 6a00 	vldr	s13, [r3]
 8002ca2:	4b9d      	ldr	r3, [pc, #628]	@ (8002f18 <main+0x560>)
 8002ca4:	ed93 6a00 	vldr	s12, [r3]
 8002ca8:	eef0 1a46 	vmov.f32	s3, s12
 8002cac:	eeb0 1a66 	vmov.f32	s2, s13
 8002cb0:	eef0 0a47 	vmov.f32	s1, s14
 8002cb4:	eeb0 0a67 	vmov.f32	s0, s15
 8002cb8:	f7ff f8be 	bl	8001e38 <kalman_1d>
	  	  KalmanAnglePitch = Kalman1DOutput[0];
 8002cbc:	4b93      	ldr	r3, [pc, #588]	@ (8002f0c <main+0x554>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a93      	ldr	r2, [pc, #588]	@ (8002f10 <main+0x558>)
 8002cc2:	6013      	str	r3, [r2, #0]
	  	  KalmanUncertaintyAnglePitch = Kalman1DOutput[1];
 8002cc4:	4b91      	ldr	r3, [pc, #580]	@ (8002f0c <main+0x554>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	4a92      	ldr	r2, [pc, #584]	@ (8002f14 <main+0x55c>)
 8002cca:	6013      	str	r3, [r2, #0]

	DesiredAngleRoll = 0.10*(receiver_input_channel_1-1500);  // -50do den 50do
 8002ccc:	4b93      	ldr	r3, [pc, #588]	@ (8002f1c <main+0x564>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7fd fbc9 	bl	800046c <__aeabi_i2d>
 8002cda:	a37f      	add	r3, pc, #508	@ (adr r3, 8002ed8 <main+0x520>)
 8002cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce0:	f7fd fc2e 	bl	8000540 <__aeabi_dmul>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	460b      	mov	r3, r1
 8002ce8:	4610      	mov	r0, r2
 8002cea:	4619      	mov	r1, r3
 8002cec:	f7fd ff00 	bl	8000af0 <__aeabi_d2f>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	4a8b      	ldr	r2, [pc, #556]	@ (8002f20 <main+0x568>)
 8002cf4:	6013      	str	r3, [r2, #0]
    DesiredAnglePitch = 0.10*(receiver_input_channel_2-1500); // -50do den 50do
 8002cf6:	4b8b      	ldr	r3, [pc, #556]	@ (8002f24 <main+0x56c>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7fd fbb4 	bl	800046c <__aeabi_i2d>
 8002d04:	a374      	add	r3, pc, #464	@ (adr r3, 8002ed8 <main+0x520>)
 8002d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0a:	f7fd fc19 	bl	8000540 <__aeabi_dmul>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	460b      	mov	r3, r1
 8002d12:	4610      	mov	r0, r2
 8002d14:	4619      	mov	r1, r3
 8002d16:	f7fd feeb 	bl	8000af0 <__aeabi_d2f>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	4a82      	ldr	r2, [pc, #520]	@ (8002f28 <main+0x570>)
 8002d1e:	6013      	str	r3, [r2, #0]
    InputThrottle = receiver_input_channel_3 + pid_output_altitude1;
 8002d20:	4b82      	ldr	r3, [pc, #520]	@ (8002f2c <main+0x574>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	ee07 3a90 	vmov	s15, r3
 8002d28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d2c:	4b6d      	ldr	r3, [pc, #436]	@ (8002ee4 <main+0x52c>)
 8002d2e:	edd3 7a00 	vldr	s15, [r3]
 8002d32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d36:	4b7e      	ldr	r3, [pc, #504]	@ (8002f30 <main+0x578>)
 8002d38:	edc3 7a00 	vstr	s15, [r3]
    DesiredRateYaw = 0.1*(receiver_input_channel_4-1500);
 8002d3c:	4b7d      	ldr	r3, [pc, #500]	@ (8002f34 <main+0x57c>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7fd fb91 	bl	800046c <__aeabi_i2d>
 8002d4a:	a363      	add	r3, pc, #396	@ (adr r3, 8002ed8 <main+0x520>)
 8002d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d50:	f7fd fbf6 	bl	8000540 <__aeabi_dmul>
 8002d54:	4602      	mov	r2, r0
 8002d56:	460b      	mov	r3, r1
 8002d58:	4610      	mov	r0, r2
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	f7fd fec8 	bl	8000af0 <__aeabi_d2f>
 8002d60:	4603      	mov	r3, r0
 8002d62:	4a75      	ldr	r2, [pc, #468]	@ (8002f38 <main+0x580>)
 8002d64:	6013      	str	r3, [r2, #0]
	
	ErrorAngleRoll = DesiredAngleRoll - KalmanAngleRoll;
 8002d66:	4b6e      	ldr	r3, [pc, #440]	@ (8002f20 <main+0x568>)
 8002d68:	ed93 7a00 	vldr	s14, [r3]
 8002d6c:	4b64      	ldr	r3, [pc, #400]	@ (8002f00 <main+0x548>)
 8002d6e:	edd3 7a00 	vldr	s15, [r3]
 8002d72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d76:	4b71      	ldr	r3, [pc, #452]	@ (8002f3c <main+0x584>)
 8002d78:	edc3 7a00 	vstr	s15, [r3]
	ErrorAnglePitch = DesiredAnglePitch - KalmanAnglePitch;
 8002d7c:	4b6a      	ldr	r3, [pc, #424]	@ (8002f28 <main+0x570>)
 8002d7e:	ed93 7a00 	vldr	s14, [r3]
 8002d82:	4b63      	ldr	r3, [pc, #396]	@ (8002f10 <main+0x558>)
 8002d84:	edd3 7a00 	vldr	s15, [r3]
 8002d88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d8c:	4b6c      	ldr	r3, [pc, #432]	@ (8002f40 <main+0x588>)
 8002d8e:	edc3 7a00 	vstr	s15, [r3]
	
	pid_equation(ErrorAngleRoll,PAngleRoll,IAngleRoll,DAngleRoll,PrevErrorAngleRoll,PrevItermAngleRoll);
 8002d92:	4b6a      	ldr	r3, [pc, #424]	@ (8002f3c <main+0x584>)
 8002d94:	edd3 7a00 	vldr	s15, [r3]
 8002d98:	4b6a      	ldr	r3, [pc, #424]	@ (8002f44 <main+0x58c>)
 8002d9a:	ed93 7a00 	vldr	s14, [r3]
 8002d9e:	4b6a      	ldr	r3, [pc, #424]	@ (8002f48 <main+0x590>)
 8002da0:	edd3 6a00 	vldr	s13, [r3]
 8002da4:	4b69      	ldr	r3, [pc, #420]	@ (8002f4c <main+0x594>)
 8002da6:	ed93 6a00 	vldr	s12, [r3]
 8002daa:	4b69      	ldr	r3, [pc, #420]	@ (8002f50 <main+0x598>)
 8002dac:	edd3 5a00 	vldr	s11, [r3]
 8002db0:	4b68      	ldr	r3, [pc, #416]	@ (8002f54 <main+0x59c>)
 8002db2:	ed93 5a00 	vldr	s10, [r3]
 8002db6:	eef0 2a45 	vmov.f32	s5, s10
 8002dba:	eeb0 2a65 	vmov.f32	s4, s11
 8002dbe:	eef0 1a46 	vmov.f32	s3, s12
 8002dc2:	eeb0 1a66 	vmov.f32	s2, s13
 8002dc6:	eef0 0a47 	vmov.f32	s1, s14
 8002dca:	eeb0 0a67 	vmov.f32	s0, s15
 8002dce:	f7ff fb8b 	bl	80024e8 <pid_equation>
	DesiredRateRoll = PIDReturn[0];
 8002dd2:	4b61      	ldr	r3, [pc, #388]	@ (8002f58 <main+0x5a0>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a61      	ldr	r2, [pc, #388]	@ (8002f5c <main+0x5a4>)
 8002dd8:	6013      	str	r3, [r2, #0]
	PrevErrorAngleRoll = PIDReturn[1];
 8002dda:	4b5f      	ldr	r3, [pc, #380]	@ (8002f58 <main+0x5a0>)
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	4a5c      	ldr	r2, [pc, #368]	@ (8002f50 <main+0x598>)
 8002de0:	6013      	str	r3, [r2, #0]
	PrevItermAngleRoll = PIDReturn[2];
 8002de2:	4b5d      	ldr	r3, [pc, #372]	@ (8002f58 <main+0x5a0>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	4a5b      	ldr	r2, [pc, #364]	@ (8002f54 <main+0x59c>)
 8002de8:	6013      	str	r3, [r2, #0]
	
	pid_equation(ErrorAnglePitch,PAnglePitch,IAnglePitch,DAnglePitch,PrevErrorAnglePitch,PrevItermAnglePitch);
 8002dea:	4b55      	ldr	r3, [pc, #340]	@ (8002f40 <main+0x588>)
 8002dec:	edd3 7a00 	vldr	s15, [r3]
 8002df0:	4b5b      	ldr	r3, [pc, #364]	@ (8002f60 <main+0x5a8>)
 8002df2:	ed93 7a00 	vldr	s14, [r3]
 8002df6:	4b5b      	ldr	r3, [pc, #364]	@ (8002f64 <main+0x5ac>)
 8002df8:	edd3 6a00 	vldr	s13, [r3]
 8002dfc:	4b5a      	ldr	r3, [pc, #360]	@ (8002f68 <main+0x5b0>)
 8002dfe:	ed93 6a00 	vldr	s12, [r3]
 8002e02:	4b5a      	ldr	r3, [pc, #360]	@ (8002f6c <main+0x5b4>)
 8002e04:	edd3 5a00 	vldr	s11, [r3]
 8002e08:	4b59      	ldr	r3, [pc, #356]	@ (8002f70 <main+0x5b8>)
 8002e0a:	ed93 5a00 	vldr	s10, [r3]
 8002e0e:	eef0 2a45 	vmov.f32	s5, s10
 8002e12:	eeb0 2a65 	vmov.f32	s4, s11
 8002e16:	eef0 1a46 	vmov.f32	s3, s12
 8002e1a:	eeb0 1a66 	vmov.f32	s2, s13
 8002e1e:	eef0 0a47 	vmov.f32	s1, s14
 8002e22:	eeb0 0a67 	vmov.f32	s0, s15
 8002e26:	f7ff fb5f 	bl	80024e8 <pid_equation>
	DesiredRatePitch = PIDReturn[0];
 8002e2a:	4b4b      	ldr	r3, [pc, #300]	@ (8002f58 <main+0x5a0>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a51      	ldr	r2, [pc, #324]	@ (8002f74 <main+0x5bc>)
 8002e30:	6013      	str	r3, [r2, #0]
	PrevErrorAnglePitch = PIDReturn[1];
 8002e32:	4b49      	ldr	r3, [pc, #292]	@ (8002f58 <main+0x5a0>)
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	4a4d      	ldr	r2, [pc, #308]	@ (8002f6c <main+0x5b4>)
 8002e38:	6013      	str	r3, [r2, #0]
	PrevItermAnglePitch = PIDReturn[2];
 8002e3a:	4b47      	ldr	r3, [pc, #284]	@ (8002f58 <main+0x5a0>)
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	4a4c      	ldr	r2, [pc, #304]	@ (8002f70 <main+0x5b8>)
 8002e40:	6013      	str	r3, [r2, #0]
	
	ErrorRateRoll = DesiredRateRoll - Gx;
 8002e42:	4b46      	ldr	r3, [pc, #280]	@ (8002f5c <main+0x5a4>)
 8002e44:	ed93 7a00 	vldr	s14, [r3]
 8002e48:	4b27      	ldr	r3, [pc, #156]	@ (8002ee8 <main+0x530>)
 8002e4a:	edd3 7a00 	vldr	s15, [r3]
 8002e4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e52:	4b49      	ldr	r3, [pc, #292]	@ (8002f78 <main+0x5c0>)
 8002e54:	edc3 7a00 	vstr	s15, [r3]
	ErrorRatePitch = DesiredRatePitch - Gy;
 8002e58:	4b46      	ldr	r3, [pc, #280]	@ (8002f74 <main+0x5bc>)
 8002e5a:	ed93 7a00 	vldr	s14, [r3]
 8002e5e:	4b24      	ldr	r3, [pc, #144]	@ (8002ef0 <main+0x538>)
 8002e60:	edd3 7a00 	vldr	s15, [r3]
 8002e64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e68:	4b44      	ldr	r3, [pc, #272]	@ (8002f7c <main+0x5c4>)
 8002e6a:	edc3 7a00 	vstr	s15, [r3]
	ErrorRateYaw = DesiredRateYaw - Gz;
 8002e6e:	4b32      	ldr	r3, [pc, #200]	@ (8002f38 <main+0x580>)
 8002e70:	ed93 7a00 	vldr	s14, [r3]
 8002e74:	4b20      	ldr	r3, [pc, #128]	@ (8002ef8 <main+0x540>)
 8002e76:	edd3 7a00 	vldr	s15, [r3]
 8002e7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e7e:	4b40      	ldr	r3, [pc, #256]	@ (8002f80 <main+0x5c8>)
 8002e80:	edc3 7a00 	vstr	s15, [r3]
	
  pid_equation(ErrorRateRoll, PRateRoll, IRateRoll, DRateRoll, PrevErrorRateRoll, PrevItermRateRoll);
 8002e84:	4b3c      	ldr	r3, [pc, #240]	@ (8002f78 <main+0x5c0>)
 8002e86:	edd3 7a00 	vldr	s15, [r3]
 8002e8a:	4b3e      	ldr	r3, [pc, #248]	@ (8002f84 <main+0x5cc>)
 8002e8c:	ed93 7a00 	vldr	s14, [r3]
 8002e90:	4b3d      	ldr	r3, [pc, #244]	@ (8002f88 <main+0x5d0>)
 8002e92:	edd3 6a00 	vldr	s13, [r3]
 8002e96:	4b3d      	ldr	r3, [pc, #244]	@ (8002f8c <main+0x5d4>)
 8002e98:	ed93 6a00 	vldr	s12, [r3]
 8002e9c:	4b3c      	ldr	r3, [pc, #240]	@ (8002f90 <main+0x5d8>)
 8002e9e:	edd3 5a00 	vldr	s11, [r3]
 8002ea2:	4b3c      	ldr	r3, [pc, #240]	@ (8002f94 <main+0x5dc>)
 8002ea4:	ed93 5a00 	vldr	s10, [r3]
 8002ea8:	eef0 2a45 	vmov.f32	s5, s10
 8002eac:	eeb0 2a65 	vmov.f32	s4, s11
 8002eb0:	eef0 1a46 	vmov.f32	s3, s12
 8002eb4:	eeb0 1a66 	vmov.f32	s2, s13
 8002eb8:	eef0 0a47 	vmov.f32	s1, s14
 8002ebc:	eeb0 0a67 	vmov.f32	s0, s15
 8002ec0:	f7ff fb12 	bl	80024e8 <pid_equation>
       InputRoll=PIDReturn[0];
 8002ec4:	4b24      	ldr	r3, [pc, #144]	@ (8002f58 <main+0x5a0>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a33      	ldr	r2, [pc, #204]	@ (8002f98 <main+0x5e0>)
 8002eca:	6013      	str	r3, [r2, #0]
       PrevErrorRateRoll=PIDReturn[1]; 
 8002ecc:	4b22      	ldr	r3, [pc, #136]	@ (8002f58 <main+0x5a0>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	4a2f      	ldr	r2, [pc, #188]	@ (8002f90 <main+0x5d8>)
 8002ed2:	6013      	str	r3, [r2, #0]
 8002ed4:	e062      	b.n	8002f9c <main+0x5e4>
 8002ed6:	bf00      	nop
 8002ed8:	9999999a 	.word	0x9999999a
 8002edc:	3fb99999 	.word	0x3fb99999
 8002ee0:	20000458 	.word	0x20000458
 8002ee4:	2000040c 	.word	0x2000040c
 8002ee8:	20000428 	.word	0x20000428
 8002eec:	20000434 	.word	0x20000434
 8002ef0:	2000042c 	.word	0x2000042c
 8002ef4:	20000438 	.word	0x20000438
 8002ef8:	20000430 	.word	0x20000430
 8002efc:	2000043c 	.word	0x2000043c
 8002f00:	20000484 	.word	0x20000484
 8002f04:	20000008 	.word	0x20000008
 8002f08:	20000404 	.word	0x20000404
 8002f0c:	2000048c 	.word	0x2000048c
 8002f10:	20000488 	.word	0x20000488
 8002f14:	2000000c 	.word	0x2000000c
 8002f18:	20000408 	.word	0x20000408
 8002f1c:	20000444 	.word	0x20000444
 8002f20:	200004f0 	.word	0x200004f0
 8002f24:	20000448 	.word	0x20000448
 8002f28:	200004f4 	.word	0x200004f4
 8002f2c:	2000044c 	.word	0x2000044c
 8002f30:	200004b0 	.word	0x200004b0
 8002f34:	20000450 	.word	0x20000450
 8002f38:	2000049c 	.word	0x2000049c
 8002f3c:	200004f8 	.word	0x200004f8
 8002f40:	200004fc 	.word	0x200004fc
 8002f44:	20000034 	.word	0x20000034
 8002f48:	2000003c 	.word	0x2000003c
 8002f4c:	20000044 	.word	0x20000044
 8002f50:	20000500 	.word	0x20000500
 8002f54:	20000508 	.word	0x20000508
 8002f58:	200004d4 	.word	0x200004d4
 8002f5c:	20000494 	.word	0x20000494
 8002f60:	20000038 	.word	0x20000038
 8002f64:	20000040 	.word	0x20000040
 8002f68:	20000048 	.word	0x20000048
 8002f6c:	20000504 	.word	0x20000504
 8002f70:	2000050c 	.word	0x2000050c
 8002f74:	20000498 	.word	0x20000498
 8002f78:	200004a0 	.word	0x200004a0
 8002f7c:	200004a4 	.word	0x200004a4
 8002f80:	200004a8 	.word	0x200004a8
 8002f84:	20000010 	.word	0x20000010
 8002f88:	2000001c 	.word	0x2000001c
 8002f8c:	20000028 	.word	0x20000028
 8002f90:	200004bc 	.word	0x200004bc
 8002f94:	200004c8 	.word	0x200004c8
 8002f98:	200004ac 	.word	0x200004ac
       PrevItermRateRoll=PIDReturn[2];
 8002f9c:	4bbb      	ldr	r3, [pc, #748]	@ (800328c <main+0x8d4>)
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	4abb      	ldr	r2, [pc, #748]	@ (8003290 <main+0x8d8>)
 8002fa2:	6013      	str	r3, [r2, #0]
			 
  pid_equation(ErrorRatePitch, PRatePitch,IRatePitch, DRatePitch, PrevErrorRatePitch, PrevItermRatePitch);
 8002fa4:	4bbb      	ldr	r3, [pc, #748]	@ (8003294 <main+0x8dc>)
 8002fa6:	edd3 7a00 	vldr	s15, [r3]
 8002faa:	4bbb      	ldr	r3, [pc, #748]	@ (8003298 <main+0x8e0>)
 8002fac:	ed93 7a00 	vldr	s14, [r3]
 8002fb0:	4bba      	ldr	r3, [pc, #744]	@ (800329c <main+0x8e4>)
 8002fb2:	edd3 6a00 	vldr	s13, [r3]
 8002fb6:	4bba      	ldr	r3, [pc, #744]	@ (80032a0 <main+0x8e8>)
 8002fb8:	ed93 6a00 	vldr	s12, [r3]
 8002fbc:	4bb9      	ldr	r3, [pc, #740]	@ (80032a4 <main+0x8ec>)
 8002fbe:	edd3 5a00 	vldr	s11, [r3]
 8002fc2:	4bb9      	ldr	r3, [pc, #740]	@ (80032a8 <main+0x8f0>)
 8002fc4:	ed93 5a00 	vldr	s10, [r3]
 8002fc8:	eef0 2a45 	vmov.f32	s5, s10
 8002fcc:	eeb0 2a65 	vmov.f32	s4, s11
 8002fd0:	eef0 1a46 	vmov.f32	s3, s12
 8002fd4:	eeb0 1a66 	vmov.f32	s2, s13
 8002fd8:	eef0 0a47 	vmov.f32	s1, s14
 8002fdc:	eeb0 0a67 	vmov.f32	s0, s15
 8002fe0:	f7ff fa82 	bl	80024e8 <pid_equation>
       InputPitch=PIDReturn[0]; 
 8002fe4:	4ba9      	ldr	r3, [pc, #676]	@ (800328c <main+0x8d4>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4ab0      	ldr	r2, [pc, #704]	@ (80032ac <main+0x8f4>)
 8002fea:	6013      	str	r3, [r2, #0]
       PrevErrorRatePitch=PIDReturn[1]; 
 8002fec:	4ba7      	ldr	r3, [pc, #668]	@ (800328c <main+0x8d4>)
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	4aac      	ldr	r2, [pc, #688]	@ (80032a4 <main+0x8ec>)
 8002ff2:	6013      	str	r3, [r2, #0]
       PrevItermRatePitch=PIDReturn[2];
 8002ff4:	4ba5      	ldr	r3, [pc, #660]	@ (800328c <main+0x8d4>)
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	4aab      	ldr	r2, [pc, #684]	@ (80032a8 <main+0x8f0>)
 8002ffa:	6013      	str	r3, [r2, #0]
			 
  pid_equation(ErrorRateYaw, PRateYaw,IRateYaw, DRateYaw, PrevErrorRateYaw, PrevItermRateYaw);
 8002ffc:	4bac      	ldr	r3, [pc, #688]	@ (80032b0 <main+0x8f8>)
 8002ffe:	edd3 7a00 	vldr	s15, [r3]
 8003002:	4bac      	ldr	r3, [pc, #688]	@ (80032b4 <main+0x8fc>)
 8003004:	ed93 7a00 	vldr	s14, [r3]
 8003008:	4bab      	ldr	r3, [pc, #684]	@ (80032b8 <main+0x900>)
 800300a:	edd3 6a00 	vldr	s13, [r3]
 800300e:	4bab      	ldr	r3, [pc, #684]	@ (80032bc <main+0x904>)
 8003010:	ed93 6a00 	vldr	s12, [r3]
 8003014:	4baa      	ldr	r3, [pc, #680]	@ (80032c0 <main+0x908>)
 8003016:	edd3 5a00 	vldr	s11, [r3]
 800301a:	4baa      	ldr	r3, [pc, #680]	@ (80032c4 <main+0x90c>)
 800301c:	ed93 5a00 	vldr	s10, [r3]
 8003020:	eef0 2a45 	vmov.f32	s5, s10
 8003024:	eeb0 2a65 	vmov.f32	s4, s11
 8003028:	eef0 1a46 	vmov.f32	s3, s12
 800302c:	eeb0 1a66 	vmov.f32	s2, s13
 8003030:	eef0 0a47 	vmov.f32	s1, s14
 8003034:	eeb0 0a67 	vmov.f32	s0, s15
 8003038:	f7ff fa56 	bl	80024e8 <pid_equation>
       InputYaw=PIDReturn[0]; 
 800303c:	4b93      	ldr	r3, [pc, #588]	@ (800328c <main+0x8d4>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4aa1      	ldr	r2, [pc, #644]	@ (80032c8 <main+0x910>)
 8003042:	6013      	str	r3, [r2, #0]
       PrevErrorRateYaw=PIDReturn[1]; 
 8003044:	4b91      	ldr	r3, [pc, #580]	@ (800328c <main+0x8d4>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	4a9d      	ldr	r2, [pc, #628]	@ (80032c0 <main+0x908>)
 800304a:	6013      	str	r3, [r2, #0]
       PrevItermRateYaw=PIDReturn[2];
 800304c:	4b8f      	ldr	r3, [pc, #572]	@ (800328c <main+0x8d4>)
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	4a9c      	ldr	r2, [pc, #624]	@ (80032c4 <main+0x90c>)
 8003052:	6013      	str	r3, [r2, #0]

  if (InputThrottle > 1800) InputThrottle = 1800;	
 8003054:	4b9d      	ldr	r3, [pc, #628]	@ (80032cc <main+0x914>)
 8003056:	edd3 7a00 	vldr	s15, [r3]
 800305a:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 80032d0 <main+0x918>
 800305e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003066:	dd02      	ble.n	800306e <main+0x6b6>
 8003068:	4b98      	ldr	r3, [pc, #608]	@ (80032cc <main+0x914>)
 800306a:	4a9a      	ldr	r2, [pc, #616]	@ (80032d4 <main+0x91c>)
 800306c:	601a      	str	r2, [r3, #0]
  MotorInput1= (InputThrottle-InputRoll-InputPitch-InputYaw);
 800306e:	4b97      	ldr	r3, [pc, #604]	@ (80032cc <main+0x914>)
 8003070:	ed93 7a00 	vldr	s14, [r3]
 8003074:	4b98      	ldr	r3, [pc, #608]	@ (80032d8 <main+0x920>)
 8003076:	edd3 7a00 	vldr	s15, [r3]
 800307a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800307e:	4b8b      	ldr	r3, [pc, #556]	@ (80032ac <main+0x8f4>)
 8003080:	edd3 7a00 	vldr	s15, [r3]
 8003084:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003088:	4b8f      	ldr	r3, [pc, #572]	@ (80032c8 <main+0x910>)
 800308a:	edd3 7a00 	vldr	s15, [r3]
 800308e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003092:	4b92      	ldr	r3, [pc, #584]	@ (80032dc <main+0x924>)
 8003094:	edc3 7a00 	vstr	s15, [r3]
  MotorInput2= (InputThrottle-InputRoll+InputPitch+InputYaw);
 8003098:	4b8c      	ldr	r3, [pc, #560]	@ (80032cc <main+0x914>)
 800309a:	ed93 7a00 	vldr	s14, [r3]
 800309e:	4b8e      	ldr	r3, [pc, #568]	@ (80032d8 <main+0x920>)
 80030a0:	edd3 7a00 	vldr	s15, [r3]
 80030a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80030a8:	4b80      	ldr	r3, [pc, #512]	@ (80032ac <main+0x8f4>)
 80030aa:	edd3 7a00 	vldr	s15, [r3]
 80030ae:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030b2:	4b85      	ldr	r3, [pc, #532]	@ (80032c8 <main+0x910>)
 80030b4:	edd3 7a00 	vldr	s15, [r3]
 80030b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030bc:	4b88      	ldr	r3, [pc, #544]	@ (80032e0 <main+0x928>)
 80030be:	edc3 7a00 	vstr	s15, [r3]
  MotorInput3= (InputThrottle+InputRoll+InputPitch-InputYaw);
 80030c2:	4b82      	ldr	r3, [pc, #520]	@ (80032cc <main+0x914>)
 80030c4:	ed93 7a00 	vldr	s14, [r3]
 80030c8:	4b83      	ldr	r3, [pc, #524]	@ (80032d8 <main+0x920>)
 80030ca:	edd3 7a00 	vldr	s15, [r3]
 80030ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030d2:	4b76      	ldr	r3, [pc, #472]	@ (80032ac <main+0x8f4>)
 80030d4:	edd3 7a00 	vldr	s15, [r3]
 80030d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030dc:	4b7a      	ldr	r3, [pc, #488]	@ (80032c8 <main+0x910>)
 80030de:	edd3 7a00 	vldr	s15, [r3]
 80030e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030e6:	4b7f      	ldr	r3, [pc, #508]	@ (80032e4 <main+0x92c>)
 80030e8:	edc3 7a00 	vstr	s15, [r3]
  MotorInput4= (InputThrottle+InputRoll-InputPitch+InputYaw);
 80030ec:	4b77      	ldr	r3, [pc, #476]	@ (80032cc <main+0x914>)
 80030ee:	ed93 7a00 	vldr	s14, [r3]
 80030f2:	4b79      	ldr	r3, [pc, #484]	@ (80032d8 <main+0x920>)
 80030f4:	edd3 7a00 	vldr	s15, [r3]
 80030f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030fc:	4b6b      	ldr	r3, [pc, #428]	@ (80032ac <main+0x8f4>)
 80030fe:	edd3 7a00 	vldr	s15, [r3]
 8003102:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003106:	4b70      	ldr	r3, [pc, #448]	@ (80032c8 <main+0x910>)
 8003108:	edd3 7a00 	vldr	s15, [r3]
 800310c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003110:	4b75      	ldr	r3, [pc, #468]	@ (80032e8 <main+0x930>)
 8003112:	edc3 7a00 	vstr	s15, [r3]
	
  if (MotorInput1 > 1999)MotorInput1 = 1999;
 8003116:	4b71      	ldr	r3, [pc, #452]	@ (80032dc <main+0x924>)
 8003118:	edd3 7a00 	vldr	s15, [r3]
 800311c:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 80032ec <main+0x934>
 8003120:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003128:	dd02      	ble.n	8003130 <main+0x778>
 800312a:	4b6c      	ldr	r3, [pc, #432]	@ (80032dc <main+0x924>)
 800312c:	4a70      	ldr	r2, [pc, #448]	@ (80032f0 <main+0x938>)
 800312e:	601a      	str	r2, [r3, #0]
  if (MotorInput2 > 1999)MotorInput2 = 1999; 
 8003130:	4b6b      	ldr	r3, [pc, #428]	@ (80032e0 <main+0x928>)
 8003132:	edd3 7a00 	vldr	s15, [r3]
 8003136:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 80032ec <main+0x934>
 800313a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800313e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003142:	dd02      	ble.n	800314a <main+0x792>
 8003144:	4b66      	ldr	r3, [pc, #408]	@ (80032e0 <main+0x928>)
 8003146:	4a6a      	ldr	r2, [pc, #424]	@ (80032f0 <main+0x938>)
 8003148:	601a      	str	r2, [r3, #0]
  if (MotorInput3 > 1999)MotorInput3 = 1999; 
 800314a:	4b66      	ldr	r3, [pc, #408]	@ (80032e4 <main+0x92c>)
 800314c:	edd3 7a00 	vldr	s15, [r3]
 8003150:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80032ec <main+0x934>
 8003154:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800315c:	dd02      	ble.n	8003164 <main+0x7ac>
 800315e:	4b61      	ldr	r3, [pc, #388]	@ (80032e4 <main+0x92c>)
 8003160:	4a63      	ldr	r2, [pc, #396]	@ (80032f0 <main+0x938>)
 8003162:	601a      	str	r2, [r3, #0]
  if (MotorInput4 > 1999)MotorInput4 = 1999;
 8003164:	4b60      	ldr	r3, [pc, #384]	@ (80032e8 <main+0x930>)
 8003166:	edd3 7a00 	vldr	s15, [r3]
 800316a:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 80032ec <main+0x934>
 800316e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003176:	dd02      	ble.n	800317e <main+0x7c6>
 8003178:	4b5b      	ldr	r3, [pc, #364]	@ (80032e8 <main+0x930>)
 800317a:	4a5d      	ldr	r2, [pc, #372]	@ (80032f0 <main+0x938>)
 800317c:	601a      	str	r2, [r3, #0]
  
  int ThrottleIdle = 1180;
 800317e:	f240 439c 	movw	r3, #1180	@ 0x49c
 8003182:	60bb      	str	r3, [r7, #8]
  if (MotorInput1 < ThrottleIdle) MotorInput1 = ThrottleIdle;
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	ee07 3a90 	vmov	s15, r3
 800318a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800318e:	4b53      	ldr	r3, [pc, #332]	@ (80032dc <main+0x924>)
 8003190:	edd3 7a00 	vldr	s15, [r3]
 8003194:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800319c:	dd07      	ble.n	80031ae <main+0x7f6>
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	ee07 3a90 	vmov	s15, r3
 80031a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031a8:	4b4c      	ldr	r3, [pc, #304]	@ (80032dc <main+0x924>)
 80031aa:	edc3 7a00 	vstr	s15, [r3]
  if (MotorInput2 < ThrottleIdle) MotorInput2 = ThrottleIdle;
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	ee07 3a90 	vmov	s15, r3
 80031b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80031b8:	4b49      	ldr	r3, [pc, #292]	@ (80032e0 <main+0x928>)
 80031ba:	edd3 7a00 	vldr	s15, [r3]
 80031be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031c6:	dd07      	ble.n	80031d8 <main+0x820>
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	ee07 3a90 	vmov	s15, r3
 80031ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031d2:	4b43      	ldr	r3, [pc, #268]	@ (80032e0 <main+0x928>)
 80031d4:	edc3 7a00 	vstr	s15, [r3]
  if (MotorInput3 < ThrottleIdle) MotorInput3 = ThrottleIdle;
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	ee07 3a90 	vmov	s15, r3
 80031de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80031e2:	4b40      	ldr	r3, [pc, #256]	@ (80032e4 <main+0x92c>)
 80031e4:	edd3 7a00 	vldr	s15, [r3]
 80031e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031f0:	dd07      	ble.n	8003202 <main+0x84a>
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	ee07 3a90 	vmov	s15, r3
 80031f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031fc:	4b39      	ldr	r3, [pc, #228]	@ (80032e4 <main+0x92c>)
 80031fe:	edc3 7a00 	vstr	s15, [r3]
  if (MotorInput4 < ThrottleIdle) MotorInput4 = ThrottleIdle;
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	ee07 3a90 	vmov	s15, r3
 8003208:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800320c:	4b36      	ldr	r3, [pc, #216]	@ (80032e8 <main+0x930>)
 800320e:	edd3 7a00 	vldr	s15, [r3]
 8003212:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003216:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800321a:	dd07      	ble.n	800322c <main+0x874>
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	ee07 3a90 	vmov	s15, r3
 8003222:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003226:	4b30      	ldr	r3, [pc, #192]	@ (80032e8 <main+0x930>)
 8003228:	edc3 7a00 	vstr	s15, [r3]
  
  int ThrottleCutOff = 1000;
 800322c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003230:	607b      	str	r3, [r7, #4]
  if (receiver_input_channel_3 < 1050) 
 8003232:	4b30      	ldr	r3, [pc, #192]	@ (80032f4 <main+0x93c>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f240 4219 	movw	r2, #1049	@ 0x419
 800323a:	4293      	cmp	r3, r2
 800323c:	dc21      	bgt.n	8003282 <main+0x8ca>
  {  
	MotorInput1=ThrottleCutOff;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	ee07 3a90 	vmov	s15, r3
 8003244:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003248:	4b24      	ldr	r3, [pc, #144]	@ (80032dc <main+0x924>)
 800324a:	edc3 7a00 	vstr	s15, [r3]
    MotorInput2=ThrottleCutOff;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	ee07 3a90 	vmov	s15, r3
 8003254:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003258:	4b21      	ldr	r3, [pc, #132]	@ (80032e0 <main+0x928>)
 800325a:	edc3 7a00 	vstr	s15, [r3]
    MotorInput3=ThrottleCutOff; 
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	ee07 3a90 	vmov	s15, r3
 8003264:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003268:	4b1e      	ldr	r3, [pc, #120]	@ (80032e4 <main+0x92c>)
 800326a:	edc3 7a00 	vstr	s15, [r3]
    MotorInput4=ThrottleCutOff;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	ee07 3a90 	vmov	s15, r3
 8003274:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003278:	4b1b      	ldr	r3, [pc, #108]	@ (80032e8 <main+0x930>)
 800327a:	edc3 7a00 	vstr	s15, [r3]
    reset_pid();
 800327e:	f7ff f9ed 	bl	800265c <reset_pid>
  }
	
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,MotorInput1);
 8003282:	4b16      	ldr	r3, [pc, #88]	@ (80032dc <main+0x924>)
 8003284:	edd3 7a00 	vldr	s15, [r3]
 8003288:	e036      	b.n	80032f8 <main+0x940>
 800328a:	bf00      	nop
 800328c:	200004d4 	.word	0x200004d4
 8003290:	200004c8 	.word	0x200004c8
 8003294:	200004a4 	.word	0x200004a4
 8003298:	20000014 	.word	0x20000014
 800329c:	20000020 	.word	0x20000020
 80032a0:	2000002c 	.word	0x2000002c
 80032a4:	200004c0 	.word	0x200004c0
 80032a8:	200004cc 	.word	0x200004cc
 80032ac:	200004b4 	.word	0x200004b4
 80032b0:	200004a8 	.word	0x200004a8
 80032b4:	20000018 	.word	0x20000018
 80032b8:	20000024 	.word	0x20000024
 80032bc:	20000030 	.word	0x20000030
 80032c0:	200004c4 	.word	0x200004c4
 80032c4:	200004d0 	.word	0x200004d0
 80032c8:	200004b8 	.word	0x200004b8
 80032cc:	200004b0 	.word	0x200004b0
 80032d0:	44e10000 	.word	0x44e10000
 80032d4:	44e10000 	.word	0x44e10000
 80032d8:	200004ac 	.word	0x200004ac
 80032dc:	200004e0 	.word	0x200004e0
 80032e0:	200004e4 	.word	0x200004e4
 80032e4:	200004e8 	.word	0x200004e8
 80032e8:	200004ec 	.word	0x200004ec
 80032ec:	44f9e000 	.word	0x44f9e000
 80032f0:	44f9e000 	.word	0x44f9e000
 80032f4:	2000044c 	.word	0x2000044c
 80032f8:	4b27      	ldr	r3, [pc, #156]	@ (8003398 <main+0x9e0>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003300:	ee17 2a90 	vmov	r2, s15
 8003304:	635a      	str	r2, [r3, #52]	@ 0x34
	 	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,MotorInput2);
 8003306:	4b25      	ldr	r3, [pc, #148]	@ (800339c <main+0x9e4>)
 8003308:	edd3 7a00 	vldr	s15, [r3]
 800330c:	4b22      	ldr	r3, [pc, #136]	@ (8003398 <main+0x9e0>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003314:	ee17 2a90 	vmov	r2, s15
 8003318:	639a      	str	r2, [r3, #56]	@ 0x38
	 	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,MotorInput3);
 800331a:	4b21      	ldr	r3, [pc, #132]	@ (80033a0 <main+0x9e8>)
 800331c:	edd3 7a00 	vldr	s15, [r3]
 8003320:	4b1d      	ldr	r3, [pc, #116]	@ (8003398 <main+0x9e0>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003328:	ee17 2a90 	vmov	r2, s15
 800332c:	63da      	str	r2, [r3, #60]	@ 0x3c
	 	__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_4,MotorInput4);
 800332e:	4b1d      	ldr	r3, [pc, #116]	@ (80033a4 <main+0x9ec>)
 8003330:	edd3 7a00 	vldr	s15, [r3]
 8003334:	4b18      	ldr	r3, [pc, #96]	@ (8003398 <main+0x9e0>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800333c:	ee17 2a90 	vmov	r2, s15
 8003340:	641a      	str	r2, [r3, #64]	@ 0x40
	
	/*---------------------------------------------------------------------*/
	// chu ky lay mau T = 4ms , f = 250Hz
	// chu ky lay mau T = 20ms, f = 50Hz

	 	while ( abs(__HAL_TIM_GET_COUNTER(&htim1) - loop_timer) < 4000 ) ;
 8003342:	bf00      	nop
 8003344:	4b18      	ldr	r3, [pc, #96]	@ (80033a8 <main+0x9f0>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334a:	4a18      	ldr	r2, [pc, #96]	@ (80033ac <main+0x9f4>)
 800334c:	6812      	ldr	r2, [r2, #0]
 800334e:	1a9b      	subs	r3, r3, r2
 8003350:	2b00      	cmp	r3, #0
 8003352:	bfb8      	it	lt
 8003354:	425b      	neglt	r3, r3
 8003356:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 800335a:	dbf3      	blt.n	8003344 <main+0x98c>
	 		 __HAL_TIM_SET_COUNTER(&htim1,0);
 800335c:	4b12      	ldr	r3, [pc, #72]	@ (80033a8 <main+0x9f0>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2200      	movs	r2, #0
 8003362:	625a      	str	r2, [r3, #36]	@ 0x24
	 		 loop_timer = TIM1->CNT;
 8003364:	4b12      	ldr	r3, [pc, #72]	@ (80033b0 <main+0x9f8>)
 8003366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003368:	461a      	mov	r2, r3
 800336a:	4b10      	ldr	r3, [pc, #64]	@ (80033ac <main+0x9f4>)
 800336c:	601a      	str	r2, [r3, #0]
	 		check_time3 = check_time2 - check_time1;
 800336e:	4b11      	ldr	r3, [pc, #68]	@ (80033b4 <main+0x9fc>)
 8003370:	ed93 7a00 	vldr	s14, [r3]
 8003374:	4b10      	ldr	r3, [pc, #64]	@ (80033b8 <main+0xa00>)
 8003376:	edd3 7a00 	vldr	s15, [r3]
 800337a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800337e:	4b0f      	ldr	r3, [pc, #60]	@ (80033bc <main+0xa04>)
 8003380:	edc3 7a00 	vstr	s15, [r3]
	 		 check_time1 = 0; check_time2 = 0;
 8003384:	4b0c      	ldr	r3, [pc, #48]	@ (80033b8 <main+0xa00>)
 8003386:	f04f 0200 	mov.w	r2, #0
 800338a:	601a      	str	r2, [r3, #0]
 800338c:	4b09      	ldr	r3, [pc, #36]	@ (80033b4 <main+0x9fc>)
 800338e:	f04f 0200 	mov.w	r2, #0
 8003392:	601a      	str	r2, [r3, #0]
  {
 8003394:	f7ff bbc5 	b.w	8002b22 <main+0x16a>
 8003398:	20000760 	.word	0x20000760
 800339c:	200004e4 	.word	0x200004e4
 80033a0:	200004e8 	.word	0x200004e8
 80033a4:	200004ec 	.word	0x200004ec
 80033a8:	200006d0 	.word	0x200006d0
 80033ac:	20000440 	.word	0x20000440
 80033b0:	40010000 	.word	0x40010000
 80033b4:	200002f0 	.word	0x200002f0
 80033b8:	200002ec 	.word	0x200002ec
 80033bc:	200002f4 	.word	0x200002f4

080033c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b094      	sub	sp, #80	@ 0x50
 80033c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033c6:	f107 0320 	add.w	r3, r7, #32
 80033ca:	2230      	movs	r2, #48	@ 0x30
 80033cc:	2100      	movs	r1, #0
 80033ce:	4618      	mov	r0, r3
 80033d0:	f006 fb02 	bl	80099d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80033d4:	f107 030c 	add.w	r3, r7, #12
 80033d8:	2200      	movs	r2, #0
 80033da:	601a      	str	r2, [r3, #0]
 80033dc:	605a      	str	r2, [r3, #4]
 80033de:	609a      	str	r2, [r3, #8]
 80033e0:	60da      	str	r2, [r3, #12]
 80033e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80033e4:	2300      	movs	r3, #0
 80033e6:	60bb      	str	r3, [r7, #8]
 80033e8:	4b28      	ldr	r3, [pc, #160]	@ (800348c <SystemClock_Config+0xcc>)
 80033ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ec:	4a27      	ldr	r2, [pc, #156]	@ (800348c <SystemClock_Config+0xcc>)
 80033ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80033f4:	4b25      	ldr	r3, [pc, #148]	@ (800348c <SystemClock_Config+0xcc>)
 80033f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033fc:	60bb      	str	r3, [r7, #8]
 80033fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003400:	2300      	movs	r3, #0
 8003402:	607b      	str	r3, [r7, #4]
 8003404:	4b22      	ldr	r3, [pc, #136]	@ (8003490 <SystemClock_Config+0xd0>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a21      	ldr	r2, [pc, #132]	@ (8003490 <SystemClock_Config+0xd0>)
 800340a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800340e:	6013      	str	r3, [r2, #0]
 8003410:	4b1f      	ldr	r3, [pc, #124]	@ (8003490 <SystemClock_Config+0xd0>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003418:	607b      	str	r3, [r7, #4]
 800341a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800341c:	2302      	movs	r3, #2
 800341e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003420:	2301      	movs	r3, #1
 8003422:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003424:	2310      	movs	r3, #16
 8003426:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003428:	2302      	movs	r3, #2
 800342a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800342c:	2300      	movs	r3, #0
 800342e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003430:	2308      	movs	r3, #8
 8003432:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003434:	23a8      	movs	r3, #168	@ 0xa8
 8003436:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003438:	2302      	movs	r3, #2
 800343a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800343c:	2304      	movs	r3, #4
 800343e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003440:	f107 0320 	add.w	r3, r7, #32
 8003444:	4618      	mov	r0, r3
 8003446:	f003 fb0d 	bl	8006a64 <HAL_RCC_OscConfig>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003450:	f000 fbd4 	bl	8003bfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003454:	230f      	movs	r3, #15
 8003456:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003458:	2302      	movs	r3, #2
 800345a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800345c:	2300      	movs	r3, #0
 800345e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003460:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003464:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003466:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800346a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800346c:	f107 030c 	add.w	r3, r7, #12
 8003470:	2105      	movs	r1, #5
 8003472:	4618      	mov	r0, r3
 8003474:	f003 fd6e 	bl	8006f54 <HAL_RCC_ClockConfig>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d001      	beq.n	8003482 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800347e:	f000 fbbd 	bl	8003bfc <Error_Handler>
  }
}
 8003482:	bf00      	nop
 8003484:	3750      	adds	r7, #80	@ 0x50
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	40023800 	.word	0x40023800
 8003490:	40007000 	.word	0x40007000

08003494 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003498:	4b12      	ldr	r3, [pc, #72]	@ (80034e4 <MX_I2C1_Init+0x50>)
 800349a:	4a13      	ldr	r2, [pc, #76]	@ (80034e8 <MX_I2C1_Init+0x54>)
 800349c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800349e:	4b11      	ldr	r3, [pc, #68]	@ (80034e4 <MX_I2C1_Init+0x50>)
 80034a0:	4a12      	ldr	r2, [pc, #72]	@ (80034ec <MX_I2C1_Init+0x58>)
 80034a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80034a4:	4b0f      	ldr	r3, [pc, #60]	@ (80034e4 <MX_I2C1_Init+0x50>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80034aa:	4b0e      	ldr	r3, [pc, #56]	@ (80034e4 <MX_I2C1_Init+0x50>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80034b0:	4b0c      	ldr	r3, [pc, #48]	@ (80034e4 <MX_I2C1_Init+0x50>)
 80034b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80034b6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80034b8:	4b0a      	ldr	r3, [pc, #40]	@ (80034e4 <MX_I2C1_Init+0x50>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80034be:	4b09      	ldr	r3, [pc, #36]	@ (80034e4 <MX_I2C1_Init+0x50>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80034c4:	4b07      	ldr	r3, [pc, #28]	@ (80034e4 <MX_I2C1_Init+0x50>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80034ca:	4b06      	ldr	r3, [pc, #24]	@ (80034e4 <MX_I2C1_Init+0x50>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80034d0:	4804      	ldr	r0, [pc, #16]	@ (80034e4 <MX_I2C1_Init+0x50>)
 80034d2:	f002 fad7 	bl	8005a84 <HAL_I2C_Init>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80034dc:	f000 fb8e 	bl	8003bfc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80034e0:	bf00      	nop
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	20000510 	.word	0x20000510
 80034e8:	40005400 	.word	0x40005400
 80034ec:	00061a80 	.word	0x00061a80

080034f0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80034f4:	4b12      	ldr	r3, [pc, #72]	@ (8003540 <MX_I2C2_Init+0x50>)
 80034f6:	4a13      	ldr	r2, [pc, #76]	@ (8003544 <MX_I2C2_Init+0x54>)
 80034f8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80034fa:	4b11      	ldr	r3, [pc, #68]	@ (8003540 <MX_I2C2_Init+0x50>)
 80034fc:	4a12      	ldr	r2, [pc, #72]	@ (8003548 <MX_I2C2_Init+0x58>)
 80034fe:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003500:	4b0f      	ldr	r3, [pc, #60]	@ (8003540 <MX_I2C2_Init+0x50>)
 8003502:	2200      	movs	r2, #0
 8003504:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003506:	4b0e      	ldr	r3, [pc, #56]	@ (8003540 <MX_I2C2_Init+0x50>)
 8003508:	2200      	movs	r2, #0
 800350a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800350c:	4b0c      	ldr	r3, [pc, #48]	@ (8003540 <MX_I2C2_Init+0x50>)
 800350e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003512:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003514:	4b0a      	ldr	r3, [pc, #40]	@ (8003540 <MX_I2C2_Init+0x50>)
 8003516:	2200      	movs	r2, #0
 8003518:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800351a:	4b09      	ldr	r3, [pc, #36]	@ (8003540 <MX_I2C2_Init+0x50>)
 800351c:	2200      	movs	r2, #0
 800351e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003520:	4b07      	ldr	r3, [pc, #28]	@ (8003540 <MX_I2C2_Init+0x50>)
 8003522:	2200      	movs	r2, #0
 8003524:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003526:	4b06      	ldr	r3, [pc, #24]	@ (8003540 <MX_I2C2_Init+0x50>)
 8003528:	2200      	movs	r2, #0
 800352a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800352c:	4804      	ldr	r0, [pc, #16]	@ (8003540 <MX_I2C2_Init+0x50>)
 800352e:	f002 faa9 	bl	8005a84 <HAL_I2C_Init>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d001      	beq.n	800353c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003538:	f000 fb60 	bl	8003bfc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800353c:	bf00      	nop
 800353e:	bd80      	pop	{r7, pc}
 8003540:	20000564 	.word	0x20000564
 8003544:	40005800 	.word	0x40005800
 8003548:	00061a80 	.word	0x00061a80

0800354c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003550:	4b17      	ldr	r3, [pc, #92]	@ (80035b0 <MX_SPI3_Init+0x64>)
 8003552:	4a18      	ldr	r2, [pc, #96]	@ (80035b4 <MX_SPI3_Init+0x68>)
 8003554:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003556:	4b16      	ldr	r3, [pc, #88]	@ (80035b0 <MX_SPI3_Init+0x64>)
 8003558:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800355c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800355e:	4b14      	ldr	r3, [pc, #80]	@ (80035b0 <MX_SPI3_Init+0x64>)
 8003560:	2200      	movs	r2, #0
 8003562:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003564:	4b12      	ldr	r3, [pc, #72]	@ (80035b0 <MX_SPI3_Init+0x64>)
 8003566:	2200      	movs	r2, #0
 8003568:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800356a:	4b11      	ldr	r3, [pc, #68]	@ (80035b0 <MX_SPI3_Init+0x64>)
 800356c:	2200      	movs	r2, #0
 800356e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003570:	4b0f      	ldr	r3, [pc, #60]	@ (80035b0 <MX_SPI3_Init+0x64>)
 8003572:	2200      	movs	r2, #0
 8003574:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003576:	4b0e      	ldr	r3, [pc, #56]	@ (80035b0 <MX_SPI3_Init+0x64>)
 8003578:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800357c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800357e:	4b0c      	ldr	r3, [pc, #48]	@ (80035b0 <MX_SPI3_Init+0x64>)
 8003580:	2200      	movs	r2, #0
 8003582:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003584:	4b0a      	ldr	r3, [pc, #40]	@ (80035b0 <MX_SPI3_Init+0x64>)
 8003586:	2200      	movs	r2, #0
 8003588:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800358a:	4b09      	ldr	r3, [pc, #36]	@ (80035b0 <MX_SPI3_Init+0x64>)
 800358c:	2200      	movs	r2, #0
 800358e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003590:	4b07      	ldr	r3, [pc, #28]	@ (80035b0 <MX_SPI3_Init+0x64>)
 8003592:	2200      	movs	r2, #0
 8003594:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003596:	4b06      	ldr	r3, [pc, #24]	@ (80035b0 <MX_SPI3_Init+0x64>)
 8003598:	220a      	movs	r2, #10
 800359a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800359c:	4804      	ldr	r0, [pc, #16]	@ (80035b0 <MX_SPI3_Init+0x64>)
 800359e:	f003 feb9 	bl	8007314 <HAL_SPI_Init>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d001      	beq.n	80035ac <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80035a8:	f000 fb28 	bl	8003bfc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80035ac:	bf00      	nop
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	20000678 	.word	0x20000678
 80035b4:	40003c00 	.word	0x40003c00

080035b8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b086      	sub	sp, #24
 80035bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80035be:	f107 0308 	add.w	r3, r7, #8
 80035c2:	2200      	movs	r2, #0
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	605a      	str	r2, [r3, #4]
 80035c8:	609a      	str	r2, [r3, #8]
 80035ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035cc:	463b      	mov	r3, r7
 80035ce:	2200      	movs	r2, #0
 80035d0:	601a      	str	r2, [r3, #0]
 80035d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80035d4:	4b1e      	ldr	r3, [pc, #120]	@ (8003650 <MX_TIM1_Init+0x98>)
 80035d6:	4a1f      	ldr	r2, [pc, #124]	@ (8003654 <MX_TIM1_Init+0x9c>)
 80035d8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 80035da:	4b1d      	ldr	r3, [pc, #116]	@ (8003650 <MX_TIM1_Init+0x98>)
 80035dc:	22a7      	movs	r2, #167	@ 0xa7
 80035de:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003650 <MX_TIM1_Init+0x98>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80035e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003650 <MX_TIM1_Init+0x98>)
 80035e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80035ec:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035ee:	4b18      	ldr	r3, [pc, #96]	@ (8003650 <MX_TIM1_Init+0x98>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80035f4:	4b16      	ldr	r3, [pc, #88]	@ (8003650 <MX_TIM1_Init+0x98>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035fa:	4b15      	ldr	r3, [pc, #84]	@ (8003650 <MX_TIM1_Init+0x98>)
 80035fc:	2200      	movs	r2, #0
 80035fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003600:	4813      	ldr	r0, [pc, #76]	@ (8003650 <MX_TIM1_Init+0x98>)
 8003602:	f003 ff10 	bl	8007426 <HAL_TIM_Base_Init>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d001      	beq.n	8003610 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800360c:	f000 faf6 	bl	8003bfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003610:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003614:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003616:	f107 0308 	add.w	r3, r7, #8
 800361a:	4619      	mov	r1, r3
 800361c:	480c      	ldr	r0, [pc, #48]	@ (8003650 <MX_TIM1_Init+0x98>)
 800361e:	f004 fb0b 	bl	8007c38 <HAL_TIM_ConfigClockSource>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d001      	beq.n	800362c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8003628:	f000 fae8 	bl	8003bfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800362c:	2300      	movs	r3, #0
 800362e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003630:	2300      	movs	r3, #0
 8003632:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003634:	463b      	mov	r3, r7
 8003636:	4619      	mov	r1, r3
 8003638:	4805      	ldr	r0, [pc, #20]	@ (8003650 <MX_TIM1_Init+0x98>)
 800363a:	f004 fefd 	bl	8008438 <HAL_TIMEx_MasterConfigSynchronization>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d001      	beq.n	8003648 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8003644:	f000 fada 	bl	8003bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003648:	bf00      	nop
 800364a:	3718      	adds	r7, #24
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}
 8003650:	200006d0 	.word	0x200006d0
 8003654:	40010000 	.word	0x40010000

08003658 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b086      	sub	sp, #24
 800365c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800365e:	f107 0308 	add.w	r3, r7, #8
 8003662:	2200      	movs	r2, #0
 8003664:	601a      	str	r2, [r3, #0]
 8003666:	605a      	str	r2, [r3, #4]
 8003668:	609a      	str	r2, [r3, #8]
 800366a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800366c:	463b      	mov	r3, r7
 800366e:	2200      	movs	r2, #0
 8003670:	601a      	str	r2, [r3, #0]
 8003672:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003674:	4b1d      	ldr	r3, [pc, #116]	@ (80036ec <MX_TIM2_Init+0x94>)
 8003676:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800367a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 800367c:	4b1b      	ldr	r3, [pc, #108]	@ (80036ec <MX_TIM2_Init+0x94>)
 800367e:	2253      	movs	r2, #83	@ 0x53
 8003680:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003682:	4b1a      	ldr	r3, [pc, #104]	@ (80036ec <MX_TIM2_Init+0x94>)
 8003684:	2200      	movs	r2, #0
 8003686:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295-1;
 8003688:	4b18      	ldr	r3, [pc, #96]	@ (80036ec <MX_TIM2_Init+0x94>)
 800368a:	f06f 0201 	mvn.w	r2, #1
 800368e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003690:	4b16      	ldr	r3, [pc, #88]	@ (80036ec <MX_TIM2_Init+0x94>)
 8003692:	2200      	movs	r2, #0
 8003694:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003696:	4b15      	ldr	r3, [pc, #84]	@ (80036ec <MX_TIM2_Init+0x94>)
 8003698:	2200      	movs	r2, #0
 800369a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800369c:	4813      	ldr	r0, [pc, #76]	@ (80036ec <MX_TIM2_Init+0x94>)
 800369e:	f003 fec2 	bl	8007426 <HAL_TIM_Base_Init>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d001      	beq.n	80036ac <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80036a8:	f000 faa8 	bl	8003bfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80036ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80036b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80036b2:	f107 0308 	add.w	r3, r7, #8
 80036b6:	4619      	mov	r1, r3
 80036b8:	480c      	ldr	r0, [pc, #48]	@ (80036ec <MX_TIM2_Init+0x94>)
 80036ba:	f004 fabd 	bl	8007c38 <HAL_TIM_ConfigClockSource>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d001      	beq.n	80036c8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80036c4:	f000 fa9a 	bl	8003bfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036c8:	2300      	movs	r3, #0
 80036ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036cc:	2300      	movs	r3, #0
 80036ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80036d0:	463b      	mov	r3, r7
 80036d2:	4619      	mov	r1, r3
 80036d4:	4805      	ldr	r0, [pc, #20]	@ (80036ec <MX_TIM2_Init+0x94>)
 80036d6:	f004 feaf 	bl	8008438 <HAL_TIMEx_MasterConfigSynchronization>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d001      	beq.n	80036e4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80036e0:	f000 fa8c 	bl	8003bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80036e4:	bf00      	nop
 80036e6:	3718      	adds	r7, #24
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	20000718 	.word	0x20000718

080036f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b08a      	sub	sp, #40	@ 0x28
 80036f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036f6:	f107 0320 	add.w	r3, r7, #32
 80036fa:	2200      	movs	r2, #0
 80036fc:	601a      	str	r2, [r3, #0]
 80036fe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003700:	1d3b      	adds	r3, r7, #4
 8003702:	2200      	movs	r2, #0
 8003704:	601a      	str	r2, [r3, #0]
 8003706:	605a      	str	r2, [r3, #4]
 8003708:	609a      	str	r2, [r3, #8]
 800370a:	60da      	str	r2, [r3, #12]
 800370c:	611a      	str	r2, [r3, #16]
 800370e:	615a      	str	r2, [r3, #20]
 8003710:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003712:	4b32      	ldr	r3, [pc, #200]	@ (80037dc <MX_TIM3_Init+0xec>)
 8003714:	4a32      	ldr	r2, [pc, #200]	@ (80037e0 <MX_TIM3_Init+0xf0>)
 8003716:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8003718:	4b30      	ldr	r3, [pc, #192]	@ (80037dc <MX_TIM3_Init+0xec>)
 800371a:	2253      	movs	r2, #83	@ 0x53
 800371c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800371e:	4b2f      	ldr	r3, [pc, #188]	@ (80037dc <MX_TIM3_Init+0xec>)
 8003720:	2200      	movs	r2, #0
 8003722:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8003724:	4b2d      	ldr	r3, [pc, #180]	@ (80037dc <MX_TIM3_Init+0xec>)
 8003726:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800372a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800372c:	4b2b      	ldr	r3, [pc, #172]	@ (80037dc <MX_TIM3_Init+0xec>)
 800372e:	2200      	movs	r2, #0
 8003730:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003732:	4b2a      	ldr	r3, [pc, #168]	@ (80037dc <MX_TIM3_Init+0xec>)
 8003734:	2200      	movs	r2, #0
 8003736:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003738:	4828      	ldr	r0, [pc, #160]	@ (80037dc <MX_TIM3_Init+0xec>)
 800373a:	f003 ff9b 	bl	8007674 <HAL_TIM_PWM_Init>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d001      	beq.n	8003748 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8003744:	f000 fa5a 	bl	8003bfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003748:	2300      	movs	r3, #0
 800374a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800374c:	2300      	movs	r3, #0
 800374e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003750:	f107 0320 	add.w	r3, r7, #32
 8003754:	4619      	mov	r1, r3
 8003756:	4821      	ldr	r0, [pc, #132]	@ (80037dc <MX_TIM3_Init+0xec>)
 8003758:	f004 fe6e 	bl	8008438 <HAL_TIMEx_MasterConfigSynchronization>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8003762:	f000 fa4b 	bl	8003bfc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003766:	2360      	movs	r3, #96	@ 0x60
 8003768:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800376a:	2300      	movs	r3, #0
 800376c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800376e:	2300      	movs	r3, #0
 8003770:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8003772:	2304      	movs	r3, #4
 8003774:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003776:	1d3b      	adds	r3, r7, #4
 8003778:	2200      	movs	r2, #0
 800377a:	4619      	mov	r1, r3
 800377c:	4817      	ldr	r0, [pc, #92]	@ (80037dc <MX_TIM3_Init+0xec>)
 800377e:	f004 f999 	bl	8007ab4 <HAL_TIM_PWM_ConfigChannel>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d001      	beq.n	800378c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8003788:	f000 fa38 	bl	8003bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800378c:	1d3b      	adds	r3, r7, #4
 800378e:	2204      	movs	r2, #4
 8003790:	4619      	mov	r1, r3
 8003792:	4812      	ldr	r0, [pc, #72]	@ (80037dc <MX_TIM3_Init+0xec>)
 8003794:	f004 f98e 	bl	8007ab4 <HAL_TIM_PWM_ConfigChannel>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d001      	beq.n	80037a2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800379e:	f000 fa2d 	bl	8003bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80037a2:	1d3b      	adds	r3, r7, #4
 80037a4:	2208      	movs	r2, #8
 80037a6:	4619      	mov	r1, r3
 80037a8:	480c      	ldr	r0, [pc, #48]	@ (80037dc <MX_TIM3_Init+0xec>)
 80037aa:	f004 f983 	bl	8007ab4 <HAL_TIM_PWM_ConfigChannel>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d001      	beq.n	80037b8 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 80037b4:	f000 fa22 	bl	8003bfc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80037b8:	1d3b      	adds	r3, r7, #4
 80037ba:	220c      	movs	r2, #12
 80037bc:	4619      	mov	r1, r3
 80037be:	4807      	ldr	r0, [pc, #28]	@ (80037dc <MX_TIM3_Init+0xec>)
 80037c0:	f004 f978 	bl	8007ab4 <HAL_TIM_PWM_ConfigChannel>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d001      	beq.n	80037ce <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 80037ca:	f000 fa17 	bl	8003bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80037ce:	4803      	ldr	r0, [pc, #12]	@ (80037dc <MX_TIM3_Init+0xec>)
 80037d0:	f000 fc26 	bl	8004020 <HAL_TIM_MspPostInit>

}
 80037d4:	bf00      	nop
 80037d6:	3728      	adds	r7, #40	@ 0x28
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	20000760 	.word	0x20000760
 80037e0:	40000400 	.word	0x40000400

080037e4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b086      	sub	sp, #24
 80037e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037ea:	f107 0308 	add.w	r3, r7, #8
 80037ee:	2200      	movs	r2, #0
 80037f0:	601a      	str	r2, [r3, #0]
 80037f2:	605a      	str	r2, [r3, #4]
 80037f4:	609a      	str	r2, [r3, #8]
 80037f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037f8:	463b      	mov	r3, r7
 80037fa:	2200      	movs	r2, #0
 80037fc:	601a      	str	r2, [r3, #0]
 80037fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003800:	4b1d      	ldr	r3, [pc, #116]	@ (8003878 <MX_TIM4_Init+0x94>)
 8003802:	4a1e      	ldr	r2, [pc, #120]	@ (800387c <MX_TIM4_Init+0x98>)
 8003804:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 8399;
 8003806:	4b1c      	ldr	r3, [pc, #112]	@ (8003878 <MX_TIM4_Init+0x94>)
 8003808:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 800380c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800380e:	4b1a      	ldr	r3, [pc, #104]	@ (8003878 <MX_TIM4_Init+0x94>)
 8003810:	2200      	movs	r2, #0
 8003812:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1249;
 8003814:	4b18      	ldr	r3, [pc, #96]	@ (8003878 <MX_TIM4_Init+0x94>)
 8003816:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 800381a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800381c:	4b16      	ldr	r3, [pc, #88]	@ (8003878 <MX_TIM4_Init+0x94>)
 800381e:	2200      	movs	r2, #0
 8003820:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003822:	4b15      	ldr	r3, [pc, #84]	@ (8003878 <MX_TIM4_Init+0x94>)
 8003824:	2200      	movs	r2, #0
 8003826:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003828:	4813      	ldr	r0, [pc, #76]	@ (8003878 <MX_TIM4_Init+0x94>)
 800382a:	f003 fdfc 	bl	8007426 <HAL_TIM_Base_Init>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d001      	beq.n	8003838 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8003834:	f000 f9e2 	bl	8003bfc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003838:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800383c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800383e:	f107 0308 	add.w	r3, r7, #8
 8003842:	4619      	mov	r1, r3
 8003844:	480c      	ldr	r0, [pc, #48]	@ (8003878 <MX_TIM4_Init+0x94>)
 8003846:	f004 f9f7 	bl	8007c38 <HAL_TIM_ConfigClockSource>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d001      	beq.n	8003854 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8003850:	f000 f9d4 	bl	8003bfc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003854:	2300      	movs	r3, #0
 8003856:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003858:	2300      	movs	r3, #0
 800385a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800385c:	463b      	mov	r3, r7
 800385e:	4619      	mov	r1, r3
 8003860:	4805      	ldr	r0, [pc, #20]	@ (8003878 <MX_TIM4_Init+0x94>)
 8003862:	f004 fde9 	bl	8008438 <HAL_TIMEx_MasterConfigSynchronization>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d001      	beq.n	8003870 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 800386c:	f000 f9c6 	bl	8003bfc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003870:	bf00      	nop
 8003872:	3718      	adds	r7, #24
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}
 8003878:	200007a8 	.word	0x200007a8
 800387c:	40000800 	.word	0x40000800

08003880 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003884:	4b11      	ldr	r3, [pc, #68]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 8003886:	4a12      	ldr	r2, [pc, #72]	@ (80038d0 <MX_USART2_UART_Init+0x50>)
 8003888:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800388a:	4b10      	ldr	r3, [pc, #64]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 800388c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003890:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003892:	4b0e      	ldr	r3, [pc, #56]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 8003894:	2200      	movs	r2, #0
 8003896:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003898:	4b0c      	ldr	r3, [pc, #48]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 800389a:	2200      	movs	r2, #0
 800389c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800389e:	4b0b      	ldr	r3, [pc, #44]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80038a4:	4b09      	ldr	r3, [pc, #36]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 80038a6:	220c      	movs	r2, #12
 80038a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038aa:	4b08      	ldr	r3, [pc, #32]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80038b0:	4b06      	ldr	r3, [pc, #24]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 80038b2:	2200      	movs	r2, #0
 80038b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80038b6:	4805      	ldr	r0, [pc, #20]	@ (80038cc <MX_USART2_UART_Init+0x4c>)
 80038b8:	f004 fe4e 	bl	8008558 <HAL_UART_Init>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80038c2:	f000 f99b 	bl	8003bfc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80038c6:	bf00      	nop
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	200007f0 	.word	0x200007f0
 80038d0:	40004400 	.word	0x40004400

080038d4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80038d8:	4b11      	ldr	r3, [pc, #68]	@ (8003920 <MX_USART3_UART_Init+0x4c>)
 80038da:	4a12      	ldr	r2, [pc, #72]	@ (8003924 <MX_USART3_UART_Init+0x50>)
 80038dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80038de:	4b10      	ldr	r3, [pc, #64]	@ (8003920 <MX_USART3_UART_Init+0x4c>)
 80038e0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80038e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80038e6:	4b0e      	ldr	r3, [pc, #56]	@ (8003920 <MX_USART3_UART_Init+0x4c>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80038ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003920 <MX_USART3_UART_Init+0x4c>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80038f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003920 <MX_USART3_UART_Init+0x4c>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80038f8:	4b09      	ldr	r3, [pc, #36]	@ (8003920 <MX_USART3_UART_Init+0x4c>)
 80038fa:	220c      	movs	r2, #12
 80038fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038fe:	4b08      	ldr	r3, [pc, #32]	@ (8003920 <MX_USART3_UART_Init+0x4c>)
 8003900:	2200      	movs	r2, #0
 8003902:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003904:	4b06      	ldr	r3, [pc, #24]	@ (8003920 <MX_USART3_UART_Init+0x4c>)
 8003906:	2200      	movs	r2, #0
 8003908:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800390a:	4805      	ldr	r0, [pc, #20]	@ (8003920 <MX_USART3_UART_Init+0x4c>)
 800390c:	f004 fe24 	bl	8008558 <HAL_UART_Init>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d001      	beq.n	800391a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003916:	f000 f971 	bl	8003bfc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800391a:	bf00      	nop
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	20000834 	.word	0x20000834
 8003924:	40004800 	.word	0x40004800

08003928 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800392e:	2300      	movs	r3, #0
 8003930:	607b      	str	r3, [r7, #4]
 8003932:	4b20      	ldr	r3, [pc, #128]	@ (80039b4 <MX_DMA_Init+0x8c>)
 8003934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003936:	4a1f      	ldr	r2, [pc, #124]	@ (80039b4 <MX_DMA_Init+0x8c>)
 8003938:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800393c:	6313      	str	r3, [r2, #48]	@ 0x30
 800393e:	4b1d      	ldr	r3, [pc, #116]	@ (80039b4 <MX_DMA_Init+0x8c>)
 8003940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003942:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003946:	607b      	str	r3, [r7, #4]
 8003948:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800394a:	2200      	movs	r2, #0
 800394c:	2100      	movs	r1, #0
 800394e:	200b      	movs	r0, #11
 8003950:	f001 f937 	bl	8004bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8003954:	200b      	movs	r0, #11
 8003956:	f001 f950 	bl	8004bfa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800395a:	2200      	movs	r2, #0
 800395c:	2100      	movs	r1, #0
 800395e:	200c      	movs	r0, #12
 8003960:	f001 f92f 	bl	8004bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8003964:	200c      	movs	r0, #12
 8003966:	f001 f948 	bl	8004bfa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800396a:	2200      	movs	r2, #0
 800396c:	2100      	movs	r1, #0
 800396e:	200e      	movs	r0, #14
 8003970:	f001 f927 	bl	8004bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8003974:	200e      	movs	r0, #14
 8003976:	f001 f940 	bl	8004bfa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800397a:	2200      	movs	r2, #0
 800397c:	2100      	movs	r1, #0
 800397e:	2010      	movs	r0, #16
 8003980:	f001 f91f 	bl	8004bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003984:	2010      	movs	r0, #16
 8003986:	f001 f938 	bl	8004bfa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800398a:	2200      	movs	r2, #0
 800398c:	2100      	movs	r1, #0
 800398e:	2011      	movs	r0, #17
 8003990:	f001 f917 	bl	8004bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8003994:	2011      	movs	r0, #17
 8003996:	f001 f930 	bl	8004bfa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800399a:	2200      	movs	r2, #0
 800399c:	2100      	movs	r1, #0
 800399e:	202f      	movs	r0, #47	@ 0x2f
 80039a0:	f001 f90f 	bl	8004bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80039a4:	202f      	movs	r0, #47	@ 0x2f
 80039a6:	f001 f928 	bl	8004bfa <HAL_NVIC_EnableIRQ>

}
 80039aa:	bf00      	nop
 80039ac:	3708      	adds	r7, #8
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	40023800 	.word	0x40023800

080039b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b08a      	sub	sp, #40	@ 0x28
 80039bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039be:	f107 0314 	add.w	r3, r7, #20
 80039c2:	2200      	movs	r2, #0
 80039c4:	601a      	str	r2, [r3, #0]
 80039c6:	605a      	str	r2, [r3, #4]
 80039c8:	609a      	str	r2, [r3, #8]
 80039ca:	60da      	str	r2, [r3, #12]
 80039cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80039ce:	2300      	movs	r3, #0
 80039d0:	613b      	str	r3, [r7, #16]
 80039d2:	4b38      	ldr	r3, [pc, #224]	@ (8003ab4 <MX_GPIO_Init+0xfc>)
 80039d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039d6:	4a37      	ldr	r2, [pc, #220]	@ (8003ab4 <MX_GPIO_Init+0xfc>)
 80039d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80039de:	4b35      	ldr	r3, [pc, #212]	@ (8003ab4 <MX_GPIO_Init+0xfc>)
 80039e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039e6:	613b      	str	r3, [r7, #16]
 80039e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ea:	2300      	movs	r3, #0
 80039ec:	60fb      	str	r3, [r7, #12]
 80039ee:	4b31      	ldr	r3, [pc, #196]	@ (8003ab4 <MX_GPIO_Init+0xfc>)
 80039f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f2:	4a30      	ldr	r2, [pc, #192]	@ (8003ab4 <MX_GPIO_Init+0xfc>)
 80039f4:	f043 0301 	orr.w	r3, r3, #1
 80039f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80039fa:	4b2e      	ldr	r3, [pc, #184]	@ (8003ab4 <MX_GPIO_Init+0xfc>)
 80039fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039fe:	f003 0301 	and.w	r3, r3, #1
 8003a02:	60fb      	str	r3, [r7, #12]
 8003a04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a06:	2300      	movs	r3, #0
 8003a08:	60bb      	str	r3, [r7, #8]
 8003a0a:	4b2a      	ldr	r3, [pc, #168]	@ (8003ab4 <MX_GPIO_Init+0xfc>)
 8003a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a0e:	4a29      	ldr	r2, [pc, #164]	@ (8003ab4 <MX_GPIO_Init+0xfc>)
 8003a10:	f043 0302 	orr.w	r3, r3, #2
 8003a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a16:	4b27      	ldr	r3, [pc, #156]	@ (8003ab4 <MX_GPIO_Init+0xfc>)
 8003a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a1a:	f003 0302 	and.w	r3, r3, #2
 8003a1e:	60bb      	str	r3, [r7, #8]
 8003a20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a22:	2300      	movs	r3, #0
 8003a24:	607b      	str	r3, [r7, #4]
 8003a26:	4b23      	ldr	r3, [pc, #140]	@ (8003ab4 <MX_GPIO_Init+0xfc>)
 8003a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2a:	4a22      	ldr	r2, [pc, #136]	@ (8003ab4 <MX_GPIO_Init+0xfc>)
 8003a2c:	f043 0308 	orr.w	r3, r3, #8
 8003a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a32:	4b20      	ldr	r3, [pc, #128]	@ (8003ab4 <MX_GPIO_Init+0xfc>)
 8003a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a36:	f003 0308 	and.w	r3, r3, #8
 8003a3a:	607b      	str	r3, [r7, #4]
 8003a3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a3e:	2300      	movs	r3, #0
 8003a40:	603b      	str	r3, [r7, #0]
 8003a42:	4b1c      	ldr	r3, [pc, #112]	@ (8003ab4 <MX_GPIO_Init+0xfc>)
 8003a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a46:	4a1b      	ldr	r2, [pc, #108]	@ (8003ab4 <MX_GPIO_Init+0xfc>)
 8003a48:	f043 0304 	orr.w	r3, r3, #4
 8003a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a4e:	4b19      	ldr	r3, [pc, #100]	@ (8003ab4 <MX_GPIO_Init+0xfc>)
 8003a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a52:	f003 0304 	and.w	r3, r3, #4
 8003a56:	603b      	str	r3, [r7, #0]
 8003a58:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	2103      	movs	r1, #3
 8003a5e:	4816      	ldr	r0, [pc, #88]	@ (8003ab8 <MX_GPIO_Init+0x100>)
 8003a60:	f001 ffde 	bl	8005a20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003a64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003a6a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003a6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a70:	2300      	movs	r3, #0
 8003a72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a74:	f107 0314 	add.w	r3, r7, #20
 8003a78:	4619      	mov	r1, r3
 8003a7a:	4810      	ldr	r0, [pc, #64]	@ (8003abc <MX_GPIO_Init+0x104>)
 8003a7c:	f001 fd38 	bl	80054f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003a80:	2303      	movs	r3, #3
 8003a82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a84:	2301      	movs	r3, #1
 8003a86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a90:	f107 0314 	add.w	r3, r7, #20
 8003a94:	4619      	mov	r1, r3
 8003a96:	4808      	ldr	r0, [pc, #32]	@ (8003ab8 <MX_GPIO_Init+0x100>)
 8003a98:	f001 fd2a 	bl	80054f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	2100      	movs	r1, #0
 8003aa0:	2028      	movs	r0, #40	@ 0x28
 8003aa2:	f001 f88e 	bl	8004bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003aa6:	2028      	movs	r0, #40	@ 0x28
 8003aa8:	f001 f8a7 	bl	8004bfa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003aac:	bf00      	nop
 8003aae:	3728      	adds	r7, #40	@ 0x28
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	40023800 	.word	0x40023800
 8003ab8:	40020c00 	.word	0x40020c00
 8003abc:	40020400 	.word	0x40020400

08003ac0 <Receive_Throttle_Min>:

/* USER CODE BEGIN 4 */
int Receive_Throttle_Min(void)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	af00      	add	r7, sp, #0
	if(ch[2]<1020) return 1;
 8003ac4:	4b06      	ldr	r3, [pc, #24]	@ (8003ae0 <Receive_Throttle_Min+0x20>)
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	f5b3 7f7f 	cmp.w	r3, #1020	@ 0x3fc
 8003acc:	da01      	bge.n	8003ad2 <Receive_Throttle_Min+0x12>
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e000      	b.n	8003ad4 <Receive_Throttle_Min+0x14>
	else return 0;
 8003ad2:	2300      	movs	r3, #0
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	200003dc 	.word	0x200003dc

08003ae4 <Calib_Gyro>:

void Calib_Gyro(void){
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
	for( int i = 0; i < 2000; i++){
 8003aea:	2300      	movs	r3, #0
 8003aec:	607b      	str	r3, [r7, #4]
 8003aee:	e03f      	b.n	8003b70 <Calib_Gyro+0x8c>
		if(MPU6050_Read_Data() != HAL_OK)
 8003af0:	f7fe fafe 	bl	80020f0 <MPU6050_Read_Data>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <Calib_Gyro+0x1a>
		{
			Reset_MPU6050();
 8003afa:	f000 f86d 	bl	8003bd8 <Reset_MPU6050>
		}
		Gyro_X_Calib += Gx;
 8003afe:	4b2f      	ldr	r3, [pc, #188]	@ (8003bbc <Calib_Gyro+0xd8>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	ee07 3a90 	vmov	s15, r3
 8003b06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b0a:	4b2d      	ldr	r3, [pc, #180]	@ (8003bc0 <Calib_Gyro+0xdc>)
 8003b0c:	edd3 7a00 	vldr	s15, [r3]
 8003b10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b18:	ee17 2a90 	vmov	r2, s15
 8003b1c:	4b27      	ldr	r3, [pc, #156]	@ (8003bbc <Calib_Gyro+0xd8>)
 8003b1e:	601a      	str	r2, [r3, #0]
		Gyro_Y_Calib += Gy;
 8003b20:	4b28      	ldr	r3, [pc, #160]	@ (8003bc4 <Calib_Gyro+0xe0>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	ee07 3a90 	vmov	s15, r3
 8003b28:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b2c:	4b26      	ldr	r3, [pc, #152]	@ (8003bc8 <Calib_Gyro+0xe4>)
 8003b2e:	edd3 7a00 	vldr	s15, [r3]
 8003b32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b3a:	ee17 2a90 	vmov	r2, s15
 8003b3e:	4b21      	ldr	r3, [pc, #132]	@ (8003bc4 <Calib_Gyro+0xe0>)
 8003b40:	601a      	str	r2, [r3, #0]
		Gyro_Z_Calib += Gz;
 8003b42:	4b22      	ldr	r3, [pc, #136]	@ (8003bcc <Calib_Gyro+0xe8>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	ee07 3a90 	vmov	s15, r3
 8003b4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b4e:	4b20      	ldr	r3, [pc, #128]	@ (8003bd0 <Calib_Gyro+0xec>)
 8003b50:	edd3 7a00 	vldr	s15, [r3]
 8003b54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b5c:	ee17 2a90 	vmov	r2, s15
 8003b60:	4b1a      	ldr	r3, [pc, #104]	@ (8003bcc <Calib_Gyro+0xe8>)
 8003b62:	601a      	str	r2, [r3, #0]
		HAL_Delay(6);
 8003b64:	2006      	movs	r0, #6
 8003b66:	f000 ff2d 	bl	80049c4 <HAL_Delay>
	for( int i = 0; i < 2000; i++){
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	607b      	str	r3, [r7, #4]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003b76:	dbbb      	blt.n	8003af0 <Calib_Gyro+0xc>
	}
	Gyro_X_Calib /= 2000;
 8003b78:	4b10      	ldr	r3, [pc, #64]	@ (8003bbc <Calib_Gyro+0xd8>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a15      	ldr	r2, [pc, #84]	@ (8003bd4 <Calib_Gyro+0xf0>)
 8003b7e:	fb82 1203 	smull	r1, r2, r2, r3
 8003b82:	11d2      	asrs	r2, r2, #7
 8003b84:	17db      	asrs	r3, r3, #31
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	4a0c      	ldr	r2, [pc, #48]	@ (8003bbc <Calib_Gyro+0xd8>)
 8003b8a:	6013      	str	r3, [r2, #0]
	Gyro_Y_Calib /= 2000;
 8003b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8003bc4 <Calib_Gyro+0xe0>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a10      	ldr	r2, [pc, #64]	@ (8003bd4 <Calib_Gyro+0xf0>)
 8003b92:	fb82 1203 	smull	r1, r2, r2, r3
 8003b96:	11d2      	asrs	r2, r2, #7
 8003b98:	17db      	asrs	r3, r3, #31
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	4a09      	ldr	r2, [pc, #36]	@ (8003bc4 <Calib_Gyro+0xe0>)
 8003b9e:	6013      	str	r3, [r2, #0]
	Gyro_Z_Calib /= 2000;
 8003ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8003bcc <Calib_Gyro+0xe8>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a0b      	ldr	r2, [pc, #44]	@ (8003bd4 <Calib_Gyro+0xf0>)
 8003ba6:	fb82 1203 	smull	r1, r2, r2, r3
 8003baa:	11d2      	asrs	r2, r2, #7
 8003bac:	17db      	asrs	r3, r3, #31
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	4a06      	ldr	r2, [pc, #24]	@ (8003bcc <Calib_Gyro+0xe8>)
 8003bb2:	6013      	str	r3, [r2, #0]
}
 8003bb4:	bf00      	nop
 8003bb6:	3708      	adds	r7, #8
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	20000434 	.word	0x20000434
 8003bc0:	20000428 	.word	0x20000428
 8003bc4:	20000438 	.word	0x20000438
 8003bc8:	2000042c 	.word	0x2000042c
 8003bcc:	2000043c 	.word	0x2000043c
 8003bd0:	20000430 	.word	0x20000430
 8003bd4:	10624dd3 	.word	0x10624dd3

08003bd8 <Reset_MPU6050>:

void Reset_MPU6050(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
	HAL_I2C_DeInit(&hi2c1);
 8003bdc:	4806      	ldr	r0, [pc, #24]	@ (8003bf8 <Reset_MPU6050+0x20>)
 8003bde:	f002 f895 	bl	8005d0c <HAL_I2C_DeInit>
	HAL_I2C_Init(&hi2c1);
 8003be2:	4805      	ldr	r0, [pc, #20]	@ (8003bf8 <Reset_MPU6050+0x20>)
 8003be4:	f001 ff4e 	bl	8005a84 <HAL_I2C_Init>
	MX_I2C1_Init();
 8003be8:	f7ff fc54 	bl	8003494 <MX_I2C1_Init>
	MPU6050_Init();
 8003bec:	f7fe f9fa 	bl	8001fe4 <MPU6050_Init>
	MPU6050_Read_Data();
 8003bf0:	f7fe fa7e 	bl	80020f0 <MPU6050_Read_Data>
}
 8003bf4:	bf00      	nop
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	20000510 	.word	0x20000510

08003bfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c00:	b672      	cpsid	i
}
 8003c02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003c04:	bf00      	nop
 8003c06:	e7fd      	b.n	8003c04 <Error_Handler+0x8>

08003c08 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c0e:	2300      	movs	r3, #0
 8003c10:	607b      	str	r3, [r7, #4]
 8003c12:	4b10      	ldr	r3, [pc, #64]	@ (8003c54 <HAL_MspInit+0x4c>)
 8003c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c16:	4a0f      	ldr	r2, [pc, #60]	@ (8003c54 <HAL_MspInit+0x4c>)
 8003c18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8003c54 <HAL_MspInit+0x4c>)
 8003c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c26:	607b      	str	r3, [r7, #4]
 8003c28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	603b      	str	r3, [r7, #0]
 8003c2e:	4b09      	ldr	r3, [pc, #36]	@ (8003c54 <HAL_MspInit+0x4c>)
 8003c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c32:	4a08      	ldr	r2, [pc, #32]	@ (8003c54 <HAL_MspInit+0x4c>)
 8003c34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c38:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c3a:	4b06      	ldr	r3, [pc, #24]	@ (8003c54 <HAL_MspInit+0x4c>)
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c42:	603b      	str	r3, [r7, #0]
 8003c44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c46:	bf00      	nop
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	40023800 	.word	0x40023800

08003c58 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b08c      	sub	sp, #48	@ 0x30
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c60:	f107 031c 	add.w	r3, r7, #28
 8003c64:	2200      	movs	r2, #0
 8003c66:	601a      	str	r2, [r3, #0]
 8003c68:	605a      	str	r2, [r3, #4]
 8003c6a:	609a      	str	r2, [r3, #8]
 8003c6c:	60da      	str	r2, [r3, #12]
 8003c6e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a62      	ldr	r2, [pc, #392]	@ (8003e00 <HAL_I2C_MspInit+0x1a8>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	f040 808b 	bne.w	8003d92 <HAL_I2C_MspInit+0x13a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	61bb      	str	r3, [r7, #24]
 8003c80:	4b60      	ldr	r3, [pc, #384]	@ (8003e04 <HAL_I2C_MspInit+0x1ac>)
 8003c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c84:	4a5f      	ldr	r2, [pc, #380]	@ (8003e04 <HAL_I2C_MspInit+0x1ac>)
 8003c86:	f043 0302 	orr.w	r3, r3, #2
 8003c8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c8c:	4b5d      	ldr	r3, [pc, #372]	@ (8003e04 <HAL_I2C_MspInit+0x1ac>)
 8003c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	61bb      	str	r3, [r7, #24]
 8003c96:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c98:	23c0      	movs	r3, #192	@ 0xc0
 8003c9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c9c:	2312      	movs	r3, #18
 8003c9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003ca8:	2304      	movs	r3, #4
 8003caa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cac:	f107 031c 	add.w	r3, r7, #28
 8003cb0:	4619      	mov	r1, r3
 8003cb2:	4855      	ldr	r0, [pc, #340]	@ (8003e08 <HAL_I2C_MspInit+0x1b0>)
 8003cb4:	f001 fc1c 	bl	80054f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003cb8:	2300      	movs	r3, #0
 8003cba:	617b      	str	r3, [r7, #20]
 8003cbc:	4b51      	ldr	r3, [pc, #324]	@ (8003e04 <HAL_I2C_MspInit+0x1ac>)
 8003cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc0:	4a50      	ldr	r2, [pc, #320]	@ (8003e04 <HAL_I2C_MspInit+0x1ac>)
 8003cc2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003cc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cc8:	4b4e      	ldr	r3, [pc, #312]	@ (8003e04 <HAL_I2C_MspInit+0x1ac>)
 8003cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ccc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cd0:	617b      	str	r3, [r7, #20]
 8003cd2:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8003cd4:	4b4d      	ldr	r3, [pc, #308]	@ (8003e0c <HAL_I2C_MspInit+0x1b4>)
 8003cd6:	4a4e      	ldr	r2, [pc, #312]	@ (8003e10 <HAL_I2C_MspInit+0x1b8>)
 8003cd8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8003cda:	4b4c      	ldr	r3, [pc, #304]	@ (8003e0c <HAL_I2C_MspInit+0x1b4>)
 8003cdc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ce0:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ce2:	4b4a      	ldr	r3, [pc, #296]	@ (8003e0c <HAL_I2C_MspInit+0x1b4>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ce8:	4b48      	ldr	r3, [pc, #288]	@ (8003e0c <HAL_I2C_MspInit+0x1b4>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003cee:	4b47      	ldr	r3, [pc, #284]	@ (8003e0c <HAL_I2C_MspInit+0x1b4>)
 8003cf0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003cf4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003cf6:	4b45      	ldr	r3, [pc, #276]	@ (8003e0c <HAL_I2C_MspInit+0x1b4>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003cfc:	4b43      	ldr	r3, [pc, #268]	@ (8003e0c <HAL_I2C_MspInit+0x1b4>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8003d02:	4b42      	ldr	r3, [pc, #264]	@ (8003e0c <HAL_I2C_MspInit+0x1b4>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003d08:	4b40      	ldr	r3, [pc, #256]	@ (8003e0c <HAL_I2C_MspInit+0x1b4>)
 8003d0a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003d0e:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d10:	4b3e      	ldr	r3, [pc, #248]	@ (8003e0c <HAL_I2C_MspInit+0x1b4>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8003d16:	483d      	ldr	r0, [pc, #244]	@ (8003e0c <HAL_I2C_MspInit+0x1b4>)
 8003d18:	f000 ff8a 	bl	8004c30 <HAL_DMA_Init>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d001      	beq.n	8003d26 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 8003d22:	f7ff ff6b 	bl	8003bfc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a38      	ldr	r2, [pc, #224]	@ (8003e0c <HAL_I2C_MspInit+0x1b4>)
 8003d2a:	639a      	str	r2, [r3, #56]	@ 0x38
 8003d2c:	4a37      	ldr	r2, [pc, #220]	@ (8003e0c <HAL_I2C_MspInit+0x1b4>)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream7;
 8003d32:	4b38      	ldr	r3, [pc, #224]	@ (8003e14 <HAL_I2C_MspInit+0x1bc>)
 8003d34:	4a38      	ldr	r2, [pc, #224]	@ (8003e18 <HAL_I2C_MspInit+0x1c0>)
 8003d36:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8003d38:	4b36      	ldr	r3, [pc, #216]	@ (8003e14 <HAL_I2C_MspInit+0x1bc>)
 8003d3a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003d3e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d40:	4b34      	ldr	r3, [pc, #208]	@ (8003e14 <HAL_I2C_MspInit+0x1bc>)
 8003d42:	2240      	movs	r2, #64	@ 0x40
 8003d44:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d46:	4b33      	ldr	r3, [pc, #204]	@ (8003e14 <HAL_I2C_MspInit+0x1bc>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003d4c:	4b31      	ldr	r3, [pc, #196]	@ (8003e14 <HAL_I2C_MspInit+0x1bc>)
 8003d4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d52:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d54:	4b2f      	ldr	r3, [pc, #188]	@ (8003e14 <HAL_I2C_MspInit+0x1bc>)
 8003d56:	2200      	movs	r2, #0
 8003d58:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d5a:	4b2e      	ldr	r3, [pc, #184]	@ (8003e14 <HAL_I2C_MspInit+0x1bc>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8003d60:	4b2c      	ldr	r3, [pc, #176]	@ (8003e14 <HAL_I2C_MspInit+0x1bc>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003d66:	4b2b      	ldr	r3, [pc, #172]	@ (8003e14 <HAL_I2C_MspInit+0x1bc>)
 8003d68:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003d6c:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d6e:	4b29      	ldr	r3, [pc, #164]	@ (8003e14 <HAL_I2C_MspInit+0x1bc>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8003d74:	4827      	ldr	r0, [pc, #156]	@ (8003e14 <HAL_I2C_MspInit+0x1bc>)
 8003d76:	f000 ff5b 	bl	8004c30 <HAL_DMA_Init>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d001      	beq.n	8003d84 <HAL_I2C_MspInit+0x12c>
    {
      Error_Handler();
 8003d80:	f7ff ff3c 	bl	8003bfc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4a23      	ldr	r2, [pc, #140]	@ (8003e14 <HAL_I2C_MspInit+0x1bc>)
 8003d88:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d8a:	4a22      	ldr	r2, [pc, #136]	@ (8003e14 <HAL_I2C_MspInit+0x1bc>)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003d90:	e031      	b.n	8003df6 <HAL_I2C_MspInit+0x19e>
  else if(hi2c->Instance==I2C2)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a21      	ldr	r2, [pc, #132]	@ (8003e1c <HAL_I2C_MspInit+0x1c4>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d12c      	bne.n	8003df6 <HAL_I2C_MspInit+0x19e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	613b      	str	r3, [r7, #16]
 8003da0:	4b18      	ldr	r3, [pc, #96]	@ (8003e04 <HAL_I2C_MspInit+0x1ac>)
 8003da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003da4:	4a17      	ldr	r2, [pc, #92]	@ (8003e04 <HAL_I2C_MspInit+0x1ac>)
 8003da6:	f043 0302 	orr.w	r3, r3, #2
 8003daa:	6313      	str	r3, [r2, #48]	@ 0x30
 8003dac:	4b15      	ldr	r3, [pc, #84]	@ (8003e04 <HAL_I2C_MspInit+0x1ac>)
 8003dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003db0:	f003 0302 	and.w	r3, r3, #2
 8003db4:	613b      	str	r3, [r7, #16]
 8003db6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003db8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003dbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003dbe:	2312      	movs	r3, #18
 8003dc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003dca:	2304      	movs	r3, #4
 8003dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dce:	f107 031c 	add.w	r3, r7, #28
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	480c      	ldr	r0, [pc, #48]	@ (8003e08 <HAL_I2C_MspInit+0x1b0>)
 8003dd6:	f001 fb8b 	bl	80054f0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003dda:	2300      	movs	r3, #0
 8003ddc:	60fb      	str	r3, [r7, #12]
 8003dde:	4b09      	ldr	r3, [pc, #36]	@ (8003e04 <HAL_I2C_MspInit+0x1ac>)
 8003de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de2:	4a08      	ldr	r2, [pc, #32]	@ (8003e04 <HAL_I2C_MspInit+0x1ac>)
 8003de4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003de8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dea:	4b06      	ldr	r3, [pc, #24]	@ (8003e04 <HAL_I2C_MspInit+0x1ac>)
 8003dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003df2:	60fb      	str	r3, [r7, #12]
 8003df4:	68fb      	ldr	r3, [r7, #12]
}
 8003df6:	bf00      	nop
 8003df8:	3730      	adds	r7, #48	@ 0x30
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	40005400 	.word	0x40005400
 8003e04:	40023800 	.word	0x40023800
 8003e08:	40020400 	.word	0x40020400
 8003e0c:	200005b8 	.word	0x200005b8
 8003e10:	40026010 	.word	0x40026010
 8003e14:	20000618 	.word	0x20000618
 8003e18:	400260b8 	.word	0x400260b8
 8003e1c:	40005800 	.word	0x40005800

08003e20 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a1a      	ldr	r2, [pc, #104]	@ (8003e98 <HAL_I2C_MspDeInit+0x78>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d118      	bne.n	8003e64 <HAL_I2C_MspDeInit+0x44>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8003e32:	4b1a      	ldr	r3, [pc, #104]	@ (8003e9c <HAL_I2C_MspDeInit+0x7c>)
 8003e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e36:	4a19      	ldr	r2, [pc, #100]	@ (8003e9c <HAL_I2C_MspDeInit+0x7c>)
 8003e38:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003e3c:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8003e3e:	2140      	movs	r1, #64	@ 0x40
 8003e40:	4817      	ldr	r0, [pc, #92]	@ (8003ea0 <HAL_I2C_MspDeInit+0x80>)
 8003e42:	f001 fcf1 	bl	8005828 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8003e46:	2180      	movs	r1, #128	@ 0x80
 8003e48:	4815      	ldr	r0, [pc, #84]	@ (8003ea0 <HAL_I2C_MspDeInit+0x80>)
 8003e4a:	f001 fced 	bl	8005828 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmarx);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e52:	4618      	mov	r0, r3
 8003e54:	f000 ff9a 	bl	8004d8c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmatx);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f000 ff95 	bl	8004d8c <HAL_DMA_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8003e62:	e014      	b.n	8003e8e <HAL_I2C_MspDeInit+0x6e>
  else if(hi2c->Instance==I2C2)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a0e      	ldr	r2, [pc, #56]	@ (8003ea4 <HAL_I2C_MspDeInit+0x84>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d10f      	bne.n	8003e8e <HAL_I2C_MspDeInit+0x6e>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8003e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8003e9c <HAL_I2C_MspDeInit+0x7c>)
 8003e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e72:	4a0a      	ldr	r2, [pc, #40]	@ (8003e9c <HAL_I2C_MspDeInit+0x7c>)
 8003e74:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003e78:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8003e7a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003e7e:	4808      	ldr	r0, [pc, #32]	@ (8003ea0 <HAL_I2C_MspDeInit+0x80>)
 8003e80:	f001 fcd2 	bl	8005828 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8003e84:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003e88:	4805      	ldr	r0, [pc, #20]	@ (8003ea0 <HAL_I2C_MspDeInit+0x80>)
 8003e8a:	f001 fccd 	bl	8005828 <HAL_GPIO_DeInit>
}
 8003e8e:	bf00      	nop
 8003e90:	3708      	adds	r7, #8
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	40005400 	.word	0x40005400
 8003e9c:	40023800 	.word	0x40023800
 8003ea0:	40020400 	.word	0x40020400
 8003ea4:	40005800 	.word	0x40005800

08003ea8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b08a      	sub	sp, #40	@ 0x28
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003eb0:	f107 0314 	add.w	r3, r7, #20
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	601a      	str	r2, [r3, #0]
 8003eb8:	605a      	str	r2, [r3, #4]
 8003eba:	609a      	str	r2, [r3, #8]
 8003ebc:	60da      	str	r2, [r3, #12]
 8003ebe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a19      	ldr	r2, [pc, #100]	@ (8003f2c <HAL_SPI_MspInit+0x84>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d12c      	bne.n	8003f24 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003eca:	2300      	movs	r3, #0
 8003ecc:	613b      	str	r3, [r7, #16]
 8003ece:	4b18      	ldr	r3, [pc, #96]	@ (8003f30 <HAL_SPI_MspInit+0x88>)
 8003ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed2:	4a17      	ldr	r2, [pc, #92]	@ (8003f30 <HAL_SPI_MspInit+0x88>)
 8003ed4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ed8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003eda:	4b15      	ldr	r3, [pc, #84]	@ (8003f30 <HAL_SPI_MspInit+0x88>)
 8003edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ede:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ee2:	613b      	str	r3, [r7, #16]
 8003ee4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	60fb      	str	r3, [r7, #12]
 8003eea:	4b11      	ldr	r3, [pc, #68]	@ (8003f30 <HAL_SPI_MspInit+0x88>)
 8003eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eee:	4a10      	ldr	r2, [pc, #64]	@ (8003f30 <HAL_SPI_MspInit+0x88>)
 8003ef0:	f043 0304 	orr.w	r3, r3, #4
 8003ef4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8003f30 <HAL_SPI_MspInit+0x88>)
 8003ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003efa:	f003 0304 	and.w	r3, r3, #4
 8003efe:	60fb      	str	r3, [r7, #12]
 8003f00:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003f02:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8003f06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f08:	2302      	movs	r3, #2
 8003f0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f10:	2303      	movs	r3, #3
 8003f12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003f14:	2306      	movs	r3, #6
 8003f16:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f18:	f107 0314 	add.w	r3, r7, #20
 8003f1c:	4619      	mov	r1, r3
 8003f1e:	4805      	ldr	r0, [pc, #20]	@ (8003f34 <HAL_SPI_MspInit+0x8c>)
 8003f20:	f001 fae6 	bl	80054f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003f24:	bf00      	nop
 8003f26:	3728      	adds	r7, #40	@ 0x28
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	40003c00 	.word	0x40003c00
 8003f30:	40023800 	.word	0x40023800
 8003f34:	40020800 	.word	0x40020800

08003f38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a22      	ldr	r2, [pc, #136]	@ (8003fd0 <HAL_TIM_Base_MspInit+0x98>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d10e      	bne.n	8003f68 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	617b      	str	r3, [r7, #20]
 8003f4e:	4b21      	ldr	r3, [pc, #132]	@ (8003fd4 <HAL_TIM_Base_MspInit+0x9c>)
 8003f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f52:	4a20      	ldr	r2, [pc, #128]	@ (8003fd4 <HAL_TIM_Base_MspInit+0x9c>)
 8003f54:	f043 0301 	orr.w	r3, r3, #1
 8003f58:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f5a:	4b1e      	ldr	r3, [pc, #120]	@ (8003fd4 <HAL_TIM_Base_MspInit+0x9c>)
 8003f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	617b      	str	r3, [r7, #20]
 8003f64:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003f66:	e02e      	b.n	8003fc6 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f70:	d10e      	bne.n	8003f90 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003f72:	2300      	movs	r3, #0
 8003f74:	613b      	str	r3, [r7, #16]
 8003f76:	4b17      	ldr	r3, [pc, #92]	@ (8003fd4 <HAL_TIM_Base_MspInit+0x9c>)
 8003f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7a:	4a16      	ldr	r2, [pc, #88]	@ (8003fd4 <HAL_TIM_Base_MspInit+0x9c>)
 8003f7c:	f043 0301 	orr.w	r3, r3, #1
 8003f80:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f82:	4b14      	ldr	r3, [pc, #80]	@ (8003fd4 <HAL_TIM_Base_MspInit+0x9c>)
 8003f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	613b      	str	r3, [r7, #16]
 8003f8c:	693b      	ldr	r3, [r7, #16]
}
 8003f8e:	e01a      	b.n	8003fc6 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM4)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a10      	ldr	r2, [pc, #64]	@ (8003fd8 <HAL_TIM_Base_MspInit+0xa0>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d115      	bne.n	8003fc6 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	60fb      	str	r3, [r7, #12]
 8003f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003fd4 <HAL_TIM_Base_MspInit+0x9c>)
 8003fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa2:	4a0c      	ldr	r2, [pc, #48]	@ (8003fd4 <HAL_TIM_Base_MspInit+0x9c>)
 8003fa4:	f043 0304 	orr.w	r3, r3, #4
 8003fa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003faa:	4b0a      	ldr	r3, [pc, #40]	@ (8003fd4 <HAL_TIM_Base_MspInit+0x9c>)
 8003fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fae:	f003 0304 	and.w	r3, r3, #4
 8003fb2:	60fb      	str	r3, [r7, #12]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	2100      	movs	r1, #0
 8003fba:	201e      	movs	r0, #30
 8003fbc:	f000 fe01 	bl	8004bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003fc0:	201e      	movs	r0, #30
 8003fc2:	f000 fe1a 	bl	8004bfa <HAL_NVIC_EnableIRQ>
}
 8003fc6:	bf00      	nop
 8003fc8:	3718      	adds	r7, #24
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	40010000 	.word	0x40010000
 8003fd4:	40023800 	.word	0x40023800
 8003fd8:	40000800 	.word	0x40000800

08003fdc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b085      	sub	sp, #20
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a0b      	ldr	r2, [pc, #44]	@ (8004018 <HAL_TIM_PWM_MspInit+0x3c>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d10d      	bne.n	800400a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003fee:	2300      	movs	r3, #0
 8003ff0:	60fb      	str	r3, [r7, #12]
 8003ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800401c <HAL_TIM_PWM_MspInit+0x40>)
 8003ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff6:	4a09      	ldr	r2, [pc, #36]	@ (800401c <HAL_TIM_PWM_MspInit+0x40>)
 8003ff8:	f043 0302 	orr.w	r3, r3, #2
 8003ffc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ffe:	4b07      	ldr	r3, [pc, #28]	@ (800401c <HAL_TIM_PWM_MspInit+0x40>)
 8004000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004002:	f003 0302 	and.w	r3, r3, #2
 8004006:	60fb      	str	r3, [r7, #12]
 8004008:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800400a:	bf00      	nop
 800400c:	3714      	adds	r7, #20
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop
 8004018:	40000400 	.word	0x40000400
 800401c:	40023800 	.word	0x40023800

08004020 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b08a      	sub	sp, #40	@ 0x28
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004028:	f107 0314 	add.w	r3, r7, #20
 800402c:	2200      	movs	r2, #0
 800402e:	601a      	str	r2, [r3, #0]
 8004030:	605a      	str	r2, [r3, #4]
 8004032:	609a      	str	r2, [r3, #8]
 8004034:	60da      	str	r2, [r3, #12]
 8004036:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a21      	ldr	r2, [pc, #132]	@ (80040c4 <HAL_TIM_MspPostInit+0xa4>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d13b      	bne.n	80040ba <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004042:	2300      	movs	r3, #0
 8004044:	613b      	str	r3, [r7, #16]
 8004046:	4b20      	ldr	r3, [pc, #128]	@ (80040c8 <HAL_TIM_MspPostInit+0xa8>)
 8004048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800404a:	4a1f      	ldr	r2, [pc, #124]	@ (80040c8 <HAL_TIM_MspPostInit+0xa8>)
 800404c:	f043 0301 	orr.w	r3, r3, #1
 8004050:	6313      	str	r3, [r2, #48]	@ 0x30
 8004052:	4b1d      	ldr	r3, [pc, #116]	@ (80040c8 <HAL_TIM_MspPostInit+0xa8>)
 8004054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004056:	f003 0301 	and.w	r3, r3, #1
 800405a:	613b      	str	r3, [r7, #16]
 800405c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800405e:	2300      	movs	r3, #0
 8004060:	60fb      	str	r3, [r7, #12]
 8004062:	4b19      	ldr	r3, [pc, #100]	@ (80040c8 <HAL_TIM_MspPostInit+0xa8>)
 8004064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004066:	4a18      	ldr	r2, [pc, #96]	@ (80040c8 <HAL_TIM_MspPostInit+0xa8>)
 8004068:	f043 0302 	orr.w	r3, r3, #2
 800406c:	6313      	str	r3, [r2, #48]	@ 0x30
 800406e:	4b16      	ldr	r3, [pc, #88]	@ (80040c8 <HAL_TIM_MspPostInit+0xa8>)
 8004070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004072:	f003 0302 	and.w	r3, r3, #2
 8004076:	60fb      	str	r3, [r7, #12]
 8004078:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800407a:	23c0      	movs	r3, #192	@ 0xc0
 800407c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800407e:	2302      	movs	r3, #2
 8004080:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004082:	2300      	movs	r3, #0
 8004084:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004086:	2300      	movs	r3, #0
 8004088:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800408a:	2302      	movs	r3, #2
 800408c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800408e:	f107 0314 	add.w	r3, r7, #20
 8004092:	4619      	mov	r1, r3
 8004094:	480d      	ldr	r0, [pc, #52]	@ (80040cc <HAL_TIM_MspPostInit+0xac>)
 8004096:	f001 fa2b 	bl	80054f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800409a:	2303      	movs	r3, #3
 800409c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800409e:	2302      	movs	r3, #2
 80040a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a2:	2300      	movs	r3, #0
 80040a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040a6:	2300      	movs	r3, #0
 80040a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80040aa:	2302      	movs	r3, #2
 80040ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040ae:	f107 0314 	add.w	r3, r7, #20
 80040b2:	4619      	mov	r1, r3
 80040b4:	4806      	ldr	r0, [pc, #24]	@ (80040d0 <HAL_TIM_MspPostInit+0xb0>)
 80040b6:	f001 fa1b 	bl	80054f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80040ba:	bf00      	nop
 80040bc:	3728      	adds	r7, #40	@ 0x28
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	40000400 	.word	0x40000400
 80040c8:	40023800 	.word	0x40023800
 80040cc:	40020000 	.word	0x40020000
 80040d0:	40020400 	.word	0x40020400

080040d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b08c      	sub	sp, #48	@ 0x30
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040dc:	f107 031c 	add.w	r3, r7, #28
 80040e0:	2200      	movs	r2, #0
 80040e2:	601a      	str	r2, [r3, #0]
 80040e4:	605a      	str	r2, [r3, #4]
 80040e6:	609a      	str	r2, [r3, #8]
 80040e8:	60da      	str	r2, [r3, #12]
 80040ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a99      	ldr	r2, [pc, #612]	@ (8004358 <HAL_UART_MspInit+0x284>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	f040 8093 	bne.w	800421e <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80040f8:	2300      	movs	r3, #0
 80040fa:	61bb      	str	r3, [r7, #24]
 80040fc:	4b97      	ldr	r3, [pc, #604]	@ (800435c <HAL_UART_MspInit+0x288>)
 80040fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004100:	4a96      	ldr	r2, [pc, #600]	@ (800435c <HAL_UART_MspInit+0x288>)
 8004102:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004106:	6413      	str	r3, [r2, #64]	@ 0x40
 8004108:	4b94      	ldr	r3, [pc, #592]	@ (800435c <HAL_UART_MspInit+0x288>)
 800410a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004110:	61bb      	str	r3, [r7, #24]
 8004112:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004114:	2300      	movs	r3, #0
 8004116:	617b      	str	r3, [r7, #20]
 8004118:	4b90      	ldr	r3, [pc, #576]	@ (800435c <HAL_UART_MspInit+0x288>)
 800411a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800411c:	4a8f      	ldr	r2, [pc, #572]	@ (800435c <HAL_UART_MspInit+0x288>)
 800411e:	f043 0301 	orr.w	r3, r3, #1
 8004122:	6313      	str	r3, [r2, #48]	@ 0x30
 8004124:	4b8d      	ldr	r3, [pc, #564]	@ (800435c <HAL_UART_MspInit+0x288>)
 8004126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004128:	f003 0301 	and.w	r3, r3, #1
 800412c:	617b      	str	r3, [r7, #20]
 800412e:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004130:	230c      	movs	r3, #12
 8004132:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004134:	2302      	movs	r3, #2
 8004136:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004138:	2300      	movs	r3, #0
 800413a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800413c:	2303      	movs	r3, #3
 800413e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004140:	2307      	movs	r3, #7
 8004142:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004144:	f107 031c 	add.w	r3, r7, #28
 8004148:	4619      	mov	r1, r3
 800414a:	4885      	ldr	r0, [pc, #532]	@ (8004360 <HAL_UART_MspInit+0x28c>)
 800414c:	f001 f9d0 	bl	80054f0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004150:	4b84      	ldr	r3, [pc, #528]	@ (8004364 <HAL_UART_MspInit+0x290>)
 8004152:	4a85      	ldr	r2, [pc, #532]	@ (8004368 <HAL_UART_MspInit+0x294>)
 8004154:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004156:	4b83      	ldr	r3, [pc, #524]	@ (8004364 <HAL_UART_MspInit+0x290>)
 8004158:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800415c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800415e:	4b81      	ldr	r3, [pc, #516]	@ (8004364 <HAL_UART_MspInit+0x290>)
 8004160:	2200      	movs	r2, #0
 8004162:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004164:	4b7f      	ldr	r3, [pc, #508]	@ (8004364 <HAL_UART_MspInit+0x290>)
 8004166:	2200      	movs	r2, #0
 8004168:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800416a:	4b7e      	ldr	r3, [pc, #504]	@ (8004364 <HAL_UART_MspInit+0x290>)
 800416c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004170:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004172:	4b7c      	ldr	r3, [pc, #496]	@ (8004364 <HAL_UART_MspInit+0x290>)
 8004174:	2200      	movs	r2, #0
 8004176:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004178:	4b7a      	ldr	r3, [pc, #488]	@ (8004364 <HAL_UART_MspInit+0x290>)
 800417a:	2200      	movs	r2, #0
 800417c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800417e:	4b79      	ldr	r3, [pc, #484]	@ (8004364 <HAL_UART_MspInit+0x290>)
 8004180:	2200      	movs	r2, #0
 8004182:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004184:	4b77      	ldr	r3, [pc, #476]	@ (8004364 <HAL_UART_MspInit+0x290>)
 8004186:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800418a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800418c:	4b75      	ldr	r3, [pc, #468]	@ (8004364 <HAL_UART_MspInit+0x290>)
 800418e:	2200      	movs	r2, #0
 8004190:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004192:	4874      	ldr	r0, [pc, #464]	@ (8004364 <HAL_UART_MspInit+0x290>)
 8004194:	f000 fd4c 	bl	8004c30 <HAL_DMA_Init>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800419e:	f7ff fd2d 	bl	8003bfc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a6f      	ldr	r2, [pc, #444]	@ (8004364 <HAL_UART_MspInit+0x290>)
 80041a6:	639a      	str	r2, [r3, #56]	@ 0x38
 80041a8:	4a6e      	ldr	r2, [pc, #440]	@ (8004364 <HAL_UART_MspInit+0x290>)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80041ae:	4b6f      	ldr	r3, [pc, #444]	@ (800436c <HAL_UART_MspInit+0x298>)
 80041b0:	4a6f      	ldr	r2, [pc, #444]	@ (8004370 <HAL_UART_MspInit+0x29c>)
 80041b2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80041b4:	4b6d      	ldr	r3, [pc, #436]	@ (800436c <HAL_UART_MspInit+0x298>)
 80041b6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80041ba:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80041bc:	4b6b      	ldr	r3, [pc, #428]	@ (800436c <HAL_UART_MspInit+0x298>)
 80041be:	2240      	movs	r2, #64	@ 0x40
 80041c0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80041c2:	4b6a      	ldr	r3, [pc, #424]	@ (800436c <HAL_UART_MspInit+0x298>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80041c8:	4b68      	ldr	r3, [pc, #416]	@ (800436c <HAL_UART_MspInit+0x298>)
 80041ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80041ce:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80041d0:	4b66      	ldr	r3, [pc, #408]	@ (800436c <HAL_UART_MspInit+0x298>)
 80041d2:	2200      	movs	r2, #0
 80041d4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80041d6:	4b65      	ldr	r3, [pc, #404]	@ (800436c <HAL_UART_MspInit+0x298>)
 80041d8:	2200      	movs	r2, #0
 80041da:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80041dc:	4b63      	ldr	r3, [pc, #396]	@ (800436c <HAL_UART_MspInit+0x298>)
 80041de:	2200      	movs	r2, #0
 80041e0:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80041e2:	4b62      	ldr	r3, [pc, #392]	@ (800436c <HAL_UART_MspInit+0x298>)
 80041e4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80041e8:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80041ea:	4b60      	ldr	r3, [pc, #384]	@ (800436c <HAL_UART_MspInit+0x298>)
 80041ec:	2200      	movs	r2, #0
 80041ee:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80041f0:	485e      	ldr	r0, [pc, #376]	@ (800436c <HAL_UART_MspInit+0x298>)
 80041f2:	f000 fd1d 	bl	8004c30 <HAL_DMA_Init>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d001      	beq.n	8004200 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 80041fc:	f7ff fcfe 	bl	8003bfc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	4a5a      	ldr	r2, [pc, #360]	@ (800436c <HAL_UART_MspInit+0x298>)
 8004204:	635a      	str	r2, [r3, #52]	@ 0x34
 8004206:	4a59      	ldr	r2, [pc, #356]	@ (800436c <HAL_UART_MspInit+0x298>)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800420c:	2200      	movs	r2, #0
 800420e:	2100      	movs	r1, #0
 8004210:	2026      	movs	r0, #38	@ 0x26
 8004212:	f000 fcd6 	bl	8004bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004216:	2026      	movs	r0, #38	@ 0x26
 8004218:	f000 fcef 	bl	8004bfa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800421c:	e097      	b.n	800434e <HAL_UART_MspInit+0x27a>
  else if(huart->Instance==USART3)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a54      	ldr	r2, [pc, #336]	@ (8004374 <HAL_UART_MspInit+0x2a0>)
 8004224:	4293      	cmp	r3, r2
 8004226:	f040 8092 	bne.w	800434e <HAL_UART_MspInit+0x27a>
    __HAL_RCC_USART3_CLK_ENABLE();
 800422a:	2300      	movs	r3, #0
 800422c:	613b      	str	r3, [r7, #16]
 800422e:	4b4b      	ldr	r3, [pc, #300]	@ (800435c <HAL_UART_MspInit+0x288>)
 8004230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004232:	4a4a      	ldr	r2, [pc, #296]	@ (800435c <HAL_UART_MspInit+0x288>)
 8004234:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004238:	6413      	str	r3, [r2, #64]	@ 0x40
 800423a:	4b48      	ldr	r3, [pc, #288]	@ (800435c <HAL_UART_MspInit+0x288>)
 800423c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004242:	613b      	str	r3, [r7, #16]
 8004244:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004246:	2300      	movs	r3, #0
 8004248:	60fb      	str	r3, [r7, #12]
 800424a:	4b44      	ldr	r3, [pc, #272]	@ (800435c <HAL_UART_MspInit+0x288>)
 800424c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800424e:	4a43      	ldr	r2, [pc, #268]	@ (800435c <HAL_UART_MspInit+0x288>)
 8004250:	f043 0308 	orr.w	r3, r3, #8
 8004254:	6313      	str	r3, [r2, #48]	@ 0x30
 8004256:	4b41      	ldr	r3, [pc, #260]	@ (800435c <HAL_UART_MspInit+0x288>)
 8004258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800425a:	f003 0308 	and.w	r3, r3, #8
 800425e:	60fb      	str	r3, [r7, #12]
 8004260:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004262:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004266:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004268:	2302      	movs	r3, #2
 800426a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800426c:	2300      	movs	r3, #0
 800426e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004270:	2303      	movs	r3, #3
 8004272:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004274:	2307      	movs	r3, #7
 8004276:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004278:	f107 031c 	add.w	r3, r7, #28
 800427c:	4619      	mov	r1, r3
 800427e:	483e      	ldr	r0, [pc, #248]	@ (8004378 <HAL_UART_MspInit+0x2a4>)
 8004280:	f001 f936 	bl	80054f0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8004284:	4b3d      	ldr	r3, [pc, #244]	@ (800437c <HAL_UART_MspInit+0x2a8>)
 8004286:	4a3e      	ldr	r2, [pc, #248]	@ (8004380 <HAL_UART_MspInit+0x2ac>)
 8004288:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800428a:	4b3c      	ldr	r3, [pc, #240]	@ (800437c <HAL_UART_MspInit+0x2a8>)
 800428c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004290:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004292:	4b3a      	ldr	r3, [pc, #232]	@ (800437c <HAL_UART_MspInit+0x2a8>)
 8004294:	2200      	movs	r2, #0
 8004296:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004298:	4b38      	ldr	r3, [pc, #224]	@ (800437c <HAL_UART_MspInit+0x2a8>)
 800429a:	2200      	movs	r2, #0
 800429c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800429e:	4b37      	ldr	r3, [pc, #220]	@ (800437c <HAL_UART_MspInit+0x2a8>)
 80042a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80042a4:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80042a6:	4b35      	ldr	r3, [pc, #212]	@ (800437c <HAL_UART_MspInit+0x2a8>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80042ac:	4b33      	ldr	r3, [pc, #204]	@ (800437c <HAL_UART_MspInit+0x2a8>)
 80042ae:	2200      	movs	r2, #0
 80042b0:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80042b2:	4b32      	ldr	r3, [pc, #200]	@ (800437c <HAL_UART_MspInit+0x2a8>)
 80042b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80042b8:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80042ba:	4b30      	ldr	r3, [pc, #192]	@ (800437c <HAL_UART_MspInit+0x2a8>)
 80042bc:	2200      	movs	r2, #0
 80042be:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80042c0:	4b2e      	ldr	r3, [pc, #184]	@ (800437c <HAL_UART_MspInit+0x2a8>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80042c6:	482d      	ldr	r0, [pc, #180]	@ (800437c <HAL_UART_MspInit+0x2a8>)
 80042c8:	f000 fcb2 	bl	8004c30 <HAL_DMA_Init>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d001      	beq.n	80042d6 <HAL_UART_MspInit+0x202>
      Error_Handler();
 80042d2:	f7ff fc93 	bl	8003bfc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a28      	ldr	r2, [pc, #160]	@ (800437c <HAL_UART_MspInit+0x2a8>)
 80042da:	639a      	str	r2, [r3, #56]	@ 0x38
 80042dc:	4a27      	ldr	r2, [pc, #156]	@ (800437c <HAL_UART_MspInit+0x2a8>)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80042e2:	4b28      	ldr	r3, [pc, #160]	@ (8004384 <HAL_UART_MspInit+0x2b0>)
 80042e4:	4a28      	ldr	r2, [pc, #160]	@ (8004388 <HAL_UART_MspInit+0x2b4>)
 80042e6:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80042e8:	4b26      	ldr	r3, [pc, #152]	@ (8004384 <HAL_UART_MspInit+0x2b0>)
 80042ea:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80042ee:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80042f0:	4b24      	ldr	r3, [pc, #144]	@ (8004384 <HAL_UART_MspInit+0x2b0>)
 80042f2:	2240      	movs	r2, #64	@ 0x40
 80042f4:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80042f6:	4b23      	ldr	r3, [pc, #140]	@ (8004384 <HAL_UART_MspInit+0x2b0>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80042fc:	4b21      	ldr	r3, [pc, #132]	@ (8004384 <HAL_UART_MspInit+0x2b0>)
 80042fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004302:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004304:	4b1f      	ldr	r3, [pc, #124]	@ (8004384 <HAL_UART_MspInit+0x2b0>)
 8004306:	2200      	movs	r2, #0
 8004308:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800430a:	4b1e      	ldr	r3, [pc, #120]	@ (8004384 <HAL_UART_MspInit+0x2b0>)
 800430c:	2200      	movs	r2, #0
 800430e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004310:	4b1c      	ldr	r3, [pc, #112]	@ (8004384 <HAL_UART_MspInit+0x2b0>)
 8004312:	2200      	movs	r2, #0
 8004314:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004316:	4b1b      	ldr	r3, [pc, #108]	@ (8004384 <HAL_UART_MspInit+0x2b0>)
 8004318:	2200      	movs	r2, #0
 800431a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800431c:	4b19      	ldr	r3, [pc, #100]	@ (8004384 <HAL_UART_MspInit+0x2b0>)
 800431e:	2200      	movs	r2, #0
 8004320:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004322:	4818      	ldr	r0, [pc, #96]	@ (8004384 <HAL_UART_MspInit+0x2b0>)
 8004324:	f000 fc84 	bl	8004c30 <HAL_DMA_Init>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d001      	beq.n	8004332 <HAL_UART_MspInit+0x25e>
      Error_Handler();
 800432e:	f7ff fc65 	bl	8003bfc <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a13      	ldr	r2, [pc, #76]	@ (8004384 <HAL_UART_MspInit+0x2b0>)
 8004336:	635a      	str	r2, [r3, #52]	@ 0x34
 8004338:	4a12      	ldr	r2, [pc, #72]	@ (8004384 <HAL_UART_MspInit+0x2b0>)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 800433e:	2200      	movs	r2, #0
 8004340:	2101      	movs	r1, #1
 8004342:	2027      	movs	r0, #39	@ 0x27
 8004344:	f000 fc3d 	bl	8004bc2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004348:	2027      	movs	r0, #39	@ 0x27
 800434a:	f000 fc56 	bl	8004bfa <HAL_NVIC_EnableIRQ>
}
 800434e:	bf00      	nop
 8004350:	3730      	adds	r7, #48	@ 0x30
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	40004400 	.word	0x40004400
 800435c:	40023800 	.word	0x40023800
 8004360:	40020000 	.word	0x40020000
 8004364:	20000878 	.word	0x20000878
 8004368:	40026088 	.word	0x40026088
 800436c:	200008d8 	.word	0x200008d8
 8004370:	400260a0 	.word	0x400260a0
 8004374:	40004800 	.word	0x40004800
 8004378:	40020c00 	.word	0x40020c00
 800437c:	20000938 	.word	0x20000938
 8004380:	40026028 	.word	0x40026028
 8004384:	20000998 	.word	0x20000998
 8004388:	40026058 	.word	0x40026058

0800438c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800438c:	b480      	push	{r7}
 800438e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004390:	bf00      	nop
 8004392:	e7fd      	b.n	8004390 <NMI_Handler+0x4>

08004394 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004394:	b480      	push	{r7}
 8004396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004398:	bf00      	nop
 800439a:	e7fd      	b.n	8004398 <HardFault_Handler+0x4>

0800439c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800439c:	b480      	push	{r7}
 800439e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80043a0:	bf00      	nop
 80043a2:	e7fd      	b.n	80043a0 <MemManage_Handler+0x4>

080043a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80043a4:	b480      	push	{r7}
 80043a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80043a8:	bf00      	nop
 80043aa:	e7fd      	b.n	80043a8 <BusFault_Handler+0x4>

080043ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80043b0:	bf00      	nop
 80043b2:	e7fd      	b.n	80043b0 <UsageFault_Handler+0x4>

080043b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80043b4:	b480      	push	{r7}
 80043b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80043b8:	bf00      	nop
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr

080043c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80043c2:	b480      	push	{r7}
 80043c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80043c6:	bf00      	nop
 80043c8:	46bd      	mov	sp, r7
 80043ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ce:	4770      	bx	lr

080043d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80043d0:	b480      	push	{r7}
 80043d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80043d4:	bf00      	nop
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr

080043de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80043de:	b580      	push	{r7, lr}
 80043e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80043e2:	f000 facf 	bl	8004984 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80043e6:	bf00      	nop
 80043e8:	bd80      	pop	{r7, pc}
	...

080043ec <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80043f0:	4802      	ldr	r0, [pc, #8]	@ (80043fc <DMA1_Stream0_IRQHandler+0x10>)
 80043f2:	f000 fe13 	bl	800501c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80043f6:	bf00      	nop
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	200005b8 	.word	0x200005b8

08004400 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004404:	4802      	ldr	r0, [pc, #8]	@ (8004410 <DMA1_Stream1_IRQHandler+0x10>)
 8004406:	f000 fe09 	bl	800501c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800440a:	bf00      	nop
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	20000938 	.word	0x20000938

08004414 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004418:	4802      	ldr	r0, [pc, #8]	@ (8004424 <DMA1_Stream3_IRQHandler+0x10>)
 800441a:	f000 fdff 	bl	800501c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800441e:	bf00      	nop
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	20000998 	.word	0x20000998

08004428 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800442c:	4802      	ldr	r0, [pc, #8]	@ (8004438 <DMA1_Stream5_IRQHandler+0x10>)
 800442e:	f000 fdf5 	bl	800501c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004432:	bf00      	nop
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	20000878 	.word	0x20000878

0800443c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004440:	4802      	ldr	r0, [pc, #8]	@ (800444c <DMA1_Stream6_IRQHandler+0x10>)
 8004442:	f000 fdeb 	bl	800501c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004446:	bf00      	nop
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	200008d8 	.word	0x200008d8

08004450 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004454:	4802      	ldr	r0, [pc, #8]	@ (8004460 <TIM4_IRQHandler+0x10>)
 8004456:	f003 fa25 	bl	80078a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800445a:	bf00      	nop
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	200007a8 	.word	0x200007a8

08004464 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004468:	4802      	ldr	r0, [pc, #8]	@ (8004474 <USART2_IRQHandler+0x10>)
 800446a:	f004 f9d7 	bl	800881c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800446e:	bf00      	nop
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	200007f0 	.word	0x200007f0

08004478 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800447c:	4802      	ldr	r0, [pc, #8]	@ (8004488 <USART3_IRQHandler+0x10>)
 800447e:	f004 f9cd 	bl	800881c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004482:	bf00      	nop
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	20000834 	.word	0x20000834

0800448c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8004490:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004494:	f001 fade 	bl	8005a54 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004498:	bf00      	nop
 800449a:	bd80      	pop	{r7, pc}

0800449c <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80044a0:	4802      	ldr	r0, [pc, #8]	@ (80044ac <DMA1_Stream7_IRQHandler+0x10>)
 80044a2:	f000 fdbb 	bl	800501c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80044a6:	bf00      	nop
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	20000618 	.word	0x20000618

080044b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80044b0:	b480      	push	{r7}
 80044b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80044b4:	4b06      	ldr	r3, [pc, #24]	@ (80044d0 <SystemInit+0x20>)
 80044b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ba:	4a05      	ldr	r2, [pc, #20]	@ (80044d0 <SystemInit+0x20>)
 80044bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80044c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80044c4:	bf00      	nop
 80044c6:	46bd      	mov	sp, r7
 80044c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	e000ed00 	.word	0xe000ed00

080044d4 <twiSend>:

#include "stm32f4xx_hal.h"
#include "wire.h"
#include "DelayUs.h"
void twiSend(uint8_t address, uint8_t command, uint8_t length)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	4603      	mov	r3, r0
 80044dc:	71fb      	strb	r3, [r7, #7]
 80044de:	460b      	mov	r3, r1
 80044e0:	71bb      	strb	r3, [r7, #6]
 80044e2:	4613      	mov	r3, r2
 80044e4:	717b      	strb	r3, [r7, #5]
    I2C2->CR1 |= I2C_CR1_START; //START condition
 80044e6:	4b22      	ldr	r3, [pc, #136]	@ (8004570 <twiSend+0x9c>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a21      	ldr	r2, [pc, #132]	@ (8004570 <twiSend+0x9c>)
 80044ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044f0:	6013      	str	r3, [r2, #0]
    while(!(I2C2->SR1 & I2C_SR1_SB));
 80044f2:	bf00      	nop
 80044f4:	4b1e      	ldr	r3, [pc, #120]	@ (8004570 <twiSend+0x9c>)
 80044f6:	695b      	ldr	r3, [r3, #20]
 80044f8:	f003 0301 	and.w	r3, r3, #1
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d0f9      	beq.n	80044f4 <twiSend+0x20>
    I2C2->DR=(address<<1|0); //sending address of the device, 0 = sending
 8004500:	79fb      	ldrb	r3, [r7, #7]
 8004502:	4a1b      	ldr	r2, [pc, #108]	@ (8004570 <twiSend+0x9c>)
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	6113      	str	r3, [r2, #16]
    while(!(I2C2->SR1 & I2C_SR1_ADDR)|!(I2C2->SR2));
 8004508:	bf00      	nop
 800450a:	4b19      	ldr	r3, [pc, #100]	@ (8004570 <twiSend+0x9c>)
 800450c:	695b      	ldr	r3, [r3, #20]
 800450e:	f003 0302 	and.w	r3, r3, #2
 8004512:	2b00      	cmp	r3, #0
 8004514:	bf0c      	ite	eq
 8004516:	2301      	moveq	r3, #1
 8004518:	2300      	movne	r3, #0
 800451a:	b2da      	uxtb	r2, r3
 800451c:	4b14      	ldr	r3, [pc, #80]	@ (8004570 <twiSend+0x9c>)
 800451e:	699b      	ldr	r3, [r3, #24]
 8004520:	2b00      	cmp	r3, #0
 8004522:	bf0c      	ite	eq
 8004524:	2301      	moveq	r3, #1
 8004526:	2300      	movne	r3, #0
 8004528:	b2db      	uxtb	r3, r3
 800452a:	4313      	orrs	r3, r2
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1eb      	bne.n	800450a <twiSend+0x36>
    I2C2->DR=command; //filling data register with byte, if single - command, multiple - command(s) and data
 8004532:	4a0f      	ldr	r2, [pc, #60]	@ (8004570 <twiSend+0x9c>)
 8004534:	79bb      	ldrb	r3, [r7, #6]
 8004536:	6113      	str	r3, [r2, #16]
    for (uint8_t i=0;i<length;i++)
 8004538:	2300      	movs	r3, #0
 800453a:	73fb      	strb	r3, [r7, #15]
 800453c:	e00a      	b.n	8004554 <twiSend+0x80>
    {
        I2C2->DR=buffer[i]; //filling buffer with command or data
 800453e:	7bfb      	ldrb	r3, [r7, #15]
 8004540:	4a0c      	ldr	r2, [pc, #48]	@ (8004574 <twiSend+0xa0>)
 8004542:	5cd2      	ldrb	r2, [r2, r3]
 8004544:	4b0a      	ldr	r3, [pc, #40]	@ (8004570 <twiSend+0x9c>)
 8004546:	611a      	str	r2, [r3, #16]
        delay(60);
 8004548:	203c      	movs	r0, #60	@ 0x3c
 800454a:	f7fc fcef 	bl	8000f2c <delay>
    for (uint8_t i=0;i<length;i++)
 800454e:	7bfb      	ldrb	r3, [r7, #15]
 8004550:	3301      	adds	r3, #1
 8004552:	73fb      	strb	r3, [r7, #15]
 8004554:	7bfa      	ldrb	r2, [r7, #15]
 8004556:	797b      	ldrb	r3, [r7, #5]
 8004558:	429a      	cmp	r2, r3
 800455a:	d3f0      	bcc.n	800453e <twiSend+0x6a>
    }
    I2C2->CR1 |= I2C_CR1_STOP;
 800455c:	4b04      	ldr	r3, [pc, #16]	@ (8004570 <twiSend+0x9c>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a03      	ldr	r2, [pc, #12]	@ (8004570 <twiSend+0x9c>)
 8004562:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004566:	6013      	str	r3, [r2, #0]
}
 8004568:	bf00      	nop
 800456a:	3710      	adds	r7, #16
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}
 8004570:	40005800 	.word	0x40005800
 8004574:	200001ec 	.word	0x200001ec

08004578 <twiReceive>:

void twiReceive(uint8_t address, uint8_t command, uint8_t length)
{
 8004578:	b480      	push	{r7}
 800457a:	b085      	sub	sp, #20
 800457c:	af00      	add	r7, sp, #0
 800457e:	4603      	mov	r3, r0
 8004580:	71fb      	strb	r3, [r7, #7]
 8004582:	460b      	mov	r3, r1
 8004584:	71bb      	strb	r3, [r7, #6]
 8004586:	4613      	mov	r3, r2
 8004588:	717b      	strb	r3, [r7, #5]
    I2C2->CR1 |= I2C_CR1_ACK;
 800458a:	4b74      	ldr	r3, [pc, #464]	@ (800475c <twiReceive+0x1e4>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a73      	ldr	r2, [pc, #460]	@ (800475c <twiReceive+0x1e4>)
 8004590:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004594:	6013      	str	r3, [r2, #0]
  I2C2->CR1 |= I2C_CR1_START; //start pulse
 8004596:	4b71      	ldr	r3, [pc, #452]	@ (800475c <twiReceive+0x1e4>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a70      	ldr	r2, [pc, #448]	@ (800475c <twiReceive+0x1e4>)
 800459c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045a0:	6013      	str	r3, [r2, #0]
    while(!(I2C2->SR1 & I2C_SR1_SB));
 80045a2:	bf00      	nop
 80045a4:	4b6d      	ldr	r3, [pc, #436]	@ (800475c <twiReceive+0x1e4>)
 80045a6:	695b      	ldr	r3, [r3, #20]
 80045a8:	f003 0301 	and.w	r3, r3, #1
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d0f9      	beq.n	80045a4 <twiReceive+0x2c>
    I2C2->DR=(address<<1|0); //sending address of the device, 0 = sending
 80045b0:	79fb      	ldrb	r3, [r7, #7]
 80045b2:	4a6a      	ldr	r2, [pc, #424]	@ (800475c <twiReceive+0x1e4>)
 80045b4:	005b      	lsls	r3, r3, #1
 80045b6:	6113      	str	r3, [r2, #16]
    while(!(I2C2->SR1 & I2C_SR1_ADDR)|!(I2C2->SR2 & I2C_SR2_BUSY));
 80045b8:	bf00      	nop
 80045ba:	4b68      	ldr	r3, [pc, #416]	@ (800475c <twiReceive+0x1e4>)
 80045bc:	695b      	ldr	r3, [r3, #20]
 80045be:	f003 0302 	and.w	r3, r3, #2
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	bf0c      	ite	eq
 80045c6:	2301      	moveq	r3, #1
 80045c8:	2300      	movne	r3, #0
 80045ca:	b2da      	uxtb	r2, r3
 80045cc:	4b63      	ldr	r3, [pc, #396]	@ (800475c <twiReceive+0x1e4>)
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	f003 0302 	and.w	r3, r3, #2
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	bf0c      	ite	eq
 80045d8:	2301      	moveq	r3, #1
 80045da:	2300      	movne	r3, #0
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	4313      	orrs	r3, r2
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d1e9      	bne.n	80045ba <twiReceive+0x42>
    I2C2->DR=command; //sending command to the device in order to request data
 80045e6:	4a5d      	ldr	r2, [pc, #372]	@ (800475c <twiReceive+0x1e4>)
 80045e8:	79bb      	ldrb	r3, [r7, #6]
 80045ea:	6113      	str	r3, [r2, #16]
    I2C2->CR1 |= I2C_CR1_START; //REPEATED START condition to change from sending address + command to receive data
 80045ec:	4b5b      	ldr	r3, [pc, #364]	@ (800475c <twiReceive+0x1e4>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a5a      	ldr	r2, [pc, #360]	@ (800475c <twiReceive+0x1e4>)
 80045f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045f6:	6013      	str	r3, [r2, #0]
    while(!(I2C2->SR1 & I2C_SR1_SB));
 80045f8:	bf00      	nop
 80045fa:	4b58      	ldr	r3, [pc, #352]	@ (800475c <twiReceive+0x1e4>)
 80045fc:	695b      	ldr	r3, [r3, #20]
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	2b00      	cmp	r3, #0
 8004604:	d0f9      	beq.n	80045fa <twiReceive+0x82>
    I2C2->DR=(address<<1|1); //sending address of the device, 1 = reading
 8004606:	79fb      	ldrb	r3, [r7, #7]
 8004608:	005b      	lsls	r3, r3, #1
 800460a:	f043 0201 	orr.w	r2, r3, #1
 800460e:	4b53      	ldr	r3, [pc, #332]	@ (800475c <twiReceive+0x1e4>)
 8004610:	611a      	str	r2, [r3, #16]
    while(!(I2C2->SR1 & I2C_SR1_ADDR)|!(I2C2->SR2));
 8004612:	bf00      	nop
 8004614:	4b51      	ldr	r3, [pc, #324]	@ (800475c <twiReceive+0x1e4>)
 8004616:	695b      	ldr	r3, [r3, #20]
 8004618:	f003 0302 	and.w	r3, r3, #2
 800461c:	2b00      	cmp	r3, #0
 800461e:	bf0c      	ite	eq
 8004620:	2301      	moveq	r3, #1
 8004622:	2300      	movne	r3, #0
 8004624:	b2da      	uxtb	r2, r3
 8004626:	4b4d      	ldr	r3, [pc, #308]	@ (800475c <twiReceive+0x1e4>)
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	2b00      	cmp	r3, #0
 800462c:	bf0c      	ite	eq
 800462e:	2301      	moveq	r3, #1
 8004630:	2300      	movne	r3, #0
 8004632:	b2db      	uxtb	r3, r3
 8004634:	4313      	orrs	r3, r2
 8004636:	b2db      	uxtb	r3, r3
 8004638:	2b00      	cmp	r3, #0
 800463a:	d1eb      	bne.n	8004614 <twiReceive+0x9c>

if (length==1)  //receiving single byte, N=1
 800463c:	797b      	ldrb	r3, [r7, #5]
 800463e:	2b01      	cmp	r3, #1
 8004640:	d123      	bne.n	800468a <twiReceive+0x112>
    {
        while(!(I2C2->SR1)|!(I2C2->SR2));
 8004642:	bf00      	nop
 8004644:	4b45      	ldr	r3, [pc, #276]	@ (800475c <twiReceive+0x1e4>)
 8004646:	695b      	ldr	r3, [r3, #20]
 8004648:	2b00      	cmp	r3, #0
 800464a:	bf0c      	ite	eq
 800464c:	2301      	moveq	r3, #1
 800464e:	2300      	movne	r3, #0
 8004650:	b2da      	uxtb	r2, r3
 8004652:	4b42      	ldr	r3, [pc, #264]	@ (800475c <twiReceive+0x1e4>)
 8004654:	699b      	ldr	r3, [r3, #24]
 8004656:	2b00      	cmp	r3, #0
 8004658:	bf0c      	ite	eq
 800465a:	2301      	moveq	r3, #1
 800465c:	2300      	movne	r3, #0
 800465e:	b2db      	uxtb	r3, r3
 8004660:	4313      	orrs	r3, r2
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b00      	cmp	r3, #0
 8004666:	d1ed      	bne.n	8004644 <twiReceive+0xcc>
        I2C2->CR1 &= ~I2C_CR1_ACK; //this will send later NAK (not acknowledged) to signal it is last byte
 8004668:	4b3c      	ldr	r3, [pc, #240]	@ (800475c <twiReceive+0x1e4>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a3b      	ldr	r2, [pc, #236]	@ (800475c <twiReceive+0x1e4>)
 800466e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004672:	6013      	str	r3, [r2, #0]
        I2C2->CR1 |= I2C_CR1_STOP; //issuing STOP condition before (!) reading byte
 8004674:	4b39      	ldr	r3, [pc, #228]	@ (800475c <twiReceive+0x1e4>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a38      	ldr	r2, [pc, #224]	@ (800475c <twiReceive+0x1e4>)
 800467a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800467e:	6013      	str	r3, [r2, #0]
        buffer[0]=I2C2->DR; //single byte is read AFTER NAK (!) and STOP condition
 8004680:	4b36      	ldr	r3, [pc, #216]	@ (800475c <twiReceive+0x1e4>)
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	b2da      	uxtb	r2, r3
 8004686:	4b36      	ldr	r3, [pc, #216]	@ (8004760 <twiReceive+0x1e8>)
 8004688:	701a      	strb	r2, [r3, #0]
    }
    if (length==2) //receiving two bytes, N=2
 800468a:	797b      	ldrb	r3, [r7, #5]
 800468c:	2b02      	cmp	r3, #2
 800468e:	d13d      	bne.n	800470c <twiReceive+0x194>
    {
        while(!(I2C2->SR1)|!(I2C2->SR2));
 8004690:	bf00      	nop
 8004692:	4b32      	ldr	r3, [pc, #200]	@ (800475c <twiReceive+0x1e4>)
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	2b00      	cmp	r3, #0
 8004698:	bf0c      	ite	eq
 800469a:	2301      	moveq	r3, #1
 800469c:	2300      	movne	r3, #0
 800469e:	b2da      	uxtb	r2, r3
 80046a0:	4b2e      	ldr	r3, [pc, #184]	@ (800475c <twiReceive+0x1e4>)
 80046a2:	699b      	ldr	r3, [r3, #24]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	bf0c      	ite	eq
 80046a8:	2301      	moveq	r3, #1
 80046aa:	2300      	movne	r3, #0
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	4313      	orrs	r3, r2
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d1ed      	bne.n	8004692 <twiReceive+0x11a>
        I2C2->CR1 &= ~I2C_CR1_ACK; //this will send later NAK (not acknowledged) before last byte
 80046b6:	4b29      	ldr	r3, [pc, #164]	@ (800475c <twiReceive+0x1e4>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a28      	ldr	r2, [pc, #160]	@ (800475c <twiReceive+0x1e4>)
 80046bc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80046c0:	6013      	str	r3, [r2, #0]
    I2C2->CR1 |= I2C_CR1_STOP;
 80046c2:	4b26      	ldr	r3, [pc, #152]	@ (800475c <twiReceive+0x1e4>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a25      	ldr	r2, [pc, #148]	@ (800475c <twiReceive+0x1e4>)
 80046c8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046cc:	6013      	str	r3, [r2, #0]
        buffer[0]=I2C2->DR; //reading N-1 byte, next to last byte is in DR, last one still in shift register
 80046ce:	4b23      	ldr	r3, [pc, #140]	@ (800475c <twiReceive+0x1e4>)
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	b2da      	uxtb	r2, r3
 80046d4:	4b22      	ldr	r3, [pc, #136]	@ (8004760 <twiReceive+0x1e8>)
 80046d6:	701a      	strb	r2, [r3, #0]
        while(!(I2C2->SR1 & I2C_SR1_RXNE)|!(I2C2->SR2));
 80046d8:	bf00      	nop
 80046da:	4b20      	ldr	r3, [pc, #128]	@ (800475c <twiReceive+0x1e4>)
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	bf0c      	ite	eq
 80046e6:	2301      	moveq	r3, #1
 80046e8:	2300      	movne	r3, #0
 80046ea:	b2da      	uxtb	r2, r3
 80046ec:	4b1b      	ldr	r3, [pc, #108]	@ (800475c <twiReceive+0x1e4>)
 80046ee:	699b      	ldr	r3, [r3, #24]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	bf0c      	ite	eq
 80046f4:	2301      	moveq	r3, #1
 80046f6:	2300      	movne	r3, #0
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	4313      	orrs	r3, r2
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d1eb      	bne.n	80046da <twiReceive+0x162>
        buffer[1]=I2C2->DR; //read last N byte now available
 8004702:	4b16      	ldr	r3, [pc, #88]	@ (800475c <twiReceive+0x1e4>)
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	b2da      	uxtb	r2, r3
 8004708:	4b15      	ldr	r3, [pc, #84]	@ (8004760 <twiReceive+0x1e8>)
 800470a:	705a      	strb	r2, [r3, #1]
    }
  if (length>2) //receiving more than two bytes, N>2
 800470c:	797b      	ldrb	r3, [r7, #5]
 800470e:	2b02      	cmp	r3, #2
 8004710:	f240 80b1 	bls.w	8004876 <twiReceive+0x2fe>
    {

      for (uint8_t i=0;i<length;i++)
 8004714:	2300      	movs	r3, #0
 8004716:	73fb      	strb	r3, [r7, #15]
 8004718:	e0a8      	b.n	800486c <twiReceive+0x2f4>
      {

          if (i<(length-3))      // if it is not N-2, then read all bytes
 800471a:	7bfa      	ldrb	r2, [r7, #15]
 800471c:	797b      	ldrb	r3, [r7, #5]
 800471e:	3b03      	subs	r3, #3
 8004720:	429a      	cmp	r2, r3
 8004722:	da1f      	bge.n	8004764 <twiReceive+0x1ec>
            {
                while(!(I2C2->SR1 & I2C_SR1_RXNE)|!(I2C2->SR2));
 8004724:	bf00      	nop
 8004726:	4b0d      	ldr	r3, [pc, #52]	@ (800475c <twiReceive+0x1e4>)
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800472e:	2b00      	cmp	r3, #0
 8004730:	bf0c      	ite	eq
 8004732:	2301      	moveq	r3, #1
 8004734:	2300      	movne	r3, #0
 8004736:	b2da      	uxtb	r2, r3
 8004738:	4b08      	ldr	r3, [pc, #32]	@ (800475c <twiReceive+0x1e4>)
 800473a:	699b      	ldr	r3, [r3, #24]
 800473c:	2b00      	cmp	r3, #0
 800473e:	bf0c      	ite	eq
 8004740:	2301      	moveq	r3, #1
 8004742:	2300      	movne	r3, #0
 8004744:	b2db      	uxtb	r3, r3
 8004746:	4313      	orrs	r3, r2
 8004748:	b2db      	uxtb	r3, r3
 800474a:	2b00      	cmp	r3, #0
 800474c:	d1eb      	bne.n	8004726 <twiReceive+0x1ae>
                buffer[i]=I2C2->DR;
 800474e:	4b03      	ldr	r3, [pc, #12]	@ (800475c <twiReceive+0x1e4>)
 8004750:	691a      	ldr	r2, [r3, #16]
 8004752:	7bfb      	ldrb	r3, [r7, #15]
 8004754:	b2d1      	uxtb	r1, r2
 8004756:	4a02      	ldr	r2, [pc, #8]	@ (8004760 <twiReceive+0x1e8>)
 8004758:	54d1      	strb	r1, [r2, r3]
 800475a:	e084      	b.n	8004866 <twiReceive+0x2ee>
 800475c:	40005800 	.word	0x40005800
 8004760:	200001ec 	.word	0x200001ec
            }
          else if (i==length-3) // if it is N-2 then read
 8004764:	7bfa      	ldrb	r2, [r7, #15]
 8004766:	797b      	ldrb	r3, [r7, #5]
 8004768:	3b03      	subs	r3, #3
 800476a:	429a      	cmp	r2, r3
 800476c:	d13a      	bne.n	80047e4 <twiReceive+0x26c>
            {
                while(!(I2C2->SR1)|!(I2C2->SR2));
 800476e:	bf00      	nop
 8004770:	4b44      	ldr	r3, [pc, #272]	@ (8004884 <twiReceive+0x30c>)
 8004772:	695b      	ldr	r3, [r3, #20]
 8004774:	2b00      	cmp	r3, #0
 8004776:	bf0c      	ite	eq
 8004778:	2301      	moveq	r3, #1
 800477a:	2300      	movne	r3, #0
 800477c:	b2da      	uxtb	r2, r3
 800477e:	4b41      	ldr	r3, [pc, #260]	@ (8004884 <twiReceive+0x30c>)
 8004780:	699b      	ldr	r3, [r3, #24]
 8004782:	2b00      	cmp	r3, #0
 8004784:	bf0c      	ite	eq
 8004786:	2301      	moveq	r3, #1
 8004788:	2300      	movne	r3, #0
 800478a:	b2db      	uxtb	r3, r3
 800478c:	4313      	orrs	r3, r2
 800478e:	b2db      	uxtb	r3, r3
 8004790:	2b00      	cmp	r3, #0
 8004792:	d1ed      	bne.n	8004770 <twiReceive+0x1f8>
                buffer[i]=I2C2->DR;
 8004794:	4b3b      	ldr	r3, [pc, #236]	@ (8004884 <twiReceive+0x30c>)
 8004796:	691a      	ldr	r2, [r3, #16]
 8004798:	7bfb      	ldrb	r3, [r7, #15]
 800479a:	b2d1      	uxtb	r1, r2
 800479c:	4a3a      	ldr	r2, [pc, #232]	@ (8004888 <twiReceive+0x310>)
 800479e:	54d1      	strb	r1, [r2, r3]
                while(!(I2C2->SR1 & I2C_SR1_RXNE)|!(I2C2->SR2));
 80047a0:	bf00      	nop
 80047a2:	4b38      	ldr	r3, [pc, #224]	@ (8004884 <twiReceive+0x30c>)
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	bf0c      	ite	eq
 80047ae:	2301      	moveq	r3, #1
 80047b0:	2300      	movne	r3, #0
 80047b2:	b2da      	uxtb	r2, r3
 80047b4:	4b33      	ldr	r3, [pc, #204]	@ (8004884 <twiReceive+0x30c>)
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	bf0c      	ite	eq
 80047bc:	2301      	moveq	r3, #1
 80047be:	2300      	movne	r3, #0
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	4313      	orrs	r3, r2
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1eb      	bne.n	80047a2 <twiReceive+0x22a>
                I2C2->CR1 &= ~I2C_CR1_ACK; //this will send later NAK (not acknowledged) before last byte
 80047ca:	4b2e      	ldr	r3, [pc, #184]	@ (8004884 <twiReceive+0x30c>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a2d      	ldr	r2, [pc, #180]	@ (8004884 <twiReceive+0x30c>)
 80047d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80047d4:	6013      	str	r3, [r2, #0]
                I2C2->CR1 |= I2C_CR1_STOP;
 80047d6:	4b2b      	ldr	r3, [pc, #172]	@ (8004884 <twiReceive+0x30c>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a2a      	ldr	r2, [pc, #168]	@ (8004884 <twiReceive+0x30c>)
 80047dc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047e0:	6013      	str	r3, [r2, #0]
 80047e2:	e040      	b.n	8004866 <twiReceive+0x2ee>
            }
        else if (i==length-2) // if it is N-1 then read
 80047e4:	7bfa      	ldrb	r2, [r7, #15]
 80047e6:	797b      	ldrb	r3, [r7, #5]
 80047e8:	3b02      	subs	r3, #2
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d11b      	bne.n	8004826 <twiReceive+0x2ae>
            {
                while(!(I2C2->SR1 & I2C_SR1_RXNE)|!(I2C2->SR2));
 80047ee:	bf00      	nop
 80047f0:	4b24      	ldr	r3, [pc, #144]	@ (8004884 <twiReceive+0x30c>)
 80047f2:	695b      	ldr	r3, [r3, #20]
 80047f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	bf0c      	ite	eq
 80047fc:	2301      	moveq	r3, #1
 80047fe:	2300      	movne	r3, #0
 8004800:	b2da      	uxtb	r2, r3
 8004802:	4b20      	ldr	r3, [pc, #128]	@ (8004884 <twiReceive+0x30c>)
 8004804:	699b      	ldr	r3, [r3, #24]
 8004806:	2b00      	cmp	r3, #0
 8004808:	bf0c      	ite	eq
 800480a:	2301      	moveq	r3, #1
 800480c:	2300      	movne	r3, #0
 800480e:	b2db      	uxtb	r3, r3
 8004810:	4313      	orrs	r3, r2
 8004812:	b2db      	uxtb	r3, r3
 8004814:	2b00      	cmp	r3, #0
 8004816:	d1eb      	bne.n	80047f0 <twiReceive+0x278>
                buffer[i]=I2C2->DR;
 8004818:	4b1a      	ldr	r3, [pc, #104]	@ (8004884 <twiReceive+0x30c>)
 800481a:	691a      	ldr	r2, [r3, #16]
 800481c:	7bfb      	ldrb	r3, [r7, #15]
 800481e:	b2d1      	uxtb	r1, r2
 8004820:	4a19      	ldr	r2, [pc, #100]	@ (8004888 <twiReceive+0x310>)
 8004822:	54d1      	strb	r1, [r2, r3]
 8004824:	e01f      	b.n	8004866 <twiReceive+0x2ee>
            }
            else if (i==length-1) // else it is N byte
 8004826:	7bfa      	ldrb	r2, [r7, #15]
 8004828:	797b      	ldrb	r3, [r7, #5]
 800482a:	3b01      	subs	r3, #1
 800482c:	429a      	cmp	r2, r3
 800482e:	d11a      	bne.n	8004866 <twiReceive+0x2ee>
            {
                while(!(I2C2->SR1 & I2C_SR1_RXNE)|!(I2C2->SR2)){};
 8004830:	bf00      	nop
 8004832:	4b14      	ldr	r3, [pc, #80]	@ (8004884 <twiReceive+0x30c>)
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800483a:	2b00      	cmp	r3, #0
 800483c:	bf0c      	ite	eq
 800483e:	2301      	moveq	r3, #1
 8004840:	2300      	movne	r3, #0
 8004842:	b2da      	uxtb	r2, r3
 8004844:	4b0f      	ldr	r3, [pc, #60]	@ (8004884 <twiReceive+0x30c>)
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	2b00      	cmp	r3, #0
 800484a:	bf0c      	ite	eq
 800484c:	2301      	moveq	r3, #1
 800484e:	2300      	movne	r3, #0
 8004850:	b2db      	uxtb	r3, r3
 8004852:	4313      	orrs	r3, r2
 8004854:	b2db      	uxtb	r3, r3
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1eb      	bne.n	8004832 <twiReceive+0x2ba>
            buffer[i]=I2C2->DR;
 800485a:	4b0a      	ldr	r3, [pc, #40]	@ (8004884 <twiReceive+0x30c>)
 800485c:	691a      	ldr	r2, [r3, #16]
 800485e:	7bfb      	ldrb	r3, [r7, #15]
 8004860:	b2d1      	uxtb	r1, r2
 8004862:	4a09      	ldr	r2, [pc, #36]	@ (8004888 <twiReceive+0x310>)
 8004864:	54d1      	strb	r1, [r2, r3]
      for (uint8_t i=0;i<length;i++)
 8004866:	7bfb      	ldrb	r3, [r7, #15]
 8004868:	3301      	adds	r3, #1
 800486a:	73fb      	strb	r3, [r7, #15]
 800486c:	7bfa      	ldrb	r2, [r7, #15]
 800486e:	797b      	ldrb	r3, [r7, #5]
 8004870:	429a      	cmp	r2, r3
 8004872:	f4ff af52 	bcc.w	800471a <twiReceive+0x1a2>
            }
    }
 }
}
 8004876:	bf00      	nop
 8004878:	3714      	adds	r7, #20
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop
 8004884:	40005800 	.word	0x40005800
 8004888:	200001ec 	.word	0x200001ec

0800488c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800488c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80048c4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004890:	480d      	ldr	r0, [pc, #52]	@ (80048c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004892:	490e      	ldr	r1, [pc, #56]	@ (80048cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004894:	4a0e      	ldr	r2, [pc, #56]	@ (80048d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004896:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004898:	e002      	b.n	80048a0 <LoopCopyDataInit>

0800489a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800489a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800489c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800489e:	3304      	adds	r3, #4

080048a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80048a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80048a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80048a4:	d3f9      	bcc.n	800489a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80048a6:	4a0b      	ldr	r2, [pc, #44]	@ (80048d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80048a8:	4c0b      	ldr	r4, [pc, #44]	@ (80048d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80048aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80048ac:	e001      	b.n	80048b2 <LoopFillZerobss>

080048ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80048ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80048b0:	3204      	adds	r2, #4

080048b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80048b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80048b4:	d3fb      	bcc.n	80048ae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80048b6:	f7ff fdfb 	bl	80044b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80048ba:	f005 f89b 	bl	80099f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80048be:	f7fe f87b 	bl	80029b8 <main>
  bx  lr    
 80048c2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80048c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80048c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80048cc:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 80048d0:	0800adb0 	.word	0x0800adb0
  ldr r2, =_sbss
 80048d4:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 80048d8:	20000b58 	.word	0x20000b58

080048dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80048dc:	e7fe      	b.n	80048dc <ADC_IRQHandler>
	...

080048e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80048e4:	4b0e      	ldr	r3, [pc, #56]	@ (8004920 <HAL_Init+0x40>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a0d      	ldr	r2, [pc, #52]	@ (8004920 <HAL_Init+0x40>)
 80048ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80048ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80048f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004920 <HAL_Init+0x40>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a0a      	ldr	r2, [pc, #40]	@ (8004920 <HAL_Init+0x40>)
 80048f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80048fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80048fc:	4b08      	ldr	r3, [pc, #32]	@ (8004920 <HAL_Init+0x40>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a07      	ldr	r2, [pc, #28]	@ (8004920 <HAL_Init+0x40>)
 8004902:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004906:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004908:	2003      	movs	r0, #3
 800490a:	f000 f94f 	bl	8004bac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800490e:	200f      	movs	r0, #15
 8004910:	f000 f808 	bl	8004924 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004914:	f7ff f978 	bl	8003c08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	40023c00 	.word	0x40023c00

08004924 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b082      	sub	sp, #8
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800492c:	4b12      	ldr	r3, [pc, #72]	@ (8004978 <HAL_InitTick+0x54>)
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	4b12      	ldr	r3, [pc, #72]	@ (800497c <HAL_InitTick+0x58>)
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	4619      	mov	r1, r3
 8004936:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800493a:	fbb3 f3f1 	udiv	r3, r3, r1
 800493e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004942:	4618      	mov	r0, r3
 8004944:	f000 f967 	bl	8004c16 <HAL_SYSTICK_Config>
 8004948:	4603      	mov	r3, r0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d001      	beq.n	8004952 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e00e      	b.n	8004970 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2b0f      	cmp	r3, #15
 8004956:	d80a      	bhi.n	800496e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004958:	2200      	movs	r2, #0
 800495a:	6879      	ldr	r1, [r7, #4]
 800495c:	f04f 30ff 	mov.w	r0, #4294967295
 8004960:	f000 f92f 	bl	8004bc2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004964:	4a06      	ldr	r2, [pc, #24]	@ (8004980 <HAL_InitTick+0x5c>)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800496a:	2300      	movs	r3, #0
 800496c:	e000      	b.n	8004970 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
}
 8004970:	4618      	mov	r0, r3
 8004972:	3708      	adds	r7, #8
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}
 8004978:	20000058 	.word	0x20000058
 800497c:	20000060 	.word	0x20000060
 8004980:	2000005c 	.word	0x2000005c

08004984 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004984:	b480      	push	{r7}
 8004986:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004988:	4b06      	ldr	r3, [pc, #24]	@ (80049a4 <HAL_IncTick+0x20>)
 800498a:	781b      	ldrb	r3, [r3, #0]
 800498c:	461a      	mov	r2, r3
 800498e:	4b06      	ldr	r3, [pc, #24]	@ (80049a8 <HAL_IncTick+0x24>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4413      	add	r3, r2
 8004994:	4a04      	ldr	r2, [pc, #16]	@ (80049a8 <HAL_IncTick+0x24>)
 8004996:	6013      	str	r3, [r2, #0]
}
 8004998:	bf00      	nop
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	20000060 	.word	0x20000060
 80049a8:	20000a1c 	.word	0x20000a1c

080049ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80049ac:	b480      	push	{r7}
 80049ae:	af00      	add	r7, sp, #0
  return uwTick;
 80049b0:	4b03      	ldr	r3, [pc, #12]	@ (80049c0 <HAL_GetTick+0x14>)
 80049b2:	681b      	ldr	r3, [r3, #0]
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop
 80049c0:	20000a1c 	.word	0x20000a1c

080049c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80049cc:	f7ff ffee 	bl	80049ac <HAL_GetTick>
 80049d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049dc:	d005      	beq.n	80049ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80049de:	4b0a      	ldr	r3, [pc, #40]	@ (8004a08 <HAL_Delay+0x44>)
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	461a      	mov	r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	4413      	add	r3, r2
 80049e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80049ea:	bf00      	nop
 80049ec:	f7ff ffde 	bl	80049ac <HAL_GetTick>
 80049f0:	4602      	mov	r2, r0
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	68fa      	ldr	r2, [r7, #12]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d8f7      	bhi.n	80049ec <HAL_Delay+0x28>
  {
  }
}
 80049fc:	bf00      	nop
 80049fe:	bf00      	nop
 8004a00:	3710      	adds	r7, #16
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}
 8004a06:	bf00      	nop
 8004a08:	20000060 	.word	0x20000060

08004a0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b085      	sub	sp, #20
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f003 0307 	and.w	r3, r3, #7
 8004a1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004a50 <__NVIC_SetPriorityGrouping+0x44>)
 8004a1e:	68db      	ldr	r3, [r3, #12]
 8004a20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a22:	68ba      	ldr	r2, [r7, #8]
 8004a24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a28:	4013      	ands	r3, r2
 8004a2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004a38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a3e:	4a04      	ldr	r2, [pc, #16]	@ (8004a50 <__NVIC_SetPriorityGrouping+0x44>)
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	60d3      	str	r3, [r2, #12]
}
 8004a44:	bf00      	nop
 8004a46:	3714      	adds	r7, #20
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	e000ed00 	.word	0xe000ed00

08004a54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a54:	b480      	push	{r7}
 8004a56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a58:	4b04      	ldr	r3, [pc, #16]	@ (8004a6c <__NVIC_GetPriorityGrouping+0x18>)
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	0a1b      	lsrs	r3, r3, #8
 8004a5e:	f003 0307 	and.w	r3, r3, #7
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr
 8004a6c:	e000ed00 	.word	0xe000ed00

08004a70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	4603      	mov	r3, r0
 8004a78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	db0b      	blt.n	8004a9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a82:	79fb      	ldrb	r3, [r7, #7]
 8004a84:	f003 021f 	and.w	r2, r3, #31
 8004a88:	4907      	ldr	r1, [pc, #28]	@ (8004aa8 <__NVIC_EnableIRQ+0x38>)
 8004a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a8e:	095b      	lsrs	r3, r3, #5
 8004a90:	2001      	movs	r0, #1
 8004a92:	fa00 f202 	lsl.w	r2, r0, r2
 8004a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004a9a:	bf00      	nop
 8004a9c:	370c      	adds	r7, #12
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	e000e100 	.word	0xe000e100

08004aac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b083      	sub	sp, #12
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	6039      	str	r1, [r7, #0]
 8004ab6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	db0a      	blt.n	8004ad6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	b2da      	uxtb	r2, r3
 8004ac4:	490c      	ldr	r1, [pc, #48]	@ (8004af8 <__NVIC_SetPriority+0x4c>)
 8004ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aca:	0112      	lsls	r2, r2, #4
 8004acc:	b2d2      	uxtb	r2, r2
 8004ace:	440b      	add	r3, r1
 8004ad0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ad4:	e00a      	b.n	8004aec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	b2da      	uxtb	r2, r3
 8004ada:	4908      	ldr	r1, [pc, #32]	@ (8004afc <__NVIC_SetPriority+0x50>)
 8004adc:	79fb      	ldrb	r3, [r7, #7]
 8004ade:	f003 030f 	and.w	r3, r3, #15
 8004ae2:	3b04      	subs	r3, #4
 8004ae4:	0112      	lsls	r2, r2, #4
 8004ae6:	b2d2      	uxtb	r2, r2
 8004ae8:	440b      	add	r3, r1
 8004aea:	761a      	strb	r2, [r3, #24]
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr
 8004af8:	e000e100 	.word	0xe000e100
 8004afc:	e000ed00 	.word	0xe000ed00

08004b00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b089      	sub	sp, #36	@ 0x24
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f003 0307 	and.w	r3, r3, #7
 8004b12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	f1c3 0307 	rsb	r3, r3, #7
 8004b1a:	2b04      	cmp	r3, #4
 8004b1c:	bf28      	it	cs
 8004b1e:	2304      	movcs	r3, #4
 8004b20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	3304      	adds	r3, #4
 8004b26:	2b06      	cmp	r3, #6
 8004b28:	d902      	bls.n	8004b30 <NVIC_EncodePriority+0x30>
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	3b03      	subs	r3, #3
 8004b2e:	e000      	b.n	8004b32 <NVIC_EncodePriority+0x32>
 8004b30:	2300      	movs	r3, #0
 8004b32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b34:	f04f 32ff 	mov.w	r2, #4294967295
 8004b38:	69bb      	ldr	r3, [r7, #24]
 8004b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3e:	43da      	mvns	r2, r3
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	401a      	ands	r2, r3
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b48:	f04f 31ff 	mov.w	r1, #4294967295
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b52:	43d9      	mvns	r1, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b58:	4313      	orrs	r3, r2
         );
}
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3724      	adds	r7, #36	@ 0x24
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
	...

08004b68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	3b01      	subs	r3, #1
 8004b74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b78:	d301      	bcc.n	8004b7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e00f      	b.n	8004b9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8004ba8 <SysTick_Config+0x40>)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	3b01      	subs	r3, #1
 8004b84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b86:	210f      	movs	r1, #15
 8004b88:	f04f 30ff 	mov.w	r0, #4294967295
 8004b8c:	f7ff ff8e 	bl	8004aac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b90:	4b05      	ldr	r3, [pc, #20]	@ (8004ba8 <SysTick_Config+0x40>)
 8004b92:	2200      	movs	r2, #0
 8004b94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b96:	4b04      	ldr	r3, [pc, #16]	@ (8004ba8 <SysTick_Config+0x40>)
 8004b98:	2207      	movs	r2, #7
 8004b9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3708      	adds	r7, #8
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	e000e010 	.word	0xe000e010

08004bac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bb4:	6878      	ldr	r0, [r7, #4]
 8004bb6:	f7ff ff29 	bl	8004a0c <__NVIC_SetPriorityGrouping>
}
 8004bba:	bf00      	nop
 8004bbc:	3708      	adds	r7, #8
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}

08004bc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004bc2:	b580      	push	{r7, lr}
 8004bc4:	b086      	sub	sp, #24
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	4603      	mov	r3, r0
 8004bca:	60b9      	str	r1, [r7, #8]
 8004bcc:	607a      	str	r2, [r7, #4]
 8004bce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bd4:	f7ff ff3e 	bl	8004a54 <__NVIC_GetPriorityGrouping>
 8004bd8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	68b9      	ldr	r1, [r7, #8]
 8004bde:	6978      	ldr	r0, [r7, #20]
 8004be0:	f7ff ff8e 	bl	8004b00 <NVIC_EncodePriority>
 8004be4:	4602      	mov	r2, r0
 8004be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bea:	4611      	mov	r1, r2
 8004bec:	4618      	mov	r0, r3
 8004bee:	f7ff ff5d 	bl	8004aac <__NVIC_SetPriority>
}
 8004bf2:	bf00      	nop
 8004bf4:	3718      	adds	r7, #24
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b082      	sub	sp, #8
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	4603      	mov	r3, r0
 8004c02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f7ff ff31 	bl	8004a70 <__NVIC_EnableIRQ>
}
 8004c0e:	bf00      	nop
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c16:	b580      	push	{r7, lr}
 8004c18:	b082      	sub	sp, #8
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f7ff ffa2 	bl	8004b68 <SysTick_Config>
 8004c24:	4603      	mov	r3, r0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3708      	adds	r7, #8
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}
	...

08004c30 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004c3c:	f7ff feb6 	bl	80049ac <HAL_GetTick>
 8004c40:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d101      	bne.n	8004c4c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e099      	b.n	8004d80 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2202      	movs	r2, #2
 8004c50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f022 0201 	bic.w	r2, r2, #1
 8004c6a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c6c:	e00f      	b.n	8004c8e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c6e:	f7ff fe9d 	bl	80049ac <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	2b05      	cmp	r3, #5
 8004c7a:	d908      	bls.n	8004c8e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2220      	movs	r2, #32
 8004c80:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2203      	movs	r2, #3
 8004c86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e078      	b.n	8004d80 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0301 	and.w	r3, r3, #1
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d1e8      	bne.n	8004c6e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004ca4:	697a      	ldr	r2, [r7, #20]
 8004ca6:	4b38      	ldr	r3, [pc, #224]	@ (8004d88 <HAL_DMA_Init+0x158>)
 8004ca8:	4013      	ands	r3, r2
 8004caa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	685a      	ldr	r2, [r3, #4]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	691b      	ldr	r3, [r3, #16]
 8004cc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	699b      	ldr	r3, [r3, #24]
 8004ccc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6a1b      	ldr	r3, [r3, #32]
 8004cd8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce4:	2b04      	cmp	r3, #4
 8004ce6:	d107      	bne.n	8004cf8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	697a      	ldr	r2, [r7, #20]
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	695b      	ldr	r3, [r3, #20]
 8004d06:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	f023 0307 	bic.w	r3, r3, #7
 8004d0e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d14:	697a      	ldr	r2, [r7, #20]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d1e:	2b04      	cmp	r3, #4
 8004d20:	d117      	bne.n	8004d52 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d26:	697a      	ldr	r2, [r7, #20]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d00e      	beq.n	8004d52 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 fb5f 	bl	80053f8 <DMA_CheckFifoParam>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d008      	beq.n	8004d52 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2240      	movs	r2, #64	@ 0x40
 8004d44:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2201      	movs	r2, #1
 8004d4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e016      	b.n	8004d80 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	697a      	ldr	r2, [r7, #20]
 8004d58:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f000 fb16 	bl	800538c <DMA_CalcBaseAndBitshift>
 8004d60:	4603      	mov	r3, r0
 8004d62:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d68:	223f      	movs	r2, #63	@ 0x3f
 8004d6a:	409a      	lsls	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2201      	movs	r2, #1
 8004d7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3718      	adds	r7, #24
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	f010803f 	.word	0xf010803f

08004d8c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d101      	bne.n	8004d9e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e050      	b.n	8004e40 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b02      	cmp	r3, #2
 8004da8:	d101      	bne.n	8004dae <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8004daa:	2302      	movs	r3, #2
 8004dac:	e048      	b.n	8004e40 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f022 0201 	bic.w	r2, r2, #1
 8004dbc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2200      	movs	r2, #0
 8004de4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2221      	movs	r2, #33	@ 0x21
 8004dec:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f000 facc 	bl	800538c <DMA_CalcBaseAndBitshift>
 8004df4:	4603      	mov	r3, r0
 8004df6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e20:	223f      	movs	r2, #63	@ 0x3f
 8004e22:	409a      	lsls	r2, r3
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004e3e:	2300      	movs	r3, #0
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3710      	adds	r7, #16
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b086      	sub	sp, #24
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
 8004e54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e56:	2300      	movs	r3, #0
 8004e58:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e5e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d101      	bne.n	8004e6e <HAL_DMA_Start_IT+0x26>
 8004e6a:	2302      	movs	r3, #2
 8004e6c:	e040      	b.n	8004ef0 <HAL_DMA_Start_IT+0xa8>
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2201      	movs	r2, #1
 8004e72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d12f      	bne.n	8004ee2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2202      	movs	r2, #2
 8004e86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	68b9      	ldr	r1, [r7, #8]
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f000 fa4a 	bl	8005330 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ea0:	223f      	movs	r2, #63	@ 0x3f
 8004ea2:	409a      	lsls	r2, r3
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f042 0216 	orr.w	r2, r2, #22
 8004eb6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d007      	beq.n	8004ed0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f042 0208 	orr.w	r2, r2, #8
 8004ece:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f042 0201 	orr.w	r2, r2, #1
 8004ede:	601a      	str	r2, [r3, #0]
 8004ee0:	e005      	b.n	8004eee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004eea:	2302      	movs	r3, #2
 8004eec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004eee:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3718      	adds	r7, #24
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f04:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004f06:	f7ff fd51 	bl	80049ac <HAL_GetTick>
 8004f0a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d008      	beq.n	8004f2a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2280      	movs	r2, #128	@ 0x80
 8004f1c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e052      	b.n	8004fd0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f022 0216 	bic.w	r2, r2, #22
 8004f38:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	695a      	ldr	r2, [r3, #20]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f48:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d103      	bne.n	8004f5a <HAL_DMA_Abort+0x62>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d007      	beq.n	8004f6a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f022 0208 	bic.w	r2, r2, #8
 8004f68:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 0201 	bic.w	r2, r2, #1
 8004f78:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f7a:	e013      	b.n	8004fa4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004f7c:	f7ff fd16 	bl	80049ac <HAL_GetTick>
 8004f80:	4602      	mov	r2, r0
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	2b05      	cmp	r3, #5
 8004f88:	d90c      	bls.n	8004fa4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2220      	movs	r2, #32
 8004f8e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2203      	movs	r2, #3
 8004f94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e015      	b.n	8004fd0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0301 	and.w	r3, r3, #1
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1e4      	bne.n	8004f7c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fb6:	223f      	movs	r2, #63	@ 0x3f
 8004fb8:	409a      	lsls	r2, r3
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004fce:	2300      	movs	r3, #0
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3710      	adds	r7, #16
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	2b02      	cmp	r3, #2
 8004fea:	d004      	beq.n	8004ff6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2280      	movs	r2, #128	@ 0x80
 8004ff0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e00c      	b.n	8005010 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2205      	movs	r2, #5
 8004ffa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f022 0201 	bic.w	r2, r2, #1
 800500c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005024:	2300      	movs	r3, #0
 8005026:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005028:	4b8e      	ldr	r3, [pc, #568]	@ (8005264 <HAL_DMA_IRQHandler+0x248>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a8e      	ldr	r2, [pc, #568]	@ (8005268 <HAL_DMA_IRQHandler+0x24c>)
 800502e:	fba2 2303 	umull	r2, r3, r2, r3
 8005032:	0a9b      	lsrs	r3, r3, #10
 8005034:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800503a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005046:	2208      	movs	r2, #8
 8005048:	409a      	lsls	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	4013      	ands	r3, r2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d01a      	beq.n	8005088 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0304 	and.w	r3, r3, #4
 800505c:	2b00      	cmp	r3, #0
 800505e:	d013      	beq.n	8005088 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f022 0204 	bic.w	r2, r2, #4
 800506e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005074:	2208      	movs	r2, #8
 8005076:	409a      	lsls	r2, r3
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005080:	f043 0201 	orr.w	r2, r3, #1
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800508c:	2201      	movs	r2, #1
 800508e:	409a      	lsls	r2, r3
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	4013      	ands	r3, r2
 8005094:	2b00      	cmp	r3, #0
 8005096:	d012      	beq.n	80050be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	695b      	ldr	r3, [r3, #20]
 800509e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d00b      	beq.n	80050be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050aa:	2201      	movs	r2, #1
 80050ac:	409a      	lsls	r2, r3
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050b6:	f043 0202 	orr.w	r2, r3, #2
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050c2:	2204      	movs	r2, #4
 80050c4:	409a      	lsls	r2, r3
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	4013      	ands	r3, r2
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d012      	beq.n	80050f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 0302 	and.w	r3, r3, #2
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00b      	beq.n	80050f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050e0:	2204      	movs	r2, #4
 80050e2:	409a      	lsls	r2, r3
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ec:	f043 0204 	orr.w	r2, r3, #4
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050f8:	2210      	movs	r2, #16
 80050fa:	409a      	lsls	r2, r3
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	4013      	ands	r3, r2
 8005100:	2b00      	cmp	r3, #0
 8005102:	d043      	beq.n	800518c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0308 	and.w	r3, r3, #8
 800510e:	2b00      	cmp	r3, #0
 8005110:	d03c      	beq.n	800518c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005116:	2210      	movs	r2, #16
 8005118:	409a      	lsls	r2, r3
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d018      	beq.n	800515e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d108      	bne.n	800514c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800513e:	2b00      	cmp	r3, #0
 8005140:	d024      	beq.n	800518c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	4798      	blx	r3
 800514a:	e01f      	b.n	800518c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005150:	2b00      	cmp	r3, #0
 8005152:	d01b      	beq.n	800518c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	4798      	blx	r3
 800515c:	e016      	b.n	800518c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005168:	2b00      	cmp	r3, #0
 800516a:	d107      	bne.n	800517c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f022 0208 	bic.w	r2, r2, #8
 800517a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005180:	2b00      	cmp	r3, #0
 8005182:	d003      	beq.n	800518c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005190:	2220      	movs	r2, #32
 8005192:	409a      	lsls	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	4013      	ands	r3, r2
 8005198:	2b00      	cmp	r3, #0
 800519a:	f000 808f 	beq.w	80052bc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0310 	and.w	r3, r3, #16
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f000 8087 	beq.w	80052bc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051b2:	2220      	movs	r2, #32
 80051b4:	409a      	lsls	r2, r3
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	2b05      	cmp	r3, #5
 80051c4:	d136      	bne.n	8005234 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f022 0216 	bic.w	r2, r2, #22
 80051d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	695a      	ldr	r2, [r3, #20]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80051e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d103      	bne.n	80051f6 <HAL_DMA_IRQHandler+0x1da>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d007      	beq.n	8005206 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f022 0208 	bic.w	r2, r2, #8
 8005204:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800520a:	223f      	movs	r2, #63	@ 0x3f
 800520c:	409a      	lsls	r2, r3
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005226:	2b00      	cmp	r3, #0
 8005228:	d07e      	beq.n	8005328 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	4798      	blx	r3
        }
        return;
 8005232:	e079      	b.n	8005328 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800523e:	2b00      	cmp	r3, #0
 8005240:	d01d      	beq.n	800527e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800524c:	2b00      	cmp	r3, #0
 800524e:	d10d      	bne.n	800526c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005254:	2b00      	cmp	r3, #0
 8005256:	d031      	beq.n	80052bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	4798      	blx	r3
 8005260:	e02c      	b.n	80052bc <HAL_DMA_IRQHandler+0x2a0>
 8005262:	bf00      	nop
 8005264:	20000058 	.word	0x20000058
 8005268:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005270:	2b00      	cmp	r3, #0
 8005272:	d023      	beq.n	80052bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	4798      	blx	r3
 800527c:	e01e      	b.n	80052bc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005288:	2b00      	cmp	r3, #0
 800528a:	d10f      	bne.n	80052ac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f022 0210 	bic.w	r2, r2, #16
 800529a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d003      	beq.n	80052bc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d032      	beq.n	800532a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052c8:	f003 0301 	and.w	r3, r3, #1
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d022      	beq.n	8005316 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2205      	movs	r2, #5
 80052d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f022 0201 	bic.w	r2, r2, #1
 80052e6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	3301      	adds	r3, #1
 80052ec:	60bb      	str	r3, [r7, #8]
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d307      	bcc.n	8005304 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0301 	and.w	r3, r3, #1
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d1f2      	bne.n	80052e8 <HAL_DMA_IRQHandler+0x2cc>
 8005302:	e000      	b.n	8005306 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005304:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2201      	movs	r2, #1
 800530a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800531a:	2b00      	cmp	r3, #0
 800531c:	d005      	beq.n	800532a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	4798      	blx	r3
 8005326:	e000      	b.n	800532a <HAL_DMA_IRQHandler+0x30e>
        return;
 8005328:	bf00      	nop
    }
  }
}
 800532a:	3718      	adds	r7, #24
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005330:	b480      	push	{r7}
 8005332:	b085      	sub	sp, #20
 8005334:	af00      	add	r7, sp, #0
 8005336:	60f8      	str	r0, [r7, #12]
 8005338:	60b9      	str	r1, [r7, #8]
 800533a:	607a      	str	r2, [r7, #4]
 800533c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800534c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	683a      	ldr	r2, [r7, #0]
 8005354:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	2b40      	cmp	r3, #64	@ 0x40
 800535c:	d108      	bne.n	8005370 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800536e:	e007      	b.n	8005380 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68ba      	ldr	r2, [r7, #8]
 8005376:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	60da      	str	r2, [r3, #12]
}
 8005380:	bf00      	nop
 8005382:	3714      	adds	r7, #20
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr

0800538c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800538c:	b480      	push	{r7}
 800538e:	b085      	sub	sp, #20
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	b2db      	uxtb	r3, r3
 800539a:	3b10      	subs	r3, #16
 800539c:	4a14      	ldr	r2, [pc, #80]	@ (80053f0 <DMA_CalcBaseAndBitshift+0x64>)
 800539e:	fba2 2303 	umull	r2, r3, r2, r3
 80053a2:	091b      	lsrs	r3, r3, #4
 80053a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80053a6:	4a13      	ldr	r2, [pc, #76]	@ (80053f4 <DMA_CalcBaseAndBitshift+0x68>)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	4413      	add	r3, r2
 80053ac:	781b      	ldrb	r3, [r3, #0]
 80053ae:	461a      	mov	r2, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2b03      	cmp	r3, #3
 80053b8:	d909      	bls.n	80053ce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80053c2:	f023 0303 	bic.w	r3, r3, #3
 80053c6:	1d1a      	adds	r2, r3, #4
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	659a      	str	r2, [r3, #88]	@ 0x58
 80053cc:	e007      	b.n	80053de <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80053d6:	f023 0303 	bic.w	r3, r3, #3
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3714      	adds	r7, #20
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr
 80053ee:	bf00      	nop
 80053f0:	aaaaaaab 	.word	0xaaaaaaab
 80053f4:	0800ad24 	.word	0x0800ad24

080053f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b085      	sub	sp, #20
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005400:	2300      	movs	r3, #0
 8005402:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005408:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	699b      	ldr	r3, [r3, #24]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d11f      	bne.n	8005452 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	2b03      	cmp	r3, #3
 8005416:	d856      	bhi.n	80054c6 <DMA_CheckFifoParam+0xce>
 8005418:	a201      	add	r2, pc, #4	@ (adr r2, 8005420 <DMA_CheckFifoParam+0x28>)
 800541a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800541e:	bf00      	nop
 8005420:	08005431 	.word	0x08005431
 8005424:	08005443 	.word	0x08005443
 8005428:	08005431 	.word	0x08005431
 800542c:	080054c7 	.word	0x080054c7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005434:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005438:	2b00      	cmp	r3, #0
 800543a:	d046      	beq.n	80054ca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005440:	e043      	b.n	80054ca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005446:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800544a:	d140      	bne.n	80054ce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005450:	e03d      	b.n	80054ce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	699b      	ldr	r3, [r3, #24]
 8005456:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800545a:	d121      	bne.n	80054a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	2b03      	cmp	r3, #3
 8005460:	d837      	bhi.n	80054d2 <DMA_CheckFifoParam+0xda>
 8005462:	a201      	add	r2, pc, #4	@ (adr r2, 8005468 <DMA_CheckFifoParam+0x70>)
 8005464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005468:	08005479 	.word	0x08005479
 800546c:	0800547f 	.word	0x0800547f
 8005470:	08005479 	.word	0x08005479
 8005474:	08005491 	.word	0x08005491
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	73fb      	strb	r3, [r7, #15]
      break;
 800547c:	e030      	b.n	80054e0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005482:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005486:	2b00      	cmp	r3, #0
 8005488:	d025      	beq.n	80054d6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800548e:	e022      	b.n	80054d6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005494:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005498:	d11f      	bne.n	80054da <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800549e:	e01c      	b.n	80054da <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d903      	bls.n	80054ae <DMA_CheckFifoParam+0xb6>
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	2b03      	cmp	r3, #3
 80054aa:	d003      	beq.n	80054b4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80054ac:	e018      	b.n	80054e0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	73fb      	strb	r3, [r7, #15]
      break;
 80054b2:	e015      	b.n	80054e0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d00e      	beq.n	80054de <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80054c0:	2301      	movs	r3, #1
 80054c2:	73fb      	strb	r3, [r7, #15]
      break;
 80054c4:	e00b      	b.n	80054de <DMA_CheckFifoParam+0xe6>
      break;
 80054c6:	bf00      	nop
 80054c8:	e00a      	b.n	80054e0 <DMA_CheckFifoParam+0xe8>
      break;
 80054ca:	bf00      	nop
 80054cc:	e008      	b.n	80054e0 <DMA_CheckFifoParam+0xe8>
      break;
 80054ce:	bf00      	nop
 80054d0:	e006      	b.n	80054e0 <DMA_CheckFifoParam+0xe8>
      break;
 80054d2:	bf00      	nop
 80054d4:	e004      	b.n	80054e0 <DMA_CheckFifoParam+0xe8>
      break;
 80054d6:	bf00      	nop
 80054d8:	e002      	b.n	80054e0 <DMA_CheckFifoParam+0xe8>
      break;   
 80054da:	bf00      	nop
 80054dc:	e000      	b.n	80054e0 <DMA_CheckFifoParam+0xe8>
      break;
 80054de:	bf00      	nop
    }
  } 
  
  return status; 
 80054e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3714      	adds	r7, #20
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop

080054f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b089      	sub	sp, #36	@ 0x24
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80054fa:	2300      	movs	r3, #0
 80054fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80054fe:	2300      	movs	r3, #0
 8005500:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005502:	2300      	movs	r3, #0
 8005504:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005506:	2300      	movs	r3, #0
 8005508:	61fb      	str	r3, [r7, #28]
 800550a:	e16b      	b.n	80057e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800550c:	2201      	movs	r2, #1
 800550e:	69fb      	ldr	r3, [r7, #28]
 8005510:	fa02 f303 	lsl.w	r3, r2, r3
 8005514:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	4013      	ands	r3, r2
 800551e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005520:	693a      	ldr	r2, [r7, #16]
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	429a      	cmp	r2, r3
 8005526:	f040 815a 	bne.w	80057de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f003 0303 	and.w	r3, r3, #3
 8005532:	2b01      	cmp	r3, #1
 8005534:	d005      	beq.n	8005542 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800553e:	2b02      	cmp	r3, #2
 8005540:	d130      	bne.n	80055a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	005b      	lsls	r3, r3, #1
 800554c:	2203      	movs	r2, #3
 800554e:	fa02 f303 	lsl.w	r3, r2, r3
 8005552:	43db      	mvns	r3, r3
 8005554:	69ba      	ldr	r2, [r7, #24]
 8005556:	4013      	ands	r3, r2
 8005558:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	68da      	ldr	r2, [r3, #12]
 800555e:	69fb      	ldr	r3, [r7, #28]
 8005560:	005b      	lsls	r3, r3, #1
 8005562:	fa02 f303 	lsl.w	r3, r2, r3
 8005566:	69ba      	ldr	r2, [r7, #24]
 8005568:	4313      	orrs	r3, r2
 800556a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	69ba      	ldr	r2, [r7, #24]
 8005570:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005578:	2201      	movs	r2, #1
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	fa02 f303 	lsl.w	r3, r2, r3
 8005580:	43db      	mvns	r3, r3
 8005582:	69ba      	ldr	r2, [r7, #24]
 8005584:	4013      	ands	r3, r2
 8005586:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	091b      	lsrs	r3, r3, #4
 800558e:	f003 0201 	and.w	r2, r3, #1
 8005592:	69fb      	ldr	r3, [r7, #28]
 8005594:	fa02 f303 	lsl.w	r3, r2, r3
 8005598:	69ba      	ldr	r2, [r7, #24]
 800559a:	4313      	orrs	r3, r2
 800559c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	69ba      	ldr	r2, [r7, #24]
 80055a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	f003 0303 	and.w	r3, r3, #3
 80055ac:	2b03      	cmp	r3, #3
 80055ae:	d017      	beq.n	80055e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80055b6:	69fb      	ldr	r3, [r7, #28]
 80055b8:	005b      	lsls	r3, r3, #1
 80055ba:	2203      	movs	r2, #3
 80055bc:	fa02 f303 	lsl.w	r3, r2, r3
 80055c0:	43db      	mvns	r3, r3
 80055c2:	69ba      	ldr	r2, [r7, #24]
 80055c4:	4013      	ands	r3, r2
 80055c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	689a      	ldr	r2, [r3, #8]
 80055cc:	69fb      	ldr	r3, [r7, #28]
 80055ce:	005b      	lsls	r3, r3, #1
 80055d0:	fa02 f303 	lsl.w	r3, r2, r3
 80055d4:	69ba      	ldr	r2, [r7, #24]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	69ba      	ldr	r2, [r7, #24]
 80055de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	f003 0303 	and.w	r3, r3, #3
 80055e8:	2b02      	cmp	r3, #2
 80055ea:	d123      	bne.n	8005634 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	08da      	lsrs	r2, r3, #3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	3208      	adds	r2, #8
 80055f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	f003 0307 	and.w	r3, r3, #7
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	220f      	movs	r2, #15
 8005604:	fa02 f303 	lsl.w	r3, r2, r3
 8005608:	43db      	mvns	r3, r3
 800560a:	69ba      	ldr	r2, [r7, #24]
 800560c:	4013      	ands	r3, r2
 800560e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	691a      	ldr	r2, [r3, #16]
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	f003 0307 	and.w	r3, r3, #7
 800561a:	009b      	lsls	r3, r3, #2
 800561c:	fa02 f303 	lsl.w	r3, r2, r3
 8005620:	69ba      	ldr	r2, [r7, #24]
 8005622:	4313      	orrs	r3, r2
 8005624:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005626:	69fb      	ldr	r3, [r7, #28]
 8005628:	08da      	lsrs	r2, r3, #3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	3208      	adds	r2, #8
 800562e:	69b9      	ldr	r1, [r7, #24]
 8005630:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800563a:	69fb      	ldr	r3, [r7, #28]
 800563c:	005b      	lsls	r3, r3, #1
 800563e:	2203      	movs	r2, #3
 8005640:	fa02 f303 	lsl.w	r3, r2, r3
 8005644:	43db      	mvns	r3, r3
 8005646:	69ba      	ldr	r2, [r7, #24]
 8005648:	4013      	ands	r3, r2
 800564a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	f003 0203 	and.w	r2, r3, #3
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	005b      	lsls	r3, r3, #1
 8005658:	fa02 f303 	lsl.w	r3, r2, r3
 800565c:	69ba      	ldr	r2, [r7, #24]
 800565e:	4313      	orrs	r3, r2
 8005660:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	69ba      	ldr	r2, [r7, #24]
 8005666:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005670:	2b00      	cmp	r3, #0
 8005672:	f000 80b4 	beq.w	80057de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005676:	2300      	movs	r3, #0
 8005678:	60fb      	str	r3, [r7, #12]
 800567a:	4b60      	ldr	r3, [pc, #384]	@ (80057fc <HAL_GPIO_Init+0x30c>)
 800567c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800567e:	4a5f      	ldr	r2, [pc, #380]	@ (80057fc <HAL_GPIO_Init+0x30c>)
 8005680:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005684:	6453      	str	r3, [r2, #68]	@ 0x44
 8005686:	4b5d      	ldr	r3, [pc, #372]	@ (80057fc <HAL_GPIO_Init+0x30c>)
 8005688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800568a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800568e:	60fb      	str	r3, [r7, #12]
 8005690:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005692:	4a5b      	ldr	r2, [pc, #364]	@ (8005800 <HAL_GPIO_Init+0x310>)
 8005694:	69fb      	ldr	r3, [r7, #28]
 8005696:	089b      	lsrs	r3, r3, #2
 8005698:	3302      	adds	r3, #2
 800569a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800569e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	f003 0303 	and.w	r3, r3, #3
 80056a6:	009b      	lsls	r3, r3, #2
 80056a8:	220f      	movs	r2, #15
 80056aa:	fa02 f303 	lsl.w	r3, r2, r3
 80056ae:	43db      	mvns	r3, r3
 80056b0:	69ba      	ldr	r2, [r7, #24]
 80056b2:	4013      	ands	r3, r2
 80056b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a52      	ldr	r2, [pc, #328]	@ (8005804 <HAL_GPIO_Init+0x314>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d02b      	beq.n	8005716 <HAL_GPIO_Init+0x226>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a51      	ldr	r2, [pc, #324]	@ (8005808 <HAL_GPIO_Init+0x318>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d025      	beq.n	8005712 <HAL_GPIO_Init+0x222>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a50      	ldr	r2, [pc, #320]	@ (800580c <HAL_GPIO_Init+0x31c>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d01f      	beq.n	800570e <HAL_GPIO_Init+0x21e>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a4f      	ldr	r2, [pc, #316]	@ (8005810 <HAL_GPIO_Init+0x320>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d019      	beq.n	800570a <HAL_GPIO_Init+0x21a>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a4e      	ldr	r2, [pc, #312]	@ (8005814 <HAL_GPIO_Init+0x324>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d013      	beq.n	8005706 <HAL_GPIO_Init+0x216>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a4d      	ldr	r2, [pc, #308]	@ (8005818 <HAL_GPIO_Init+0x328>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d00d      	beq.n	8005702 <HAL_GPIO_Init+0x212>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a4c      	ldr	r2, [pc, #304]	@ (800581c <HAL_GPIO_Init+0x32c>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d007      	beq.n	80056fe <HAL_GPIO_Init+0x20e>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a4b      	ldr	r2, [pc, #300]	@ (8005820 <HAL_GPIO_Init+0x330>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d101      	bne.n	80056fa <HAL_GPIO_Init+0x20a>
 80056f6:	2307      	movs	r3, #7
 80056f8:	e00e      	b.n	8005718 <HAL_GPIO_Init+0x228>
 80056fa:	2308      	movs	r3, #8
 80056fc:	e00c      	b.n	8005718 <HAL_GPIO_Init+0x228>
 80056fe:	2306      	movs	r3, #6
 8005700:	e00a      	b.n	8005718 <HAL_GPIO_Init+0x228>
 8005702:	2305      	movs	r3, #5
 8005704:	e008      	b.n	8005718 <HAL_GPIO_Init+0x228>
 8005706:	2304      	movs	r3, #4
 8005708:	e006      	b.n	8005718 <HAL_GPIO_Init+0x228>
 800570a:	2303      	movs	r3, #3
 800570c:	e004      	b.n	8005718 <HAL_GPIO_Init+0x228>
 800570e:	2302      	movs	r3, #2
 8005710:	e002      	b.n	8005718 <HAL_GPIO_Init+0x228>
 8005712:	2301      	movs	r3, #1
 8005714:	e000      	b.n	8005718 <HAL_GPIO_Init+0x228>
 8005716:	2300      	movs	r3, #0
 8005718:	69fa      	ldr	r2, [r7, #28]
 800571a:	f002 0203 	and.w	r2, r2, #3
 800571e:	0092      	lsls	r2, r2, #2
 8005720:	4093      	lsls	r3, r2
 8005722:	69ba      	ldr	r2, [r7, #24]
 8005724:	4313      	orrs	r3, r2
 8005726:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005728:	4935      	ldr	r1, [pc, #212]	@ (8005800 <HAL_GPIO_Init+0x310>)
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	089b      	lsrs	r3, r3, #2
 800572e:	3302      	adds	r3, #2
 8005730:	69ba      	ldr	r2, [r7, #24]
 8005732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005736:	4b3b      	ldr	r3, [pc, #236]	@ (8005824 <HAL_GPIO_Init+0x334>)
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	43db      	mvns	r3, r3
 8005740:	69ba      	ldr	r2, [r7, #24]
 8005742:	4013      	ands	r3, r2
 8005744:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800574e:	2b00      	cmp	r3, #0
 8005750:	d003      	beq.n	800575a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005752:	69ba      	ldr	r2, [r7, #24]
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	4313      	orrs	r3, r2
 8005758:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800575a:	4a32      	ldr	r2, [pc, #200]	@ (8005824 <HAL_GPIO_Init+0x334>)
 800575c:	69bb      	ldr	r3, [r7, #24]
 800575e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005760:	4b30      	ldr	r3, [pc, #192]	@ (8005824 <HAL_GPIO_Init+0x334>)
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	43db      	mvns	r3, r3
 800576a:	69ba      	ldr	r2, [r7, #24]
 800576c:	4013      	ands	r3, r2
 800576e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005778:	2b00      	cmp	r3, #0
 800577a:	d003      	beq.n	8005784 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800577c:	69ba      	ldr	r2, [r7, #24]
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	4313      	orrs	r3, r2
 8005782:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005784:	4a27      	ldr	r2, [pc, #156]	@ (8005824 <HAL_GPIO_Init+0x334>)
 8005786:	69bb      	ldr	r3, [r7, #24]
 8005788:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800578a:	4b26      	ldr	r3, [pc, #152]	@ (8005824 <HAL_GPIO_Init+0x334>)
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	43db      	mvns	r3, r3
 8005794:	69ba      	ldr	r2, [r7, #24]
 8005796:	4013      	ands	r3, r2
 8005798:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d003      	beq.n	80057ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80057a6:	69ba      	ldr	r2, [r7, #24]
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	4313      	orrs	r3, r2
 80057ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80057ae:	4a1d      	ldr	r2, [pc, #116]	@ (8005824 <HAL_GPIO_Init+0x334>)
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80057b4:	4b1b      	ldr	r3, [pc, #108]	@ (8005824 <HAL_GPIO_Init+0x334>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	43db      	mvns	r3, r3
 80057be:	69ba      	ldr	r2, [r7, #24]
 80057c0:	4013      	ands	r3, r2
 80057c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d003      	beq.n	80057d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80057d0:	69ba      	ldr	r2, [r7, #24]
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80057d8:	4a12      	ldr	r2, [pc, #72]	@ (8005824 <HAL_GPIO_Init+0x334>)
 80057da:	69bb      	ldr	r3, [r7, #24]
 80057dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	3301      	adds	r3, #1
 80057e2:	61fb      	str	r3, [r7, #28]
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	2b0f      	cmp	r3, #15
 80057e8:	f67f ae90 	bls.w	800550c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80057ec:	bf00      	nop
 80057ee:	bf00      	nop
 80057f0:	3724      	adds	r7, #36	@ 0x24
 80057f2:	46bd      	mov	sp, r7
 80057f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f8:	4770      	bx	lr
 80057fa:	bf00      	nop
 80057fc:	40023800 	.word	0x40023800
 8005800:	40013800 	.word	0x40013800
 8005804:	40020000 	.word	0x40020000
 8005808:	40020400 	.word	0x40020400
 800580c:	40020800 	.word	0x40020800
 8005810:	40020c00 	.word	0x40020c00
 8005814:	40021000 	.word	0x40021000
 8005818:	40021400 	.word	0x40021400
 800581c:	40021800 	.word	0x40021800
 8005820:	40021c00 	.word	0x40021c00
 8005824:	40013c00 	.word	0x40013c00

08005828 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005828:	b480      	push	{r7}
 800582a:	b087      	sub	sp, #28
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005832:	2300      	movs	r3, #0
 8005834:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8005836:	2300      	movs	r3, #0
 8005838:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800583a:	2300      	movs	r3, #0
 800583c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800583e:	2300      	movs	r3, #0
 8005840:	617b      	str	r3, [r7, #20]
 8005842:	e0cd      	b.n	80059e0 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005844:	2201      	movs	r2, #1
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	fa02 f303 	lsl.w	r3, r2, r3
 800584c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800584e:	683a      	ldr	r2, [r7, #0]
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	4013      	ands	r3, r2
 8005854:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	429a      	cmp	r2, r3
 800585c:	f040 80bd 	bne.w	80059da <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005860:	4a65      	ldr	r2, [pc, #404]	@ (80059f8 <HAL_GPIO_DeInit+0x1d0>)
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	089b      	lsrs	r3, r3, #2
 8005866:	3302      	adds	r3, #2
 8005868:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800586c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	f003 0303 	and.w	r3, r3, #3
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	220f      	movs	r2, #15
 8005878:	fa02 f303 	lsl.w	r3, r2, r3
 800587c:	68ba      	ldr	r2, [r7, #8]
 800587e:	4013      	ands	r3, r2
 8005880:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a5d      	ldr	r2, [pc, #372]	@ (80059fc <HAL_GPIO_DeInit+0x1d4>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d02b      	beq.n	80058e2 <HAL_GPIO_DeInit+0xba>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a5c      	ldr	r2, [pc, #368]	@ (8005a00 <HAL_GPIO_DeInit+0x1d8>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d025      	beq.n	80058de <HAL_GPIO_DeInit+0xb6>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a5b      	ldr	r2, [pc, #364]	@ (8005a04 <HAL_GPIO_DeInit+0x1dc>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d01f      	beq.n	80058da <HAL_GPIO_DeInit+0xb2>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	4a5a      	ldr	r2, [pc, #360]	@ (8005a08 <HAL_GPIO_DeInit+0x1e0>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d019      	beq.n	80058d6 <HAL_GPIO_DeInit+0xae>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a59      	ldr	r2, [pc, #356]	@ (8005a0c <HAL_GPIO_DeInit+0x1e4>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d013      	beq.n	80058d2 <HAL_GPIO_DeInit+0xaa>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a58      	ldr	r2, [pc, #352]	@ (8005a10 <HAL_GPIO_DeInit+0x1e8>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d00d      	beq.n	80058ce <HAL_GPIO_DeInit+0xa6>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a57      	ldr	r2, [pc, #348]	@ (8005a14 <HAL_GPIO_DeInit+0x1ec>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d007      	beq.n	80058ca <HAL_GPIO_DeInit+0xa2>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a56      	ldr	r2, [pc, #344]	@ (8005a18 <HAL_GPIO_DeInit+0x1f0>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d101      	bne.n	80058c6 <HAL_GPIO_DeInit+0x9e>
 80058c2:	2307      	movs	r3, #7
 80058c4:	e00e      	b.n	80058e4 <HAL_GPIO_DeInit+0xbc>
 80058c6:	2308      	movs	r3, #8
 80058c8:	e00c      	b.n	80058e4 <HAL_GPIO_DeInit+0xbc>
 80058ca:	2306      	movs	r3, #6
 80058cc:	e00a      	b.n	80058e4 <HAL_GPIO_DeInit+0xbc>
 80058ce:	2305      	movs	r3, #5
 80058d0:	e008      	b.n	80058e4 <HAL_GPIO_DeInit+0xbc>
 80058d2:	2304      	movs	r3, #4
 80058d4:	e006      	b.n	80058e4 <HAL_GPIO_DeInit+0xbc>
 80058d6:	2303      	movs	r3, #3
 80058d8:	e004      	b.n	80058e4 <HAL_GPIO_DeInit+0xbc>
 80058da:	2302      	movs	r3, #2
 80058dc:	e002      	b.n	80058e4 <HAL_GPIO_DeInit+0xbc>
 80058de:	2301      	movs	r3, #1
 80058e0:	e000      	b.n	80058e4 <HAL_GPIO_DeInit+0xbc>
 80058e2:	2300      	movs	r3, #0
 80058e4:	697a      	ldr	r2, [r7, #20]
 80058e6:	f002 0203 	and.w	r2, r2, #3
 80058ea:	0092      	lsls	r2, r2, #2
 80058ec:	4093      	lsls	r3, r2
 80058ee:	68ba      	ldr	r2, [r7, #8]
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d132      	bne.n	800595a <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80058f4:	4b49      	ldr	r3, [pc, #292]	@ (8005a1c <HAL_GPIO_DeInit+0x1f4>)
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	43db      	mvns	r3, r3
 80058fc:	4947      	ldr	r1, [pc, #284]	@ (8005a1c <HAL_GPIO_DeInit+0x1f4>)
 80058fe:	4013      	ands	r3, r2
 8005900:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8005902:	4b46      	ldr	r3, [pc, #280]	@ (8005a1c <HAL_GPIO_DeInit+0x1f4>)
 8005904:	685a      	ldr	r2, [r3, #4]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	43db      	mvns	r3, r3
 800590a:	4944      	ldr	r1, [pc, #272]	@ (8005a1c <HAL_GPIO_DeInit+0x1f4>)
 800590c:	4013      	ands	r3, r2
 800590e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8005910:	4b42      	ldr	r3, [pc, #264]	@ (8005a1c <HAL_GPIO_DeInit+0x1f4>)
 8005912:	68da      	ldr	r2, [r3, #12]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	43db      	mvns	r3, r3
 8005918:	4940      	ldr	r1, [pc, #256]	@ (8005a1c <HAL_GPIO_DeInit+0x1f4>)
 800591a:	4013      	ands	r3, r2
 800591c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800591e:	4b3f      	ldr	r3, [pc, #252]	@ (8005a1c <HAL_GPIO_DeInit+0x1f4>)
 8005920:	689a      	ldr	r2, [r3, #8]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	43db      	mvns	r3, r3
 8005926:	493d      	ldr	r1, [pc, #244]	@ (8005a1c <HAL_GPIO_DeInit+0x1f4>)
 8005928:	4013      	ands	r3, r2
 800592a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	f003 0303 	and.w	r3, r3, #3
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	220f      	movs	r2, #15
 8005936:	fa02 f303 	lsl.w	r3, r2, r3
 800593a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800593c:	4a2e      	ldr	r2, [pc, #184]	@ (80059f8 <HAL_GPIO_DeInit+0x1d0>)
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	089b      	lsrs	r3, r3, #2
 8005942:	3302      	adds	r3, #2
 8005944:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	43da      	mvns	r2, r3
 800594c:	482a      	ldr	r0, [pc, #168]	@ (80059f8 <HAL_GPIO_DeInit+0x1d0>)
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	089b      	lsrs	r3, r3, #2
 8005952:	400a      	ands	r2, r1
 8005954:	3302      	adds	r3, #2
 8005956:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	005b      	lsls	r3, r3, #1
 8005962:	2103      	movs	r1, #3
 8005964:	fa01 f303 	lsl.w	r3, r1, r3
 8005968:	43db      	mvns	r3, r3
 800596a:	401a      	ands	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	08da      	lsrs	r2, r3, #3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	3208      	adds	r2, #8
 8005978:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	f003 0307 	and.w	r3, r3, #7
 8005982:	009b      	lsls	r3, r3, #2
 8005984:	220f      	movs	r2, #15
 8005986:	fa02 f303 	lsl.w	r3, r2, r3
 800598a:	43db      	mvns	r3, r3
 800598c:	697a      	ldr	r2, [r7, #20]
 800598e:	08d2      	lsrs	r2, r2, #3
 8005990:	4019      	ands	r1, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	3208      	adds	r2, #8
 8005996:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	68da      	ldr	r2, [r3, #12]
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	005b      	lsls	r3, r3, #1
 80059a2:	2103      	movs	r1, #3
 80059a4:	fa01 f303 	lsl.w	r3, r1, r3
 80059a8:	43db      	mvns	r3, r3
 80059aa:	401a      	ands	r2, r3
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685a      	ldr	r2, [r3, #4]
 80059b4:	2101      	movs	r1, #1
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	fa01 f303 	lsl.w	r3, r1, r3
 80059bc:	43db      	mvns	r3, r3
 80059be:	401a      	ands	r2, r3
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	689a      	ldr	r2, [r3, #8]
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	005b      	lsls	r3, r3, #1
 80059cc:	2103      	movs	r1, #3
 80059ce:	fa01 f303 	lsl.w	r3, r1, r3
 80059d2:	43db      	mvns	r3, r3
 80059d4:	401a      	ands	r2, r3
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	3301      	adds	r3, #1
 80059de:	617b      	str	r3, [r7, #20]
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	2b0f      	cmp	r3, #15
 80059e4:	f67f af2e 	bls.w	8005844 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80059e8:	bf00      	nop
 80059ea:	bf00      	nop
 80059ec:	371c      	adds	r7, #28
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr
 80059f6:	bf00      	nop
 80059f8:	40013800 	.word	0x40013800
 80059fc:	40020000 	.word	0x40020000
 8005a00:	40020400 	.word	0x40020400
 8005a04:	40020800 	.word	0x40020800
 8005a08:	40020c00 	.word	0x40020c00
 8005a0c:	40021000 	.word	0x40021000
 8005a10:	40021400 	.word	0x40021400
 8005a14:	40021800 	.word	0x40021800
 8005a18:	40021c00 	.word	0x40021c00
 8005a1c:	40013c00 	.word	0x40013c00

08005a20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	460b      	mov	r3, r1
 8005a2a:	807b      	strh	r3, [r7, #2]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005a30:	787b      	ldrb	r3, [r7, #1]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a36:	887a      	ldrh	r2, [r7, #2]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005a3c:	e003      	b.n	8005a46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005a3e:	887b      	ldrh	r3, [r7, #2]
 8005a40:	041a      	lsls	r2, r3, #16
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	619a      	str	r2, [r3, #24]
}
 8005a46:	bf00      	nop
 8005a48:	370c      	adds	r7, #12
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr
	...

08005a54 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b082      	sub	sp, #8
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005a5e:	4b08      	ldr	r3, [pc, #32]	@ (8005a80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a60:	695a      	ldr	r2, [r3, #20]
 8005a62:	88fb      	ldrh	r3, [r7, #6]
 8005a64:	4013      	ands	r3, r2
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d006      	beq.n	8005a78 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005a6a:	4a05      	ldr	r2, [pc, #20]	@ (8005a80 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005a6c:	88fb      	ldrh	r3, [r7, #6]
 8005a6e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005a70:	88fb      	ldrh	r3, [r7, #6]
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7fc fa6c 	bl	8001f50 <HAL_GPIO_EXTI_Callback>
  }
}
 8005a78:	bf00      	nop
 8005a7a:	3708      	adds	r7, #8
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	40013c00 	.word	0x40013c00

08005a84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b084      	sub	sp, #16
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d101      	bne.n	8005a96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e12b      	b.n	8005cee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d106      	bne.n	8005ab0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f7fe f8d4 	bl	8003c58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2224      	movs	r2, #36	@ 0x24
 8005ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f022 0201 	bic.w	r2, r2, #1
 8005ac6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ad6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005ae6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005ae8:	f001 fbec 	bl	80072c4 <HAL_RCC_GetPCLK1Freq>
 8005aec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	4a81      	ldr	r2, [pc, #516]	@ (8005cf8 <HAL_I2C_Init+0x274>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d807      	bhi.n	8005b08 <HAL_I2C_Init+0x84>
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	4a80      	ldr	r2, [pc, #512]	@ (8005cfc <HAL_I2C_Init+0x278>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	bf94      	ite	ls
 8005b00:	2301      	movls	r3, #1
 8005b02:	2300      	movhi	r3, #0
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	e006      	b.n	8005b16 <HAL_I2C_Init+0x92>
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	4a7d      	ldr	r2, [pc, #500]	@ (8005d00 <HAL_I2C_Init+0x27c>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	bf94      	ite	ls
 8005b10:	2301      	movls	r3, #1
 8005b12:	2300      	movhi	r3, #0
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d001      	beq.n	8005b1e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	e0e7      	b.n	8005cee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	4a78      	ldr	r2, [pc, #480]	@ (8005d04 <HAL_I2C_Init+0x280>)
 8005b22:	fba2 2303 	umull	r2, r3, r2, r3
 8005b26:	0c9b      	lsrs	r3, r3, #18
 8005b28:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68ba      	ldr	r2, [r7, #8]
 8005b3a:	430a      	orrs	r2, r1
 8005b3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	6a1b      	ldr	r3, [r3, #32]
 8005b44:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	4a6a      	ldr	r2, [pc, #424]	@ (8005cf8 <HAL_I2C_Init+0x274>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d802      	bhi.n	8005b58 <HAL_I2C_Init+0xd4>
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	3301      	adds	r3, #1
 8005b56:	e009      	b.n	8005b6c <HAL_I2C_Init+0xe8>
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005b5e:	fb02 f303 	mul.w	r3, r2, r3
 8005b62:	4a69      	ldr	r2, [pc, #420]	@ (8005d08 <HAL_I2C_Init+0x284>)
 8005b64:	fba2 2303 	umull	r2, r3, r2, r3
 8005b68:	099b      	lsrs	r3, r3, #6
 8005b6a:	3301      	adds	r3, #1
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	6812      	ldr	r2, [r2, #0]
 8005b70:	430b      	orrs	r3, r1
 8005b72:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	69db      	ldr	r3, [r3, #28]
 8005b7a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005b7e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	495c      	ldr	r1, [pc, #368]	@ (8005cf8 <HAL_I2C_Init+0x274>)
 8005b88:	428b      	cmp	r3, r1
 8005b8a:	d819      	bhi.n	8005bc0 <HAL_I2C_Init+0x13c>
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	1e59      	subs	r1, r3, #1
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	005b      	lsls	r3, r3, #1
 8005b96:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b9a:	1c59      	adds	r1, r3, #1
 8005b9c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005ba0:	400b      	ands	r3, r1
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d00a      	beq.n	8005bbc <HAL_I2C_Init+0x138>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	1e59      	subs	r1, r3, #1
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	005b      	lsls	r3, r3, #1
 8005bb0:	fbb1 f3f3 	udiv	r3, r1, r3
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bba:	e051      	b.n	8005c60 <HAL_I2C_Init+0x1dc>
 8005bbc:	2304      	movs	r3, #4
 8005bbe:	e04f      	b.n	8005c60 <HAL_I2C_Init+0x1dc>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d111      	bne.n	8005bec <HAL_I2C_Init+0x168>
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	1e58      	subs	r0, r3, #1
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6859      	ldr	r1, [r3, #4]
 8005bd0:	460b      	mov	r3, r1
 8005bd2:	005b      	lsls	r3, r3, #1
 8005bd4:	440b      	add	r3, r1
 8005bd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005bda:	3301      	adds	r3, #1
 8005bdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	bf0c      	ite	eq
 8005be4:	2301      	moveq	r3, #1
 8005be6:	2300      	movne	r3, #0
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	e012      	b.n	8005c12 <HAL_I2C_Init+0x18e>
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	1e58      	subs	r0, r3, #1
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6859      	ldr	r1, [r3, #4]
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	440b      	add	r3, r1
 8005bfa:	0099      	lsls	r1, r3, #2
 8005bfc:	440b      	add	r3, r1
 8005bfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c02:	3301      	adds	r3, #1
 8005c04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	bf0c      	ite	eq
 8005c0c:	2301      	moveq	r3, #1
 8005c0e:	2300      	movne	r3, #0
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d001      	beq.n	8005c1a <HAL_I2C_Init+0x196>
 8005c16:	2301      	movs	r3, #1
 8005c18:	e022      	b.n	8005c60 <HAL_I2C_Init+0x1dc>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d10e      	bne.n	8005c40 <HAL_I2C_Init+0x1bc>
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	1e58      	subs	r0, r3, #1
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6859      	ldr	r1, [r3, #4]
 8005c2a:	460b      	mov	r3, r1
 8005c2c:	005b      	lsls	r3, r3, #1
 8005c2e:	440b      	add	r3, r1
 8005c30:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c34:	3301      	adds	r3, #1
 8005c36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c3e:	e00f      	b.n	8005c60 <HAL_I2C_Init+0x1dc>
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	1e58      	subs	r0, r3, #1
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6859      	ldr	r1, [r3, #4]
 8005c48:	460b      	mov	r3, r1
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	440b      	add	r3, r1
 8005c4e:	0099      	lsls	r1, r3, #2
 8005c50:	440b      	add	r3, r1
 8005c52:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c56:	3301      	adds	r3, #1
 8005c58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005c60:	6879      	ldr	r1, [r7, #4]
 8005c62:	6809      	ldr	r1, [r1, #0]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	69da      	ldr	r2, [r3, #28]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a1b      	ldr	r3, [r3, #32]
 8005c7a:	431a      	orrs	r2, r3
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	430a      	orrs	r2, r1
 8005c82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005c8e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	6911      	ldr	r1, [r2, #16]
 8005c96:	687a      	ldr	r2, [r7, #4]
 8005c98:	68d2      	ldr	r2, [r2, #12]
 8005c9a:	4311      	orrs	r1, r2
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	6812      	ldr	r2, [r2, #0]
 8005ca0:	430b      	orrs	r3, r1
 8005ca2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	695a      	ldr	r2, [r3, #20]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	699b      	ldr	r3, [r3, #24]
 8005cb6:	431a      	orrs	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	430a      	orrs	r2, r1
 8005cbe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f042 0201 	orr.w	r2, r2, #1
 8005cce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2220      	movs	r2, #32
 8005cda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3710      	adds	r7, #16
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	000186a0 	.word	0x000186a0
 8005cfc:	001e847f 	.word	0x001e847f
 8005d00:	003d08ff 	.word	0x003d08ff
 8005d04:	431bde83 	.word	0x431bde83
 8005d08:	10624dd3 	.word	0x10624dd3

08005d0c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b082      	sub	sp, #8
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d101      	bne.n	8005d1e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e021      	b.n	8005d62 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2224      	movs	r2, #36	@ 0x24
 8005d22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f022 0201 	bic.w	r2, r2, #1
 8005d34:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f7fe f872 	bl	8003e20 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d60:	2300      	movs	r3, #0
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3708      	adds	r7, #8
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}
	...

08005d6c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b088      	sub	sp, #32
 8005d70:	af02      	add	r7, sp, #8
 8005d72:	60f8      	str	r0, [r7, #12]
 8005d74:	4608      	mov	r0, r1
 8005d76:	4611      	mov	r1, r2
 8005d78:	461a      	mov	r2, r3
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	817b      	strh	r3, [r7, #10]
 8005d7e:	460b      	mov	r3, r1
 8005d80:	813b      	strh	r3, [r7, #8]
 8005d82:	4613      	mov	r3, r2
 8005d84:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d86:	f7fe fe11 	bl	80049ac <HAL_GetTick>
 8005d8a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	2b20      	cmp	r3, #32
 8005d96:	f040 80d9 	bne.w	8005f4c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005d9a:	697b      	ldr	r3, [r7, #20]
 8005d9c:	9300      	str	r3, [sp, #0]
 8005d9e:	2319      	movs	r3, #25
 8005da0:	2201      	movs	r2, #1
 8005da2:	496d      	ldr	r1, [pc, #436]	@ (8005f58 <HAL_I2C_Mem_Write+0x1ec>)
 8005da4:	68f8      	ldr	r0, [r7, #12]
 8005da6:	f000 fc7f 	bl	80066a8 <I2C_WaitOnFlagUntilTimeout>
 8005daa:	4603      	mov	r3, r0
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d001      	beq.n	8005db4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005db0:	2302      	movs	r3, #2
 8005db2:	e0cc      	b.n	8005f4e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d101      	bne.n	8005dc2 <HAL_I2C_Mem_Write+0x56>
 8005dbe:	2302      	movs	r3, #2
 8005dc0:	e0c5      	b.n	8005f4e <HAL_I2C_Mem_Write+0x1e2>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0301 	and.w	r3, r3, #1
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d007      	beq.n	8005de8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f042 0201 	orr.w	r2, r2, #1
 8005de6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005df6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2221      	movs	r2, #33	@ 0x21
 8005dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2240      	movs	r2, #64	@ 0x40
 8005e04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6a3a      	ldr	r2, [r7, #32]
 8005e12:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005e18:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e1e:	b29a      	uxth	r2, r3
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	4a4d      	ldr	r2, [pc, #308]	@ (8005f5c <HAL_I2C_Mem_Write+0x1f0>)
 8005e28:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e2a:	88f8      	ldrh	r0, [r7, #6]
 8005e2c:	893a      	ldrh	r2, [r7, #8]
 8005e2e:	8979      	ldrh	r1, [r7, #10]
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	9301      	str	r3, [sp, #4]
 8005e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e36:	9300      	str	r3, [sp, #0]
 8005e38:	4603      	mov	r3, r0
 8005e3a:	68f8      	ldr	r0, [r7, #12]
 8005e3c:	f000 fab6 	bl	80063ac <I2C_RequestMemoryWrite>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d052      	beq.n	8005eec <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e081      	b.n	8005f4e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e4a:	697a      	ldr	r2, [r7, #20]
 8005e4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005e4e:	68f8      	ldr	r0, [r7, #12]
 8005e50:	f000 fd00 	bl	8006854 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d00d      	beq.n	8005e76 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e5e:	2b04      	cmp	r3, #4
 8005e60:	d107      	bne.n	8005e72 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	681a      	ldr	r2, [r3, #0]
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e70:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e06b      	b.n	8005f4e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e7a:	781a      	ldrb	r2, [r3, #0]
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e86:	1c5a      	adds	r2, r3, #1
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e90:	3b01      	subs	r3, #1
 8005e92:	b29a      	uxth	r2, r3
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e9c:	b29b      	uxth	r3, r3
 8005e9e:	3b01      	subs	r3, #1
 8005ea0:	b29a      	uxth	r2, r3
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	695b      	ldr	r3, [r3, #20]
 8005eac:	f003 0304 	and.w	r3, r3, #4
 8005eb0:	2b04      	cmp	r3, #4
 8005eb2:	d11b      	bne.n	8005eec <HAL_I2C_Mem_Write+0x180>
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d017      	beq.n	8005eec <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ec0:	781a      	ldrb	r2, [r3, #0]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ecc:	1c5a      	adds	r2, r3, #1
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ed6:	3b01      	subs	r3, #1
 8005ed8:	b29a      	uxth	r2, r3
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	3b01      	subs	r3, #1
 8005ee6:	b29a      	uxth	r2, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d1aa      	bne.n	8005e4a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ef4:	697a      	ldr	r2, [r7, #20]
 8005ef6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ef8:	68f8      	ldr	r0, [r7, #12]
 8005efa:	f000 fcec 	bl	80068d6 <I2C_WaitOnBTFFlagUntilTimeout>
 8005efe:	4603      	mov	r3, r0
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d00d      	beq.n	8005f20 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f08:	2b04      	cmp	r3, #4
 8005f0a:	d107      	bne.n	8005f1c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f1a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	e016      	b.n	8005f4e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f2e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	2220      	movs	r2, #32
 8005f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2200      	movs	r2, #0
 8005f44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	e000      	b.n	8005f4e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005f4c:	2302      	movs	r3, #2
  }
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3718      	adds	r7, #24
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	00100002 	.word	0x00100002
 8005f5c:	ffff0000 	.word	0xffff0000

08005f60 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b08c      	sub	sp, #48	@ 0x30
 8005f64:	af02      	add	r7, sp, #8
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	4608      	mov	r0, r1
 8005f6a:	4611      	mov	r1, r2
 8005f6c:	461a      	mov	r2, r3
 8005f6e:	4603      	mov	r3, r0
 8005f70:	817b      	strh	r3, [r7, #10]
 8005f72:	460b      	mov	r3, r1
 8005f74:	813b      	strh	r3, [r7, #8]
 8005f76:	4613      	mov	r3, r2
 8005f78:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005f7a:	f7fe fd17 	bl	80049ac <HAL_GetTick>
 8005f7e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	2b20      	cmp	r3, #32
 8005f8a:	f040 8208 	bne.w	800639e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f90:	9300      	str	r3, [sp, #0]
 8005f92:	2319      	movs	r3, #25
 8005f94:	2201      	movs	r2, #1
 8005f96:	497b      	ldr	r1, [pc, #492]	@ (8006184 <HAL_I2C_Mem_Read+0x224>)
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	f000 fb85 	bl	80066a8 <I2C_WaitOnFlagUntilTimeout>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d001      	beq.n	8005fa8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005fa4:	2302      	movs	r3, #2
 8005fa6:	e1fb      	b.n	80063a0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d101      	bne.n	8005fb6 <HAL_I2C_Mem_Read+0x56>
 8005fb2:	2302      	movs	r3, #2
 8005fb4:	e1f4      	b.n	80063a0 <HAL_I2C_Mem_Read+0x440>
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2201      	movs	r2, #1
 8005fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0301 	and.w	r3, r3, #1
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d007      	beq.n	8005fdc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f042 0201 	orr.w	r2, r2, #1
 8005fda:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005fea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2222      	movs	r2, #34	@ 0x22
 8005ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2240      	movs	r2, #64	@ 0x40
 8005ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2200      	movs	r2, #0
 8006000:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006006:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800600c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006012:	b29a      	uxth	r2, r3
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	4a5b      	ldr	r2, [pc, #364]	@ (8006188 <HAL_I2C_Mem_Read+0x228>)
 800601c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800601e:	88f8      	ldrh	r0, [r7, #6]
 8006020:	893a      	ldrh	r2, [r7, #8]
 8006022:	8979      	ldrh	r1, [r7, #10]
 8006024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006026:	9301      	str	r3, [sp, #4]
 8006028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800602a:	9300      	str	r3, [sp, #0]
 800602c:	4603      	mov	r3, r0
 800602e:	68f8      	ldr	r0, [r7, #12]
 8006030:	f000 fa52 	bl	80064d8 <I2C_RequestMemoryRead>
 8006034:	4603      	mov	r3, r0
 8006036:	2b00      	cmp	r3, #0
 8006038:	d001      	beq.n	800603e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e1b0      	b.n	80063a0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006042:	2b00      	cmp	r3, #0
 8006044:	d113      	bne.n	800606e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006046:	2300      	movs	r3, #0
 8006048:	623b      	str	r3, [r7, #32]
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	695b      	ldr	r3, [r3, #20]
 8006050:	623b      	str	r3, [r7, #32]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	699b      	ldr	r3, [r3, #24]
 8006058:	623b      	str	r3, [r7, #32]
 800605a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800606a:	601a      	str	r2, [r3, #0]
 800606c:	e184      	b.n	8006378 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006072:	2b01      	cmp	r3, #1
 8006074:	d11b      	bne.n	80060ae <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006084:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006086:	2300      	movs	r3, #0
 8006088:	61fb      	str	r3, [r7, #28]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	695b      	ldr	r3, [r3, #20]
 8006090:	61fb      	str	r3, [r7, #28]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	699b      	ldr	r3, [r3, #24]
 8006098:	61fb      	str	r3, [r7, #28]
 800609a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060aa:	601a      	str	r2, [r3, #0]
 80060ac:	e164      	b.n	8006378 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060b2:	2b02      	cmp	r3, #2
 80060b4:	d11b      	bne.n	80060ee <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060c4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060d6:	2300      	movs	r3, #0
 80060d8:	61bb      	str	r3, [r7, #24]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	695b      	ldr	r3, [r3, #20]
 80060e0:	61bb      	str	r3, [r7, #24]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	699b      	ldr	r3, [r3, #24]
 80060e8:	61bb      	str	r3, [r7, #24]
 80060ea:	69bb      	ldr	r3, [r7, #24]
 80060ec:	e144      	b.n	8006378 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060ee:	2300      	movs	r3, #0
 80060f0:	617b      	str	r3, [r7, #20]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	695b      	ldr	r3, [r3, #20]
 80060f8:	617b      	str	r3, [r7, #20]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	699b      	ldr	r3, [r3, #24]
 8006100:	617b      	str	r3, [r7, #20]
 8006102:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006104:	e138      	b.n	8006378 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800610a:	2b03      	cmp	r3, #3
 800610c:	f200 80f1 	bhi.w	80062f2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006114:	2b01      	cmp	r3, #1
 8006116:	d123      	bne.n	8006160 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006118:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800611a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800611c:	68f8      	ldr	r0, [r7, #12]
 800611e:	f000 fc1b 	bl	8006958 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006122:	4603      	mov	r3, r0
 8006124:	2b00      	cmp	r3, #0
 8006126:	d001      	beq.n	800612c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	e139      	b.n	80063a0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	691a      	ldr	r2, [r3, #16]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006136:	b2d2      	uxtb	r2, r2
 8006138:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800613e:	1c5a      	adds	r2, r3, #1
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006148:	3b01      	subs	r3, #1
 800614a:	b29a      	uxth	r2, r3
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006154:	b29b      	uxth	r3, r3
 8006156:	3b01      	subs	r3, #1
 8006158:	b29a      	uxth	r2, r3
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800615e:	e10b      	b.n	8006378 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006164:	2b02      	cmp	r3, #2
 8006166:	d14e      	bne.n	8006206 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800616a:	9300      	str	r3, [sp, #0]
 800616c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800616e:	2200      	movs	r2, #0
 8006170:	4906      	ldr	r1, [pc, #24]	@ (800618c <HAL_I2C_Mem_Read+0x22c>)
 8006172:	68f8      	ldr	r0, [r7, #12]
 8006174:	f000 fa98 	bl	80066a8 <I2C_WaitOnFlagUntilTimeout>
 8006178:	4603      	mov	r3, r0
 800617a:	2b00      	cmp	r3, #0
 800617c:	d008      	beq.n	8006190 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e10e      	b.n	80063a0 <HAL_I2C_Mem_Read+0x440>
 8006182:	bf00      	nop
 8006184:	00100002 	.word	0x00100002
 8006188:	ffff0000 	.word	0xffff0000
 800618c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800619e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	691a      	ldr	r2, [r3, #16]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061aa:	b2d2      	uxtb	r2, r2
 80061ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b2:	1c5a      	adds	r2, r3, #1
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061bc:	3b01      	subs	r3, #1
 80061be:	b29a      	uxth	r2, r3
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061c8:	b29b      	uxth	r3, r3
 80061ca:	3b01      	subs	r3, #1
 80061cc:	b29a      	uxth	r2, r3
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	691a      	ldr	r2, [r3, #16]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061dc:	b2d2      	uxtb	r2, r2
 80061de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061e4:	1c5a      	adds	r2, r3, #1
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061ee:	3b01      	subs	r3, #1
 80061f0:	b29a      	uxth	r2, r3
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	3b01      	subs	r3, #1
 80061fe:	b29a      	uxth	r2, r3
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006204:	e0b8      	b.n	8006378 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006208:	9300      	str	r3, [sp, #0]
 800620a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800620c:	2200      	movs	r2, #0
 800620e:	4966      	ldr	r1, [pc, #408]	@ (80063a8 <HAL_I2C_Mem_Read+0x448>)
 8006210:	68f8      	ldr	r0, [r7, #12]
 8006212:	f000 fa49 	bl	80066a8 <I2C_WaitOnFlagUntilTimeout>
 8006216:	4603      	mov	r3, r0
 8006218:	2b00      	cmp	r3, #0
 800621a:	d001      	beq.n	8006220 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	e0bf      	b.n	80063a0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800622e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	691a      	ldr	r2, [r3, #16]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800623a:	b2d2      	uxtb	r2, r2
 800623c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006242:	1c5a      	adds	r2, r3, #1
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800624c:	3b01      	subs	r3, #1
 800624e:	b29a      	uxth	r2, r3
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006258:	b29b      	uxth	r3, r3
 800625a:	3b01      	subs	r3, #1
 800625c:	b29a      	uxth	r2, r3
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006264:	9300      	str	r3, [sp, #0]
 8006266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006268:	2200      	movs	r2, #0
 800626a:	494f      	ldr	r1, [pc, #316]	@ (80063a8 <HAL_I2C_Mem_Read+0x448>)
 800626c:	68f8      	ldr	r0, [r7, #12]
 800626e:	f000 fa1b 	bl	80066a8 <I2C_WaitOnFlagUntilTimeout>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d001      	beq.n	800627c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e091      	b.n	80063a0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681a      	ldr	r2, [r3, #0]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800628a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	691a      	ldr	r2, [r3, #16]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006296:	b2d2      	uxtb	r2, r2
 8006298:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800629e:	1c5a      	adds	r2, r3, #1
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062a8:	3b01      	subs	r3, #1
 80062aa:	b29a      	uxth	r2, r3
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	3b01      	subs	r3, #1
 80062b8:	b29a      	uxth	r2, r3
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	691a      	ldr	r2, [r3, #16]
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062c8:	b2d2      	uxtb	r2, r2
 80062ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d0:	1c5a      	adds	r2, r3, #1
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062da:	3b01      	subs	r3, #1
 80062dc:	b29a      	uxth	r2, r3
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062e6:	b29b      	uxth	r3, r3
 80062e8:	3b01      	subs	r3, #1
 80062ea:	b29a      	uxth	r2, r3
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80062f0:	e042      	b.n	8006378 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062f4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80062f6:	68f8      	ldr	r0, [r7, #12]
 80062f8:	f000 fb2e 	bl	8006958 <I2C_WaitOnRXNEFlagUntilTimeout>
 80062fc:	4603      	mov	r3, r0
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d001      	beq.n	8006306 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e04c      	b.n	80063a0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	691a      	ldr	r2, [r3, #16]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006310:	b2d2      	uxtb	r2, r2
 8006312:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006318:	1c5a      	adds	r2, r3, #1
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006322:	3b01      	subs	r3, #1
 8006324:	b29a      	uxth	r2, r3
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800632e:	b29b      	uxth	r3, r3
 8006330:	3b01      	subs	r3, #1
 8006332:	b29a      	uxth	r2, r3
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	f003 0304 	and.w	r3, r3, #4
 8006342:	2b04      	cmp	r3, #4
 8006344:	d118      	bne.n	8006378 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	691a      	ldr	r2, [r3, #16]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006350:	b2d2      	uxtb	r2, r2
 8006352:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006358:	1c5a      	adds	r2, r3, #1
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006362:	3b01      	subs	r3, #1
 8006364:	b29a      	uxth	r2, r3
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800636e:	b29b      	uxth	r3, r3
 8006370:	3b01      	subs	r3, #1
 8006372:	b29a      	uxth	r2, r3
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800637c:	2b00      	cmp	r3, #0
 800637e:	f47f aec2 	bne.w	8006106 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2220      	movs	r2, #32
 8006386:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2200      	movs	r2, #0
 800638e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800639a:	2300      	movs	r3, #0
 800639c:	e000      	b.n	80063a0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800639e:	2302      	movs	r3, #2
  }
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	3728      	adds	r7, #40	@ 0x28
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}
 80063a8:	00010004 	.word	0x00010004

080063ac <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b088      	sub	sp, #32
 80063b0:	af02      	add	r7, sp, #8
 80063b2:	60f8      	str	r0, [r7, #12]
 80063b4:	4608      	mov	r0, r1
 80063b6:	4611      	mov	r1, r2
 80063b8:	461a      	mov	r2, r3
 80063ba:	4603      	mov	r3, r0
 80063bc:	817b      	strh	r3, [r7, #10]
 80063be:	460b      	mov	r3, r1
 80063c0:	813b      	strh	r3, [r7, #8]
 80063c2:	4613      	mov	r3, r2
 80063c4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80063d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80063d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d8:	9300      	str	r3, [sp, #0]
 80063da:	6a3b      	ldr	r3, [r7, #32]
 80063dc:	2200      	movs	r2, #0
 80063de:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80063e2:	68f8      	ldr	r0, [r7, #12]
 80063e4:	f000 f960 	bl	80066a8 <I2C_WaitOnFlagUntilTimeout>
 80063e8:	4603      	mov	r3, r0
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00d      	beq.n	800640a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063fc:	d103      	bne.n	8006406 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006404:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006406:	2303      	movs	r3, #3
 8006408:	e05f      	b.n	80064ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800640a:	897b      	ldrh	r3, [r7, #10]
 800640c:	b2db      	uxtb	r3, r3
 800640e:	461a      	mov	r2, r3
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006418:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800641a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800641c:	6a3a      	ldr	r2, [r7, #32]
 800641e:	492d      	ldr	r1, [pc, #180]	@ (80064d4 <I2C_RequestMemoryWrite+0x128>)
 8006420:	68f8      	ldr	r0, [r7, #12]
 8006422:	f000 f998 	bl	8006756 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006426:	4603      	mov	r3, r0
 8006428:	2b00      	cmp	r3, #0
 800642a:	d001      	beq.n	8006430 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800642c:	2301      	movs	r3, #1
 800642e:	e04c      	b.n	80064ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006430:	2300      	movs	r3, #0
 8006432:	617b      	str	r3, [r7, #20]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	695b      	ldr	r3, [r3, #20]
 800643a:	617b      	str	r3, [r7, #20]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	699b      	ldr	r3, [r3, #24]
 8006442:	617b      	str	r3, [r7, #20]
 8006444:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006446:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006448:	6a39      	ldr	r1, [r7, #32]
 800644a:	68f8      	ldr	r0, [r7, #12]
 800644c:	f000 fa02 	bl	8006854 <I2C_WaitOnTXEFlagUntilTimeout>
 8006450:	4603      	mov	r3, r0
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00d      	beq.n	8006472 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800645a:	2b04      	cmp	r3, #4
 800645c:	d107      	bne.n	800646e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800646c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	e02b      	b.n	80064ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006472:	88fb      	ldrh	r3, [r7, #6]
 8006474:	2b01      	cmp	r3, #1
 8006476:	d105      	bne.n	8006484 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006478:	893b      	ldrh	r3, [r7, #8]
 800647a:	b2da      	uxtb	r2, r3
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	611a      	str	r2, [r3, #16]
 8006482:	e021      	b.n	80064c8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006484:	893b      	ldrh	r3, [r7, #8]
 8006486:	0a1b      	lsrs	r3, r3, #8
 8006488:	b29b      	uxth	r3, r3
 800648a:	b2da      	uxtb	r2, r3
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006492:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006494:	6a39      	ldr	r1, [r7, #32]
 8006496:	68f8      	ldr	r0, [r7, #12]
 8006498:	f000 f9dc 	bl	8006854 <I2C_WaitOnTXEFlagUntilTimeout>
 800649c:	4603      	mov	r3, r0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d00d      	beq.n	80064be <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064a6:	2b04      	cmp	r3, #4
 80064a8:	d107      	bne.n	80064ba <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	681a      	ldr	r2, [r3, #0]
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	e005      	b.n	80064ca <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80064be:	893b      	ldrh	r3, [r7, #8]
 80064c0:	b2da      	uxtb	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80064c8:	2300      	movs	r3, #0
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3718      	adds	r7, #24
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}
 80064d2:	bf00      	nop
 80064d4:	00010002 	.word	0x00010002

080064d8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b088      	sub	sp, #32
 80064dc:	af02      	add	r7, sp, #8
 80064de:	60f8      	str	r0, [r7, #12]
 80064e0:	4608      	mov	r0, r1
 80064e2:	4611      	mov	r1, r2
 80064e4:	461a      	mov	r2, r3
 80064e6:	4603      	mov	r3, r0
 80064e8:	817b      	strh	r3, [r7, #10]
 80064ea:	460b      	mov	r3, r1
 80064ec:	813b      	strh	r3, [r7, #8]
 80064ee:	4613      	mov	r3, r2
 80064f0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	681a      	ldr	r2, [r3, #0]
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006500:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006510:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006514:	9300      	str	r3, [sp, #0]
 8006516:	6a3b      	ldr	r3, [r7, #32]
 8006518:	2200      	movs	r2, #0
 800651a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800651e:	68f8      	ldr	r0, [r7, #12]
 8006520:	f000 f8c2 	bl	80066a8 <I2C_WaitOnFlagUntilTimeout>
 8006524:	4603      	mov	r3, r0
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00d      	beq.n	8006546 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006534:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006538:	d103      	bne.n	8006542 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006540:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006542:	2303      	movs	r3, #3
 8006544:	e0aa      	b.n	800669c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006546:	897b      	ldrh	r3, [r7, #10]
 8006548:	b2db      	uxtb	r3, r3
 800654a:	461a      	mov	r2, r3
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006554:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006558:	6a3a      	ldr	r2, [r7, #32]
 800655a:	4952      	ldr	r1, [pc, #328]	@ (80066a4 <I2C_RequestMemoryRead+0x1cc>)
 800655c:	68f8      	ldr	r0, [r7, #12]
 800655e:	f000 f8fa 	bl	8006756 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006562:	4603      	mov	r3, r0
 8006564:	2b00      	cmp	r3, #0
 8006566:	d001      	beq.n	800656c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e097      	b.n	800669c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800656c:	2300      	movs	r3, #0
 800656e:	617b      	str	r3, [r7, #20]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	695b      	ldr	r3, [r3, #20]
 8006576:	617b      	str	r3, [r7, #20]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	699b      	ldr	r3, [r3, #24]
 800657e:	617b      	str	r3, [r7, #20]
 8006580:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006582:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006584:	6a39      	ldr	r1, [r7, #32]
 8006586:	68f8      	ldr	r0, [r7, #12]
 8006588:	f000 f964 	bl	8006854 <I2C_WaitOnTXEFlagUntilTimeout>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d00d      	beq.n	80065ae <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006596:	2b04      	cmp	r3, #4
 8006598:	d107      	bne.n	80065aa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	681a      	ldr	r2, [r3, #0]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065a8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e076      	b.n	800669c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80065ae:	88fb      	ldrh	r3, [r7, #6]
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d105      	bne.n	80065c0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80065b4:	893b      	ldrh	r3, [r7, #8]
 80065b6:	b2da      	uxtb	r2, r3
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	611a      	str	r2, [r3, #16]
 80065be:	e021      	b.n	8006604 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80065c0:	893b      	ldrh	r3, [r7, #8]
 80065c2:	0a1b      	lsrs	r3, r3, #8
 80065c4:	b29b      	uxth	r3, r3
 80065c6:	b2da      	uxtb	r2, r3
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065d0:	6a39      	ldr	r1, [r7, #32]
 80065d2:	68f8      	ldr	r0, [r7, #12]
 80065d4:	f000 f93e 	bl	8006854 <I2C_WaitOnTXEFlagUntilTimeout>
 80065d8:	4603      	mov	r3, r0
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d00d      	beq.n	80065fa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e2:	2b04      	cmp	r3, #4
 80065e4:	d107      	bne.n	80065f6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065f4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80065f6:	2301      	movs	r3, #1
 80065f8:	e050      	b.n	800669c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80065fa:	893b      	ldrh	r3, [r7, #8]
 80065fc:	b2da      	uxtb	r2, r3
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006604:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006606:	6a39      	ldr	r1, [r7, #32]
 8006608:	68f8      	ldr	r0, [r7, #12]
 800660a:	f000 f923 	bl	8006854 <I2C_WaitOnTXEFlagUntilTimeout>
 800660e:	4603      	mov	r3, r0
 8006610:	2b00      	cmp	r3, #0
 8006612:	d00d      	beq.n	8006630 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006618:	2b04      	cmp	r3, #4
 800661a:	d107      	bne.n	800662c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800662a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	e035      	b.n	800669c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800663e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006642:	9300      	str	r3, [sp, #0]
 8006644:	6a3b      	ldr	r3, [r7, #32]
 8006646:	2200      	movs	r2, #0
 8006648:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800664c:	68f8      	ldr	r0, [r7, #12]
 800664e:	f000 f82b 	bl	80066a8 <I2C_WaitOnFlagUntilTimeout>
 8006652:	4603      	mov	r3, r0
 8006654:	2b00      	cmp	r3, #0
 8006656:	d00d      	beq.n	8006674 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006662:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006666:	d103      	bne.n	8006670 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800666e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006670:	2303      	movs	r3, #3
 8006672:	e013      	b.n	800669c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006674:	897b      	ldrh	r3, [r7, #10]
 8006676:	b2db      	uxtb	r3, r3
 8006678:	f043 0301 	orr.w	r3, r3, #1
 800667c:	b2da      	uxtb	r2, r3
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006686:	6a3a      	ldr	r2, [r7, #32]
 8006688:	4906      	ldr	r1, [pc, #24]	@ (80066a4 <I2C_RequestMemoryRead+0x1cc>)
 800668a:	68f8      	ldr	r0, [r7, #12]
 800668c:	f000 f863 	bl	8006756 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006690:	4603      	mov	r3, r0
 8006692:	2b00      	cmp	r3, #0
 8006694:	d001      	beq.n	800669a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006696:	2301      	movs	r3, #1
 8006698:	e000      	b.n	800669c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800669a:	2300      	movs	r3, #0
}
 800669c:	4618      	mov	r0, r3
 800669e:	3718      	adds	r7, #24
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}
 80066a4:	00010002 	.word	0x00010002

080066a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b084      	sub	sp, #16
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	603b      	str	r3, [r7, #0]
 80066b4:	4613      	mov	r3, r2
 80066b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80066b8:	e025      	b.n	8006706 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066c0:	d021      	beq.n	8006706 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066c2:	f7fe f973 	bl	80049ac <HAL_GetTick>
 80066c6:	4602      	mov	r2, r0
 80066c8:	69bb      	ldr	r3, [r7, #24]
 80066ca:	1ad3      	subs	r3, r2, r3
 80066cc:	683a      	ldr	r2, [r7, #0]
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d302      	bcc.n	80066d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d116      	bne.n	8006706 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2200      	movs	r2, #0
 80066dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2220      	movs	r2, #32
 80066e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066f2:	f043 0220 	orr.w	r2, r3, #32
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006702:	2301      	movs	r3, #1
 8006704:	e023      	b.n	800674e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	0c1b      	lsrs	r3, r3, #16
 800670a:	b2db      	uxtb	r3, r3
 800670c:	2b01      	cmp	r3, #1
 800670e:	d10d      	bne.n	800672c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	695b      	ldr	r3, [r3, #20]
 8006716:	43da      	mvns	r2, r3
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	4013      	ands	r3, r2
 800671c:	b29b      	uxth	r3, r3
 800671e:	2b00      	cmp	r3, #0
 8006720:	bf0c      	ite	eq
 8006722:	2301      	moveq	r3, #1
 8006724:	2300      	movne	r3, #0
 8006726:	b2db      	uxtb	r3, r3
 8006728:	461a      	mov	r2, r3
 800672a:	e00c      	b.n	8006746 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	699b      	ldr	r3, [r3, #24]
 8006732:	43da      	mvns	r2, r3
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	4013      	ands	r3, r2
 8006738:	b29b      	uxth	r3, r3
 800673a:	2b00      	cmp	r3, #0
 800673c:	bf0c      	ite	eq
 800673e:	2301      	moveq	r3, #1
 8006740:	2300      	movne	r3, #0
 8006742:	b2db      	uxtb	r3, r3
 8006744:	461a      	mov	r2, r3
 8006746:	79fb      	ldrb	r3, [r7, #7]
 8006748:	429a      	cmp	r2, r3
 800674a:	d0b6      	beq.n	80066ba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800674c:	2300      	movs	r3, #0
}
 800674e:	4618      	mov	r0, r3
 8006750:	3710      	adds	r7, #16
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}

08006756 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006756:	b580      	push	{r7, lr}
 8006758:	b084      	sub	sp, #16
 800675a:	af00      	add	r7, sp, #0
 800675c:	60f8      	str	r0, [r7, #12]
 800675e:	60b9      	str	r1, [r7, #8]
 8006760:	607a      	str	r2, [r7, #4]
 8006762:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006764:	e051      	b.n	800680a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	695b      	ldr	r3, [r3, #20]
 800676c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006770:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006774:	d123      	bne.n	80067be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006784:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800678e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2200      	movs	r2, #0
 8006794:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2220      	movs	r2, #32
 800679a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2200      	movs	r2, #0
 80067a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067aa:	f043 0204 	orr.w	r2, r3, #4
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	e046      	b.n	800684c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067c4:	d021      	beq.n	800680a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067c6:	f7fe f8f1 	bl	80049ac <HAL_GetTick>
 80067ca:	4602      	mov	r2, r0
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	1ad3      	subs	r3, r2, r3
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d302      	bcc.n	80067dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d116      	bne.n	800680a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2200      	movs	r2, #0
 80067e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2220      	movs	r2, #32
 80067e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067f6:	f043 0220 	orr.w	r2, r3, #32
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006806:	2301      	movs	r3, #1
 8006808:	e020      	b.n	800684c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	0c1b      	lsrs	r3, r3, #16
 800680e:	b2db      	uxtb	r3, r3
 8006810:	2b01      	cmp	r3, #1
 8006812:	d10c      	bne.n	800682e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	695b      	ldr	r3, [r3, #20]
 800681a:	43da      	mvns	r2, r3
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	4013      	ands	r3, r2
 8006820:	b29b      	uxth	r3, r3
 8006822:	2b00      	cmp	r3, #0
 8006824:	bf14      	ite	ne
 8006826:	2301      	movne	r3, #1
 8006828:	2300      	moveq	r3, #0
 800682a:	b2db      	uxtb	r3, r3
 800682c:	e00b      	b.n	8006846 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	699b      	ldr	r3, [r3, #24]
 8006834:	43da      	mvns	r2, r3
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	4013      	ands	r3, r2
 800683a:	b29b      	uxth	r3, r3
 800683c:	2b00      	cmp	r3, #0
 800683e:	bf14      	ite	ne
 8006840:	2301      	movne	r3, #1
 8006842:	2300      	moveq	r3, #0
 8006844:	b2db      	uxtb	r3, r3
 8006846:	2b00      	cmp	r3, #0
 8006848:	d18d      	bne.n	8006766 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	3710      	adds	r7, #16
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006860:	e02d      	b.n	80068be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006862:	68f8      	ldr	r0, [r7, #12]
 8006864:	f000 f8ce 	bl	8006a04 <I2C_IsAcknowledgeFailed>
 8006868:	4603      	mov	r3, r0
 800686a:	2b00      	cmp	r3, #0
 800686c:	d001      	beq.n	8006872 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	e02d      	b.n	80068ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006878:	d021      	beq.n	80068be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800687a:	f7fe f897 	bl	80049ac <HAL_GetTick>
 800687e:	4602      	mov	r2, r0
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	1ad3      	subs	r3, r2, r3
 8006884:	68ba      	ldr	r2, [r7, #8]
 8006886:	429a      	cmp	r2, r3
 8006888:	d302      	bcc.n	8006890 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d116      	bne.n	80068be <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2200      	movs	r2, #0
 8006894:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2220      	movs	r2, #32
 800689a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068aa:	f043 0220 	orr.w	r2, r3, #32
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2200      	movs	r2, #0
 80068b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	e007      	b.n	80068ce <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	695b      	ldr	r3, [r3, #20]
 80068c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068c8:	2b80      	cmp	r3, #128	@ 0x80
 80068ca:	d1ca      	bne.n	8006862 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80068cc:	2300      	movs	r3, #0
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3710      	adds	r7, #16
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}

080068d6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068d6:	b580      	push	{r7, lr}
 80068d8:	b084      	sub	sp, #16
 80068da:	af00      	add	r7, sp, #0
 80068dc:	60f8      	str	r0, [r7, #12]
 80068de:	60b9      	str	r1, [r7, #8]
 80068e0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80068e2:	e02d      	b.n	8006940 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80068e4:	68f8      	ldr	r0, [r7, #12]
 80068e6:	f000 f88d 	bl	8006a04 <I2C_IsAcknowledgeFailed>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d001      	beq.n	80068f4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	e02d      	b.n	8006950 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068fa:	d021      	beq.n	8006940 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068fc:	f7fe f856 	bl	80049ac <HAL_GetTick>
 8006900:	4602      	mov	r2, r0
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	1ad3      	subs	r3, r2, r3
 8006906:	68ba      	ldr	r2, [r7, #8]
 8006908:	429a      	cmp	r2, r3
 800690a:	d302      	bcc.n	8006912 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d116      	bne.n	8006940 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2200      	movs	r2, #0
 8006916:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2220      	movs	r2, #32
 800691c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800692c:	f043 0220 	orr.w	r2, r3, #32
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2200      	movs	r2, #0
 8006938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800693c:	2301      	movs	r3, #1
 800693e:	e007      	b.n	8006950 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	695b      	ldr	r3, [r3, #20]
 8006946:	f003 0304 	and.w	r3, r3, #4
 800694a:	2b04      	cmp	r3, #4
 800694c:	d1ca      	bne.n	80068e4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800694e:	2300      	movs	r3, #0
}
 8006950:	4618      	mov	r0, r3
 8006952:	3710      	adds	r7, #16
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}

08006958 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b084      	sub	sp, #16
 800695c:	af00      	add	r7, sp, #0
 800695e:	60f8      	str	r0, [r7, #12]
 8006960:	60b9      	str	r1, [r7, #8]
 8006962:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006964:	e042      	b.n	80069ec <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	695b      	ldr	r3, [r3, #20]
 800696c:	f003 0310 	and.w	r3, r3, #16
 8006970:	2b10      	cmp	r3, #16
 8006972:	d119      	bne.n	80069a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f06f 0210 	mvn.w	r2, #16
 800697c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2200      	movs	r2, #0
 8006982:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2220      	movs	r2, #32
 8006988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	2200      	movs	r2, #0
 8006990:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2200      	movs	r2, #0
 80069a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	e029      	b.n	80069fc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069a8:	f7fe f800 	bl	80049ac <HAL_GetTick>
 80069ac:	4602      	mov	r2, r0
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	68ba      	ldr	r2, [r7, #8]
 80069b4:	429a      	cmp	r2, r3
 80069b6:	d302      	bcc.n	80069be <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d116      	bne.n	80069ec <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2200      	movs	r2, #0
 80069c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2220      	movs	r2, #32
 80069c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2200      	movs	r2, #0
 80069d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069d8:	f043 0220 	orr.w	r2, r3, #32
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2200      	movs	r2, #0
 80069e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80069e8:	2301      	movs	r3, #1
 80069ea:	e007      	b.n	80069fc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	695b      	ldr	r3, [r3, #20]
 80069f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069f6:	2b40      	cmp	r3, #64	@ 0x40
 80069f8:	d1b5      	bne.n	8006966 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80069fa:	2300      	movs	r3, #0
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3710      	adds	r7, #16
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	695b      	ldr	r3, [r3, #20]
 8006a12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a1a:	d11b      	bne.n	8006a54 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006a24:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a40:	f043 0204 	orr.w	r2, r3, #4
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
 8006a52:	e000      	b.n	8006a56 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006a54:	2300      	movs	r3, #0
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	370c      	adds	r7, #12
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a60:	4770      	bx	lr
	...

08006a64 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b086      	sub	sp, #24
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d101      	bne.n	8006a76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006a72:	2301      	movs	r3, #1
 8006a74:	e267      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 0301 	and.w	r3, r3, #1
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d075      	beq.n	8006b6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006a82:	4b88      	ldr	r3, [pc, #544]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	f003 030c 	and.w	r3, r3, #12
 8006a8a:	2b04      	cmp	r3, #4
 8006a8c:	d00c      	beq.n	8006aa8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a8e:	4b85      	ldr	r3, [pc, #532]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006a96:	2b08      	cmp	r3, #8
 8006a98:	d112      	bne.n	8006ac0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a9a:	4b82      	ldr	r3, [pc, #520]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006aa2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006aa6:	d10b      	bne.n	8006ac0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006aa8:	4b7e      	ldr	r3, [pc, #504]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d05b      	beq.n	8006b6c <HAL_RCC_OscConfig+0x108>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d157      	bne.n	8006b6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006abc:	2301      	movs	r3, #1
 8006abe:	e242      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ac8:	d106      	bne.n	8006ad8 <HAL_RCC_OscConfig+0x74>
 8006aca:	4b76      	ldr	r3, [pc, #472]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a75      	ldr	r2, [pc, #468]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006ad0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ad4:	6013      	str	r3, [r2, #0]
 8006ad6:	e01d      	b.n	8006b14 <HAL_RCC_OscConfig+0xb0>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006ae0:	d10c      	bne.n	8006afc <HAL_RCC_OscConfig+0x98>
 8006ae2:	4b70      	ldr	r3, [pc, #448]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a6f      	ldr	r2, [pc, #444]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006ae8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006aec:	6013      	str	r3, [r2, #0]
 8006aee:	4b6d      	ldr	r3, [pc, #436]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a6c      	ldr	r2, [pc, #432]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006af4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006af8:	6013      	str	r3, [r2, #0]
 8006afa:	e00b      	b.n	8006b14 <HAL_RCC_OscConfig+0xb0>
 8006afc:	4b69      	ldr	r3, [pc, #420]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a68      	ldr	r2, [pc, #416]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006b02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b06:	6013      	str	r3, [r2, #0]
 8006b08:	4b66      	ldr	r3, [pc, #408]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a65      	ldr	r2, [pc, #404]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006b0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006b12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d013      	beq.n	8006b44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b1c:	f7fd ff46 	bl	80049ac <HAL_GetTick>
 8006b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b22:	e008      	b.n	8006b36 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006b24:	f7fd ff42 	bl	80049ac <HAL_GetTick>
 8006b28:	4602      	mov	r2, r0
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	1ad3      	subs	r3, r2, r3
 8006b2e:	2b64      	cmp	r3, #100	@ 0x64
 8006b30:	d901      	bls.n	8006b36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006b32:	2303      	movs	r3, #3
 8006b34:	e207      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b36:	4b5b      	ldr	r3, [pc, #364]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d0f0      	beq.n	8006b24 <HAL_RCC_OscConfig+0xc0>
 8006b42:	e014      	b.n	8006b6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b44:	f7fd ff32 	bl	80049ac <HAL_GetTick>
 8006b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b4a:	e008      	b.n	8006b5e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006b4c:	f7fd ff2e 	bl	80049ac <HAL_GetTick>
 8006b50:	4602      	mov	r2, r0
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	1ad3      	subs	r3, r2, r3
 8006b56:	2b64      	cmp	r3, #100	@ 0x64
 8006b58:	d901      	bls.n	8006b5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006b5a:	2303      	movs	r3, #3
 8006b5c:	e1f3      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b5e:	4b51      	ldr	r3, [pc, #324]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d1f0      	bne.n	8006b4c <HAL_RCC_OscConfig+0xe8>
 8006b6a:	e000      	b.n	8006b6e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f003 0302 	and.w	r3, r3, #2
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d063      	beq.n	8006c42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006b7a:	4b4a      	ldr	r3, [pc, #296]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	f003 030c 	and.w	r3, r3, #12
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d00b      	beq.n	8006b9e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b86:	4b47      	ldr	r3, [pc, #284]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006b8e:	2b08      	cmp	r3, #8
 8006b90:	d11c      	bne.n	8006bcc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b92:	4b44      	ldr	r3, [pc, #272]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d116      	bne.n	8006bcc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b9e:	4b41      	ldr	r3, [pc, #260]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f003 0302 	and.w	r3, r3, #2
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d005      	beq.n	8006bb6 <HAL_RCC_OscConfig+0x152>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	68db      	ldr	r3, [r3, #12]
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	d001      	beq.n	8006bb6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	e1c7      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bb6:	4b3b      	ldr	r3, [pc, #236]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	691b      	ldr	r3, [r3, #16]
 8006bc2:	00db      	lsls	r3, r3, #3
 8006bc4:	4937      	ldr	r1, [pc, #220]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006bca:	e03a      	b.n	8006c42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	68db      	ldr	r3, [r3, #12]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d020      	beq.n	8006c16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006bd4:	4b34      	ldr	r3, [pc, #208]	@ (8006ca8 <HAL_RCC_OscConfig+0x244>)
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bda:	f7fd fee7 	bl	80049ac <HAL_GetTick>
 8006bde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006be0:	e008      	b.n	8006bf4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006be2:	f7fd fee3 	bl	80049ac <HAL_GetTick>
 8006be6:	4602      	mov	r2, r0
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	1ad3      	subs	r3, r2, r3
 8006bec:	2b02      	cmp	r3, #2
 8006bee:	d901      	bls.n	8006bf4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006bf0:	2303      	movs	r3, #3
 8006bf2:	e1a8      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f003 0302 	and.w	r3, r3, #2
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d0f0      	beq.n	8006be2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c00:	4b28      	ldr	r3, [pc, #160]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	691b      	ldr	r3, [r3, #16]
 8006c0c:	00db      	lsls	r3, r3, #3
 8006c0e:	4925      	ldr	r1, [pc, #148]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006c10:	4313      	orrs	r3, r2
 8006c12:	600b      	str	r3, [r1, #0]
 8006c14:	e015      	b.n	8006c42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c16:	4b24      	ldr	r3, [pc, #144]	@ (8006ca8 <HAL_RCC_OscConfig+0x244>)
 8006c18:	2200      	movs	r2, #0
 8006c1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c1c:	f7fd fec6 	bl	80049ac <HAL_GetTick>
 8006c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c22:	e008      	b.n	8006c36 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006c24:	f7fd fec2 	bl	80049ac <HAL_GetTick>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	1ad3      	subs	r3, r2, r3
 8006c2e:	2b02      	cmp	r3, #2
 8006c30:	d901      	bls.n	8006c36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006c32:	2303      	movs	r3, #3
 8006c34:	e187      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c36:	4b1b      	ldr	r3, [pc, #108]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 0302 	and.w	r3, r3, #2
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d1f0      	bne.n	8006c24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f003 0308 	and.w	r3, r3, #8
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d036      	beq.n	8006cbc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	695b      	ldr	r3, [r3, #20]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d016      	beq.n	8006c84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c56:	4b15      	ldr	r3, [pc, #84]	@ (8006cac <HAL_RCC_OscConfig+0x248>)
 8006c58:	2201      	movs	r2, #1
 8006c5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c5c:	f7fd fea6 	bl	80049ac <HAL_GetTick>
 8006c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c62:	e008      	b.n	8006c76 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006c64:	f7fd fea2 	bl	80049ac <HAL_GetTick>
 8006c68:	4602      	mov	r2, r0
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	1ad3      	subs	r3, r2, r3
 8006c6e:	2b02      	cmp	r3, #2
 8006c70:	d901      	bls.n	8006c76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006c72:	2303      	movs	r3, #3
 8006c74:	e167      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c76:	4b0b      	ldr	r3, [pc, #44]	@ (8006ca4 <HAL_RCC_OscConfig+0x240>)
 8006c78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006c7a:	f003 0302 	and.w	r3, r3, #2
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d0f0      	beq.n	8006c64 <HAL_RCC_OscConfig+0x200>
 8006c82:	e01b      	b.n	8006cbc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c84:	4b09      	ldr	r3, [pc, #36]	@ (8006cac <HAL_RCC_OscConfig+0x248>)
 8006c86:	2200      	movs	r2, #0
 8006c88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c8a:	f7fd fe8f 	bl	80049ac <HAL_GetTick>
 8006c8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c90:	e00e      	b.n	8006cb0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006c92:	f7fd fe8b 	bl	80049ac <HAL_GetTick>
 8006c96:	4602      	mov	r2, r0
 8006c98:	693b      	ldr	r3, [r7, #16]
 8006c9a:	1ad3      	subs	r3, r2, r3
 8006c9c:	2b02      	cmp	r3, #2
 8006c9e:	d907      	bls.n	8006cb0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006ca0:	2303      	movs	r3, #3
 8006ca2:	e150      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
 8006ca4:	40023800 	.word	0x40023800
 8006ca8:	42470000 	.word	0x42470000
 8006cac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006cb0:	4b88      	ldr	r3, [pc, #544]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006cb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cb4:	f003 0302 	and.w	r3, r3, #2
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d1ea      	bne.n	8006c92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 0304 	and.w	r3, r3, #4
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	f000 8097 	beq.w	8006df8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006cce:	4b81      	ldr	r3, [pc, #516]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d10f      	bne.n	8006cfa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006cda:	2300      	movs	r3, #0
 8006cdc:	60bb      	str	r3, [r7, #8]
 8006cde:	4b7d      	ldr	r3, [pc, #500]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ce2:	4a7c      	ldr	r2, [pc, #496]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006ce4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ce8:	6413      	str	r3, [r2, #64]	@ 0x40
 8006cea:	4b7a      	ldr	r3, [pc, #488]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cf2:	60bb      	str	r3, [r7, #8]
 8006cf4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cfa:	4b77      	ldr	r3, [pc, #476]	@ (8006ed8 <HAL_RCC_OscConfig+0x474>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d118      	bne.n	8006d38 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006d06:	4b74      	ldr	r3, [pc, #464]	@ (8006ed8 <HAL_RCC_OscConfig+0x474>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a73      	ldr	r2, [pc, #460]	@ (8006ed8 <HAL_RCC_OscConfig+0x474>)
 8006d0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d12:	f7fd fe4b 	bl	80049ac <HAL_GetTick>
 8006d16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d18:	e008      	b.n	8006d2c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d1a:	f7fd fe47 	bl	80049ac <HAL_GetTick>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	1ad3      	subs	r3, r2, r3
 8006d24:	2b02      	cmp	r3, #2
 8006d26:	d901      	bls.n	8006d2c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006d28:	2303      	movs	r3, #3
 8006d2a:	e10c      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d2c:	4b6a      	ldr	r3, [pc, #424]	@ (8006ed8 <HAL_RCC_OscConfig+0x474>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d0f0      	beq.n	8006d1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	2b01      	cmp	r3, #1
 8006d3e:	d106      	bne.n	8006d4e <HAL_RCC_OscConfig+0x2ea>
 8006d40:	4b64      	ldr	r3, [pc, #400]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006d42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d44:	4a63      	ldr	r2, [pc, #396]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006d46:	f043 0301 	orr.w	r3, r3, #1
 8006d4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d4c:	e01c      	b.n	8006d88 <HAL_RCC_OscConfig+0x324>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	689b      	ldr	r3, [r3, #8]
 8006d52:	2b05      	cmp	r3, #5
 8006d54:	d10c      	bne.n	8006d70 <HAL_RCC_OscConfig+0x30c>
 8006d56:	4b5f      	ldr	r3, [pc, #380]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006d58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d5a:	4a5e      	ldr	r2, [pc, #376]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006d5c:	f043 0304 	orr.w	r3, r3, #4
 8006d60:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d62:	4b5c      	ldr	r3, [pc, #368]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d66:	4a5b      	ldr	r2, [pc, #364]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006d68:	f043 0301 	orr.w	r3, r3, #1
 8006d6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d6e:	e00b      	b.n	8006d88 <HAL_RCC_OscConfig+0x324>
 8006d70:	4b58      	ldr	r3, [pc, #352]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006d72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d74:	4a57      	ldr	r2, [pc, #348]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006d76:	f023 0301 	bic.w	r3, r3, #1
 8006d7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8006d7c:	4b55      	ldr	r3, [pc, #340]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006d7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d80:	4a54      	ldr	r2, [pc, #336]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006d82:	f023 0304 	bic.w	r3, r3, #4
 8006d86:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	689b      	ldr	r3, [r3, #8]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d015      	beq.n	8006dbc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d90:	f7fd fe0c 	bl	80049ac <HAL_GetTick>
 8006d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d96:	e00a      	b.n	8006dae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d98:	f7fd fe08 	bl	80049ac <HAL_GetTick>
 8006d9c:	4602      	mov	r2, r0
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	1ad3      	subs	r3, r2, r3
 8006da2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d901      	bls.n	8006dae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006daa:	2303      	movs	r3, #3
 8006dac:	e0cb      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006dae:	4b49      	ldr	r3, [pc, #292]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006db0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006db2:	f003 0302 	and.w	r3, r3, #2
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d0ee      	beq.n	8006d98 <HAL_RCC_OscConfig+0x334>
 8006dba:	e014      	b.n	8006de6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006dbc:	f7fd fdf6 	bl	80049ac <HAL_GetTick>
 8006dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006dc2:	e00a      	b.n	8006dda <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006dc4:	f7fd fdf2 	bl	80049ac <HAL_GetTick>
 8006dc8:	4602      	mov	r2, r0
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	1ad3      	subs	r3, r2, r3
 8006dce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d901      	bls.n	8006dda <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006dd6:	2303      	movs	r3, #3
 8006dd8:	e0b5      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006dda:	4b3e      	ldr	r3, [pc, #248]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006ddc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dde:	f003 0302 	and.w	r3, r3, #2
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d1ee      	bne.n	8006dc4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006de6:	7dfb      	ldrb	r3, [r7, #23]
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	d105      	bne.n	8006df8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006dec:	4b39      	ldr	r3, [pc, #228]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006df0:	4a38      	ldr	r2, [pc, #224]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006df2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006df6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	699b      	ldr	r3, [r3, #24]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	f000 80a1 	beq.w	8006f44 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006e02:	4b34      	ldr	r3, [pc, #208]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	f003 030c 	and.w	r3, r3, #12
 8006e0a:	2b08      	cmp	r3, #8
 8006e0c:	d05c      	beq.n	8006ec8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	699b      	ldr	r3, [r3, #24]
 8006e12:	2b02      	cmp	r3, #2
 8006e14:	d141      	bne.n	8006e9a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e16:	4b31      	ldr	r3, [pc, #196]	@ (8006edc <HAL_RCC_OscConfig+0x478>)
 8006e18:	2200      	movs	r2, #0
 8006e1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e1c:	f7fd fdc6 	bl	80049ac <HAL_GetTick>
 8006e20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e22:	e008      	b.n	8006e36 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e24:	f7fd fdc2 	bl	80049ac <HAL_GetTick>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	1ad3      	subs	r3, r2, r3
 8006e2e:	2b02      	cmp	r3, #2
 8006e30:	d901      	bls.n	8006e36 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006e32:	2303      	movs	r3, #3
 8006e34:	e087      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e36:	4b27      	ldr	r3, [pc, #156]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d1f0      	bne.n	8006e24 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	69da      	ldr	r2, [r3, #28]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6a1b      	ldr	r3, [r3, #32]
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e50:	019b      	lsls	r3, r3, #6
 8006e52:	431a      	orrs	r2, r3
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e58:	085b      	lsrs	r3, r3, #1
 8006e5a:	3b01      	subs	r3, #1
 8006e5c:	041b      	lsls	r3, r3, #16
 8006e5e:	431a      	orrs	r2, r3
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e64:	061b      	lsls	r3, r3, #24
 8006e66:	491b      	ldr	r1, [pc, #108]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e6c:	4b1b      	ldr	r3, [pc, #108]	@ (8006edc <HAL_RCC_OscConfig+0x478>)
 8006e6e:	2201      	movs	r2, #1
 8006e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e72:	f7fd fd9b 	bl	80049ac <HAL_GetTick>
 8006e76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e78:	e008      	b.n	8006e8c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e7a:	f7fd fd97 	bl	80049ac <HAL_GetTick>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	1ad3      	subs	r3, r2, r3
 8006e84:	2b02      	cmp	r3, #2
 8006e86:	d901      	bls.n	8006e8c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006e88:	2303      	movs	r3, #3
 8006e8a:	e05c      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e8c:	4b11      	ldr	r3, [pc, #68]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d0f0      	beq.n	8006e7a <HAL_RCC_OscConfig+0x416>
 8006e98:	e054      	b.n	8006f44 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e9a:	4b10      	ldr	r3, [pc, #64]	@ (8006edc <HAL_RCC_OscConfig+0x478>)
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ea0:	f7fd fd84 	bl	80049ac <HAL_GetTick>
 8006ea4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ea6:	e008      	b.n	8006eba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ea8:	f7fd fd80 	bl	80049ac <HAL_GetTick>
 8006eac:	4602      	mov	r2, r0
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	1ad3      	subs	r3, r2, r3
 8006eb2:	2b02      	cmp	r3, #2
 8006eb4:	d901      	bls.n	8006eba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006eb6:	2303      	movs	r3, #3
 8006eb8:	e045      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006eba:	4b06      	ldr	r3, [pc, #24]	@ (8006ed4 <HAL_RCC_OscConfig+0x470>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d1f0      	bne.n	8006ea8 <HAL_RCC_OscConfig+0x444>
 8006ec6:	e03d      	b.n	8006f44 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	699b      	ldr	r3, [r3, #24]
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	d107      	bne.n	8006ee0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	e038      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
 8006ed4:	40023800 	.word	0x40023800
 8006ed8:	40007000 	.word	0x40007000
 8006edc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006ee0:	4b1b      	ldr	r3, [pc, #108]	@ (8006f50 <HAL_RCC_OscConfig+0x4ec>)
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	699b      	ldr	r3, [r3, #24]
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d028      	beq.n	8006f40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d121      	bne.n	8006f40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f06:	429a      	cmp	r2, r3
 8006f08:	d11a      	bne.n	8006f40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006f0a:	68fa      	ldr	r2, [r7, #12]
 8006f0c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006f10:	4013      	ands	r3, r2
 8006f12:	687a      	ldr	r2, [r7, #4]
 8006f14:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006f16:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d111      	bne.n	8006f40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f26:	085b      	lsrs	r3, r3, #1
 8006f28:	3b01      	subs	r3, #1
 8006f2a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d107      	bne.n	8006f40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f3a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	d001      	beq.n	8006f44 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	e000      	b.n	8006f46 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006f44:	2300      	movs	r3, #0
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3718      	adds	r7, #24
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}
 8006f4e:	bf00      	nop
 8006f50:	40023800 	.word	0x40023800

08006f54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b084      	sub	sp, #16
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d101      	bne.n	8006f68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f64:	2301      	movs	r3, #1
 8006f66:	e0cc      	b.n	8007102 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006f68:	4b68      	ldr	r3, [pc, #416]	@ (800710c <HAL_RCC_ClockConfig+0x1b8>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f003 0307 	and.w	r3, r3, #7
 8006f70:	683a      	ldr	r2, [r7, #0]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d90c      	bls.n	8006f90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f76:	4b65      	ldr	r3, [pc, #404]	@ (800710c <HAL_RCC_ClockConfig+0x1b8>)
 8006f78:	683a      	ldr	r2, [r7, #0]
 8006f7a:	b2d2      	uxtb	r2, r2
 8006f7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f7e:	4b63      	ldr	r3, [pc, #396]	@ (800710c <HAL_RCC_ClockConfig+0x1b8>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 0307 	and.w	r3, r3, #7
 8006f86:	683a      	ldr	r2, [r7, #0]
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	d001      	beq.n	8006f90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	e0b8      	b.n	8007102 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f003 0302 	and.w	r3, r3, #2
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d020      	beq.n	8006fde <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f003 0304 	and.w	r3, r3, #4
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d005      	beq.n	8006fb4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006fa8:	4b59      	ldr	r3, [pc, #356]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	4a58      	ldr	r2, [pc, #352]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 8006fae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006fb2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f003 0308 	and.w	r3, r3, #8
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d005      	beq.n	8006fcc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006fc0:	4b53      	ldr	r3, [pc, #332]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	4a52      	ldr	r2, [pc, #328]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 8006fc6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006fca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fcc:	4b50      	ldr	r3, [pc, #320]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	689b      	ldr	r3, [r3, #8]
 8006fd8:	494d      	ldr	r1, [pc, #308]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f003 0301 	and.w	r3, r3, #1
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d044      	beq.n	8007074 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	2b01      	cmp	r3, #1
 8006ff0:	d107      	bne.n	8007002 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ff2:	4b47      	ldr	r3, [pc, #284]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d119      	bne.n	8007032 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e07f      	b.n	8007102 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	2b02      	cmp	r3, #2
 8007008:	d003      	beq.n	8007012 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800700e:	2b03      	cmp	r3, #3
 8007010:	d107      	bne.n	8007022 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007012:	4b3f      	ldr	r3, [pc, #252]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800701a:	2b00      	cmp	r3, #0
 800701c:	d109      	bne.n	8007032 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	e06f      	b.n	8007102 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007022:	4b3b      	ldr	r3, [pc, #236]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f003 0302 	and.w	r3, r3, #2
 800702a:	2b00      	cmp	r3, #0
 800702c:	d101      	bne.n	8007032 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800702e:	2301      	movs	r3, #1
 8007030:	e067      	b.n	8007102 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007032:	4b37      	ldr	r3, [pc, #220]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	f023 0203 	bic.w	r2, r3, #3
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	4934      	ldr	r1, [pc, #208]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 8007040:	4313      	orrs	r3, r2
 8007042:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007044:	f7fd fcb2 	bl	80049ac <HAL_GetTick>
 8007048:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800704a:	e00a      	b.n	8007062 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800704c:	f7fd fcae 	bl	80049ac <HAL_GetTick>
 8007050:	4602      	mov	r2, r0
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	1ad3      	subs	r3, r2, r3
 8007056:	f241 3288 	movw	r2, #5000	@ 0x1388
 800705a:	4293      	cmp	r3, r2
 800705c:	d901      	bls.n	8007062 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800705e:	2303      	movs	r3, #3
 8007060:	e04f      	b.n	8007102 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007062:	4b2b      	ldr	r3, [pc, #172]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	f003 020c 	and.w	r2, r3, #12
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	009b      	lsls	r3, r3, #2
 8007070:	429a      	cmp	r2, r3
 8007072:	d1eb      	bne.n	800704c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007074:	4b25      	ldr	r3, [pc, #148]	@ (800710c <HAL_RCC_ClockConfig+0x1b8>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f003 0307 	and.w	r3, r3, #7
 800707c:	683a      	ldr	r2, [r7, #0]
 800707e:	429a      	cmp	r2, r3
 8007080:	d20c      	bcs.n	800709c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007082:	4b22      	ldr	r3, [pc, #136]	@ (800710c <HAL_RCC_ClockConfig+0x1b8>)
 8007084:	683a      	ldr	r2, [r7, #0]
 8007086:	b2d2      	uxtb	r2, r2
 8007088:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800708a:	4b20      	ldr	r3, [pc, #128]	@ (800710c <HAL_RCC_ClockConfig+0x1b8>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 0307 	and.w	r3, r3, #7
 8007092:	683a      	ldr	r2, [r7, #0]
 8007094:	429a      	cmp	r2, r3
 8007096:	d001      	beq.n	800709c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007098:	2301      	movs	r3, #1
 800709a:	e032      	b.n	8007102 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f003 0304 	and.w	r3, r3, #4
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d008      	beq.n	80070ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80070a8:	4b19      	ldr	r3, [pc, #100]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	4916      	ldr	r1, [pc, #88]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 80070b6:	4313      	orrs	r3, r2
 80070b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f003 0308 	and.w	r3, r3, #8
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d009      	beq.n	80070da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80070c6:	4b12      	ldr	r3, [pc, #72]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	691b      	ldr	r3, [r3, #16]
 80070d2:	00db      	lsls	r3, r3, #3
 80070d4:	490e      	ldr	r1, [pc, #56]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 80070d6:	4313      	orrs	r3, r2
 80070d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80070da:	f000 f821 	bl	8007120 <HAL_RCC_GetSysClockFreq>
 80070de:	4602      	mov	r2, r0
 80070e0:	4b0b      	ldr	r3, [pc, #44]	@ (8007110 <HAL_RCC_ClockConfig+0x1bc>)
 80070e2:	689b      	ldr	r3, [r3, #8]
 80070e4:	091b      	lsrs	r3, r3, #4
 80070e6:	f003 030f 	and.w	r3, r3, #15
 80070ea:	490a      	ldr	r1, [pc, #40]	@ (8007114 <HAL_RCC_ClockConfig+0x1c0>)
 80070ec:	5ccb      	ldrb	r3, [r1, r3]
 80070ee:	fa22 f303 	lsr.w	r3, r2, r3
 80070f2:	4a09      	ldr	r2, [pc, #36]	@ (8007118 <HAL_RCC_ClockConfig+0x1c4>)
 80070f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80070f6:	4b09      	ldr	r3, [pc, #36]	@ (800711c <HAL_RCC_ClockConfig+0x1c8>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7fd fc12 	bl	8004924 <HAL_InitTick>

  return HAL_OK;
 8007100:	2300      	movs	r3, #0
}
 8007102:	4618      	mov	r0, r3
 8007104:	3710      	adds	r7, #16
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}
 800710a:	bf00      	nop
 800710c:	40023c00 	.word	0x40023c00
 8007110:	40023800 	.word	0x40023800
 8007114:	0800ad0c 	.word	0x0800ad0c
 8007118:	20000058 	.word	0x20000058
 800711c:	2000005c 	.word	0x2000005c

08007120 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007120:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007124:	b090      	sub	sp, #64	@ 0x40
 8007126:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007128:	2300      	movs	r3, #0
 800712a:	637b      	str	r3, [r7, #52]	@ 0x34
 800712c:	2300      	movs	r3, #0
 800712e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007130:	2300      	movs	r3, #0
 8007132:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007134:	2300      	movs	r3, #0
 8007136:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007138:	4b59      	ldr	r3, [pc, #356]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	f003 030c 	and.w	r3, r3, #12
 8007140:	2b08      	cmp	r3, #8
 8007142:	d00d      	beq.n	8007160 <HAL_RCC_GetSysClockFreq+0x40>
 8007144:	2b08      	cmp	r3, #8
 8007146:	f200 80a1 	bhi.w	800728c <HAL_RCC_GetSysClockFreq+0x16c>
 800714a:	2b00      	cmp	r3, #0
 800714c:	d002      	beq.n	8007154 <HAL_RCC_GetSysClockFreq+0x34>
 800714e:	2b04      	cmp	r3, #4
 8007150:	d003      	beq.n	800715a <HAL_RCC_GetSysClockFreq+0x3a>
 8007152:	e09b      	b.n	800728c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007154:	4b53      	ldr	r3, [pc, #332]	@ (80072a4 <HAL_RCC_GetSysClockFreq+0x184>)
 8007156:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8007158:	e09b      	b.n	8007292 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800715a:	4b53      	ldr	r3, [pc, #332]	@ (80072a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800715c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800715e:	e098      	b.n	8007292 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007160:	4b4f      	ldr	r3, [pc, #316]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007168:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800716a:	4b4d      	ldr	r3, [pc, #308]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007172:	2b00      	cmp	r3, #0
 8007174:	d028      	beq.n	80071c8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007176:	4b4a      	ldr	r3, [pc, #296]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	099b      	lsrs	r3, r3, #6
 800717c:	2200      	movs	r2, #0
 800717e:	623b      	str	r3, [r7, #32]
 8007180:	627a      	str	r2, [r7, #36]	@ 0x24
 8007182:	6a3b      	ldr	r3, [r7, #32]
 8007184:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007188:	2100      	movs	r1, #0
 800718a:	4b47      	ldr	r3, [pc, #284]	@ (80072a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800718c:	fb03 f201 	mul.w	r2, r3, r1
 8007190:	2300      	movs	r3, #0
 8007192:	fb00 f303 	mul.w	r3, r0, r3
 8007196:	4413      	add	r3, r2
 8007198:	4a43      	ldr	r2, [pc, #268]	@ (80072a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800719a:	fba0 1202 	umull	r1, r2, r0, r2
 800719e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80071a0:	460a      	mov	r2, r1
 80071a2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80071a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071a6:	4413      	add	r3, r2
 80071a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80071aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071ac:	2200      	movs	r2, #0
 80071ae:	61bb      	str	r3, [r7, #24]
 80071b0:	61fa      	str	r2, [r7, #28]
 80071b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80071b6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80071ba:	f7f9 fce9 	bl	8000b90 <__aeabi_uldivmod>
 80071be:	4602      	mov	r2, r0
 80071c0:	460b      	mov	r3, r1
 80071c2:	4613      	mov	r3, r2
 80071c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80071c6:	e053      	b.n	8007270 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80071c8:	4b35      	ldr	r3, [pc, #212]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0x180>)
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	099b      	lsrs	r3, r3, #6
 80071ce:	2200      	movs	r2, #0
 80071d0:	613b      	str	r3, [r7, #16]
 80071d2:	617a      	str	r2, [r7, #20]
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80071da:	f04f 0b00 	mov.w	fp, #0
 80071de:	4652      	mov	r2, sl
 80071e0:	465b      	mov	r3, fp
 80071e2:	f04f 0000 	mov.w	r0, #0
 80071e6:	f04f 0100 	mov.w	r1, #0
 80071ea:	0159      	lsls	r1, r3, #5
 80071ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80071f0:	0150      	lsls	r0, r2, #5
 80071f2:	4602      	mov	r2, r0
 80071f4:	460b      	mov	r3, r1
 80071f6:	ebb2 080a 	subs.w	r8, r2, sl
 80071fa:	eb63 090b 	sbc.w	r9, r3, fp
 80071fe:	f04f 0200 	mov.w	r2, #0
 8007202:	f04f 0300 	mov.w	r3, #0
 8007206:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800720a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800720e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007212:	ebb2 0408 	subs.w	r4, r2, r8
 8007216:	eb63 0509 	sbc.w	r5, r3, r9
 800721a:	f04f 0200 	mov.w	r2, #0
 800721e:	f04f 0300 	mov.w	r3, #0
 8007222:	00eb      	lsls	r3, r5, #3
 8007224:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007228:	00e2      	lsls	r2, r4, #3
 800722a:	4614      	mov	r4, r2
 800722c:	461d      	mov	r5, r3
 800722e:	eb14 030a 	adds.w	r3, r4, sl
 8007232:	603b      	str	r3, [r7, #0]
 8007234:	eb45 030b 	adc.w	r3, r5, fp
 8007238:	607b      	str	r3, [r7, #4]
 800723a:	f04f 0200 	mov.w	r2, #0
 800723e:	f04f 0300 	mov.w	r3, #0
 8007242:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007246:	4629      	mov	r1, r5
 8007248:	028b      	lsls	r3, r1, #10
 800724a:	4621      	mov	r1, r4
 800724c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007250:	4621      	mov	r1, r4
 8007252:	028a      	lsls	r2, r1, #10
 8007254:	4610      	mov	r0, r2
 8007256:	4619      	mov	r1, r3
 8007258:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800725a:	2200      	movs	r2, #0
 800725c:	60bb      	str	r3, [r7, #8]
 800725e:	60fa      	str	r2, [r7, #12]
 8007260:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007264:	f7f9 fc94 	bl	8000b90 <__aeabi_uldivmod>
 8007268:	4602      	mov	r2, r0
 800726a:	460b      	mov	r3, r1
 800726c:	4613      	mov	r3, r2
 800726e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007270:	4b0b      	ldr	r3, [pc, #44]	@ (80072a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8007272:	685b      	ldr	r3, [r3, #4]
 8007274:	0c1b      	lsrs	r3, r3, #16
 8007276:	f003 0303 	and.w	r3, r3, #3
 800727a:	3301      	adds	r3, #1
 800727c:	005b      	lsls	r3, r3, #1
 800727e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8007280:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007284:	fbb2 f3f3 	udiv	r3, r2, r3
 8007288:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800728a:	e002      	b.n	8007292 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800728c:	4b05      	ldr	r3, [pc, #20]	@ (80072a4 <HAL_RCC_GetSysClockFreq+0x184>)
 800728e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007290:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007294:	4618      	mov	r0, r3
 8007296:	3740      	adds	r7, #64	@ 0x40
 8007298:	46bd      	mov	sp, r7
 800729a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800729e:	bf00      	nop
 80072a0:	40023800 	.word	0x40023800
 80072a4:	00f42400 	.word	0x00f42400
 80072a8:	017d7840 	.word	0x017d7840

080072ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80072ac:	b480      	push	{r7}
 80072ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80072b0:	4b03      	ldr	r3, [pc, #12]	@ (80072c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80072b2:	681b      	ldr	r3, [r3, #0]
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr
 80072be:	bf00      	nop
 80072c0:	20000058 	.word	0x20000058

080072c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80072c8:	f7ff fff0 	bl	80072ac <HAL_RCC_GetHCLKFreq>
 80072cc:	4602      	mov	r2, r0
 80072ce:	4b05      	ldr	r3, [pc, #20]	@ (80072e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	0a9b      	lsrs	r3, r3, #10
 80072d4:	f003 0307 	and.w	r3, r3, #7
 80072d8:	4903      	ldr	r1, [pc, #12]	@ (80072e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80072da:	5ccb      	ldrb	r3, [r1, r3]
 80072dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	bd80      	pop	{r7, pc}
 80072e4:	40023800 	.word	0x40023800
 80072e8:	0800ad1c 	.word	0x0800ad1c

080072ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80072f0:	f7ff ffdc 	bl	80072ac <HAL_RCC_GetHCLKFreq>
 80072f4:	4602      	mov	r2, r0
 80072f6:	4b05      	ldr	r3, [pc, #20]	@ (800730c <HAL_RCC_GetPCLK2Freq+0x20>)
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	0b5b      	lsrs	r3, r3, #13
 80072fc:	f003 0307 	and.w	r3, r3, #7
 8007300:	4903      	ldr	r1, [pc, #12]	@ (8007310 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007302:	5ccb      	ldrb	r3, [r1, r3]
 8007304:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007308:	4618      	mov	r0, r3
 800730a:	bd80      	pop	{r7, pc}
 800730c:	40023800 	.word	0x40023800
 8007310:	0800ad1c 	.word	0x0800ad1c

08007314 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b082      	sub	sp, #8
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d101      	bne.n	8007326 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007322:	2301      	movs	r3, #1
 8007324:	e07b      	b.n	800741e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800732a:	2b00      	cmp	r3, #0
 800732c:	d108      	bne.n	8007340 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007336:	d009      	beq.n	800734c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2200      	movs	r2, #0
 800733c:	61da      	str	r2, [r3, #28]
 800733e:	e005      	b.n	800734c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2200      	movs	r2, #0
 8007344:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2200      	movs	r2, #0
 800734a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2200      	movs	r2, #0
 8007350:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007358:	b2db      	uxtb	r3, r3
 800735a:	2b00      	cmp	r3, #0
 800735c:	d106      	bne.n	800736c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f7fc fd9e 	bl	8003ea8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2202      	movs	r2, #2
 8007370:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007382:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	689b      	ldr	r3, [r3, #8]
 8007390:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007394:	431a      	orrs	r2, r3
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	68db      	ldr	r3, [r3, #12]
 800739a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800739e:	431a      	orrs	r2, r3
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	691b      	ldr	r3, [r3, #16]
 80073a4:	f003 0302 	and.w	r3, r3, #2
 80073a8:	431a      	orrs	r2, r3
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	695b      	ldr	r3, [r3, #20]
 80073ae:	f003 0301 	and.w	r3, r3, #1
 80073b2:	431a      	orrs	r2, r3
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	699b      	ldr	r3, [r3, #24]
 80073b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80073bc:	431a      	orrs	r2, r3
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	69db      	ldr	r3, [r3, #28]
 80073c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80073c6:	431a      	orrs	r2, r3
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6a1b      	ldr	r3, [r3, #32]
 80073cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073d0:	ea42 0103 	orr.w	r1, r2, r3
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073d8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	430a      	orrs	r2, r1
 80073e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	699b      	ldr	r3, [r3, #24]
 80073e8:	0c1b      	lsrs	r3, r3, #16
 80073ea:	f003 0104 	and.w	r1, r3, #4
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073f2:	f003 0210 	and.w	r2, r3, #16
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	430a      	orrs	r2, r1
 80073fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	69da      	ldr	r2, [r3, #28]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800740c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800741c:	2300      	movs	r3, #0
}
 800741e:	4618      	mov	r0, r3
 8007420:	3708      	adds	r7, #8
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}

08007426 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007426:	b580      	push	{r7, lr}
 8007428:	b082      	sub	sp, #8
 800742a:	af00      	add	r7, sp, #0
 800742c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2b00      	cmp	r3, #0
 8007432:	d101      	bne.n	8007438 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007434:	2301      	movs	r3, #1
 8007436:	e041      	b.n	80074bc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800743e:	b2db      	uxtb	r3, r3
 8007440:	2b00      	cmp	r3, #0
 8007442:	d106      	bne.n	8007452 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f7fc fd73 	bl	8003f38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2202      	movs	r2, #2
 8007456:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	3304      	adds	r3, #4
 8007462:	4619      	mov	r1, r3
 8007464:	4610      	mov	r0, r2
 8007466:	f000 fcd7 	bl	8007e18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2201      	movs	r2, #1
 800746e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2201      	movs	r2, #1
 8007476:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2201      	movs	r2, #1
 800747e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2201      	movs	r2, #1
 8007486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2201      	movs	r2, #1
 800748e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2201      	movs	r2, #1
 8007496:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2201      	movs	r2, #1
 800749e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2201      	movs	r2, #1
 80074a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2201      	movs	r2, #1
 80074ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2201      	movs	r2, #1
 80074b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80074ba:	2300      	movs	r3, #0
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3708      	adds	r7, #8
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}

080074c4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074d2:	b2db      	uxtb	r3, r3
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d001      	beq.n	80074dc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e046      	b.n	800756a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2202      	movs	r2, #2
 80074e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a23      	ldr	r2, [pc, #140]	@ (8007578 <HAL_TIM_Base_Start+0xb4>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d022      	beq.n	8007534 <HAL_TIM_Base_Start+0x70>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074f6:	d01d      	beq.n	8007534 <HAL_TIM_Base_Start+0x70>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a1f      	ldr	r2, [pc, #124]	@ (800757c <HAL_TIM_Base_Start+0xb8>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d018      	beq.n	8007534 <HAL_TIM_Base_Start+0x70>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4a1e      	ldr	r2, [pc, #120]	@ (8007580 <HAL_TIM_Base_Start+0xbc>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d013      	beq.n	8007534 <HAL_TIM_Base_Start+0x70>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	4a1c      	ldr	r2, [pc, #112]	@ (8007584 <HAL_TIM_Base_Start+0xc0>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d00e      	beq.n	8007534 <HAL_TIM_Base_Start+0x70>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a1b      	ldr	r2, [pc, #108]	@ (8007588 <HAL_TIM_Base_Start+0xc4>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d009      	beq.n	8007534 <HAL_TIM_Base_Start+0x70>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	4a19      	ldr	r2, [pc, #100]	@ (800758c <HAL_TIM_Base_Start+0xc8>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d004      	beq.n	8007534 <HAL_TIM_Base_Start+0x70>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a18      	ldr	r2, [pc, #96]	@ (8007590 <HAL_TIM_Base_Start+0xcc>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d111      	bne.n	8007558 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	f003 0307 	and.w	r3, r3, #7
 800753e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2b06      	cmp	r3, #6
 8007544:	d010      	beq.n	8007568 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	681a      	ldr	r2, [r3, #0]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f042 0201 	orr.w	r2, r2, #1
 8007554:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007556:	e007      	b.n	8007568 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f042 0201 	orr.w	r2, r2, #1
 8007566:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007568:	2300      	movs	r3, #0
}
 800756a:	4618      	mov	r0, r3
 800756c:	3714      	adds	r7, #20
 800756e:	46bd      	mov	sp, r7
 8007570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007574:	4770      	bx	lr
 8007576:	bf00      	nop
 8007578:	40010000 	.word	0x40010000
 800757c:	40000400 	.word	0x40000400
 8007580:	40000800 	.word	0x40000800
 8007584:	40000c00 	.word	0x40000c00
 8007588:	40010400 	.word	0x40010400
 800758c:	40014000 	.word	0x40014000
 8007590:	40001800 	.word	0x40001800

08007594 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007594:	b480      	push	{r7}
 8007596:	b085      	sub	sp, #20
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075a2:	b2db      	uxtb	r3, r3
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d001      	beq.n	80075ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	e04e      	b.n	800764a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2202      	movs	r2, #2
 80075b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	68da      	ldr	r2, [r3, #12]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f042 0201 	orr.w	r2, r2, #1
 80075c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a23      	ldr	r2, [pc, #140]	@ (8007658 <HAL_TIM_Base_Start_IT+0xc4>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d022      	beq.n	8007614 <HAL_TIM_Base_Start_IT+0x80>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075d6:	d01d      	beq.n	8007614 <HAL_TIM_Base_Start_IT+0x80>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a1f      	ldr	r2, [pc, #124]	@ (800765c <HAL_TIM_Base_Start_IT+0xc8>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d018      	beq.n	8007614 <HAL_TIM_Base_Start_IT+0x80>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a1e      	ldr	r2, [pc, #120]	@ (8007660 <HAL_TIM_Base_Start_IT+0xcc>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d013      	beq.n	8007614 <HAL_TIM_Base_Start_IT+0x80>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a1c      	ldr	r2, [pc, #112]	@ (8007664 <HAL_TIM_Base_Start_IT+0xd0>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d00e      	beq.n	8007614 <HAL_TIM_Base_Start_IT+0x80>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a1b      	ldr	r2, [pc, #108]	@ (8007668 <HAL_TIM_Base_Start_IT+0xd4>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d009      	beq.n	8007614 <HAL_TIM_Base_Start_IT+0x80>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a19      	ldr	r2, [pc, #100]	@ (800766c <HAL_TIM_Base_Start_IT+0xd8>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d004      	beq.n	8007614 <HAL_TIM_Base_Start_IT+0x80>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a18      	ldr	r2, [pc, #96]	@ (8007670 <HAL_TIM_Base_Start_IT+0xdc>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d111      	bne.n	8007638 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	689b      	ldr	r3, [r3, #8]
 800761a:	f003 0307 	and.w	r3, r3, #7
 800761e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2b06      	cmp	r3, #6
 8007624:	d010      	beq.n	8007648 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	681a      	ldr	r2, [r3, #0]
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f042 0201 	orr.w	r2, r2, #1
 8007634:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007636:	e007      	b.n	8007648 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f042 0201 	orr.w	r2, r2, #1
 8007646:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007648:	2300      	movs	r3, #0
}
 800764a:	4618      	mov	r0, r3
 800764c:	3714      	adds	r7, #20
 800764e:	46bd      	mov	sp, r7
 8007650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007654:	4770      	bx	lr
 8007656:	bf00      	nop
 8007658:	40010000 	.word	0x40010000
 800765c:	40000400 	.word	0x40000400
 8007660:	40000800 	.word	0x40000800
 8007664:	40000c00 	.word	0x40000c00
 8007668:	40010400 	.word	0x40010400
 800766c:	40014000 	.word	0x40014000
 8007670:	40001800 	.word	0x40001800

08007674 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b082      	sub	sp, #8
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d101      	bne.n	8007686 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	e041      	b.n	800770a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800768c:	b2db      	uxtb	r3, r3
 800768e:	2b00      	cmp	r3, #0
 8007690:	d106      	bne.n	80076a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f7fc fc9e 	bl	8003fdc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2202      	movs	r2, #2
 80076a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681a      	ldr	r2, [r3, #0]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	3304      	adds	r3, #4
 80076b0:	4619      	mov	r1, r3
 80076b2:	4610      	mov	r0, r2
 80076b4:	f000 fbb0 	bl	8007e18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2201      	movs	r2, #1
 80076c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2201      	movs	r2, #1
 80076dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2201      	movs	r2, #1
 80076f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2201      	movs	r2, #1
 8007704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	3708      	adds	r7, #8
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}
	...

08007714 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d109      	bne.n	8007738 <HAL_TIM_PWM_Start+0x24>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800772a:	b2db      	uxtb	r3, r3
 800772c:	2b01      	cmp	r3, #1
 800772e:	bf14      	ite	ne
 8007730:	2301      	movne	r3, #1
 8007732:	2300      	moveq	r3, #0
 8007734:	b2db      	uxtb	r3, r3
 8007736:	e022      	b.n	800777e <HAL_TIM_PWM_Start+0x6a>
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	2b04      	cmp	r3, #4
 800773c:	d109      	bne.n	8007752 <HAL_TIM_PWM_Start+0x3e>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007744:	b2db      	uxtb	r3, r3
 8007746:	2b01      	cmp	r3, #1
 8007748:	bf14      	ite	ne
 800774a:	2301      	movne	r3, #1
 800774c:	2300      	moveq	r3, #0
 800774e:	b2db      	uxtb	r3, r3
 8007750:	e015      	b.n	800777e <HAL_TIM_PWM_Start+0x6a>
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	2b08      	cmp	r3, #8
 8007756:	d109      	bne.n	800776c <HAL_TIM_PWM_Start+0x58>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800775e:	b2db      	uxtb	r3, r3
 8007760:	2b01      	cmp	r3, #1
 8007762:	bf14      	ite	ne
 8007764:	2301      	movne	r3, #1
 8007766:	2300      	moveq	r3, #0
 8007768:	b2db      	uxtb	r3, r3
 800776a:	e008      	b.n	800777e <HAL_TIM_PWM_Start+0x6a>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007772:	b2db      	uxtb	r3, r3
 8007774:	2b01      	cmp	r3, #1
 8007776:	bf14      	ite	ne
 8007778:	2301      	movne	r3, #1
 800777a:	2300      	moveq	r3, #0
 800777c:	b2db      	uxtb	r3, r3
 800777e:	2b00      	cmp	r3, #0
 8007780:	d001      	beq.n	8007786 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e07c      	b.n	8007880 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d104      	bne.n	8007796 <HAL_TIM_PWM_Start+0x82>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2202      	movs	r2, #2
 8007790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007794:	e013      	b.n	80077be <HAL_TIM_PWM_Start+0xaa>
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	2b04      	cmp	r3, #4
 800779a:	d104      	bne.n	80077a6 <HAL_TIM_PWM_Start+0x92>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2202      	movs	r2, #2
 80077a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80077a4:	e00b      	b.n	80077be <HAL_TIM_PWM_Start+0xaa>
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	2b08      	cmp	r3, #8
 80077aa:	d104      	bne.n	80077b6 <HAL_TIM_PWM_Start+0xa2>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2202      	movs	r2, #2
 80077b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80077b4:	e003      	b.n	80077be <HAL_TIM_PWM_Start+0xaa>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2202      	movs	r2, #2
 80077ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	2201      	movs	r2, #1
 80077c4:	6839      	ldr	r1, [r7, #0]
 80077c6:	4618      	mov	r0, r3
 80077c8:	f000 fe10 	bl	80083ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a2d      	ldr	r2, [pc, #180]	@ (8007888 <HAL_TIM_PWM_Start+0x174>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d004      	beq.n	80077e0 <HAL_TIM_PWM_Start+0xcc>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a2c      	ldr	r2, [pc, #176]	@ (800788c <HAL_TIM_PWM_Start+0x178>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d101      	bne.n	80077e4 <HAL_TIM_PWM_Start+0xd0>
 80077e0:	2301      	movs	r3, #1
 80077e2:	e000      	b.n	80077e6 <HAL_TIM_PWM_Start+0xd2>
 80077e4:	2300      	movs	r3, #0
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d007      	beq.n	80077fa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80077f8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4a22      	ldr	r2, [pc, #136]	@ (8007888 <HAL_TIM_PWM_Start+0x174>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d022      	beq.n	800784a <HAL_TIM_PWM_Start+0x136>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800780c:	d01d      	beq.n	800784a <HAL_TIM_PWM_Start+0x136>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a1f      	ldr	r2, [pc, #124]	@ (8007890 <HAL_TIM_PWM_Start+0x17c>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d018      	beq.n	800784a <HAL_TIM_PWM_Start+0x136>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a1d      	ldr	r2, [pc, #116]	@ (8007894 <HAL_TIM_PWM_Start+0x180>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d013      	beq.n	800784a <HAL_TIM_PWM_Start+0x136>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a1c      	ldr	r2, [pc, #112]	@ (8007898 <HAL_TIM_PWM_Start+0x184>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d00e      	beq.n	800784a <HAL_TIM_PWM_Start+0x136>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a16      	ldr	r2, [pc, #88]	@ (800788c <HAL_TIM_PWM_Start+0x178>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d009      	beq.n	800784a <HAL_TIM_PWM_Start+0x136>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a18      	ldr	r2, [pc, #96]	@ (800789c <HAL_TIM_PWM_Start+0x188>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d004      	beq.n	800784a <HAL_TIM_PWM_Start+0x136>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a16      	ldr	r2, [pc, #88]	@ (80078a0 <HAL_TIM_PWM_Start+0x18c>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d111      	bne.n	800786e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	f003 0307 	and.w	r3, r3, #7
 8007854:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	2b06      	cmp	r3, #6
 800785a:	d010      	beq.n	800787e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f042 0201 	orr.w	r2, r2, #1
 800786a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800786c:	e007      	b.n	800787e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	681a      	ldr	r2, [r3, #0]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f042 0201 	orr.w	r2, r2, #1
 800787c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800787e:	2300      	movs	r3, #0
}
 8007880:	4618      	mov	r0, r3
 8007882:	3710      	adds	r7, #16
 8007884:	46bd      	mov	sp, r7
 8007886:	bd80      	pop	{r7, pc}
 8007888:	40010000 	.word	0x40010000
 800788c:	40010400 	.word	0x40010400
 8007890:	40000400 	.word	0x40000400
 8007894:	40000800 	.word	0x40000800
 8007898:	40000c00 	.word	0x40000c00
 800789c:	40014000 	.word	0x40014000
 80078a0:	40001800 	.word	0x40001800

080078a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b082      	sub	sp, #8
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	691b      	ldr	r3, [r3, #16]
 80078b2:	f003 0302 	and.w	r3, r3, #2
 80078b6:	2b02      	cmp	r3, #2
 80078b8:	d122      	bne.n	8007900 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	68db      	ldr	r3, [r3, #12]
 80078c0:	f003 0302 	and.w	r3, r3, #2
 80078c4:	2b02      	cmp	r3, #2
 80078c6:	d11b      	bne.n	8007900 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f06f 0202 	mvn.w	r2, #2
 80078d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2201      	movs	r2, #1
 80078d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	699b      	ldr	r3, [r3, #24]
 80078de:	f003 0303 	and.w	r3, r3, #3
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d003      	beq.n	80078ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 fa77 	bl	8007dda <HAL_TIM_IC_CaptureCallback>
 80078ec:	e005      	b.n	80078fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 fa69 	bl	8007dc6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 fa7a 	bl	8007dee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	691b      	ldr	r3, [r3, #16]
 8007906:	f003 0304 	and.w	r3, r3, #4
 800790a:	2b04      	cmp	r3, #4
 800790c:	d122      	bne.n	8007954 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	68db      	ldr	r3, [r3, #12]
 8007914:	f003 0304 	and.w	r3, r3, #4
 8007918:	2b04      	cmp	r3, #4
 800791a:	d11b      	bne.n	8007954 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f06f 0204 	mvn.w	r2, #4
 8007924:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2202      	movs	r2, #2
 800792a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	699b      	ldr	r3, [r3, #24]
 8007932:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007936:	2b00      	cmp	r3, #0
 8007938:	d003      	beq.n	8007942 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f000 fa4d 	bl	8007dda <HAL_TIM_IC_CaptureCallback>
 8007940:	e005      	b.n	800794e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f000 fa3f 	bl	8007dc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f000 fa50 	bl	8007dee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	691b      	ldr	r3, [r3, #16]
 800795a:	f003 0308 	and.w	r3, r3, #8
 800795e:	2b08      	cmp	r3, #8
 8007960:	d122      	bne.n	80079a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	f003 0308 	and.w	r3, r3, #8
 800796c:	2b08      	cmp	r3, #8
 800796e:	d11b      	bne.n	80079a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f06f 0208 	mvn.w	r2, #8
 8007978:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2204      	movs	r2, #4
 800797e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	69db      	ldr	r3, [r3, #28]
 8007986:	f003 0303 	and.w	r3, r3, #3
 800798a:	2b00      	cmp	r3, #0
 800798c:	d003      	beq.n	8007996 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800798e:	6878      	ldr	r0, [r7, #4]
 8007990:	f000 fa23 	bl	8007dda <HAL_TIM_IC_CaptureCallback>
 8007994:	e005      	b.n	80079a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 fa15 	bl	8007dc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f000 fa26 	bl	8007dee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2200      	movs	r2, #0
 80079a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	691b      	ldr	r3, [r3, #16]
 80079ae:	f003 0310 	and.w	r3, r3, #16
 80079b2:	2b10      	cmp	r3, #16
 80079b4:	d122      	bne.n	80079fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	68db      	ldr	r3, [r3, #12]
 80079bc:	f003 0310 	and.w	r3, r3, #16
 80079c0:	2b10      	cmp	r3, #16
 80079c2:	d11b      	bne.n	80079fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f06f 0210 	mvn.w	r2, #16
 80079cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2208      	movs	r2, #8
 80079d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	69db      	ldr	r3, [r3, #28]
 80079da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d003      	beq.n	80079ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 f9f9 	bl	8007dda <HAL_TIM_IC_CaptureCallback>
 80079e8:	e005      	b.n	80079f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f000 f9eb 	bl	8007dc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	f000 f9fc 	bl	8007dee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2200      	movs	r2, #0
 80079fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	691b      	ldr	r3, [r3, #16]
 8007a02:	f003 0301 	and.w	r3, r3, #1
 8007a06:	2b01      	cmp	r3, #1
 8007a08:	d10e      	bne.n	8007a28 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	68db      	ldr	r3, [r3, #12]
 8007a10:	f003 0301 	and.w	r3, r3, #1
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d107      	bne.n	8007a28 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f06f 0201 	mvn.w	r2, #1
 8007a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f7fa fe5e 	bl	80026e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	691b      	ldr	r3, [r3, #16]
 8007a2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a32:	2b80      	cmp	r3, #128	@ 0x80
 8007a34:	d10e      	bne.n	8007a54 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	68db      	ldr	r3, [r3, #12]
 8007a3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a40:	2b80      	cmp	r3, #128	@ 0x80
 8007a42:	d107      	bne.n	8007a54 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007a4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f000 fd78 	bl	8008544 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	691b      	ldr	r3, [r3, #16]
 8007a5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a5e:	2b40      	cmp	r3, #64	@ 0x40
 8007a60:	d10e      	bne.n	8007a80 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	68db      	ldr	r3, [r3, #12]
 8007a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a6c:	2b40      	cmp	r3, #64	@ 0x40
 8007a6e:	d107      	bne.n	8007a80 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007a78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a7a:	6878      	ldr	r0, [r7, #4]
 8007a7c:	f000 f9c1 	bl	8007e02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	691b      	ldr	r3, [r3, #16]
 8007a86:	f003 0320 	and.w	r3, r3, #32
 8007a8a:	2b20      	cmp	r3, #32
 8007a8c:	d10e      	bne.n	8007aac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	68db      	ldr	r3, [r3, #12]
 8007a94:	f003 0320 	and.w	r3, r3, #32
 8007a98:	2b20      	cmp	r3, #32
 8007a9a:	d107      	bne.n	8007aac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f06f 0220 	mvn.w	r2, #32
 8007aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f000 fd42 	bl	8008530 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007aac:	bf00      	nop
 8007aae:	3708      	adds	r7, #8
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}

08007ab4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b086      	sub	sp, #24
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	60f8      	str	r0, [r7, #12]
 8007abc:	60b9      	str	r1, [r7, #8]
 8007abe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007aca:	2b01      	cmp	r3, #1
 8007acc:	d101      	bne.n	8007ad2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007ace:	2302      	movs	r3, #2
 8007ad0:	e0ae      	b.n	8007c30 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2201      	movs	r2, #1
 8007ad6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2b0c      	cmp	r3, #12
 8007ade:	f200 809f 	bhi.w	8007c20 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ae8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ae8:	08007b1d 	.word	0x08007b1d
 8007aec:	08007c21 	.word	0x08007c21
 8007af0:	08007c21 	.word	0x08007c21
 8007af4:	08007c21 	.word	0x08007c21
 8007af8:	08007b5d 	.word	0x08007b5d
 8007afc:	08007c21 	.word	0x08007c21
 8007b00:	08007c21 	.word	0x08007c21
 8007b04:	08007c21 	.word	0x08007c21
 8007b08:	08007b9f 	.word	0x08007b9f
 8007b0c:	08007c21 	.word	0x08007c21
 8007b10:	08007c21 	.word	0x08007c21
 8007b14:	08007c21 	.word	0x08007c21
 8007b18:	08007bdf 	.word	0x08007bdf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	68b9      	ldr	r1, [r7, #8]
 8007b22:	4618      	mov	r0, r3
 8007b24:	f000 fa18 	bl	8007f58 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	699a      	ldr	r2, [r3, #24]
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f042 0208 	orr.w	r2, r2, #8
 8007b36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	699a      	ldr	r2, [r3, #24]
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f022 0204 	bic.w	r2, r2, #4
 8007b46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	6999      	ldr	r1, [r3, #24]
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	691a      	ldr	r2, [r3, #16]
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	430a      	orrs	r2, r1
 8007b58:	619a      	str	r2, [r3, #24]
      break;
 8007b5a:	e064      	b.n	8007c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	68b9      	ldr	r1, [r7, #8]
 8007b62:	4618      	mov	r0, r3
 8007b64:	f000 fa68 	bl	8008038 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	699a      	ldr	r2, [r3, #24]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	699a      	ldr	r2, [r3, #24]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	6999      	ldr	r1, [r3, #24]
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	691b      	ldr	r3, [r3, #16]
 8007b92:	021a      	lsls	r2, r3, #8
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	430a      	orrs	r2, r1
 8007b9a:	619a      	str	r2, [r3, #24]
      break;
 8007b9c:	e043      	b.n	8007c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	68b9      	ldr	r1, [r7, #8]
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	f000 fabd 	bl	8008124 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	69da      	ldr	r2, [r3, #28]
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f042 0208 	orr.w	r2, r2, #8
 8007bb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	69da      	ldr	r2, [r3, #28]
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f022 0204 	bic.w	r2, r2, #4
 8007bc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	69d9      	ldr	r1, [r3, #28]
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	691a      	ldr	r2, [r3, #16]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	430a      	orrs	r2, r1
 8007bda:	61da      	str	r2, [r3, #28]
      break;
 8007bdc:	e023      	b.n	8007c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	68b9      	ldr	r1, [r7, #8]
 8007be4:	4618      	mov	r0, r3
 8007be6:	f000 fb11 	bl	800820c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	69da      	ldr	r2, [r3, #28]
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007bf8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	69da      	ldr	r2, [r3, #28]
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	69d9      	ldr	r1, [r3, #28]
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	691b      	ldr	r3, [r3, #16]
 8007c14:	021a      	lsls	r2, r3, #8
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	430a      	orrs	r2, r1
 8007c1c:	61da      	str	r2, [r3, #28]
      break;
 8007c1e:	e002      	b.n	8007c26 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	75fb      	strb	r3, [r7, #23]
      break;
 8007c24:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007c2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c30:	4618      	mov	r0, r3
 8007c32:	3718      	adds	r7, #24
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}

08007c38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b084      	sub	sp, #16
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
 8007c40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c42:	2300      	movs	r3, #0
 8007c44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c4c:	2b01      	cmp	r3, #1
 8007c4e:	d101      	bne.n	8007c54 <HAL_TIM_ConfigClockSource+0x1c>
 8007c50:	2302      	movs	r3, #2
 8007c52:	e0b4      	b.n	8007dbe <HAL_TIM_ConfigClockSource+0x186>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2201      	movs	r2, #1
 8007c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2202      	movs	r2, #2
 8007c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007c72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	68ba      	ldr	r2, [r7, #8]
 8007c82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c8c:	d03e      	beq.n	8007d0c <HAL_TIM_ConfigClockSource+0xd4>
 8007c8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c92:	f200 8087 	bhi.w	8007da4 <HAL_TIM_ConfigClockSource+0x16c>
 8007c96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c9a:	f000 8086 	beq.w	8007daa <HAL_TIM_ConfigClockSource+0x172>
 8007c9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ca2:	d87f      	bhi.n	8007da4 <HAL_TIM_ConfigClockSource+0x16c>
 8007ca4:	2b70      	cmp	r3, #112	@ 0x70
 8007ca6:	d01a      	beq.n	8007cde <HAL_TIM_ConfigClockSource+0xa6>
 8007ca8:	2b70      	cmp	r3, #112	@ 0x70
 8007caa:	d87b      	bhi.n	8007da4 <HAL_TIM_ConfigClockSource+0x16c>
 8007cac:	2b60      	cmp	r3, #96	@ 0x60
 8007cae:	d050      	beq.n	8007d52 <HAL_TIM_ConfigClockSource+0x11a>
 8007cb0:	2b60      	cmp	r3, #96	@ 0x60
 8007cb2:	d877      	bhi.n	8007da4 <HAL_TIM_ConfigClockSource+0x16c>
 8007cb4:	2b50      	cmp	r3, #80	@ 0x50
 8007cb6:	d03c      	beq.n	8007d32 <HAL_TIM_ConfigClockSource+0xfa>
 8007cb8:	2b50      	cmp	r3, #80	@ 0x50
 8007cba:	d873      	bhi.n	8007da4 <HAL_TIM_ConfigClockSource+0x16c>
 8007cbc:	2b40      	cmp	r3, #64	@ 0x40
 8007cbe:	d058      	beq.n	8007d72 <HAL_TIM_ConfigClockSource+0x13a>
 8007cc0:	2b40      	cmp	r3, #64	@ 0x40
 8007cc2:	d86f      	bhi.n	8007da4 <HAL_TIM_ConfigClockSource+0x16c>
 8007cc4:	2b30      	cmp	r3, #48	@ 0x30
 8007cc6:	d064      	beq.n	8007d92 <HAL_TIM_ConfigClockSource+0x15a>
 8007cc8:	2b30      	cmp	r3, #48	@ 0x30
 8007cca:	d86b      	bhi.n	8007da4 <HAL_TIM_ConfigClockSource+0x16c>
 8007ccc:	2b20      	cmp	r3, #32
 8007cce:	d060      	beq.n	8007d92 <HAL_TIM_ConfigClockSource+0x15a>
 8007cd0:	2b20      	cmp	r3, #32
 8007cd2:	d867      	bhi.n	8007da4 <HAL_TIM_ConfigClockSource+0x16c>
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d05c      	beq.n	8007d92 <HAL_TIM_ConfigClockSource+0x15a>
 8007cd8:	2b10      	cmp	r3, #16
 8007cda:	d05a      	beq.n	8007d92 <HAL_TIM_ConfigClockSource+0x15a>
 8007cdc:	e062      	b.n	8007da4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6818      	ldr	r0, [r3, #0]
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	6899      	ldr	r1, [r3, #8]
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	685a      	ldr	r2, [r3, #4]
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	68db      	ldr	r3, [r3, #12]
 8007cee:	f000 fb5d 	bl	80083ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007d00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	68ba      	ldr	r2, [r7, #8]
 8007d08:	609a      	str	r2, [r3, #8]
      break;
 8007d0a:	e04f      	b.n	8007dac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6818      	ldr	r0, [r3, #0]
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	6899      	ldr	r1, [r3, #8]
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	685a      	ldr	r2, [r3, #4]
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	68db      	ldr	r3, [r3, #12]
 8007d1c:	f000 fb46 	bl	80083ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	689a      	ldr	r2, [r3, #8]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007d2e:	609a      	str	r2, [r3, #8]
      break;
 8007d30:	e03c      	b.n	8007dac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6818      	ldr	r0, [r3, #0]
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	6859      	ldr	r1, [r3, #4]
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	68db      	ldr	r3, [r3, #12]
 8007d3e:	461a      	mov	r2, r3
 8007d40:	f000 faba 	bl	80082b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	2150      	movs	r1, #80	@ 0x50
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f000 fb13 	bl	8008376 <TIM_ITRx_SetConfig>
      break;
 8007d50:	e02c      	b.n	8007dac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6818      	ldr	r0, [r3, #0]
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	6859      	ldr	r1, [r3, #4]
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	68db      	ldr	r3, [r3, #12]
 8007d5e:	461a      	mov	r2, r3
 8007d60:	f000 fad9 	bl	8008316 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	2160      	movs	r1, #96	@ 0x60
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	f000 fb03 	bl	8008376 <TIM_ITRx_SetConfig>
      break;
 8007d70:	e01c      	b.n	8007dac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6818      	ldr	r0, [r3, #0]
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	6859      	ldr	r1, [r3, #4]
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	68db      	ldr	r3, [r3, #12]
 8007d7e:	461a      	mov	r2, r3
 8007d80:	f000 fa9a 	bl	80082b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	2140      	movs	r1, #64	@ 0x40
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f000 faf3 	bl	8008376 <TIM_ITRx_SetConfig>
      break;
 8007d90:	e00c      	b.n	8007dac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681a      	ldr	r2, [r3, #0]
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4619      	mov	r1, r3
 8007d9c:	4610      	mov	r0, r2
 8007d9e:	f000 faea 	bl	8008376 <TIM_ITRx_SetConfig>
      break;
 8007da2:	e003      	b.n	8007dac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	73fb      	strb	r3, [r7, #15]
      break;
 8007da8:	e000      	b.n	8007dac <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007daa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2201      	movs	r2, #1
 8007db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2200      	movs	r2, #0
 8007db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3710      	adds	r7, #16
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}

08007dc6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007dc6:	b480      	push	{r7}
 8007dc8:	b083      	sub	sp, #12
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007dce:	bf00      	nop
 8007dd0:	370c      	adds	r7, #12
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd8:	4770      	bx	lr

08007dda <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007dda:	b480      	push	{r7}
 8007ddc:	b083      	sub	sp, #12
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007de2:	bf00      	nop
 8007de4:	370c      	adds	r7, #12
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr

08007dee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007dee:	b480      	push	{r7}
 8007df0:	b083      	sub	sp, #12
 8007df2:	af00      	add	r7, sp, #0
 8007df4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007df6:	bf00      	nop
 8007df8:	370c      	adds	r7, #12
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e00:	4770      	bx	lr

08007e02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007e02:	b480      	push	{r7}
 8007e04:	b083      	sub	sp, #12
 8007e06:	af00      	add	r7, sp, #0
 8007e08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007e0a:	bf00      	nop
 8007e0c:	370c      	adds	r7, #12
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e14:	4770      	bx	lr
	...

08007e18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b085      	sub	sp, #20
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
 8007e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	4a40      	ldr	r2, [pc, #256]	@ (8007f2c <TIM_Base_SetConfig+0x114>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d013      	beq.n	8007e58 <TIM_Base_SetConfig+0x40>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e36:	d00f      	beq.n	8007e58 <TIM_Base_SetConfig+0x40>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	4a3d      	ldr	r2, [pc, #244]	@ (8007f30 <TIM_Base_SetConfig+0x118>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d00b      	beq.n	8007e58 <TIM_Base_SetConfig+0x40>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	4a3c      	ldr	r2, [pc, #240]	@ (8007f34 <TIM_Base_SetConfig+0x11c>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d007      	beq.n	8007e58 <TIM_Base_SetConfig+0x40>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	4a3b      	ldr	r2, [pc, #236]	@ (8007f38 <TIM_Base_SetConfig+0x120>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d003      	beq.n	8007e58 <TIM_Base_SetConfig+0x40>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	4a3a      	ldr	r2, [pc, #232]	@ (8007f3c <TIM_Base_SetConfig+0x124>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d108      	bne.n	8007e6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	68fa      	ldr	r2, [r7, #12]
 8007e66:	4313      	orrs	r3, r2
 8007e68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	4a2f      	ldr	r2, [pc, #188]	@ (8007f2c <TIM_Base_SetConfig+0x114>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d02b      	beq.n	8007eca <TIM_Base_SetConfig+0xb2>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e78:	d027      	beq.n	8007eca <TIM_Base_SetConfig+0xb2>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	4a2c      	ldr	r2, [pc, #176]	@ (8007f30 <TIM_Base_SetConfig+0x118>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d023      	beq.n	8007eca <TIM_Base_SetConfig+0xb2>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	4a2b      	ldr	r2, [pc, #172]	@ (8007f34 <TIM_Base_SetConfig+0x11c>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d01f      	beq.n	8007eca <TIM_Base_SetConfig+0xb2>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	4a2a      	ldr	r2, [pc, #168]	@ (8007f38 <TIM_Base_SetConfig+0x120>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d01b      	beq.n	8007eca <TIM_Base_SetConfig+0xb2>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	4a29      	ldr	r2, [pc, #164]	@ (8007f3c <TIM_Base_SetConfig+0x124>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d017      	beq.n	8007eca <TIM_Base_SetConfig+0xb2>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	4a28      	ldr	r2, [pc, #160]	@ (8007f40 <TIM_Base_SetConfig+0x128>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d013      	beq.n	8007eca <TIM_Base_SetConfig+0xb2>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	4a27      	ldr	r2, [pc, #156]	@ (8007f44 <TIM_Base_SetConfig+0x12c>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d00f      	beq.n	8007eca <TIM_Base_SetConfig+0xb2>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	4a26      	ldr	r2, [pc, #152]	@ (8007f48 <TIM_Base_SetConfig+0x130>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d00b      	beq.n	8007eca <TIM_Base_SetConfig+0xb2>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	4a25      	ldr	r2, [pc, #148]	@ (8007f4c <TIM_Base_SetConfig+0x134>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d007      	beq.n	8007eca <TIM_Base_SetConfig+0xb2>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	4a24      	ldr	r2, [pc, #144]	@ (8007f50 <TIM_Base_SetConfig+0x138>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d003      	beq.n	8007eca <TIM_Base_SetConfig+0xb2>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	4a23      	ldr	r2, [pc, #140]	@ (8007f54 <TIM_Base_SetConfig+0x13c>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d108      	bne.n	8007edc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ed0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	68db      	ldr	r3, [r3, #12]
 8007ed6:	68fa      	ldr	r2, [r7, #12]
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	695b      	ldr	r3, [r3, #20]
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	68fa      	ldr	r2, [r7, #12]
 8007eee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	689a      	ldr	r2, [r3, #8]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	4a0a      	ldr	r2, [pc, #40]	@ (8007f2c <TIM_Base_SetConfig+0x114>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d003      	beq.n	8007f10 <TIM_Base_SetConfig+0xf8>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	4a0c      	ldr	r2, [pc, #48]	@ (8007f3c <TIM_Base_SetConfig+0x124>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d103      	bne.n	8007f18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	691a      	ldr	r2, [r3, #16]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	615a      	str	r2, [r3, #20]
}
 8007f1e:	bf00      	nop
 8007f20:	3714      	adds	r7, #20
 8007f22:	46bd      	mov	sp, r7
 8007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f28:	4770      	bx	lr
 8007f2a:	bf00      	nop
 8007f2c:	40010000 	.word	0x40010000
 8007f30:	40000400 	.word	0x40000400
 8007f34:	40000800 	.word	0x40000800
 8007f38:	40000c00 	.word	0x40000c00
 8007f3c:	40010400 	.word	0x40010400
 8007f40:	40014000 	.word	0x40014000
 8007f44:	40014400 	.word	0x40014400
 8007f48:	40014800 	.word	0x40014800
 8007f4c:	40001800 	.word	0x40001800
 8007f50:	40001c00 	.word	0x40001c00
 8007f54:	40002000 	.word	0x40002000

08007f58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b087      	sub	sp, #28
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
 8007f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6a1b      	ldr	r3, [r3, #32]
 8007f66:	f023 0201 	bic.w	r2, r3, #1
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6a1b      	ldr	r3, [r3, #32]
 8007f72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	699b      	ldr	r3, [r3, #24]
 8007f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f023 0303 	bic.w	r3, r3, #3
 8007f8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	68fa      	ldr	r2, [r7, #12]
 8007f96:	4313      	orrs	r3, r2
 8007f98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	f023 0302 	bic.w	r3, r3, #2
 8007fa0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	689b      	ldr	r3, [r3, #8]
 8007fa6:	697a      	ldr	r2, [r7, #20]
 8007fa8:	4313      	orrs	r3, r2
 8007faa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	4a20      	ldr	r2, [pc, #128]	@ (8008030 <TIM_OC1_SetConfig+0xd8>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d003      	beq.n	8007fbc <TIM_OC1_SetConfig+0x64>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	4a1f      	ldr	r2, [pc, #124]	@ (8008034 <TIM_OC1_SetConfig+0xdc>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d10c      	bne.n	8007fd6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	f023 0308 	bic.w	r3, r3, #8
 8007fc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	68db      	ldr	r3, [r3, #12]
 8007fc8:	697a      	ldr	r2, [r7, #20]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007fce:	697b      	ldr	r3, [r7, #20]
 8007fd0:	f023 0304 	bic.w	r3, r3, #4
 8007fd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	4a15      	ldr	r2, [pc, #84]	@ (8008030 <TIM_OC1_SetConfig+0xd8>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d003      	beq.n	8007fe6 <TIM_OC1_SetConfig+0x8e>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	4a14      	ldr	r2, [pc, #80]	@ (8008034 <TIM_OC1_SetConfig+0xdc>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d111      	bne.n	800800a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007fec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007ff4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	695b      	ldr	r3, [r3, #20]
 8007ffa:	693a      	ldr	r2, [r7, #16]
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	699b      	ldr	r3, [r3, #24]
 8008004:	693a      	ldr	r2, [r7, #16]
 8008006:	4313      	orrs	r3, r2
 8008008:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	693a      	ldr	r2, [r7, #16]
 800800e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	68fa      	ldr	r2, [r7, #12]
 8008014:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	685a      	ldr	r2, [r3, #4]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	697a      	ldr	r2, [r7, #20]
 8008022:	621a      	str	r2, [r3, #32]
}
 8008024:	bf00      	nop
 8008026:	371c      	adds	r7, #28
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr
 8008030:	40010000 	.word	0x40010000
 8008034:	40010400 	.word	0x40010400

08008038 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008038:	b480      	push	{r7}
 800803a:	b087      	sub	sp, #28
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
 8008040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6a1b      	ldr	r3, [r3, #32]
 8008046:	f023 0210 	bic.w	r2, r3, #16
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6a1b      	ldr	r3, [r3, #32]
 8008052:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	699b      	ldr	r3, [r3, #24]
 800805e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008066:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800806e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	021b      	lsls	r3, r3, #8
 8008076:	68fa      	ldr	r2, [r7, #12]
 8008078:	4313      	orrs	r3, r2
 800807a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	f023 0320 	bic.w	r3, r3, #32
 8008082:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	689b      	ldr	r3, [r3, #8]
 8008088:	011b      	lsls	r3, r3, #4
 800808a:	697a      	ldr	r2, [r7, #20]
 800808c:	4313      	orrs	r3, r2
 800808e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	4a22      	ldr	r2, [pc, #136]	@ (800811c <TIM_OC2_SetConfig+0xe4>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d003      	beq.n	80080a0 <TIM_OC2_SetConfig+0x68>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	4a21      	ldr	r2, [pc, #132]	@ (8008120 <TIM_OC2_SetConfig+0xe8>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d10d      	bne.n	80080bc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	68db      	ldr	r3, [r3, #12]
 80080ac:	011b      	lsls	r3, r3, #4
 80080ae:	697a      	ldr	r2, [r7, #20]
 80080b0:	4313      	orrs	r3, r2
 80080b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80080b4:	697b      	ldr	r3, [r7, #20]
 80080b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	4a17      	ldr	r2, [pc, #92]	@ (800811c <TIM_OC2_SetConfig+0xe4>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d003      	beq.n	80080cc <TIM_OC2_SetConfig+0x94>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	4a16      	ldr	r2, [pc, #88]	@ (8008120 <TIM_OC2_SetConfig+0xe8>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d113      	bne.n	80080f4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80080cc:	693b      	ldr	r3, [r7, #16]
 80080ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80080d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80080da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	695b      	ldr	r3, [r3, #20]
 80080e0:	009b      	lsls	r3, r3, #2
 80080e2:	693a      	ldr	r2, [r7, #16]
 80080e4:	4313      	orrs	r3, r2
 80080e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	699b      	ldr	r3, [r3, #24]
 80080ec:	009b      	lsls	r3, r3, #2
 80080ee:	693a      	ldr	r2, [r7, #16]
 80080f0:	4313      	orrs	r3, r2
 80080f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	693a      	ldr	r2, [r7, #16]
 80080f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	68fa      	ldr	r2, [r7, #12]
 80080fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	685a      	ldr	r2, [r3, #4]
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	697a      	ldr	r2, [r7, #20]
 800810c:	621a      	str	r2, [r3, #32]
}
 800810e:	bf00      	nop
 8008110:	371c      	adds	r7, #28
 8008112:	46bd      	mov	sp, r7
 8008114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008118:	4770      	bx	lr
 800811a:	bf00      	nop
 800811c:	40010000 	.word	0x40010000
 8008120:	40010400 	.word	0x40010400

08008124 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008124:	b480      	push	{r7}
 8008126:	b087      	sub	sp, #28
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
 800812c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6a1b      	ldr	r3, [r3, #32]
 8008132:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a1b      	ldr	r3, [r3, #32]
 800813e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	69db      	ldr	r3, [r3, #28]
 800814a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008152:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f023 0303 	bic.w	r3, r3, #3
 800815a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	68fa      	ldr	r2, [r7, #12]
 8008162:	4313      	orrs	r3, r2
 8008164:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800816c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	689b      	ldr	r3, [r3, #8]
 8008172:	021b      	lsls	r3, r3, #8
 8008174:	697a      	ldr	r2, [r7, #20]
 8008176:	4313      	orrs	r3, r2
 8008178:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	4a21      	ldr	r2, [pc, #132]	@ (8008204 <TIM_OC3_SetConfig+0xe0>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d003      	beq.n	800818a <TIM_OC3_SetConfig+0x66>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	4a20      	ldr	r2, [pc, #128]	@ (8008208 <TIM_OC3_SetConfig+0xe4>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d10d      	bne.n	80081a6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008190:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	68db      	ldr	r3, [r3, #12]
 8008196:	021b      	lsls	r3, r3, #8
 8008198:	697a      	ldr	r2, [r7, #20]
 800819a:	4313      	orrs	r3, r2
 800819c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80081a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	4a16      	ldr	r2, [pc, #88]	@ (8008204 <TIM_OC3_SetConfig+0xe0>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d003      	beq.n	80081b6 <TIM_OC3_SetConfig+0x92>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	4a15      	ldr	r2, [pc, #84]	@ (8008208 <TIM_OC3_SetConfig+0xe4>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d113      	bne.n	80081de <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80081b6:	693b      	ldr	r3, [r7, #16]
 80081b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80081bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80081c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	695b      	ldr	r3, [r3, #20]
 80081ca:	011b      	lsls	r3, r3, #4
 80081cc:	693a      	ldr	r2, [r7, #16]
 80081ce:	4313      	orrs	r3, r2
 80081d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	699b      	ldr	r3, [r3, #24]
 80081d6:	011b      	lsls	r3, r3, #4
 80081d8:	693a      	ldr	r2, [r7, #16]
 80081da:	4313      	orrs	r3, r2
 80081dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	693a      	ldr	r2, [r7, #16]
 80081e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	68fa      	ldr	r2, [r7, #12]
 80081e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	685a      	ldr	r2, [r3, #4]
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	697a      	ldr	r2, [r7, #20]
 80081f6:	621a      	str	r2, [r3, #32]
}
 80081f8:	bf00      	nop
 80081fa:	371c      	adds	r7, #28
 80081fc:	46bd      	mov	sp, r7
 80081fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008202:	4770      	bx	lr
 8008204:	40010000 	.word	0x40010000
 8008208:	40010400 	.word	0x40010400

0800820c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800820c:	b480      	push	{r7}
 800820e:	b087      	sub	sp, #28
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6a1b      	ldr	r3, [r3, #32]
 800821a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6a1b      	ldr	r3, [r3, #32]
 8008226:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	685b      	ldr	r3, [r3, #4]
 800822c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	69db      	ldr	r3, [r3, #28]
 8008232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800823a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008242:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	021b      	lsls	r3, r3, #8
 800824a:	68fa      	ldr	r2, [r7, #12]
 800824c:	4313      	orrs	r3, r2
 800824e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008256:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	031b      	lsls	r3, r3, #12
 800825e:	693a      	ldr	r2, [r7, #16]
 8008260:	4313      	orrs	r3, r2
 8008262:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	4a12      	ldr	r2, [pc, #72]	@ (80082b0 <TIM_OC4_SetConfig+0xa4>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d003      	beq.n	8008274 <TIM_OC4_SetConfig+0x68>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	4a11      	ldr	r2, [pc, #68]	@ (80082b4 <TIM_OC4_SetConfig+0xa8>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d109      	bne.n	8008288 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800827a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	695b      	ldr	r3, [r3, #20]
 8008280:	019b      	lsls	r3, r3, #6
 8008282:	697a      	ldr	r2, [r7, #20]
 8008284:	4313      	orrs	r3, r2
 8008286:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	697a      	ldr	r2, [r7, #20]
 800828c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	68fa      	ldr	r2, [r7, #12]
 8008292:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	685a      	ldr	r2, [r3, #4]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	693a      	ldr	r2, [r7, #16]
 80082a0:	621a      	str	r2, [r3, #32]
}
 80082a2:	bf00      	nop
 80082a4:	371c      	adds	r7, #28
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr
 80082ae:	bf00      	nop
 80082b0:	40010000 	.word	0x40010000
 80082b4:	40010400 	.word	0x40010400

080082b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b087      	sub	sp, #28
 80082bc:	af00      	add	r7, sp, #0
 80082be:	60f8      	str	r0, [r7, #12]
 80082c0:	60b9      	str	r1, [r7, #8]
 80082c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	6a1b      	ldr	r3, [r3, #32]
 80082c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	6a1b      	ldr	r3, [r3, #32]
 80082ce:	f023 0201 	bic.w	r2, r3, #1
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	699b      	ldr	r3, [r3, #24]
 80082da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80082e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	011b      	lsls	r3, r3, #4
 80082e8:	693a      	ldr	r2, [r7, #16]
 80082ea:	4313      	orrs	r3, r2
 80082ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80082ee:	697b      	ldr	r3, [r7, #20]
 80082f0:	f023 030a 	bic.w	r3, r3, #10
 80082f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80082f6:	697a      	ldr	r2, [r7, #20]
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	4313      	orrs	r3, r2
 80082fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	693a      	ldr	r2, [r7, #16]
 8008302:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	697a      	ldr	r2, [r7, #20]
 8008308:	621a      	str	r2, [r3, #32]
}
 800830a:	bf00      	nop
 800830c:	371c      	adds	r7, #28
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr

08008316 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008316:	b480      	push	{r7}
 8008318:	b087      	sub	sp, #28
 800831a:	af00      	add	r7, sp, #0
 800831c:	60f8      	str	r0, [r7, #12]
 800831e:	60b9      	str	r1, [r7, #8]
 8008320:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	6a1b      	ldr	r3, [r3, #32]
 8008326:	f023 0210 	bic.w	r2, r3, #16
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	699b      	ldr	r3, [r3, #24]
 8008332:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	6a1b      	ldr	r3, [r3, #32]
 8008338:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008340:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	031b      	lsls	r3, r3, #12
 8008346:	697a      	ldr	r2, [r7, #20]
 8008348:	4313      	orrs	r3, r2
 800834a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008352:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	011b      	lsls	r3, r3, #4
 8008358:	693a      	ldr	r2, [r7, #16]
 800835a:	4313      	orrs	r3, r2
 800835c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	697a      	ldr	r2, [r7, #20]
 8008362:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	693a      	ldr	r2, [r7, #16]
 8008368:	621a      	str	r2, [r3, #32]
}
 800836a:	bf00      	nop
 800836c:	371c      	adds	r7, #28
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr

08008376 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008376:	b480      	push	{r7}
 8008378:	b085      	sub	sp, #20
 800837a:	af00      	add	r7, sp, #0
 800837c:	6078      	str	r0, [r7, #4]
 800837e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	689b      	ldr	r3, [r3, #8]
 8008384:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800838c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800838e:	683a      	ldr	r2, [r7, #0]
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	4313      	orrs	r3, r2
 8008394:	f043 0307 	orr.w	r3, r3, #7
 8008398:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	68fa      	ldr	r2, [r7, #12]
 800839e:	609a      	str	r2, [r3, #8]
}
 80083a0:	bf00      	nop
 80083a2:	3714      	adds	r7, #20
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr

080083ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b087      	sub	sp, #28
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	60f8      	str	r0, [r7, #12]
 80083b4:	60b9      	str	r1, [r7, #8]
 80083b6:	607a      	str	r2, [r7, #4]
 80083b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80083c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	021a      	lsls	r2, r3, #8
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	431a      	orrs	r2, r3
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	4313      	orrs	r3, r2
 80083d4:	697a      	ldr	r2, [r7, #20]
 80083d6:	4313      	orrs	r3, r2
 80083d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	697a      	ldr	r2, [r7, #20]
 80083de:	609a      	str	r2, [r3, #8]
}
 80083e0:	bf00      	nop
 80083e2:	371c      	adds	r7, #28
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr

080083ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b087      	sub	sp, #28
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	60f8      	str	r0, [r7, #12]
 80083f4:	60b9      	str	r1, [r7, #8]
 80083f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	f003 031f 	and.w	r3, r3, #31
 80083fe:	2201      	movs	r2, #1
 8008400:	fa02 f303 	lsl.w	r3, r2, r3
 8008404:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	6a1a      	ldr	r2, [r3, #32]
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	43db      	mvns	r3, r3
 800840e:	401a      	ands	r2, r3
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	6a1a      	ldr	r2, [r3, #32]
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	f003 031f 	and.w	r3, r3, #31
 800841e:	6879      	ldr	r1, [r7, #4]
 8008420:	fa01 f303 	lsl.w	r3, r1, r3
 8008424:	431a      	orrs	r2, r3
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	621a      	str	r2, [r3, #32]
}
 800842a:	bf00      	nop
 800842c:	371c      	adds	r7, #28
 800842e:	46bd      	mov	sp, r7
 8008430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008434:	4770      	bx	lr
	...

08008438 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008438:	b480      	push	{r7}
 800843a:	b085      	sub	sp, #20
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
 8008440:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008448:	2b01      	cmp	r3, #1
 800844a:	d101      	bne.n	8008450 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800844c:	2302      	movs	r3, #2
 800844e:	e05a      	b.n	8008506 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2201      	movs	r2, #1
 8008454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2202      	movs	r2, #2
 800845c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	689b      	ldr	r3, [r3, #8]
 800846e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008476:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	68fa      	ldr	r2, [r7, #12]
 800847e:	4313      	orrs	r3, r2
 8008480:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	68fa      	ldr	r2, [r7, #12]
 8008488:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	4a21      	ldr	r2, [pc, #132]	@ (8008514 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d022      	beq.n	80084da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800849c:	d01d      	beq.n	80084da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a1d      	ldr	r2, [pc, #116]	@ (8008518 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d018      	beq.n	80084da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a1b      	ldr	r2, [pc, #108]	@ (800851c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d013      	beq.n	80084da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a1a      	ldr	r2, [pc, #104]	@ (8008520 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d00e      	beq.n	80084da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a18      	ldr	r2, [pc, #96]	@ (8008524 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d009      	beq.n	80084da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a17      	ldr	r2, [pc, #92]	@ (8008528 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d004      	beq.n	80084da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a15      	ldr	r2, [pc, #84]	@ (800852c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d10c      	bne.n	80084f4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80084e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	68ba      	ldr	r2, [r7, #8]
 80084e8:	4313      	orrs	r3, r2
 80084ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	68ba      	ldr	r2, [r7, #8]
 80084f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2200      	movs	r2, #0
 8008500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008504:	2300      	movs	r3, #0
}
 8008506:	4618      	mov	r0, r3
 8008508:	3714      	adds	r7, #20
 800850a:	46bd      	mov	sp, r7
 800850c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008510:	4770      	bx	lr
 8008512:	bf00      	nop
 8008514:	40010000 	.word	0x40010000
 8008518:	40000400 	.word	0x40000400
 800851c:	40000800 	.word	0x40000800
 8008520:	40000c00 	.word	0x40000c00
 8008524:	40010400 	.word	0x40010400
 8008528:	40014000 	.word	0x40014000
 800852c:	40001800 	.word	0x40001800

08008530 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008530:	b480      	push	{r7}
 8008532:	b083      	sub	sp, #12
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008538:	bf00      	nop
 800853a:	370c      	adds	r7, #12
 800853c:	46bd      	mov	sp, r7
 800853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008542:	4770      	bx	lr

08008544 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008544:	b480      	push	{r7}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800854c:	bf00      	nop
 800854e:	370c      	adds	r7, #12
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr

08008558 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b082      	sub	sp, #8
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d101      	bne.n	800856a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008566:	2301      	movs	r3, #1
 8008568:	e03f      	b.n	80085ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008570:	b2db      	uxtb	r3, r3
 8008572:	2b00      	cmp	r3, #0
 8008574:	d106      	bne.n	8008584 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2200      	movs	r2, #0
 800857a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f7fb fda8 	bl	80040d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2224      	movs	r2, #36	@ 0x24
 8008588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	68da      	ldr	r2, [r3, #12]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800859a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f000 ffa7 	bl	80094f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	691a      	ldr	r2, [r3, #16]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80085b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	695a      	ldr	r2, [r3, #20]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80085c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	68da      	ldr	r2, [r3, #12]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80085d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2200      	movs	r2, #0
 80085d6:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2220      	movs	r2, #32
 80085dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2220      	movs	r2, #32
 80085e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80085e8:	2300      	movs	r3, #0
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3708      	adds	r7, #8
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
	...

080085f4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b08c      	sub	sp, #48	@ 0x30
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	60f8      	str	r0, [r7, #12]
 80085fc:	60b9      	str	r1, [r7, #8]
 80085fe:	4613      	mov	r3, r2
 8008600:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008608:	b2db      	uxtb	r3, r3
 800860a:	2b20      	cmp	r3, #32
 800860c:	d165      	bne.n	80086da <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d002      	beq.n	800861a <HAL_UART_Transmit_DMA+0x26>
 8008614:	88fb      	ldrh	r3, [r7, #6]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d101      	bne.n	800861e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800861a:	2301      	movs	r3, #1
 800861c:	e05e      	b.n	80086dc <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008624:	2b01      	cmp	r3, #1
 8008626:	d101      	bne.n	800862c <HAL_UART_Transmit_DMA+0x38>
 8008628:	2302      	movs	r3, #2
 800862a:	e057      	b.n	80086dc <HAL_UART_Transmit_DMA+0xe8>
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	2201      	movs	r2, #1
 8008630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->pTxBuffPtr = pData;
 8008634:	68ba      	ldr	r2, [r7, #8]
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	88fa      	ldrh	r2, [r7, #6]
 800863e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	88fa      	ldrh	r2, [r7, #6]
 8008644:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2200      	movs	r2, #0
 800864a:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2221      	movs	r2, #33	@ 0x21
 8008650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008658:	4a22      	ldr	r2, [pc, #136]	@ (80086e4 <HAL_UART_Transmit_DMA+0xf0>)
 800865a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008660:	4a21      	ldr	r2, [pc, #132]	@ (80086e8 <HAL_UART_Transmit_DMA+0xf4>)
 8008662:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008668:	4a20      	ldr	r2, [pc, #128]	@ (80086ec <HAL_UART_Transmit_DMA+0xf8>)
 800866a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008670:	2200      	movs	r2, #0
 8008672:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8008674:	f107 0308 	add.w	r3, r7, #8
 8008678:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800867e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008680:	6819      	ldr	r1, [r3, #0]
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	3304      	adds	r3, #4
 8008688:	461a      	mov	r2, r3
 800868a:	88fb      	ldrh	r3, [r7, #6]
 800868c:	f7fc fbdc 	bl	8004e48 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008698:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	2200      	movs	r2, #0
 800869e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	3314      	adds	r3, #20
 80086a8:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086aa:	69bb      	ldr	r3, [r7, #24]
 80086ac:	e853 3f00 	ldrex	r3, [r3]
 80086b0:	617b      	str	r3, [r7, #20]
   return(result);
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	3314      	adds	r3, #20
 80086c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80086c2:	627a      	str	r2, [r7, #36]	@ 0x24
 80086c4:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c6:	6a39      	ldr	r1, [r7, #32]
 80086c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086ca:	e841 2300 	strex	r3, r2, [r1]
 80086ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80086d0:	69fb      	ldr	r3, [r7, #28]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d1e5      	bne.n	80086a2 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80086d6:	2300      	movs	r3, #0
 80086d8:	e000      	b.n	80086dc <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80086da:	2302      	movs	r3, #2
  }
}
 80086dc:	4618      	mov	r0, r3
 80086de:	3730      	adds	r7, #48	@ 0x30
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd80      	pop	{r7, pc}
 80086e4:	08008d89 	.word	0x08008d89
 80086e8:	08008e23 	.word	0x08008e23
 80086ec:	08008f9b 	.word	0x08008f9b

080086f0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b084      	sub	sp, #16
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	60f8      	str	r0, [r7, #12]
 80086f8:	60b9      	str	r1, [r7, #8]
 80086fa:	4613      	mov	r3, r2
 80086fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008704:	b2db      	uxtb	r3, r3
 8008706:	2b20      	cmp	r3, #32
 8008708:	d11d      	bne.n	8008746 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d002      	beq.n	8008716 <HAL_UART_Receive_DMA+0x26>
 8008710:	88fb      	ldrh	r3, [r7, #6]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d101      	bne.n	800871a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008716:	2301      	movs	r3, #1
 8008718:	e016      	b.n	8008748 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008720:	2b01      	cmp	r3, #1
 8008722:	d101      	bne.n	8008728 <HAL_UART_Receive_DMA+0x38>
 8008724:	2302      	movs	r3, #2
 8008726:	e00f      	b.n	8008748 <HAL_UART_Receive_DMA+0x58>
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2201      	movs	r2, #1
 800872c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	2200      	movs	r2, #0
 8008734:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008736:	88fb      	ldrh	r3, [r7, #6]
 8008738:	461a      	mov	r2, r3
 800873a:	68b9      	ldr	r1, [r7, #8]
 800873c:	68f8      	ldr	r0, [r7, #12]
 800873e:	f000 fc77 	bl	8009030 <UART_Start_Receive_DMA>
 8008742:	4603      	mov	r3, r0
 8008744:	e000      	b.n	8008748 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008746:	2302      	movs	r3, #2
  }
}
 8008748:	4618      	mov	r0, r3
 800874a:	3710      	adds	r7, #16
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b08c      	sub	sp, #48	@ 0x30
 8008754:	af00      	add	r7, sp, #0
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	60b9      	str	r1, [r7, #8]
 800875a:	4613      	mov	r3, r2
 800875c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008764:	b2db      	uxtb	r3, r3
 8008766:	2b20      	cmp	r3, #32
 8008768:	d152      	bne.n	8008810 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d002      	beq.n	8008776 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008770:	88fb      	ldrh	r3, [r7, #6]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d101      	bne.n	800877a <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008776:	2301      	movs	r3, #1
 8008778:	e04b      	b.n	8008812 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008780:	2b01      	cmp	r3, #1
 8008782:	d101      	bne.n	8008788 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8008784:	2302      	movs	r3, #2
 8008786:	e044      	b.n	8008812 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	2201      	movs	r2, #1
 800878c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	2201      	movs	r2, #1
 8008794:	631a      	str	r2, [r3, #48]	@ 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008796:	88fb      	ldrh	r3, [r7, #6]
 8008798:	461a      	mov	r2, r3
 800879a:	68b9      	ldr	r1, [r7, #8]
 800879c:	68f8      	ldr	r0, [r7, #12]
 800879e:	f000 fc47 	bl	8009030 <UART_Start_Receive_DMA>
 80087a2:	4603      	mov	r3, r0
 80087a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80087a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d12c      	bne.n	800880a <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d125      	bne.n	8008804 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80087b8:	2300      	movs	r3, #0
 80087ba:	613b      	str	r3, [r7, #16]
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	613b      	str	r3, [r7, #16]
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	685b      	ldr	r3, [r3, #4]
 80087ca:	613b      	str	r3, [r7, #16]
 80087cc:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	330c      	adds	r3, #12
 80087d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087d6:	69bb      	ldr	r3, [r7, #24]
 80087d8:	e853 3f00 	ldrex	r3, [r3]
 80087dc:	617b      	str	r3, [r7, #20]
   return(result);
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	f043 0310 	orr.w	r3, r3, #16
 80087e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	330c      	adds	r3, #12
 80087ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087ee:	627a      	str	r2, [r7, #36]	@ 0x24
 80087f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087f2:	6a39      	ldr	r1, [r7, #32]
 80087f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087f6:	e841 2300 	strex	r3, r2, [r1]
 80087fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80087fc:	69fb      	ldr	r3, [r7, #28]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d1e5      	bne.n	80087ce <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8008802:	e002      	b.n	800880a <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800880a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800880e:	e000      	b.n	8008812 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8008810:	2302      	movs	r3, #2
  }
}
 8008812:	4618      	mov	r0, r3
 8008814:	3730      	adds	r7, #48	@ 0x30
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}
	...

0800881c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b0ba      	sub	sp, #232	@ 0xe8
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	68db      	ldr	r3, [r3, #12]
 8008834:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	695b      	ldr	r3, [r3, #20]
 800883e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008842:	2300      	movs	r3, #0
 8008844:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008848:	2300      	movs	r3, #0
 800884a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800884e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008852:	f003 030f 	and.w	r3, r3, #15
 8008856:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800885a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800885e:	2b00      	cmp	r3, #0
 8008860:	d10f      	bne.n	8008882 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008866:	f003 0320 	and.w	r3, r3, #32
 800886a:	2b00      	cmp	r3, #0
 800886c:	d009      	beq.n	8008882 <HAL_UART_IRQHandler+0x66>
 800886e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008872:	f003 0320 	and.w	r3, r3, #32
 8008876:	2b00      	cmp	r3, #0
 8008878:	d003      	beq.n	8008882 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 fd7d 	bl	800937a <UART_Receive_IT>
      return;
 8008880:	e256      	b.n	8008d30 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008882:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008886:	2b00      	cmp	r3, #0
 8008888:	f000 80de 	beq.w	8008a48 <HAL_UART_IRQHandler+0x22c>
 800888c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008890:	f003 0301 	and.w	r3, r3, #1
 8008894:	2b00      	cmp	r3, #0
 8008896:	d106      	bne.n	80088a6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008898:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800889c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	f000 80d1 	beq.w	8008a48 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80088a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088aa:	f003 0301 	and.w	r3, r3, #1
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d00b      	beq.n	80088ca <HAL_UART_IRQHandler+0xae>
 80088b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d005      	beq.n	80088ca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088c2:	f043 0201 	orr.w	r2, r3, #1
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80088ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088ce:	f003 0304 	and.w	r3, r3, #4
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d00b      	beq.n	80088ee <HAL_UART_IRQHandler+0xd2>
 80088d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088da:	f003 0301 	and.w	r3, r3, #1
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d005      	beq.n	80088ee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088e6:	f043 0202 	orr.w	r2, r3, #2
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80088ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088f2:	f003 0302 	and.w	r3, r3, #2
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d00b      	beq.n	8008912 <HAL_UART_IRQHandler+0xf6>
 80088fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088fe:	f003 0301 	and.w	r3, r3, #1
 8008902:	2b00      	cmp	r3, #0
 8008904:	d005      	beq.n	8008912 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800890a:	f043 0204 	orr.w	r2, r3, #4
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008912:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008916:	f003 0308 	and.w	r3, r3, #8
 800891a:	2b00      	cmp	r3, #0
 800891c:	d011      	beq.n	8008942 <HAL_UART_IRQHandler+0x126>
 800891e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008922:	f003 0320 	and.w	r3, r3, #32
 8008926:	2b00      	cmp	r3, #0
 8008928:	d105      	bne.n	8008936 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800892a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800892e:	f003 0301 	and.w	r3, r3, #1
 8008932:	2b00      	cmp	r3, #0
 8008934:	d005      	beq.n	8008942 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800893a:	f043 0208 	orr.w	r2, r3, #8
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008946:	2b00      	cmp	r3, #0
 8008948:	f000 81ed 	beq.w	8008d26 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800894c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008950:	f003 0320 	and.w	r3, r3, #32
 8008954:	2b00      	cmp	r3, #0
 8008956:	d008      	beq.n	800896a <HAL_UART_IRQHandler+0x14e>
 8008958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800895c:	f003 0320 	and.w	r3, r3, #32
 8008960:	2b00      	cmp	r3, #0
 8008962:	d002      	beq.n	800896a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f000 fd08 	bl	800937a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	695b      	ldr	r3, [r3, #20]
 8008970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008974:	2b40      	cmp	r3, #64	@ 0x40
 8008976:	bf0c      	ite	eq
 8008978:	2301      	moveq	r3, #1
 800897a:	2300      	movne	r3, #0
 800897c:	b2db      	uxtb	r3, r3
 800897e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008986:	f003 0308 	and.w	r3, r3, #8
 800898a:	2b00      	cmp	r3, #0
 800898c:	d103      	bne.n	8008996 <HAL_UART_IRQHandler+0x17a>
 800898e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008992:	2b00      	cmp	r3, #0
 8008994:	d04f      	beq.n	8008a36 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	f000 fc10 	bl	80091bc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	695b      	ldr	r3, [r3, #20]
 80089a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089a6:	2b40      	cmp	r3, #64	@ 0x40
 80089a8:	d141      	bne.n	8008a2e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	3314      	adds	r3, #20
 80089b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80089b8:	e853 3f00 	ldrex	r3, [r3]
 80089bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80089c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80089c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	3314      	adds	r3, #20
 80089d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80089d6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80089da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80089e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80089e6:	e841 2300 	strex	r3, r2, [r1]
 80089ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80089ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d1d9      	bne.n	80089aa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d013      	beq.n	8008a26 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a02:	4a7d      	ldr	r2, [pc, #500]	@ (8008bf8 <HAL_UART_IRQHandler+0x3dc>)
 8008a04:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	f7fc fae4 	bl	8004fd8 <HAL_DMA_Abort_IT>
 8008a10:	4603      	mov	r3, r0
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d016      	beq.n	8008a44 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a1c:	687a      	ldr	r2, [r7, #4]
 8008a1e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008a20:	4610      	mov	r0, r2
 8008a22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a24:	e00e      	b.n	8008a44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f000 f9a4 	bl	8008d74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a2c:	e00a      	b.n	8008a44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f000 f9a0 	bl	8008d74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a34:	e006      	b.n	8008a44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f000 f99c 	bl	8008d74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8008a42:	e170      	b.n	8008d26 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a44:	bf00      	nop
    return;
 8008a46:	e16e      	b.n	8008d26 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a4c:	2b01      	cmp	r3, #1
 8008a4e:	f040 814a 	bne.w	8008ce6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008a52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a56:	f003 0310 	and.w	r3, r3, #16
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	f000 8143 	beq.w	8008ce6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008a60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a64:	f003 0310 	and.w	r3, r3, #16
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	f000 813c 	beq.w	8008ce6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a6e:	2300      	movs	r3, #0
 8008a70:	60bb      	str	r3, [r7, #8]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	60bb      	str	r3, [r7, #8]
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	60bb      	str	r3, [r7, #8]
 8008a82:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	695b      	ldr	r3, [r3, #20]
 8008a8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a8e:	2b40      	cmp	r3, #64	@ 0x40
 8008a90:	f040 80b4 	bne.w	8008bfc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	685b      	ldr	r3, [r3, #4]
 8008a9c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008aa0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	f000 8140 	beq.w	8008d2a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008aae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	f080 8139 	bcs.w	8008d2a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008abe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ac4:	69db      	ldr	r3, [r3, #28]
 8008ac6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008aca:	f000 8088 	beq.w	8008bde <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	330c      	adds	r3, #12
 8008ad4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ad8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008adc:	e853 3f00 	ldrex	r3, [r3]
 8008ae0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008ae4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ae8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008aec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	330c      	adds	r3, #12
 8008af6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008afa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008afe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b02:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008b06:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008b0a:	e841 2300 	strex	r3, r2, [r1]
 8008b0e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008b12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d1d9      	bne.n	8008ace <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	3314      	adds	r3, #20
 8008b20:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b24:	e853 3f00 	ldrex	r3, [r3]
 8008b28:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008b2a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b2c:	f023 0301 	bic.w	r3, r3, #1
 8008b30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	3314      	adds	r3, #20
 8008b3a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008b3e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008b42:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b44:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008b46:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008b4a:	e841 2300 	strex	r3, r2, [r1]
 8008b4e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008b50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d1e1      	bne.n	8008b1a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	3314      	adds	r3, #20
 8008b5c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b60:	e853 3f00 	ldrex	r3, [r3]
 8008b64:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008b66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	3314      	adds	r3, #20
 8008b76:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008b7a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008b7c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008b80:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008b82:	e841 2300 	strex	r3, r2, [r1]
 8008b86:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008b88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d1e3      	bne.n	8008b56 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2220      	movs	r2, #32
 8008b92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	330c      	adds	r3, #12
 8008ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ba6:	e853 3f00 	ldrex	r3, [r3]
 8008baa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008bac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008bae:	f023 0310 	bic.w	r3, r3, #16
 8008bb2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	330c      	adds	r3, #12
 8008bbc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008bc0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008bc2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008bc6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008bc8:	e841 2300 	strex	r3, r2, [r1]
 8008bcc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008bce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d1e3      	bne.n	8008b9c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f7fc f98d 	bl	8004ef8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008be6:	b29b      	uxth	r3, r3
 8008be8:	1ad3      	subs	r3, r2, r3
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	4619      	mov	r1, r3
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f7f9 fd8a 	bl	8002708 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008bf4:	e099      	b.n	8008d2a <HAL_UART_IRQHandler+0x50e>
 8008bf6:	bf00      	nop
 8008bf8:	08009283 	.word	0x08009283
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008c04:	b29b      	uxth	r3, r3
 8008c06:	1ad3      	subs	r3, r2, r3
 8008c08:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008c10:	b29b      	uxth	r3, r3
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	f000 808b 	beq.w	8008d2e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008c18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	f000 8086 	beq.w	8008d2e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	330c      	adds	r3, #12
 8008c28:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c2c:	e853 3f00 	ldrex	r3, [r3]
 8008c30:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c38:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	330c      	adds	r3, #12
 8008c42:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008c46:	647a      	str	r2, [r7, #68]	@ 0x44
 8008c48:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c4a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c4e:	e841 2300 	strex	r3, r2, [r1]
 8008c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d1e3      	bne.n	8008c22 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	3314      	adds	r3, #20
 8008c60:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c64:	e853 3f00 	ldrex	r3, [r3]
 8008c68:	623b      	str	r3, [r7, #32]
   return(result);
 8008c6a:	6a3b      	ldr	r3, [r7, #32]
 8008c6c:	f023 0301 	bic.w	r3, r3, #1
 8008c70:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	3314      	adds	r3, #20
 8008c7a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008c7e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008c80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c86:	e841 2300 	strex	r3, r2, [r1]
 8008c8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d1e3      	bne.n	8008c5a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2220      	movs	r2, #32
 8008c96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	330c      	adds	r3, #12
 8008ca6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca8:	693b      	ldr	r3, [r7, #16]
 8008caa:	e853 3f00 	ldrex	r3, [r3]
 8008cae:	60fb      	str	r3, [r7, #12]
   return(result);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f023 0310 	bic.w	r3, r3, #16
 8008cb6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	330c      	adds	r3, #12
 8008cc0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008cc4:	61fa      	str	r2, [r7, #28]
 8008cc6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc8:	69b9      	ldr	r1, [r7, #24]
 8008cca:	69fa      	ldr	r2, [r7, #28]
 8008ccc:	e841 2300 	strex	r3, r2, [r1]
 8008cd0:	617b      	str	r3, [r7, #20]
   return(result);
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d1e3      	bne.n	8008ca0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008cd8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008cdc:	4619      	mov	r1, r3
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f7f9 fd12 	bl	8002708 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008ce4:	e023      	b.n	8008d2e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d009      	beq.n	8008d06 <HAL_UART_IRQHandler+0x4ea>
 8008cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d003      	beq.n	8008d06 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f000 fad3 	bl	80092aa <UART_Transmit_IT>
    return;
 8008d04:	e014      	b.n	8008d30 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008d06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d00e      	beq.n	8008d30 <HAL_UART_IRQHandler+0x514>
 8008d12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d008      	beq.n	8008d30 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f000 fb13 	bl	800934a <UART_EndTransmit_IT>
    return;
 8008d24:	e004      	b.n	8008d30 <HAL_UART_IRQHandler+0x514>
    return;
 8008d26:	bf00      	nop
 8008d28:	e002      	b.n	8008d30 <HAL_UART_IRQHandler+0x514>
      return;
 8008d2a:	bf00      	nop
 8008d2c:	e000      	b.n	8008d30 <HAL_UART_IRQHandler+0x514>
      return;
 8008d2e:	bf00      	nop
  }
}
 8008d30:	37e8      	adds	r7, #232	@ 0xe8
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}
 8008d36:	bf00      	nop

08008d38 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b083      	sub	sp, #12
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008d40:	bf00      	nop
 8008d42:	370c      	adds	r7, #12
 8008d44:	46bd      	mov	sp, r7
 8008d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4a:	4770      	bx	lr

08008d4c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b083      	sub	sp, #12
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008d54:	bf00      	nop
 8008d56:	370c      	adds	r7, #12
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5e:	4770      	bx	lr

08008d60 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008d60:	b480      	push	{r7}
 8008d62:	b083      	sub	sp, #12
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008d68:	bf00      	nop
 8008d6a:	370c      	adds	r7, #12
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d72:	4770      	bx	lr

08008d74 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008d74:	b480      	push	{r7}
 8008d76:	b083      	sub	sp, #12
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008d7c:	bf00      	nop
 8008d7e:	370c      	adds	r7, #12
 8008d80:	46bd      	mov	sp, r7
 8008d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d86:	4770      	bx	lr

08008d88 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b090      	sub	sp, #64	@ 0x40
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d94:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d137      	bne.n	8008e14 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008da4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008da6:	2200      	movs	r2, #0
 8008da8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008daa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	3314      	adds	r3, #20
 8008db0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008db4:	e853 3f00 	ldrex	r3, [r3]
 8008db8:	623b      	str	r3, [r7, #32]
   return(result);
 8008dba:	6a3b      	ldr	r3, [r7, #32]
 8008dbc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008dc0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008dc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	3314      	adds	r3, #20
 8008dc8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008dca:	633a      	str	r2, [r7, #48]	@ 0x30
 8008dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008dd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008dd2:	e841 2300 	strex	r3, r2, [r1]
 8008dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d1e5      	bne.n	8008daa <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008dde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	330c      	adds	r3, #12
 8008de4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	e853 3f00 	ldrex	r3, [r3]
 8008dec:	60fb      	str	r3, [r7, #12]
   return(result);
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008df4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	330c      	adds	r3, #12
 8008dfc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008dfe:	61fa      	str	r2, [r7, #28]
 8008e00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e02:	69b9      	ldr	r1, [r7, #24]
 8008e04:	69fa      	ldr	r2, [r7, #28]
 8008e06:	e841 2300 	strex	r3, r2, [r1]
 8008e0a:	617b      	str	r3, [r7, #20]
   return(result);
 8008e0c:	697b      	ldr	r3, [r7, #20]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d1e5      	bne.n	8008dde <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008e12:	e002      	b.n	8008e1a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008e14:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8008e16:	f7ff ff8f 	bl	8008d38 <HAL_UART_TxCpltCallback>
}
 8008e1a:	bf00      	nop
 8008e1c:	3740      	adds	r7, #64	@ 0x40
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}

08008e22 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008e22:	b580      	push	{r7, lr}
 8008e24:	b084      	sub	sp, #16
 8008e26:	af00      	add	r7, sp, #0
 8008e28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e2e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008e30:	68f8      	ldr	r0, [r7, #12]
 8008e32:	f7ff ff8b 	bl	8008d4c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e36:	bf00      	nop
 8008e38:	3710      	adds	r7, #16
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}

08008e3e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008e3e:	b580      	push	{r7, lr}
 8008e40:	b09c      	sub	sp, #112	@ 0x70
 8008e42:	af00      	add	r7, sp, #0
 8008e44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d172      	bne.n	8008f40 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008e5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008e60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	330c      	adds	r3, #12
 8008e66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e6a:	e853 3f00 	ldrex	r3, [r3]
 8008e6e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e72:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e76:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	330c      	adds	r3, #12
 8008e7e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008e80:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008e82:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e84:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e86:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e88:	e841 2300 	strex	r3, r2, [r1]
 8008e8c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d1e5      	bne.n	8008e60 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	3314      	adds	r3, #20
 8008e9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e9e:	e853 3f00 	ldrex	r3, [r3]
 8008ea2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008ea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ea6:	f023 0301 	bic.w	r3, r3, #1
 8008eaa:	667b      	str	r3, [r7, #100]	@ 0x64
 8008eac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	3314      	adds	r3, #20
 8008eb2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008eb4:	647a      	str	r2, [r7, #68]	@ 0x44
 8008eb6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eb8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008eba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ebc:	e841 2300 	strex	r3, r2, [r1]
 8008ec0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008ec2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d1e5      	bne.n	8008e94 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ec8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	3314      	adds	r3, #20
 8008ece:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ed2:	e853 3f00 	ldrex	r3, [r3]
 8008ed6:	623b      	str	r3, [r7, #32]
   return(result);
 8008ed8:	6a3b      	ldr	r3, [r7, #32]
 8008eda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ede:	663b      	str	r3, [r7, #96]	@ 0x60
 8008ee0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	3314      	adds	r3, #20
 8008ee6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008ee8:	633a      	str	r2, [r7, #48]	@ 0x30
 8008eea:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008eee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ef0:	e841 2300 	strex	r3, r2, [r1]
 8008ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d1e5      	bne.n	8008ec8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008efc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008efe:	2220      	movs	r2, #32
 8008f00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f08:	2b01      	cmp	r3, #1
 8008f0a:	d119      	bne.n	8008f40 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	330c      	adds	r3, #12
 8008f12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f14:	693b      	ldr	r3, [r7, #16]
 8008f16:	e853 3f00 	ldrex	r3, [r3]
 8008f1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	f023 0310 	bic.w	r3, r3, #16
 8008f22:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	330c      	adds	r3, #12
 8008f2a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008f2c:	61fa      	str	r2, [r7, #28]
 8008f2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f30:	69b9      	ldr	r1, [r7, #24]
 8008f32:	69fa      	ldr	r2, [r7, #28]
 8008f34:	e841 2300 	strex	r3, r2, [r1]
 8008f38:	617b      	str	r3, [r7, #20]
   return(result);
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d1e5      	bne.n	8008f0c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	d106      	bne.n	8008f56 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008f4a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008f50:	f7f9 fbda 	bl	8002708 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008f54:	e002      	b.n	8008f5c <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8008f56:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008f58:	f7f9 fcfa 	bl	8002950 <HAL_UART_RxCpltCallback>
}
 8008f5c:	bf00      	nop
 8008f5e:	3770      	adds	r7, #112	@ 0x70
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b084      	sub	sp, #16
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f70:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f76:	2b01      	cmp	r3, #1
 8008f78:	d108      	bne.n	8008f8c <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008f7e:	085b      	lsrs	r3, r3, #1
 8008f80:	b29b      	uxth	r3, r3
 8008f82:	4619      	mov	r1, r3
 8008f84:	68f8      	ldr	r0, [r7, #12]
 8008f86:	f7f9 fbbf 	bl	8002708 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008f8a:	e002      	b.n	8008f92 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008f8c:	68f8      	ldr	r0, [r7, #12]
 8008f8e:	f7ff fee7 	bl	8008d60 <HAL_UART_RxHalfCpltCallback>
}
 8008f92:	bf00      	nop
 8008f94:	3710      	adds	r7, #16
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}

08008f9a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008f9a:	b580      	push	{r7, lr}
 8008f9c:	b084      	sub	sp, #16
 8008f9e:	af00      	add	r7, sp, #0
 8008fa0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008faa:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	695b      	ldr	r3, [r3, #20]
 8008fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fb6:	2b80      	cmp	r3, #128	@ 0x80
 8008fb8:	bf0c      	ite	eq
 8008fba:	2301      	moveq	r3, #1
 8008fbc:	2300      	movne	r3, #0
 8008fbe:	b2db      	uxtb	r3, r3
 8008fc0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008fc8:	b2db      	uxtb	r3, r3
 8008fca:	2b21      	cmp	r3, #33	@ 0x21
 8008fcc:	d108      	bne.n	8008fe0 <UART_DMAError+0x46>
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d005      	beq.n	8008fe0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008fda:	68b8      	ldr	r0, [r7, #8]
 8008fdc:	f000 f8c6 	bl	800916c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	695b      	ldr	r3, [r3, #20]
 8008fe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fea:	2b40      	cmp	r3, #64	@ 0x40
 8008fec:	bf0c      	ite	eq
 8008fee:	2301      	moveq	r3, #1
 8008ff0:	2300      	movne	r3, #0
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008ff6:	68bb      	ldr	r3, [r7, #8]
 8008ff8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008ffc:	b2db      	uxtb	r3, r3
 8008ffe:	2b22      	cmp	r3, #34	@ 0x22
 8009000:	d108      	bne.n	8009014 <UART_DMAError+0x7a>
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d005      	beq.n	8009014 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	2200      	movs	r2, #0
 800900c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800900e:	68b8      	ldr	r0, [r7, #8]
 8009010:	f000 f8d4 	bl	80091bc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009018:	f043 0210 	orr.w	r2, r3, #16
 800901c:	68bb      	ldr	r3, [r7, #8]
 800901e:	641a      	str	r2, [r3, #64]	@ 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009020:	68b8      	ldr	r0, [r7, #8]
 8009022:	f7ff fea7 	bl	8008d74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009026:	bf00      	nop
 8009028:	3710      	adds	r7, #16
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}
	...

08009030 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b098      	sub	sp, #96	@ 0x60
 8009034:	af00      	add	r7, sp, #0
 8009036:	60f8      	str	r0, [r7, #12]
 8009038:	60b9      	str	r1, [r7, #8]
 800903a:	4613      	mov	r3, r2
 800903c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800903e:	68ba      	ldr	r2, [r7, #8]
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	88fa      	ldrh	r2, [r7, #6]
 8009048:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2200      	movs	r2, #0
 800904e:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	2222      	movs	r2, #34	@ 0x22
 8009054:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800905c:	4a40      	ldr	r2, [pc, #256]	@ (8009160 <UART_Start_Receive_DMA+0x130>)
 800905e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009064:	4a3f      	ldr	r2, [pc, #252]	@ (8009164 <UART_Start_Receive_DMA+0x134>)
 8009066:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800906c:	4a3e      	ldr	r2, [pc, #248]	@ (8009168 <UART_Start_Receive_DMA+0x138>)
 800906e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009074:	2200      	movs	r2, #0
 8009076:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009078:	f107 0308 	add.w	r3, r7, #8
 800907c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	3304      	adds	r3, #4
 8009088:	4619      	mov	r1, r3
 800908a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800908c:	681a      	ldr	r2, [r3, #0]
 800908e:	88fb      	ldrh	r3, [r7, #6]
 8009090:	f7fb feda 	bl	8004e48 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009094:	2300      	movs	r3, #0
 8009096:	613b      	str	r3, [r7, #16]
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	613b      	str	r3, [r7, #16]
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	613b      	str	r3, [r7, #16]
 80090a8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	2200      	movs	r2, #0
 80090ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	691b      	ldr	r3, [r3, #16]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d019      	beq.n	80090ee <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	330c      	adds	r3, #12
 80090c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090c4:	e853 3f00 	ldrex	r3, [r3]
 80090c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80090ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80090d0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	330c      	adds	r3, #12
 80090d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80090da:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80090dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090de:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80090e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80090e2:	e841 2300 	strex	r3, r2, [r1]
 80090e6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80090e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d1e5      	bne.n	80090ba <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	3314      	adds	r3, #20
 80090f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090f8:	e853 3f00 	ldrex	r3, [r3]
 80090fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80090fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009100:	f043 0301 	orr.w	r3, r3, #1
 8009104:	657b      	str	r3, [r7, #84]	@ 0x54
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	3314      	adds	r3, #20
 800910c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800910e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009110:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009112:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009114:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009116:	e841 2300 	strex	r3, r2, [r1]
 800911a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800911c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800911e:	2b00      	cmp	r3, #0
 8009120:	d1e5      	bne.n	80090ee <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	3314      	adds	r3, #20
 8009128:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800912a:	69bb      	ldr	r3, [r7, #24]
 800912c:	e853 3f00 	ldrex	r3, [r3]
 8009130:	617b      	str	r3, [r7, #20]
   return(result);
 8009132:	697b      	ldr	r3, [r7, #20]
 8009134:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009138:	653b      	str	r3, [r7, #80]	@ 0x50
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	3314      	adds	r3, #20
 8009140:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009142:	627a      	str	r2, [r7, #36]	@ 0x24
 8009144:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009146:	6a39      	ldr	r1, [r7, #32]
 8009148:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800914a:	e841 2300 	strex	r3, r2, [r1]
 800914e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d1e5      	bne.n	8009122 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8009156:	2300      	movs	r3, #0
}
 8009158:	4618      	mov	r0, r3
 800915a:	3760      	adds	r7, #96	@ 0x60
 800915c:	46bd      	mov	sp, r7
 800915e:	bd80      	pop	{r7, pc}
 8009160:	08008e3f 	.word	0x08008e3f
 8009164:	08008f65 	.word	0x08008f65
 8009168:	08008f9b 	.word	0x08008f9b

0800916c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800916c:	b480      	push	{r7}
 800916e:	b089      	sub	sp, #36	@ 0x24
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	330c      	adds	r3, #12
 800917a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	e853 3f00 	ldrex	r3, [r3]
 8009182:	60bb      	str	r3, [r7, #8]
   return(result);
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800918a:	61fb      	str	r3, [r7, #28]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	330c      	adds	r3, #12
 8009192:	69fa      	ldr	r2, [r7, #28]
 8009194:	61ba      	str	r2, [r7, #24]
 8009196:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009198:	6979      	ldr	r1, [r7, #20]
 800919a:	69ba      	ldr	r2, [r7, #24]
 800919c:	e841 2300 	strex	r3, r2, [r1]
 80091a0:	613b      	str	r3, [r7, #16]
   return(result);
 80091a2:	693b      	ldr	r3, [r7, #16]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d1e5      	bne.n	8009174 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2220      	movs	r2, #32
 80091ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 80091b0:	bf00      	nop
 80091b2:	3724      	adds	r7, #36	@ 0x24
 80091b4:	46bd      	mov	sp, r7
 80091b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ba:	4770      	bx	lr

080091bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80091bc:	b480      	push	{r7}
 80091be:	b095      	sub	sp, #84	@ 0x54
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	330c      	adds	r3, #12
 80091ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091ce:	e853 3f00 	ldrex	r3, [r3]
 80091d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80091d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80091da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	330c      	adds	r3, #12
 80091e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80091e4:	643a      	str	r2, [r7, #64]	@ 0x40
 80091e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80091ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80091ec:	e841 2300 	strex	r3, r2, [r1]
 80091f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80091f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d1e5      	bne.n	80091c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	3314      	adds	r3, #20
 80091fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009200:	6a3b      	ldr	r3, [r7, #32]
 8009202:	e853 3f00 	ldrex	r3, [r3]
 8009206:	61fb      	str	r3, [r7, #28]
   return(result);
 8009208:	69fb      	ldr	r3, [r7, #28]
 800920a:	f023 0301 	bic.w	r3, r3, #1
 800920e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	3314      	adds	r3, #20
 8009216:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009218:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800921a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800921c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800921e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009220:	e841 2300 	strex	r3, r2, [r1]
 8009224:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009228:	2b00      	cmp	r3, #0
 800922a:	d1e5      	bne.n	80091f8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009230:	2b01      	cmp	r3, #1
 8009232:	d119      	bne.n	8009268 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	330c      	adds	r3, #12
 800923a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	e853 3f00 	ldrex	r3, [r3]
 8009242:	60bb      	str	r3, [r7, #8]
   return(result);
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	f023 0310 	bic.w	r3, r3, #16
 800924a:	647b      	str	r3, [r7, #68]	@ 0x44
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	330c      	adds	r3, #12
 8009252:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009254:	61ba      	str	r2, [r7, #24]
 8009256:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009258:	6979      	ldr	r1, [r7, #20]
 800925a:	69ba      	ldr	r2, [r7, #24]
 800925c:	e841 2300 	strex	r3, r2, [r1]
 8009260:	613b      	str	r3, [r7, #16]
   return(result);
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d1e5      	bne.n	8009234 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2220      	movs	r2, #32
 800926c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2200      	movs	r2, #0
 8009274:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009276:	bf00      	nop
 8009278:	3754      	adds	r7, #84	@ 0x54
 800927a:	46bd      	mov	sp, r7
 800927c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009280:	4770      	bx	lr

08009282 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009282:	b580      	push	{r7, lr}
 8009284:	b084      	sub	sp, #16
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800928e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	2200      	movs	r2, #0
 8009294:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2200      	movs	r2, #0
 800929a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800929c:	68f8      	ldr	r0, [r7, #12]
 800929e:	f7ff fd69 	bl	8008d74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80092a2:	bf00      	nop
 80092a4:	3710      	adds	r7, #16
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bd80      	pop	{r7, pc}

080092aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80092aa:	b480      	push	{r7}
 80092ac:	b085      	sub	sp, #20
 80092ae:	af00      	add	r7, sp, #0
 80092b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092b8:	b2db      	uxtb	r3, r3
 80092ba:	2b21      	cmp	r3, #33	@ 0x21
 80092bc:	d13e      	bne.n	800933c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	689b      	ldr	r3, [r3, #8]
 80092c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092c6:	d114      	bne.n	80092f2 <UART_Transmit_IT+0x48>
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	691b      	ldr	r3, [r3, #16]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d110      	bne.n	80092f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	6a1b      	ldr	r3, [r3, #32]
 80092d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	881b      	ldrh	r3, [r3, #0]
 80092da:	461a      	mov	r2, r3
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80092e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6a1b      	ldr	r3, [r3, #32]
 80092ea:	1c9a      	adds	r2, r3, #2
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	621a      	str	r2, [r3, #32]
 80092f0:	e008      	b.n	8009304 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	6a1b      	ldr	r3, [r3, #32]
 80092f6:	1c59      	adds	r1, r3, #1
 80092f8:	687a      	ldr	r2, [r7, #4]
 80092fa:	6211      	str	r1, [r2, #32]
 80092fc:	781a      	ldrb	r2, [r3, #0]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009308:	b29b      	uxth	r3, r3
 800930a:	3b01      	subs	r3, #1
 800930c:	b29b      	uxth	r3, r3
 800930e:	687a      	ldr	r2, [r7, #4]
 8009310:	4619      	mov	r1, r3
 8009312:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009314:	2b00      	cmp	r3, #0
 8009316:	d10f      	bne.n	8009338 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	68da      	ldr	r2, [r3, #12]
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009326:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	68da      	ldr	r2, [r3, #12]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009336:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009338:	2300      	movs	r3, #0
 800933a:	e000      	b.n	800933e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800933c:	2302      	movs	r3, #2
  }
}
 800933e:	4618      	mov	r0, r3
 8009340:	3714      	adds	r7, #20
 8009342:	46bd      	mov	sp, r7
 8009344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009348:	4770      	bx	lr

0800934a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800934a:	b580      	push	{r7, lr}
 800934c:	b082      	sub	sp, #8
 800934e:	af00      	add	r7, sp, #0
 8009350:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	68da      	ldr	r2, [r3, #12]
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009360:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2220      	movs	r2, #32
 8009366:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f7ff fce4 	bl	8008d38 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009370:	2300      	movs	r3, #0
}
 8009372:	4618      	mov	r0, r3
 8009374:	3708      	adds	r7, #8
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}

0800937a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800937a:	b580      	push	{r7, lr}
 800937c:	b08c      	sub	sp, #48	@ 0x30
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009388:	b2db      	uxtb	r3, r3
 800938a:	2b22      	cmp	r3, #34	@ 0x22
 800938c:	f040 80ab 	bne.w	80094e6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	689b      	ldr	r3, [r3, #8]
 8009394:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009398:	d117      	bne.n	80093ca <UART_Receive_IT+0x50>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	691b      	ldr	r3, [r3, #16]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d113      	bne.n	80093ca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80093a2:	2300      	movs	r3, #0
 80093a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093aa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	685b      	ldr	r3, [r3, #4]
 80093b2:	b29b      	uxth	r3, r3
 80093b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093b8:	b29a      	uxth	r2, r3
 80093ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093bc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093c2:	1c9a      	adds	r2, r3, #2
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	629a      	str	r2, [r3, #40]	@ 0x28
 80093c8:	e026      	b.n	8009418 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80093d0:	2300      	movs	r3, #0
 80093d2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	689b      	ldr	r3, [r3, #8]
 80093d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80093dc:	d007      	beq.n	80093ee <UART_Receive_IT+0x74>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	689b      	ldr	r3, [r3, #8]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d10a      	bne.n	80093fc <UART_Receive_IT+0x82>
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	691b      	ldr	r3, [r3, #16]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d106      	bne.n	80093fc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	685b      	ldr	r3, [r3, #4]
 80093f4:	b2da      	uxtb	r2, r3
 80093f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093f8:	701a      	strb	r2, [r3, #0]
 80093fa:	e008      	b.n	800940e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	b2db      	uxtb	r3, r3
 8009404:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009408:	b2da      	uxtb	r2, r3
 800940a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800940c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009412:	1c5a      	adds	r2, r3, #1
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800941c:	b29b      	uxth	r3, r3
 800941e:	3b01      	subs	r3, #1
 8009420:	b29b      	uxth	r3, r3
 8009422:	687a      	ldr	r2, [r7, #4]
 8009424:	4619      	mov	r1, r3
 8009426:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009428:	2b00      	cmp	r3, #0
 800942a:	d15a      	bne.n	80094e2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	68da      	ldr	r2, [r3, #12]
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f022 0220 	bic.w	r2, r2, #32
 800943a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	68da      	ldr	r2, [r3, #12]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800944a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	695a      	ldr	r2, [r3, #20]
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f022 0201 	bic.w	r2, r2, #1
 800945a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2220      	movs	r2, #32
 8009460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009468:	2b01      	cmp	r3, #1
 800946a:	d135      	bne.n	80094d8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2200      	movs	r2, #0
 8009470:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	330c      	adds	r3, #12
 8009478:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	e853 3f00 	ldrex	r3, [r3]
 8009480:	613b      	str	r3, [r7, #16]
   return(result);
 8009482:	693b      	ldr	r3, [r7, #16]
 8009484:	f023 0310 	bic.w	r3, r3, #16
 8009488:	627b      	str	r3, [r7, #36]	@ 0x24
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	330c      	adds	r3, #12
 8009490:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009492:	623a      	str	r2, [r7, #32]
 8009494:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009496:	69f9      	ldr	r1, [r7, #28]
 8009498:	6a3a      	ldr	r2, [r7, #32]
 800949a:	e841 2300 	strex	r3, r2, [r1]
 800949e:	61bb      	str	r3, [r7, #24]
   return(result);
 80094a0:	69bb      	ldr	r3, [r7, #24]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d1e5      	bne.n	8009472 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f003 0310 	and.w	r3, r3, #16
 80094b0:	2b10      	cmp	r3, #16
 80094b2:	d10a      	bne.n	80094ca <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80094b4:	2300      	movs	r3, #0
 80094b6:	60fb      	str	r3, [r7, #12]
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	60fb      	str	r3, [r7, #12]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	685b      	ldr	r3, [r3, #4]
 80094c6:	60fb      	str	r3, [r7, #12]
 80094c8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80094ce:	4619      	mov	r1, r3
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f7f9 f919 	bl	8002708 <HAL_UARTEx_RxEventCallback>
 80094d6:	e002      	b.n	80094de <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f7f9 fa39 	bl	8002950 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80094de:	2300      	movs	r3, #0
 80094e0:	e002      	b.n	80094e8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80094e2:	2300      	movs	r3, #0
 80094e4:	e000      	b.n	80094e8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80094e6:	2302      	movs	r3, #2
  }
}
 80094e8:	4618      	mov	r0, r3
 80094ea:	3730      	adds	r7, #48	@ 0x30
 80094ec:	46bd      	mov	sp, r7
 80094ee:	bd80      	pop	{r7, pc}

080094f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80094f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80094f4:	b0c0      	sub	sp, #256	@ 0x100
 80094f6:	af00      	add	r7, sp, #0
 80094f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80094fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	691b      	ldr	r3, [r3, #16]
 8009504:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800950c:	68d9      	ldr	r1, [r3, #12]
 800950e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009512:	681a      	ldr	r2, [r3, #0]
 8009514:	ea40 0301 	orr.w	r3, r0, r1
 8009518:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800951a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800951e:	689a      	ldr	r2, [r3, #8]
 8009520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009524:	691b      	ldr	r3, [r3, #16]
 8009526:	431a      	orrs	r2, r3
 8009528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800952c:	695b      	ldr	r3, [r3, #20]
 800952e:	431a      	orrs	r2, r3
 8009530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009534:	69db      	ldr	r3, [r3, #28]
 8009536:	4313      	orrs	r3, r2
 8009538:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800953c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	68db      	ldr	r3, [r3, #12]
 8009544:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009548:	f021 010c 	bic.w	r1, r1, #12
 800954c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009550:	681a      	ldr	r2, [r3, #0]
 8009552:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009556:	430b      	orrs	r3, r1
 8009558:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800955a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	695b      	ldr	r3, [r3, #20]
 8009562:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009566:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800956a:	6999      	ldr	r1, [r3, #24]
 800956c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009570:	681a      	ldr	r2, [r3, #0]
 8009572:	ea40 0301 	orr.w	r3, r0, r1
 8009576:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800957c:	681a      	ldr	r2, [r3, #0]
 800957e:	4b8f      	ldr	r3, [pc, #572]	@ (80097bc <UART_SetConfig+0x2cc>)
 8009580:	429a      	cmp	r2, r3
 8009582:	d005      	beq.n	8009590 <UART_SetConfig+0xa0>
 8009584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009588:	681a      	ldr	r2, [r3, #0]
 800958a:	4b8d      	ldr	r3, [pc, #564]	@ (80097c0 <UART_SetConfig+0x2d0>)
 800958c:	429a      	cmp	r2, r3
 800958e:	d104      	bne.n	800959a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009590:	f7fd feac 	bl	80072ec <HAL_RCC_GetPCLK2Freq>
 8009594:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009598:	e003      	b.n	80095a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800959a:	f7fd fe93 	bl	80072c4 <HAL_RCC_GetPCLK1Freq>
 800959e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80095a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80095a6:	69db      	ldr	r3, [r3, #28]
 80095a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80095ac:	f040 810c 	bne.w	80097c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80095b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095b4:	2200      	movs	r2, #0
 80095b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80095ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80095be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80095c2:	4622      	mov	r2, r4
 80095c4:	462b      	mov	r3, r5
 80095c6:	1891      	adds	r1, r2, r2
 80095c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80095ca:	415b      	adcs	r3, r3
 80095cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80095ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80095d2:	4621      	mov	r1, r4
 80095d4:	eb12 0801 	adds.w	r8, r2, r1
 80095d8:	4629      	mov	r1, r5
 80095da:	eb43 0901 	adc.w	r9, r3, r1
 80095de:	f04f 0200 	mov.w	r2, #0
 80095e2:	f04f 0300 	mov.w	r3, #0
 80095e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80095ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80095ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80095f2:	4690      	mov	r8, r2
 80095f4:	4699      	mov	r9, r3
 80095f6:	4623      	mov	r3, r4
 80095f8:	eb18 0303 	adds.w	r3, r8, r3
 80095fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009600:	462b      	mov	r3, r5
 8009602:	eb49 0303 	adc.w	r3, r9, r3
 8009606:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800960a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	2200      	movs	r2, #0
 8009612:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009616:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800961a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800961e:	460b      	mov	r3, r1
 8009620:	18db      	adds	r3, r3, r3
 8009622:	653b      	str	r3, [r7, #80]	@ 0x50
 8009624:	4613      	mov	r3, r2
 8009626:	eb42 0303 	adc.w	r3, r2, r3
 800962a:	657b      	str	r3, [r7, #84]	@ 0x54
 800962c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009630:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009634:	f7f7 faac 	bl	8000b90 <__aeabi_uldivmod>
 8009638:	4602      	mov	r2, r0
 800963a:	460b      	mov	r3, r1
 800963c:	4b61      	ldr	r3, [pc, #388]	@ (80097c4 <UART_SetConfig+0x2d4>)
 800963e:	fba3 2302 	umull	r2, r3, r3, r2
 8009642:	095b      	lsrs	r3, r3, #5
 8009644:	011c      	lsls	r4, r3, #4
 8009646:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800964a:	2200      	movs	r2, #0
 800964c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009650:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009654:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009658:	4642      	mov	r2, r8
 800965a:	464b      	mov	r3, r9
 800965c:	1891      	adds	r1, r2, r2
 800965e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009660:	415b      	adcs	r3, r3
 8009662:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009664:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009668:	4641      	mov	r1, r8
 800966a:	eb12 0a01 	adds.w	sl, r2, r1
 800966e:	4649      	mov	r1, r9
 8009670:	eb43 0b01 	adc.w	fp, r3, r1
 8009674:	f04f 0200 	mov.w	r2, #0
 8009678:	f04f 0300 	mov.w	r3, #0
 800967c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009680:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009684:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009688:	4692      	mov	sl, r2
 800968a:	469b      	mov	fp, r3
 800968c:	4643      	mov	r3, r8
 800968e:	eb1a 0303 	adds.w	r3, sl, r3
 8009692:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009696:	464b      	mov	r3, r9
 8009698:	eb4b 0303 	adc.w	r3, fp, r3
 800969c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80096a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096a4:	685b      	ldr	r3, [r3, #4]
 80096a6:	2200      	movs	r2, #0
 80096a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80096ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80096b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80096b4:	460b      	mov	r3, r1
 80096b6:	18db      	adds	r3, r3, r3
 80096b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80096ba:	4613      	mov	r3, r2
 80096bc:	eb42 0303 	adc.w	r3, r2, r3
 80096c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80096c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80096c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80096ca:	f7f7 fa61 	bl	8000b90 <__aeabi_uldivmod>
 80096ce:	4602      	mov	r2, r0
 80096d0:	460b      	mov	r3, r1
 80096d2:	4611      	mov	r1, r2
 80096d4:	4b3b      	ldr	r3, [pc, #236]	@ (80097c4 <UART_SetConfig+0x2d4>)
 80096d6:	fba3 2301 	umull	r2, r3, r3, r1
 80096da:	095b      	lsrs	r3, r3, #5
 80096dc:	2264      	movs	r2, #100	@ 0x64
 80096de:	fb02 f303 	mul.w	r3, r2, r3
 80096e2:	1acb      	subs	r3, r1, r3
 80096e4:	00db      	lsls	r3, r3, #3
 80096e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80096ea:	4b36      	ldr	r3, [pc, #216]	@ (80097c4 <UART_SetConfig+0x2d4>)
 80096ec:	fba3 2302 	umull	r2, r3, r3, r2
 80096f0:	095b      	lsrs	r3, r3, #5
 80096f2:	005b      	lsls	r3, r3, #1
 80096f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80096f8:	441c      	add	r4, r3
 80096fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096fe:	2200      	movs	r2, #0
 8009700:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009704:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009708:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800970c:	4642      	mov	r2, r8
 800970e:	464b      	mov	r3, r9
 8009710:	1891      	adds	r1, r2, r2
 8009712:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009714:	415b      	adcs	r3, r3
 8009716:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009718:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800971c:	4641      	mov	r1, r8
 800971e:	1851      	adds	r1, r2, r1
 8009720:	6339      	str	r1, [r7, #48]	@ 0x30
 8009722:	4649      	mov	r1, r9
 8009724:	414b      	adcs	r3, r1
 8009726:	637b      	str	r3, [r7, #52]	@ 0x34
 8009728:	f04f 0200 	mov.w	r2, #0
 800972c:	f04f 0300 	mov.w	r3, #0
 8009730:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009734:	4659      	mov	r1, fp
 8009736:	00cb      	lsls	r3, r1, #3
 8009738:	4651      	mov	r1, sl
 800973a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800973e:	4651      	mov	r1, sl
 8009740:	00ca      	lsls	r2, r1, #3
 8009742:	4610      	mov	r0, r2
 8009744:	4619      	mov	r1, r3
 8009746:	4603      	mov	r3, r0
 8009748:	4642      	mov	r2, r8
 800974a:	189b      	adds	r3, r3, r2
 800974c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009750:	464b      	mov	r3, r9
 8009752:	460a      	mov	r2, r1
 8009754:	eb42 0303 	adc.w	r3, r2, r3
 8009758:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800975c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009760:	685b      	ldr	r3, [r3, #4]
 8009762:	2200      	movs	r2, #0
 8009764:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009768:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800976c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009770:	460b      	mov	r3, r1
 8009772:	18db      	adds	r3, r3, r3
 8009774:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009776:	4613      	mov	r3, r2
 8009778:	eb42 0303 	adc.w	r3, r2, r3
 800977c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800977e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009782:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009786:	f7f7 fa03 	bl	8000b90 <__aeabi_uldivmod>
 800978a:	4602      	mov	r2, r0
 800978c:	460b      	mov	r3, r1
 800978e:	4b0d      	ldr	r3, [pc, #52]	@ (80097c4 <UART_SetConfig+0x2d4>)
 8009790:	fba3 1302 	umull	r1, r3, r3, r2
 8009794:	095b      	lsrs	r3, r3, #5
 8009796:	2164      	movs	r1, #100	@ 0x64
 8009798:	fb01 f303 	mul.w	r3, r1, r3
 800979c:	1ad3      	subs	r3, r2, r3
 800979e:	00db      	lsls	r3, r3, #3
 80097a0:	3332      	adds	r3, #50	@ 0x32
 80097a2:	4a08      	ldr	r2, [pc, #32]	@ (80097c4 <UART_SetConfig+0x2d4>)
 80097a4:	fba2 2303 	umull	r2, r3, r2, r3
 80097a8:	095b      	lsrs	r3, r3, #5
 80097aa:	f003 0207 	and.w	r2, r3, #7
 80097ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	4422      	add	r2, r4
 80097b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80097b8:	e106      	b.n	80099c8 <UART_SetConfig+0x4d8>
 80097ba:	bf00      	nop
 80097bc:	40011000 	.word	0x40011000
 80097c0:	40011400 	.word	0x40011400
 80097c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80097c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097cc:	2200      	movs	r2, #0
 80097ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80097d2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80097d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80097da:	4642      	mov	r2, r8
 80097dc:	464b      	mov	r3, r9
 80097de:	1891      	adds	r1, r2, r2
 80097e0:	6239      	str	r1, [r7, #32]
 80097e2:	415b      	adcs	r3, r3
 80097e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80097e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80097ea:	4641      	mov	r1, r8
 80097ec:	1854      	adds	r4, r2, r1
 80097ee:	4649      	mov	r1, r9
 80097f0:	eb43 0501 	adc.w	r5, r3, r1
 80097f4:	f04f 0200 	mov.w	r2, #0
 80097f8:	f04f 0300 	mov.w	r3, #0
 80097fc:	00eb      	lsls	r3, r5, #3
 80097fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009802:	00e2      	lsls	r2, r4, #3
 8009804:	4614      	mov	r4, r2
 8009806:	461d      	mov	r5, r3
 8009808:	4643      	mov	r3, r8
 800980a:	18e3      	adds	r3, r4, r3
 800980c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009810:	464b      	mov	r3, r9
 8009812:	eb45 0303 	adc.w	r3, r5, r3
 8009816:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800981a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800981e:	685b      	ldr	r3, [r3, #4]
 8009820:	2200      	movs	r2, #0
 8009822:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009826:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800982a:	f04f 0200 	mov.w	r2, #0
 800982e:	f04f 0300 	mov.w	r3, #0
 8009832:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009836:	4629      	mov	r1, r5
 8009838:	008b      	lsls	r3, r1, #2
 800983a:	4621      	mov	r1, r4
 800983c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009840:	4621      	mov	r1, r4
 8009842:	008a      	lsls	r2, r1, #2
 8009844:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009848:	f7f7 f9a2 	bl	8000b90 <__aeabi_uldivmod>
 800984c:	4602      	mov	r2, r0
 800984e:	460b      	mov	r3, r1
 8009850:	4b60      	ldr	r3, [pc, #384]	@ (80099d4 <UART_SetConfig+0x4e4>)
 8009852:	fba3 2302 	umull	r2, r3, r3, r2
 8009856:	095b      	lsrs	r3, r3, #5
 8009858:	011c      	lsls	r4, r3, #4
 800985a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800985e:	2200      	movs	r2, #0
 8009860:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009864:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009868:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800986c:	4642      	mov	r2, r8
 800986e:	464b      	mov	r3, r9
 8009870:	1891      	adds	r1, r2, r2
 8009872:	61b9      	str	r1, [r7, #24]
 8009874:	415b      	adcs	r3, r3
 8009876:	61fb      	str	r3, [r7, #28]
 8009878:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800987c:	4641      	mov	r1, r8
 800987e:	1851      	adds	r1, r2, r1
 8009880:	6139      	str	r1, [r7, #16]
 8009882:	4649      	mov	r1, r9
 8009884:	414b      	adcs	r3, r1
 8009886:	617b      	str	r3, [r7, #20]
 8009888:	f04f 0200 	mov.w	r2, #0
 800988c:	f04f 0300 	mov.w	r3, #0
 8009890:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009894:	4659      	mov	r1, fp
 8009896:	00cb      	lsls	r3, r1, #3
 8009898:	4651      	mov	r1, sl
 800989a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800989e:	4651      	mov	r1, sl
 80098a0:	00ca      	lsls	r2, r1, #3
 80098a2:	4610      	mov	r0, r2
 80098a4:	4619      	mov	r1, r3
 80098a6:	4603      	mov	r3, r0
 80098a8:	4642      	mov	r2, r8
 80098aa:	189b      	adds	r3, r3, r2
 80098ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80098b0:	464b      	mov	r3, r9
 80098b2:	460a      	mov	r2, r1
 80098b4:	eb42 0303 	adc.w	r3, r2, r3
 80098b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80098bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	2200      	movs	r2, #0
 80098c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80098c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80098c8:	f04f 0200 	mov.w	r2, #0
 80098cc:	f04f 0300 	mov.w	r3, #0
 80098d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80098d4:	4649      	mov	r1, r9
 80098d6:	008b      	lsls	r3, r1, #2
 80098d8:	4641      	mov	r1, r8
 80098da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80098de:	4641      	mov	r1, r8
 80098e0:	008a      	lsls	r2, r1, #2
 80098e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80098e6:	f7f7 f953 	bl	8000b90 <__aeabi_uldivmod>
 80098ea:	4602      	mov	r2, r0
 80098ec:	460b      	mov	r3, r1
 80098ee:	4611      	mov	r1, r2
 80098f0:	4b38      	ldr	r3, [pc, #224]	@ (80099d4 <UART_SetConfig+0x4e4>)
 80098f2:	fba3 2301 	umull	r2, r3, r3, r1
 80098f6:	095b      	lsrs	r3, r3, #5
 80098f8:	2264      	movs	r2, #100	@ 0x64
 80098fa:	fb02 f303 	mul.w	r3, r2, r3
 80098fe:	1acb      	subs	r3, r1, r3
 8009900:	011b      	lsls	r3, r3, #4
 8009902:	3332      	adds	r3, #50	@ 0x32
 8009904:	4a33      	ldr	r2, [pc, #204]	@ (80099d4 <UART_SetConfig+0x4e4>)
 8009906:	fba2 2303 	umull	r2, r3, r2, r3
 800990a:	095b      	lsrs	r3, r3, #5
 800990c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009910:	441c      	add	r4, r3
 8009912:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009916:	2200      	movs	r2, #0
 8009918:	673b      	str	r3, [r7, #112]	@ 0x70
 800991a:	677a      	str	r2, [r7, #116]	@ 0x74
 800991c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009920:	4642      	mov	r2, r8
 8009922:	464b      	mov	r3, r9
 8009924:	1891      	adds	r1, r2, r2
 8009926:	60b9      	str	r1, [r7, #8]
 8009928:	415b      	adcs	r3, r3
 800992a:	60fb      	str	r3, [r7, #12]
 800992c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009930:	4641      	mov	r1, r8
 8009932:	1851      	adds	r1, r2, r1
 8009934:	6039      	str	r1, [r7, #0]
 8009936:	4649      	mov	r1, r9
 8009938:	414b      	adcs	r3, r1
 800993a:	607b      	str	r3, [r7, #4]
 800993c:	f04f 0200 	mov.w	r2, #0
 8009940:	f04f 0300 	mov.w	r3, #0
 8009944:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009948:	4659      	mov	r1, fp
 800994a:	00cb      	lsls	r3, r1, #3
 800994c:	4651      	mov	r1, sl
 800994e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009952:	4651      	mov	r1, sl
 8009954:	00ca      	lsls	r2, r1, #3
 8009956:	4610      	mov	r0, r2
 8009958:	4619      	mov	r1, r3
 800995a:	4603      	mov	r3, r0
 800995c:	4642      	mov	r2, r8
 800995e:	189b      	adds	r3, r3, r2
 8009960:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009962:	464b      	mov	r3, r9
 8009964:	460a      	mov	r2, r1
 8009966:	eb42 0303 	adc.w	r3, r2, r3
 800996a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800996c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009970:	685b      	ldr	r3, [r3, #4]
 8009972:	2200      	movs	r2, #0
 8009974:	663b      	str	r3, [r7, #96]	@ 0x60
 8009976:	667a      	str	r2, [r7, #100]	@ 0x64
 8009978:	f04f 0200 	mov.w	r2, #0
 800997c:	f04f 0300 	mov.w	r3, #0
 8009980:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009984:	4649      	mov	r1, r9
 8009986:	008b      	lsls	r3, r1, #2
 8009988:	4641      	mov	r1, r8
 800998a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800998e:	4641      	mov	r1, r8
 8009990:	008a      	lsls	r2, r1, #2
 8009992:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009996:	f7f7 f8fb 	bl	8000b90 <__aeabi_uldivmod>
 800999a:	4602      	mov	r2, r0
 800999c:	460b      	mov	r3, r1
 800999e:	4b0d      	ldr	r3, [pc, #52]	@ (80099d4 <UART_SetConfig+0x4e4>)
 80099a0:	fba3 1302 	umull	r1, r3, r3, r2
 80099a4:	095b      	lsrs	r3, r3, #5
 80099a6:	2164      	movs	r1, #100	@ 0x64
 80099a8:	fb01 f303 	mul.w	r3, r1, r3
 80099ac:	1ad3      	subs	r3, r2, r3
 80099ae:	011b      	lsls	r3, r3, #4
 80099b0:	3332      	adds	r3, #50	@ 0x32
 80099b2:	4a08      	ldr	r2, [pc, #32]	@ (80099d4 <UART_SetConfig+0x4e4>)
 80099b4:	fba2 2303 	umull	r2, r3, r2, r3
 80099b8:	095b      	lsrs	r3, r3, #5
 80099ba:	f003 020f 	and.w	r2, r3, #15
 80099be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	4422      	add	r2, r4
 80099c6:	609a      	str	r2, [r3, #8]
}
 80099c8:	bf00      	nop
 80099ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80099ce:	46bd      	mov	sp, r7
 80099d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80099d4:	51eb851f 	.word	0x51eb851f

080099d8 <memset>:
 80099d8:	4402      	add	r2, r0
 80099da:	4603      	mov	r3, r0
 80099dc:	4293      	cmp	r3, r2
 80099de:	d100      	bne.n	80099e2 <memset+0xa>
 80099e0:	4770      	bx	lr
 80099e2:	f803 1b01 	strb.w	r1, [r3], #1
 80099e6:	e7f9      	b.n	80099dc <memset+0x4>

080099e8 <__errno>:
 80099e8:	4b01      	ldr	r3, [pc, #4]	@ (80099f0 <__errno+0x8>)
 80099ea:	6818      	ldr	r0, [r3, #0]
 80099ec:	4770      	bx	lr
 80099ee:	bf00      	nop
 80099f0:	20000064 	.word	0x20000064

080099f4 <__libc_init_array>:
 80099f4:	b570      	push	{r4, r5, r6, lr}
 80099f6:	4d0d      	ldr	r5, [pc, #52]	@ (8009a2c <__libc_init_array+0x38>)
 80099f8:	4c0d      	ldr	r4, [pc, #52]	@ (8009a30 <__libc_init_array+0x3c>)
 80099fa:	1b64      	subs	r4, r4, r5
 80099fc:	10a4      	asrs	r4, r4, #2
 80099fe:	2600      	movs	r6, #0
 8009a00:	42a6      	cmp	r6, r4
 8009a02:	d109      	bne.n	8009a18 <__libc_init_array+0x24>
 8009a04:	4d0b      	ldr	r5, [pc, #44]	@ (8009a34 <__libc_init_array+0x40>)
 8009a06:	4c0c      	ldr	r4, [pc, #48]	@ (8009a38 <__libc_init_array+0x44>)
 8009a08:	f001 f94a 	bl	800aca0 <_init>
 8009a0c:	1b64      	subs	r4, r4, r5
 8009a0e:	10a4      	asrs	r4, r4, #2
 8009a10:	2600      	movs	r6, #0
 8009a12:	42a6      	cmp	r6, r4
 8009a14:	d105      	bne.n	8009a22 <__libc_init_array+0x2e>
 8009a16:	bd70      	pop	{r4, r5, r6, pc}
 8009a18:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a1c:	4798      	blx	r3
 8009a1e:	3601      	adds	r6, #1
 8009a20:	e7ee      	b.n	8009a00 <__libc_init_array+0xc>
 8009a22:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a26:	4798      	blx	r3
 8009a28:	3601      	adds	r6, #1
 8009a2a:	e7f2      	b.n	8009a12 <__libc_init_array+0x1e>
 8009a2c:	0800ada8 	.word	0x0800ada8
 8009a30:	0800ada8 	.word	0x0800ada8
 8009a34:	0800ada8 	.word	0x0800ada8
 8009a38:	0800adac 	.word	0x0800adac

08009a3c <memcpy>:
 8009a3c:	440a      	add	r2, r1
 8009a3e:	4291      	cmp	r1, r2
 8009a40:	f100 33ff 	add.w	r3, r0, #4294967295
 8009a44:	d100      	bne.n	8009a48 <memcpy+0xc>
 8009a46:	4770      	bx	lr
 8009a48:	b510      	push	{r4, lr}
 8009a4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a4e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a52:	4291      	cmp	r1, r2
 8009a54:	d1f9      	bne.n	8009a4a <memcpy+0xe>
 8009a56:	bd10      	pop	{r4, pc}

08009a58 <pow>:
 8009a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a5a:	ed2d 8b02 	vpush	{d8}
 8009a5e:	eeb0 8a40 	vmov.f32	s16, s0
 8009a62:	eef0 8a60 	vmov.f32	s17, s1
 8009a66:	ec55 4b11 	vmov	r4, r5, d1
 8009a6a:	f000 fb19 	bl	800a0a0 <__ieee754_pow>
 8009a6e:	4622      	mov	r2, r4
 8009a70:	462b      	mov	r3, r5
 8009a72:	4620      	mov	r0, r4
 8009a74:	4629      	mov	r1, r5
 8009a76:	ec57 6b10 	vmov	r6, r7, d0
 8009a7a:	f7f6 fffb 	bl	8000a74 <__aeabi_dcmpun>
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	d13b      	bne.n	8009afa <pow+0xa2>
 8009a82:	ec51 0b18 	vmov	r0, r1, d8
 8009a86:	2200      	movs	r2, #0
 8009a88:	2300      	movs	r3, #0
 8009a8a:	f7f6 ffc1 	bl	8000a10 <__aeabi_dcmpeq>
 8009a8e:	b1b8      	cbz	r0, 8009ac0 <pow+0x68>
 8009a90:	2200      	movs	r2, #0
 8009a92:	2300      	movs	r3, #0
 8009a94:	4620      	mov	r0, r4
 8009a96:	4629      	mov	r1, r5
 8009a98:	f7f6 ffba 	bl	8000a10 <__aeabi_dcmpeq>
 8009a9c:	2800      	cmp	r0, #0
 8009a9e:	d146      	bne.n	8009b2e <pow+0xd6>
 8009aa0:	ec45 4b10 	vmov	d0, r4, r5
 8009aa4:	f000 fa14 	bl	8009ed0 <finite>
 8009aa8:	b338      	cbz	r0, 8009afa <pow+0xa2>
 8009aaa:	2200      	movs	r2, #0
 8009aac:	2300      	movs	r3, #0
 8009aae:	4620      	mov	r0, r4
 8009ab0:	4629      	mov	r1, r5
 8009ab2:	f7f6 ffb7 	bl	8000a24 <__aeabi_dcmplt>
 8009ab6:	b300      	cbz	r0, 8009afa <pow+0xa2>
 8009ab8:	f7ff ff96 	bl	80099e8 <__errno>
 8009abc:	2322      	movs	r3, #34	@ 0x22
 8009abe:	e01b      	b.n	8009af8 <pow+0xa0>
 8009ac0:	ec47 6b10 	vmov	d0, r6, r7
 8009ac4:	f000 fa04 	bl	8009ed0 <finite>
 8009ac8:	b9e0      	cbnz	r0, 8009b04 <pow+0xac>
 8009aca:	eeb0 0a48 	vmov.f32	s0, s16
 8009ace:	eef0 0a68 	vmov.f32	s1, s17
 8009ad2:	f000 f9fd 	bl	8009ed0 <finite>
 8009ad6:	b1a8      	cbz	r0, 8009b04 <pow+0xac>
 8009ad8:	ec45 4b10 	vmov	d0, r4, r5
 8009adc:	f000 f9f8 	bl	8009ed0 <finite>
 8009ae0:	b180      	cbz	r0, 8009b04 <pow+0xac>
 8009ae2:	4632      	mov	r2, r6
 8009ae4:	463b      	mov	r3, r7
 8009ae6:	4630      	mov	r0, r6
 8009ae8:	4639      	mov	r1, r7
 8009aea:	f7f6 ffc3 	bl	8000a74 <__aeabi_dcmpun>
 8009aee:	2800      	cmp	r0, #0
 8009af0:	d0e2      	beq.n	8009ab8 <pow+0x60>
 8009af2:	f7ff ff79 	bl	80099e8 <__errno>
 8009af6:	2321      	movs	r3, #33	@ 0x21
 8009af8:	6003      	str	r3, [r0, #0]
 8009afa:	ecbd 8b02 	vpop	{d8}
 8009afe:	ec47 6b10 	vmov	d0, r6, r7
 8009b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b04:	2200      	movs	r2, #0
 8009b06:	2300      	movs	r3, #0
 8009b08:	4630      	mov	r0, r6
 8009b0a:	4639      	mov	r1, r7
 8009b0c:	f7f6 ff80 	bl	8000a10 <__aeabi_dcmpeq>
 8009b10:	2800      	cmp	r0, #0
 8009b12:	d0f2      	beq.n	8009afa <pow+0xa2>
 8009b14:	eeb0 0a48 	vmov.f32	s0, s16
 8009b18:	eef0 0a68 	vmov.f32	s1, s17
 8009b1c:	f000 f9d8 	bl	8009ed0 <finite>
 8009b20:	2800      	cmp	r0, #0
 8009b22:	d0ea      	beq.n	8009afa <pow+0xa2>
 8009b24:	ec45 4b10 	vmov	d0, r4, r5
 8009b28:	f000 f9d2 	bl	8009ed0 <finite>
 8009b2c:	e7c3      	b.n	8009ab6 <pow+0x5e>
 8009b2e:	4f01      	ldr	r7, [pc, #4]	@ (8009b34 <pow+0xdc>)
 8009b30:	2600      	movs	r6, #0
 8009b32:	e7e2      	b.n	8009afa <pow+0xa2>
 8009b34:	3ff00000 	.word	0x3ff00000

08009b38 <sqrt>:
 8009b38:	b538      	push	{r3, r4, r5, lr}
 8009b3a:	ed2d 8b02 	vpush	{d8}
 8009b3e:	ec55 4b10 	vmov	r4, r5, d0
 8009b42:	f000 f9d1 	bl	8009ee8 <__ieee754_sqrt>
 8009b46:	4622      	mov	r2, r4
 8009b48:	462b      	mov	r3, r5
 8009b4a:	4620      	mov	r0, r4
 8009b4c:	4629      	mov	r1, r5
 8009b4e:	eeb0 8a40 	vmov.f32	s16, s0
 8009b52:	eef0 8a60 	vmov.f32	s17, s1
 8009b56:	f7f6 ff8d 	bl	8000a74 <__aeabi_dcmpun>
 8009b5a:	b990      	cbnz	r0, 8009b82 <sqrt+0x4a>
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	2300      	movs	r3, #0
 8009b60:	4620      	mov	r0, r4
 8009b62:	4629      	mov	r1, r5
 8009b64:	f7f6 ff5e 	bl	8000a24 <__aeabi_dcmplt>
 8009b68:	b158      	cbz	r0, 8009b82 <sqrt+0x4a>
 8009b6a:	f7ff ff3d 	bl	80099e8 <__errno>
 8009b6e:	2321      	movs	r3, #33	@ 0x21
 8009b70:	6003      	str	r3, [r0, #0]
 8009b72:	2200      	movs	r2, #0
 8009b74:	2300      	movs	r3, #0
 8009b76:	4610      	mov	r0, r2
 8009b78:	4619      	mov	r1, r3
 8009b7a:	f7f6 fe0b 	bl	8000794 <__aeabi_ddiv>
 8009b7e:	ec41 0b18 	vmov	d8, r0, r1
 8009b82:	eeb0 0a48 	vmov.f32	s0, s16
 8009b86:	eef0 0a68 	vmov.f32	s1, s17
 8009b8a:	ecbd 8b02 	vpop	{d8}
 8009b8e:	bd38      	pop	{r3, r4, r5, pc}

08009b90 <atan>:
 8009b90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b94:	ec55 4b10 	vmov	r4, r5, d0
 8009b98:	4bbf      	ldr	r3, [pc, #764]	@ (8009e98 <atan+0x308>)
 8009b9a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8009b9e:	429e      	cmp	r6, r3
 8009ba0:	46ab      	mov	fp, r5
 8009ba2:	d918      	bls.n	8009bd6 <atan+0x46>
 8009ba4:	4bbd      	ldr	r3, [pc, #756]	@ (8009e9c <atan+0x30c>)
 8009ba6:	429e      	cmp	r6, r3
 8009ba8:	d801      	bhi.n	8009bae <atan+0x1e>
 8009baa:	d109      	bne.n	8009bc0 <atan+0x30>
 8009bac:	b144      	cbz	r4, 8009bc0 <atan+0x30>
 8009bae:	4622      	mov	r2, r4
 8009bb0:	462b      	mov	r3, r5
 8009bb2:	4620      	mov	r0, r4
 8009bb4:	4629      	mov	r1, r5
 8009bb6:	f7f6 fb0d 	bl	80001d4 <__adddf3>
 8009bba:	4604      	mov	r4, r0
 8009bbc:	460d      	mov	r5, r1
 8009bbe:	e006      	b.n	8009bce <atan+0x3e>
 8009bc0:	f1bb 0f00 	cmp.w	fp, #0
 8009bc4:	f340 812b 	ble.w	8009e1e <atan+0x28e>
 8009bc8:	a597      	add	r5, pc, #604	@ (adr r5, 8009e28 <atan+0x298>)
 8009bca:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009bce:	ec45 4b10 	vmov	d0, r4, r5
 8009bd2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bd6:	4bb2      	ldr	r3, [pc, #712]	@ (8009ea0 <atan+0x310>)
 8009bd8:	429e      	cmp	r6, r3
 8009bda:	d813      	bhi.n	8009c04 <atan+0x74>
 8009bdc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8009be0:	429e      	cmp	r6, r3
 8009be2:	d80c      	bhi.n	8009bfe <atan+0x6e>
 8009be4:	a392      	add	r3, pc, #584	@ (adr r3, 8009e30 <atan+0x2a0>)
 8009be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bea:	4620      	mov	r0, r4
 8009bec:	4629      	mov	r1, r5
 8009bee:	f7f6 faf1 	bl	80001d4 <__adddf3>
 8009bf2:	4bac      	ldr	r3, [pc, #688]	@ (8009ea4 <atan+0x314>)
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	f7f6 ff33 	bl	8000a60 <__aeabi_dcmpgt>
 8009bfa:	2800      	cmp	r0, #0
 8009bfc:	d1e7      	bne.n	8009bce <atan+0x3e>
 8009bfe:	f04f 3aff 	mov.w	sl, #4294967295
 8009c02:	e029      	b.n	8009c58 <atan+0xc8>
 8009c04:	f000 f95c 	bl	8009ec0 <fabs>
 8009c08:	4ba7      	ldr	r3, [pc, #668]	@ (8009ea8 <atan+0x318>)
 8009c0a:	429e      	cmp	r6, r3
 8009c0c:	ec55 4b10 	vmov	r4, r5, d0
 8009c10:	f200 80bc 	bhi.w	8009d8c <atan+0x1fc>
 8009c14:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8009c18:	429e      	cmp	r6, r3
 8009c1a:	f200 809e 	bhi.w	8009d5a <atan+0x1ca>
 8009c1e:	4622      	mov	r2, r4
 8009c20:	462b      	mov	r3, r5
 8009c22:	4620      	mov	r0, r4
 8009c24:	4629      	mov	r1, r5
 8009c26:	f7f6 fad5 	bl	80001d4 <__adddf3>
 8009c2a:	4b9e      	ldr	r3, [pc, #632]	@ (8009ea4 <atan+0x314>)
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	f7f6 facf 	bl	80001d0 <__aeabi_dsub>
 8009c32:	2200      	movs	r2, #0
 8009c34:	4606      	mov	r6, r0
 8009c36:	460f      	mov	r7, r1
 8009c38:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009c3c:	4620      	mov	r0, r4
 8009c3e:	4629      	mov	r1, r5
 8009c40:	f7f6 fac8 	bl	80001d4 <__adddf3>
 8009c44:	4602      	mov	r2, r0
 8009c46:	460b      	mov	r3, r1
 8009c48:	4630      	mov	r0, r6
 8009c4a:	4639      	mov	r1, r7
 8009c4c:	f7f6 fda2 	bl	8000794 <__aeabi_ddiv>
 8009c50:	f04f 0a00 	mov.w	sl, #0
 8009c54:	4604      	mov	r4, r0
 8009c56:	460d      	mov	r5, r1
 8009c58:	4622      	mov	r2, r4
 8009c5a:	462b      	mov	r3, r5
 8009c5c:	4620      	mov	r0, r4
 8009c5e:	4629      	mov	r1, r5
 8009c60:	f7f6 fc6e 	bl	8000540 <__aeabi_dmul>
 8009c64:	4602      	mov	r2, r0
 8009c66:	460b      	mov	r3, r1
 8009c68:	4680      	mov	r8, r0
 8009c6a:	4689      	mov	r9, r1
 8009c6c:	f7f6 fc68 	bl	8000540 <__aeabi_dmul>
 8009c70:	a371      	add	r3, pc, #452	@ (adr r3, 8009e38 <atan+0x2a8>)
 8009c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c76:	4606      	mov	r6, r0
 8009c78:	460f      	mov	r7, r1
 8009c7a:	f7f6 fc61 	bl	8000540 <__aeabi_dmul>
 8009c7e:	a370      	add	r3, pc, #448	@ (adr r3, 8009e40 <atan+0x2b0>)
 8009c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c84:	f7f6 faa6 	bl	80001d4 <__adddf3>
 8009c88:	4632      	mov	r2, r6
 8009c8a:	463b      	mov	r3, r7
 8009c8c:	f7f6 fc58 	bl	8000540 <__aeabi_dmul>
 8009c90:	a36d      	add	r3, pc, #436	@ (adr r3, 8009e48 <atan+0x2b8>)
 8009c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c96:	f7f6 fa9d 	bl	80001d4 <__adddf3>
 8009c9a:	4632      	mov	r2, r6
 8009c9c:	463b      	mov	r3, r7
 8009c9e:	f7f6 fc4f 	bl	8000540 <__aeabi_dmul>
 8009ca2:	a36b      	add	r3, pc, #428	@ (adr r3, 8009e50 <atan+0x2c0>)
 8009ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca8:	f7f6 fa94 	bl	80001d4 <__adddf3>
 8009cac:	4632      	mov	r2, r6
 8009cae:	463b      	mov	r3, r7
 8009cb0:	f7f6 fc46 	bl	8000540 <__aeabi_dmul>
 8009cb4:	a368      	add	r3, pc, #416	@ (adr r3, 8009e58 <atan+0x2c8>)
 8009cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cba:	f7f6 fa8b 	bl	80001d4 <__adddf3>
 8009cbe:	4632      	mov	r2, r6
 8009cc0:	463b      	mov	r3, r7
 8009cc2:	f7f6 fc3d 	bl	8000540 <__aeabi_dmul>
 8009cc6:	a366      	add	r3, pc, #408	@ (adr r3, 8009e60 <atan+0x2d0>)
 8009cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ccc:	f7f6 fa82 	bl	80001d4 <__adddf3>
 8009cd0:	4642      	mov	r2, r8
 8009cd2:	464b      	mov	r3, r9
 8009cd4:	f7f6 fc34 	bl	8000540 <__aeabi_dmul>
 8009cd8:	a363      	add	r3, pc, #396	@ (adr r3, 8009e68 <atan+0x2d8>)
 8009cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cde:	4680      	mov	r8, r0
 8009ce0:	4689      	mov	r9, r1
 8009ce2:	4630      	mov	r0, r6
 8009ce4:	4639      	mov	r1, r7
 8009ce6:	f7f6 fc2b 	bl	8000540 <__aeabi_dmul>
 8009cea:	a361      	add	r3, pc, #388	@ (adr r3, 8009e70 <atan+0x2e0>)
 8009cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf0:	f7f6 fa6e 	bl	80001d0 <__aeabi_dsub>
 8009cf4:	4632      	mov	r2, r6
 8009cf6:	463b      	mov	r3, r7
 8009cf8:	f7f6 fc22 	bl	8000540 <__aeabi_dmul>
 8009cfc:	a35e      	add	r3, pc, #376	@ (adr r3, 8009e78 <atan+0x2e8>)
 8009cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d02:	f7f6 fa65 	bl	80001d0 <__aeabi_dsub>
 8009d06:	4632      	mov	r2, r6
 8009d08:	463b      	mov	r3, r7
 8009d0a:	f7f6 fc19 	bl	8000540 <__aeabi_dmul>
 8009d0e:	a35c      	add	r3, pc, #368	@ (adr r3, 8009e80 <atan+0x2f0>)
 8009d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d14:	f7f6 fa5c 	bl	80001d0 <__aeabi_dsub>
 8009d18:	4632      	mov	r2, r6
 8009d1a:	463b      	mov	r3, r7
 8009d1c:	f7f6 fc10 	bl	8000540 <__aeabi_dmul>
 8009d20:	a359      	add	r3, pc, #356	@ (adr r3, 8009e88 <atan+0x2f8>)
 8009d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d26:	f7f6 fa53 	bl	80001d0 <__aeabi_dsub>
 8009d2a:	4632      	mov	r2, r6
 8009d2c:	463b      	mov	r3, r7
 8009d2e:	f7f6 fc07 	bl	8000540 <__aeabi_dmul>
 8009d32:	4602      	mov	r2, r0
 8009d34:	460b      	mov	r3, r1
 8009d36:	4640      	mov	r0, r8
 8009d38:	4649      	mov	r1, r9
 8009d3a:	f7f6 fa4b 	bl	80001d4 <__adddf3>
 8009d3e:	4622      	mov	r2, r4
 8009d40:	462b      	mov	r3, r5
 8009d42:	f7f6 fbfd 	bl	8000540 <__aeabi_dmul>
 8009d46:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009d4a:	4602      	mov	r2, r0
 8009d4c:	460b      	mov	r3, r1
 8009d4e:	d148      	bne.n	8009de2 <atan+0x252>
 8009d50:	4620      	mov	r0, r4
 8009d52:	4629      	mov	r1, r5
 8009d54:	f7f6 fa3c 	bl	80001d0 <__aeabi_dsub>
 8009d58:	e72f      	b.n	8009bba <atan+0x2a>
 8009d5a:	4b52      	ldr	r3, [pc, #328]	@ (8009ea4 <atan+0x314>)
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	4620      	mov	r0, r4
 8009d60:	4629      	mov	r1, r5
 8009d62:	f7f6 fa35 	bl	80001d0 <__aeabi_dsub>
 8009d66:	4b4f      	ldr	r3, [pc, #316]	@ (8009ea4 <atan+0x314>)
 8009d68:	4606      	mov	r6, r0
 8009d6a:	460f      	mov	r7, r1
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	4620      	mov	r0, r4
 8009d70:	4629      	mov	r1, r5
 8009d72:	f7f6 fa2f 	bl	80001d4 <__adddf3>
 8009d76:	4602      	mov	r2, r0
 8009d78:	460b      	mov	r3, r1
 8009d7a:	4630      	mov	r0, r6
 8009d7c:	4639      	mov	r1, r7
 8009d7e:	f7f6 fd09 	bl	8000794 <__aeabi_ddiv>
 8009d82:	f04f 0a01 	mov.w	sl, #1
 8009d86:	4604      	mov	r4, r0
 8009d88:	460d      	mov	r5, r1
 8009d8a:	e765      	b.n	8009c58 <atan+0xc8>
 8009d8c:	4b47      	ldr	r3, [pc, #284]	@ (8009eac <atan+0x31c>)
 8009d8e:	429e      	cmp	r6, r3
 8009d90:	d21c      	bcs.n	8009dcc <atan+0x23c>
 8009d92:	4b47      	ldr	r3, [pc, #284]	@ (8009eb0 <atan+0x320>)
 8009d94:	2200      	movs	r2, #0
 8009d96:	4620      	mov	r0, r4
 8009d98:	4629      	mov	r1, r5
 8009d9a:	f7f6 fa19 	bl	80001d0 <__aeabi_dsub>
 8009d9e:	4b44      	ldr	r3, [pc, #272]	@ (8009eb0 <atan+0x320>)
 8009da0:	4606      	mov	r6, r0
 8009da2:	460f      	mov	r7, r1
 8009da4:	2200      	movs	r2, #0
 8009da6:	4620      	mov	r0, r4
 8009da8:	4629      	mov	r1, r5
 8009daa:	f7f6 fbc9 	bl	8000540 <__aeabi_dmul>
 8009dae:	4b3d      	ldr	r3, [pc, #244]	@ (8009ea4 <atan+0x314>)
 8009db0:	2200      	movs	r2, #0
 8009db2:	f7f6 fa0f 	bl	80001d4 <__adddf3>
 8009db6:	4602      	mov	r2, r0
 8009db8:	460b      	mov	r3, r1
 8009dba:	4630      	mov	r0, r6
 8009dbc:	4639      	mov	r1, r7
 8009dbe:	f7f6 fce9 	bl	8000794 <__aeabi_ddiv>
 8009dc2:	f04f 0a02 	mov.w	sl, #2
 8009dc6:	4604      	mov	r4, r0
 8009dc8:	460d      	mov	r5, r1
 8009dca:	e745      	b.n	8009c58 <atan+0xc8>
 8009dcc:	4622      	mov	r2, r4
 8009dce:	462b      	mov	r3, r5
 8009dd0:	4938      	ldr	r1, [pc, #224]	@ (8009eb4 <atan+0x324>)
 8009dd2:	2000      	movs	r0, #0
 8009dd4:	f7f6 fcde 	bl	8000794 <__aeabi_ddiv>
 8009dd8:	f04f 0a03 	mov.w	sl, #3
 8009ddc:	4604      	mov	r4, r0
 8009dde:	460d      	mov	r5, r1
 8009de0:	e73a      	b.n	8009c58 <atan+0xc8>
 8009de2:	4b35      	ldr	r3, [pc, #212]	@ (8009eb8 <atan+0x328>)
 8009de4:	4e35      	ldr	r6, [pc, #212]	@ (8009ebc <atan+0x32c>)
 8009de6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dee:	f7f6 f9ef 	bl	80001d0 <__aeabi_dsub>
 8009df2:	4622      	mov	r2, r4
 8009df4:	462b      	mov	r3, r5
 8009df6:	f7f6 f9eb 	bl	80001d0 <__aeabi_dsub>
 8009dfa:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8009dfe:	4602      	mov	r2, r0
 8009e00:	460b      	mov	r3, r1
 8009e02:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009e06:	f7f6 f9e3 	bl	80001d0 <__aeabi_dsub>
 8009e0a:	f1bb 0f00 	cmp.w	fp, #0
 8009e0e:	4604      	mov	r4, r0
 8009e10:	460d      	mov	r5, r1
 8009e12:	f6bf aedc 	bge.w	8009bce <atan+0x3e>
 8009e16:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009e1a:	461d      	mov	r5, r3
 8009e1c:	e6d7      	b.n	8009bce <atan+0x3e>
 8009e1e:	a51c      	add	r5, pc, #112	@ (adr r5, 8009e90 <atan+0x300>)
 8009e20:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009e24:	e6d3      	b.n	8009bce <atan+0x3e>
 8009e26:	bf00      	nop
 8009e28:	54442d18 	.word	0x54442d18
 8009e2c:	3ff921fb 	.word	0x3ff921fb
 8009e30:	8800759c 	.word	0x8800759c
 8009e34:	7e37e43c 	.word	0x7e37e43c
 8009e38:	e322da11 	.word	0xe322da11
 8009e3c:	3f90ad3a 	.word	0x3f90ad3a
 8009e40:	24760deb 	.word	0x24760deb
 8009e44:	3fa97b4b 	.word	0x3fa97b4b
 8009e48:	a0d03d51 	.word	0xa0d03d51
 8009e4c:	3fb10d66 	.word	0x3fb10d66
 8009e50:	c54c206e 	.word	0xc54c206e
 8009e54:	3fb745cd 	.word	0x3fb745cd
 8009e58:	920083ff 	.word	0x920083ff
 8009e5c:	3fc24924 	.word	0x3fc24924
 8009e60:	5555550d 	.word	0x5555550d
 8009e64:	3fd55555 	.word	0x3fd55555
 8009e68:	2c6a6c2f 	.word	0x2c6a6c2f
 8009e6c:	bfa2b444 	.word	0xbfa2b444
 8009e70:	52defd9a 	.word	0x52defd9a
 8009e74:	3fadde2d 	.word	0x3fadde2d
 8009e78:	af749a6d 	.word	0xaf749a6d
 8009e7c:	3fb3b0f2 	.word	0x3fb3b0f2
 8009e80:	fe231671 	.word	0xfe231671
 8009e84:	3fbc71c6 	.word	0x3fbc71c6
 8009e88:	9998ebc4 	.word	0x9998ebc4
 8009e8c:	3fc99999 	.word	0x3fc99999
 8009e90:	54442d18 	.word	0x54442d18
 8009e94:	bff921fb 	.word	0xbff921fb
 8009e98:	440fffff 	.word	0x440fffff
 8009e9c:	7ff00000 	.word	0x7ff00000
 8009ea0:	3fdbffff 	.word	0x3fdbffff
 8009ea4:	3ff00000 	.word	0x3ff00000
 8009ea8:	3ff2ffff 	.word	0x3ff2ffff
 8009eac:	40038000 	.word	0x40038000
 8009eb0:	3ff80000 	.word	0x3ff80000
 8009eb4:	bff00000 	.word	0xbff00000
 8009eb8:	0800ad30 	.word	0x0800ad30
 8009ebc:	0800ad50 	.word	0x0800ad50

08009ec0 <fabs>:
 8009ec0:	ec51 0b10 	vmov	r0, r1, d0
 8009ec4:	4602      	mov	r2, r0
 8009ec6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009eca:	ec43 2b10 	vmov	d0, r2, r3
 8009ece:	4770      	bx	lr

08009ed0 <finite>:
 8009ed0:	b082      	sub	sp, #8
 8009ed2:	ed8d 0b00 	vstr	d0, [sp]
 8009ed6:	9801      	ldr	r0, [sp, #4]
 8009ed8:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8009edc:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009ee0:	0fc0      	lsrs	r0, r0, #31
 8009ee2:	b002      	add	sp, #8
 8009ee4:	4770      	bx	lr
	...

08009ee8 <__ieee754_sqrt>:
 8009ee8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eec:	4a68      	ldr	r2, [pc, #416]	@ (800a090 <__ieee754_sqrt+0x1a8>)
 8009eee:	ec55 4b10 	vmov	r4, r5, d0
 8009ef2:	43aa      	bics	r2, r5
 8009ef4:	462b      	mov	r3, r5
 8009ef6:	4621      	mov	r1, r4
 8009ef8:	d110      	bne.n	8009f1c <__ieee754_sqrt+0x34>
 8009efa:	4622      	mov	r2, r4
 8009efc:	4620      	mov	r0, r4
 8009efe:	4629      	mov	r1, r5
 8009f00:	f7f6 fb1e 	bl	8000540 <__aeabi_dmul>
 8009f04:	4602      	mov	r2, r0
 8009f06:	460b      	mov	r3, r1
 8009f08:	4620      	mov	r0, r4
 8009f0a:	4629      	mov	r1, r5
 8009f0c:	f7f6 f962 	bl	80001d4 <__adddf3>
 8009f10:	4604      	mov	r4, r0
 8009f12:	460d      	mov	r5, r1
 8009f14:	ec45 4b10 	vmov	d0, r4, r5
 8009f18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f1c:	2d00      	cmp	r5, #0
 8009f1e:	dc0e      	bgt.n	8009f3e <__ieee754_sqrt+0x56>
 8009f20:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009f24:	4322      	orrs	r2, r4
 8009f26:	d0f5      	beq.n	8009f14 <__ieee754_sqrt+0x2c>
 8009f28:	b19d      	cbz	r5, 8009f52 <__ieee754_sqrt+0x6a>
 8009f2a:	4622      	mov	r2, r4
 8009f2c:	4620      	mov	r0, r4
 8009f2e:	4629      	mov	r1, r5
 8009f30:	f7f6 f94e 	bl	80001d0 <__aeabi_dsub>
 8009f34:	4602      	mov	r2, r0
 8009f36:	460b      	mov	r3, r1
 8009f38:	f7f6 fc2c 	bl	8000794 <__aeabi_ddiv>
 8009f3c:	e7e8      	b.n	8009f10 <__ieee754_sqrt+0x28>
 8009f3e:	152a      	asrs	r2, r5, #20
 8009f40:	d115      	bne.n	8009f6e <__ieee754_sqrt+0x86>
 8009f42:	2000      	movs	r0, #0
 8009f44:	e009      	b.n	8009f5a <__ieee754_sqrt+0x72>
 8009f46:	0acb      	lsrs	r3, r1, #11
 8009f48:	3a15      	subs	r2, #21
 8009f4a:	0549      	lsls	r1, r1, #21
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d0fa      	beq.n	8009f46 <__ieee754_sqrt+0x5e>
 8009f50:	e7f7      	b.n	8009f42 <__ieee754_sqrt+0x5a>
 8009f52:	462a      	mov	r2, r5
 8009f54:	e7fa      	b.n	8009f4c <__ieee754_sqrt+0x64>
 8009f56:	005b      	lsls	r3, r3, #1
 8009f58:	3001      	adds	r0, #1
 8009f5a:	02dc      	lsls	r4, r3, #11
 8009f5c:	d5fb      	bpl.n	8009f56 <__ieee754_sqrt+0x6e>
 8009f5e:	1e44      	subs	r4, r0, #1
 8009f60:	1b12      	subs	r2, r2, r4
 8009f62:	f1c0 0420 	rsb	r4, r0, #32
 8009f66:	fa21 f404 	lsr.w	r4, r1, r4
 8009f6a:	4323      	orrs	r3, r4
 8009f6c:	4081      	lsls	r1, r0
 8009f6e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f72:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8009f76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009f7a:	07d2      	lsls	r2, r2, #31
 8009f7c:	bf5c      	itt	pl
 8009f7e:	005b      	lslpl	r3, r3, #1
 8009f80:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8009f84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009f88:	bf58      	it	pl
 8009f8a:	0049      	lslpl	r1, r1, #1
 8009f8c:	2600      	movs	r6, #0
 8009f8e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8009f92:	106d      	asrs	r5, r5, #1
 8009f94:	0049      	lsls	r1, r1, #1
 8009f96:	2016      	movs	r0, #22
 8009f98:	4632      	mov	r2, r6
 8009f9a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009f9e:	1917      	adds	r7, r2, r4
 8009fa0:	429f      	cmp	r7, r3
 8009fa2:	bfde      	ittt	le
 8009fa4:	193a      	addle	r2, r7, r4
 8009fa6:	1bdb      	suble	r3, r3, r7
 8009fa8:	1936      	addle	r6, r6, r4
 8009faa:	0fcf      	lsrs	r7, r1, #31
 8009fac:	3801      	subs	r0, #1
 8009fae:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8009fb2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009fb6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009fba:	d1f0      	bne.n	8009f9e <__ieee754_sqrt+0xb6>
 8009fbc:	4604      	mov	r4, r0
 8009fbe:	2720      	movs	r7, #32
 8009fc0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009fc4:	429a      	cmp	r2, r3
 8009fc6:	eb00 0e0c 	add.w	lr, r0, ip
 8009fca:	db02      	blt.n	8009fd2 <__ieee754_sqrt+0xea>
 8009fcc:	d113      	bne.n	8009ff6 <__ieee754_sqrt+0x10e>
 8009fce:	458e      	cmp	lr, r1
 8009fd0:	d811      	bhi.n	8009ff6 <__ieee754_sqrt+0x10e>
 8009fd2:	f1be 0f00 	cmp.w	lr, #0
 8009fd6:	eb0e 000c 	add.w	r0, lr, ip
 8009fda:	da42      	bge.n	800a062 <__ieee754_sqrt+0x17a>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	db40      	blt.n	800a062 <__ieee754_sqrt+0x17a>
 8009fe0:	f102 0801 	add.w	r8, r2, #1
 8009fe4:	1a9b      	subs	r3, r3, r2
 8009fe6:	458e      	cmp	lr, r1
 8009fe8:	bf88      	it	hi
 8009fea:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009fee:	eba1 010e 	sub.w	r1, r1, lr
 8009ff2:	4464      	add	r4, ip
 8009ff4:	4642      	mov	r2, r8
 8009ff6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8009ffa:	3f01      	subs	r7, #1
 8009ffc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800a000:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a004:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800a008:	d1dc      	bne.n	8009fc4 <__ieee754_sqrt+0xdc>
 800a00a:	4319      	orrs	r1, r3
 800a00c:	d01b      	beq.n	800a046 <__ieee754_sqrt+0x15e>
 800a00e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800a094 <__ieee754_sqrt+0x1ac>
 800a012:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800a098 <__ieee754_sqrt+0x1b0>
 800a016:	e9da 0100 	ldrd	r0, r1, [sl]
 800a01a:	e9db 2300 	ldrd	r2, r3, [fp]
 800a01e:	f7f6 f8d7 	bl	80001d0 <__aeabi_dsub>
 800a022:	e9da 8900 	ldrd	r8, r9, [sl]
 800a026:	4602      	mov	r2, r0
 800a028:	460b      	mov	r3, r1
 800a02a:	4640      	mov	r0, r8
 800a02c:	4649      	mov	r1, r9
 800a02e:	f7f6 fd03 	bl	8000a38 <__aeabi_dcmple>
 800a032:	b140      	cbz	r0, 800a046 <__ieee754_sqrt+0x15e>
 800a034:	f1b4 3fff 	cmp.w	r4, #4294967295
 800a038:	e9da 0100 	ldrd	r0, r1, [sl]
 800a03c:	e9db 2300 	ldrd	r2, r3, [fp]
 800a040:	d111      	bne.n	800a066 <__ieee754_sqrt+0x17e>
 800a042:	3601      	adds	r6, #1
 800a044:	463c      	mov	r4, r7
 800a046:	1072      	asrs	r2, r6, #1
 800a048:	0863      	lsrs	r3, r4, #1
 800a04a:	07f1      	lsls	r1, r6, #31
 800a04c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a050:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a054:	bf48      	it	mi
 800a056:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a05a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800a05e:	4618      	mov	r0, r3
 800a060:	e756      	b.n	8009f10 <__ieee754_sqrt+0x28>
 800a062:	4690      	mov	r8, r2
 800a064:	e7be      	b.n	8009fe4 <__ieee754_sqrt+0xfc>
 800a066:	f7f6 f8b5 	bl	80001d4 <__adddf3>
 800a06a:	e9da 8900 	ldrd	r8, r9, [sl]
 800a06e:	4602      	mov	r2, r0
 800a070:	460b      	mov	r3, r1
 800a072:	4640      	mov	r0, r8
 800a074:	4649      	mov	r1, r9
 800a076:	f7f6 fcd5 	bl	8000a24 <__aeabi_dcmplt>
 800a07a:	b120      	cbz	r0, 800a086 <__ieee754_sqrt+0x19e>
 800a07c:	1ca0      	adds	r0, r4, #2
 800a07e:	bf08      	it	eq
 800a080:	3601      	addeq	r6, #1
 800a082:	3402      	adds	r4, #2
 800a084:	e7df      	b.n	800a046 <__ieee754_sqrt+0x15e>
 800a086:	1c63      	adds	r3, r4, #1
 800a088:	f023 0401 	bic.w	r4, r3, #1
 800a08c:	e7db      	b.n	800a046 <__ieee754_sqrt+0x15e>
 800a08e:	bf00      	nop
 800a090:	7ff00000 	.word	0x7ff00000
 800a094:	200000c0 	.word	0x200000c0
 800a098:	200000b8 	.word	0x200000b8
 800a09c:	00000000 	.word	0x00000000

0800a0a0 <__ieee754_pow>:
 800a0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0a4:	b091      	sub	sp, #68	@ 0x44
 800a0a6:	ed8d 1b00 	vstr	d1, [sp]
 800a0aa:	e9dd 1900 	ldrd	r1, r9, [sp]
 800a0ae:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800a0b2:	ea5a 0001 	orrs.w	r0, sl, r1
 800a0b6:	ec57 6b10 	vmov	r6, r7, d0
 800a0ba:	d113      	bne.n	800a0e4 <__ieee754_pow+0x44>
 800a0bc:	19b3      	adds	r3, r6, r6
 800a0be:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800a0c2:	4152      	adcs	r2, r2
 800a0c4:	4298      	cmp	r0, r3
 800a0c6:	4b98      	ldr	r3, [pc, #608]	@ (800a328 <__ieee754_pow+0x288>)
 800a0c8:	4193      	sbcs	r3, r2
 800a0ca:	f080 84ea 	bcs.w	800aaa2 <__ieee754_pow+0xa02>
 800a0ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a0d2:	4630      	mov	r0, r6
 800a0d4:	4639      	mov	r1, r7
 800a0d6:	f7f6 f87d 	bl	80001d4 <__adddf3>
 800a0da:	ec41 0b10 	vmov	d0, r0, r1
 800a0de:	b011      	add	sp, #68	@ 0x44
 800a0e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0e4:	4a91      	ldr	r2, [pc, #580]	@ (800a32c <__ieee754_pow+0x28c>)
 800a0e6:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800a0ea:	4590      	cmp	r8, r2
 800a0ec:	463d      	mov	r5, r7
 800a0ee:	4633      	mov	r3, r6
 800a0f0:	d806      	bhi.n	800a100 <__ieee754_pow+0x60>
 800a0f2:	d101      	bne.n	800a0f8 <__ieee754_pow+0x58>
 800a0f4:	2e00      	cmp	r6, #0
 800a0f6:	d1ea      	bne.n	800a0ce <__ieee754_pow+0x2e>
 800a0f8:	4592      	cmp	sl, r2
 800a0fa:	d801      	bhi.n	800a100 <__ieee754_pow+0x60>
 800a0fc:	d10e      	bne.n	800a11c <__ieee754_pow+0x7c>
 800a0fe:	b169      	cbz	r1, 800a11c <__ieee754_pow+0x7c>
 800a100:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800a104:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800a108:	431d      	orrs	r5, r3
 800a10a:	d1e0      	bne.n	800a0ce <__ieee754_pow+0x2e>
 800a10c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a110:	18db      	adds	r3, r3, r3
 800a112:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800a116:	4152      	adcs	r2, r2
 800a118:	429d      	cmp	r5, r3
 800a11a:	e7d4      	b.n	800a0c6 <__ieee754_pow+0x26>
 800a11c:	2d00      	cmp	r5, #0
 800a11e:	46c3      	mov	fp, r8
 800a120:	da3a      	bge.n	800a198 <__ieee754_pow+0xf8>
 800a122:	4a83      	ldr	r2, [pc, #524]	@ (800a330 <__ieee754_pow+0x290>)
 800a124:	4592      	cmp	sl, r2
 800a126:	d84d      	bhi.n	800a1c4 <__ieee754_pow+0x124>
 800a128:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800a12c:	4592      	cmp	sl, r2
 800a12e:	f240 84c7 	bls.w	800aac0 <__ieee754_pow+0xa20>
 800a132:	ea4f 522a 	mov.w	r2, sl, asr #20
 800a136:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800a13a:	2a14      	cmp	r2, #20
 800a13c:	dd0f      	ble.n	800a15e <__ieee754_pow+0xbe>
 800a13e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800a142:	fa21 f402 	lsr.w	r4, r1, r2
 800a146:	fa04 f202 	lsl.w	r2, r4, r2
 800a14a:	428a      	cmp	r2, r1
 800a14c:	f040 84b8 	bne.w	800aac0 <__ieee754_pow+0xa20>
 800a150:	f004 0401 	and.w	r4, r4, #1
 800a154:	f1c4 0402 	rsb	r4, r4, #2
 800a158:	2900      	cmp	r1, #0
 800a15a:	d158      	bne.n	800a20e <__ieee754_pow+0x16e>
 800a15c:	e00e      	b.n	800a17c <__ieee754_pow+0xdc>
 800a15e:	2900      	cmp	r1, #0
 800a160:	d154      	bne.n	800a20c <__ieee754_pow+0x16c>
 800a162:	f1c2 0214 	rsb	r2, r2, #20
 800a166:	fa4a f402 	asr.w	r4, sl, r2
 800a16a:	fa04 f202 	lsl.w	r2, r4, r2
 800a16e:	4552      	cmp	r2, sl
 800a170:	f040 84a3 	bne.w	800aaba <__ieee754_pow+0xa1a>
 800a174:	f004 0401 	and.w	r4, r4, #1
 800a178:	f1c4 0402 	rsb	r4, r4, #2
 800a17c:	4a6d      	ldr	r2, [pc, #436]	@ (800a334 <__ieee754_pow+0x294>)
 800a17e:	4592      	cmp	sl, r2
 800a180:	d12e      	bne.n	800a1e0 <__ieee754_pow+0x140>
 800a182:	f1b9 0f00 	cmp.w	r9, #0
 800a186:	f280 8494 	bge.w	800aab2 <__ieee754_pow+0xa12>
 800a18a:	496a      	ldr	r1, [pc, #424]	@ (800a334 <__ieee754_pow+0x294>)
 800a18c:	4632      	mov	r2, r6
 800a18e:	463b      	mov	r3, r7
 800a190:	2000      	movs	r0, #0
 800a192:	f7f6 faff 	bl	8000794 <__aeabi_ddiv>
 800a196:	e7a0      	b.n	800a0da <__ieee754_pow+0x3a>
 800a198:	2400      	movs	r4, #0
 800a19a:	bbc1      	cbnz	r1, 800a20e <__ieee754_pow+0x16e>
 800a19c:	4a63      	ldr	r2, [pc, #396]	@ (800a32c <__ieee754_pow+0x28c>)
 800a19e:	4592      	cmp	sl, r2
 800a1a0:	d1ec      	bne.n	800a17c <__ieee754_pow+0xdc>
 800a1a2:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800a1a6:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800a1aa:	431a      	orrs	r2, r3
 800a1ac:	f000 8479 	beq.w	800aaa2 <__ieee754_pow+0xa02>
 800a1b0:	4b61      	ldr	r3, [pc, #388]	@ (800a338 <__ieee754_pow+0x298>)
 800a1b2:	4598      	cmp	r8, r3
 800a1b4:	d908      	bls.n	800a1c8 <__ieee754_pow+0x128>
 800a1b6:	f1b9 0f00 	cmp.w	r9, #0
 800a1ba:	f2c0 8476 	blt.w	800aaaa <__ieee754_pow+0xa0a>
 800a1be:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a1c2:	e78a      	b.n	800a0da <__ieee754_pow+0x3a>
 800a1c4:	2402      	movs	r4, #2
 800a1c6:	e7e8      	b.n	800a19a <__ieee754_pow+0xfa>
 800a1c8:	f1b9 0f00 	cmp.w	r9, #0
 800a1cc:	f04f 0000 	mov.w	r0, #0
 800a1d0:	f04f 0100 	mov.w	r1, #0
 800a1d4:	da81      	bge.n	800a0da <__ieee754_pow+0x3a>
 800a1d6:	e9dd 0300 	ldrd	r0, r3, [sp]
 800a1da:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800a1de:	e77c      	b.n	800a0da <__ieee754_pow+0x3a>
 800a1e0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800a1e4:	d106      	bne.n	800a1f4 <__ieee754_pow+0x154>
 800a1e6:	4632      	mov	r2, r6
 800a1e8:	463b      	mov	r3, r7
 800a1ea:	4630      	mov	r0, r6
 800a1ec:	4639      	mov	r1, r7
 800a1ee:	f7f6 f9a7 	bl	8000540 <__aeabi_dmul>
 800a1f2:	e772      	b.n	800a0da <__ieee754_pow+0x3a>
 800a1f4:	4a51      	ldr	r2, [pc, #324]	@ (800a33c <__ieee754_pow+0x29c>)
 800a1f6:	4591      	cmp	r9, r2
 800a1f8:	d109      	bne.n	800a20e <__ieee754_pow+0x16e>
 800a1fa:	2d00      	cmp	r5, #0
 800a1fc:	db07      	blt.n	800a20e <__ieee754_pow+0x16e>
 800a1fe:	ec47 6b10 	vmov	d0, r6, r7
 800a202:	b011      	add	sp, #68	@ 0x44
 800a204:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a208:	f7ff be6e 	b.w	8009ee8 <__ieee754_sqrt>
 800a20c:	2400      	movs	r4, #0
 800a20e:	ec47 6b10 	vmov	d0, r6, r7
 800a212:	9302      	str	r3, [sp, #8]
 800a214:	f7ff fe54 	bl	8009ec0 <fabs>
 800a218:	9b02      	ldr	r3, [sp, #8]
 800a21a:	ec51 0b10 	vmov	r0, r1, d0
 800a21e:	bb53      	cbnz	r3, 800a276 <__ieee754_pow+0x1d6>
 800a220:	4b44      	ldr	r3, [pc, #272]	@ (800a334 <__ieee754_pow+0x294>)
 800a222:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800a226:	429a      	cmp	r2, r3
 800a228:	d002      	beq.n	800a230 <__ieee754_pow+0x190>
 800a22a:	f1b8 0f00 	cmp.w	r8, #0
 800a22e:	d122      	bne.n	800a276 <__ieee754_pow+0x1d6>
 800a230:	f1b9 0f00 	cmp.w	r9, #0
 800a234:	da05      	bge.n	800a242 <__ieee754_pow+0x1a2>
 800a236:	4602      	mov	r2, r0
 800a238:	460b      	mov	r3, r1
 800a23a:	2000      	movs	r0, #0
 800a23c:	493d      	ldr	r1, [pc, #244]	@ (800a334 <__ieee754_pow+0x294>)
 800a23e:	f7f6 faa9 	bl	8000794 <__aeabi_ddiv>
 800a242:	2d00      	cmp	r5, #0
 800a244:	f6bf af49 	bge.w	800a0da <__ieee754_pow+0x3a>
 800a248:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800a24c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800a250:	ea58 0804 	orrs.w	r8, r8, r4
 800a254:	d108      	bne.n	800a268 <__ieee754_pow+0x1c8>
 800a256:	4602      	mov	r2, r0
 800a258:	460b      	mov	r3, r1
 800a25a:	4610      	mov	r0, r2
 800a25c:	4619      	mov	r1, r3
 800a25e:	f7f5 ffb7 	bl	80001d0 <__aeabi_dsub>
 800a262:	4602      	mov	r2, r0
 800a264:	460b      	mov	r3, r1
 800a266:	e794      	b.n	800a192 <__ieee754_pow+0xf2>
 800a268:	2c01      	cmp	r4, #1
 800a26a:	f47f af36 	bne.w	800a0da <__ieee754_pow+0x3a>
 800a26e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a272:	4619      	mov	r1, r3
 800a274:	e731      	b.n	800a0da <__ieee754_pow+0x3a>
 800a276:	0feb      	lsrs	r3, r5, #31
 800a278:	3b01      	subs	r3, #1
 800a27a:	ea53 0204 	orrs.w	r2, r3, r4
 800a27e:	d102      	bne.n	800a286 <__ieee754_pow+0x1e6>
 800a280:	4632      	mov	r2, r6
 800a282:	463b      	mov	r3, r7
 800a284:	e7e9      	b.n	800a25a <__ieee754_pow+0x1ba>
 800a286:	3c01      	subs	r4, #1
 800a288:	431c      	orrs	r4, r3
 800a28a:	d016      	beq.n	800a2ba <__ieee754_pow+0x21a>
 800a28c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800a318 <__ieee754_pow+0x278>
 800a290:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800a294:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a298:	f240 8112 	bls.w	800a4c0 <__ieee754_pow+0x420>
 800a29c:	4b28      	ldr	r3, [pc, #160]	@ (800a340 <__ieee754_pow+0x2a0>)
 800a29e:	459a      	cmp	sl, r3
 800a2a0:	4b25      	ldr	r3, [pc, #148]	@ (800a338 <__ieee754_pow+0x298>)
 800a2a2:	d916      	bls.n	800a2d2 <__ieee754_pow+0x232>
 800a2a4:	4598      	cmp	r8, r3
 800a2a6:	d80b      	bhi.n	800a2c0 <__ieee754_pow+0x220>
 800a2a8:	f1b9 0f00 	cmp.w	r9, #0
 800a2ac:	da0b      	bge.n	800a2c6 <__ieee754_pow+0x226>
 800a2ae:	2000      	movs	r0, #0
 800a2b0:	b011      	add	sp, #68	@ 0x44
 800a2b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2b6:	f000 bceb 	b.w	800ac90 <__math_oflow>
 800a2ba:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 800a320 <__ieee754_pow+0x280>
 800a2be:	e7e7      	b.n	800a290 <__ieee754_pow+0x1f0>
 800a2c0:	f1b9 0f00 	cmp.w	r9, #0
 800a2c4:	dcf3      	bgt.n	800a2ae <__ieee754_pow+0x20e>
 800a2c6:	2000      	movs	r0, #0
 800a2c8:	b011      	add	sp, #68	@ 0x44
 800a2ca:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ce:	f000 bcd7 	b.w	800ac80 <__math_uflow>
 800a2d2:	4598      	cmp	r8, r3
 800a2d4:	d20c      	bcs.n	800a2f0 <__ieee754_pow+0x250>
 800a2d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2da:	2200      	movs	r2, #0
 800a2dc:	2300      	movs	r3, #0
 800a2de:	f7f6 fba1 	bl	8000a24 <__aeabi_dcmplt>
 800a2e2:	3800      	subs	r0, #0
 800a2e4:	bf18      	it	ne
 800a2e6:	2001      	movne	r0, #1
 800a2e8:	f1b9 0f00 	cmp.w	r9, #0
 800a2ec:	daec      	bge.n	800a2c8 <__ieee754_pow+0x228>
 800a2ee:	e7df      	b.n	800a2b0 <__ieee754_pow+0x210>
 800a2f0:	4b10      	ldr	r3, [pc, #64]	@ (800a334 <__ieee754_pow+0x294>)
 800a2f2:	4598      	cmp	r8, r3
 800a2f4:	f04f 0200 	mov.w	r2, #0
 800a2f8:	d924      	bls.n	800a344 <__ieee754_pow+0x2a4>
 800a2fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2fe:	2300      	movs	r3, #0
 800a300:	f7f6 fb90 	bl	8000a24 <__aeabi_dcmplt>
 800a304:	3800      	subs	r0, #0
 800a306:	bf18      	it	ne
 800a308:	2001      	movne	r0, #1
 800a30a:	f1b9 0f00 	cmp.w	r9, #0
 800a30e:	dccf      	bgt.n	800a2b0 <__ieee754_pow+0x210>
 800a310:	e7da      	b.n	800a2c8 <__ieee754_pow+0x228>
 800a312:	bf00      	nop
 800a314:	f3af 8000 	nop.w
 800a318:	00000000 	.word	0x00000000
 800a31c:	3ff00000 	.word	0x3ff00000
 800a320:	00000000 	.word	0x00000000
 800a324:	bff00000 	.word	0xbff00000
 800a328:	fff00000 	.word	0xfff00000
 800a32c:	7ff00000 	.word	0x7ff00000
 800a330:	433fffff 	.word	0x433fffff
 800a334:	3ff00000 	.word	0x3ff00000
 800a338:	3fefffff 	.word	0x3fefffff
 800a33c:	3fe00000 	.word	0x3fe00000
 800a340:	43f00000 	.word	0x43f00000
 800a344:	4b5a      	ldr	r3, [pc, #360]	@ (800a4b0 <__ieee754_pow+0x410>)
 800a346:	f7f5 ff43 	bl	80001d0 <__aeabi_dsub>
 800a34a:	a351      	add	r3, pc, #324	@ (adr r3, 800a490 <__ieee754_pow+0x3f0>)
 800a34c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a350:	4604      	mov	r4, r0
 800a352:	460d      	mov	r5, r1
 800a354:	f7f6 f8f4 	bl	8000540 <__aeabi_dmul>
 800a358:	a34f      	add	r3, pc, #316	@ (adr r3, 800a498 <__ieee754_pow+0x3f8>)
 800a35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a35e:	4606      	mov	r6, r0
 800a360:	460f      	mov	r7, r1
 800a362:	4620      	mov	r0, r4
 800a364:	4629      	mov	r1, r5
 800a366:	f7f6 f8eb 	bl	8000540 <__aeabi_dmul>
 800a36a:	4b52      	ldr	r3, [pc, #328]	@ (800a4b4 <__ieee754_pow+0x414>)
 800a36c:	4682      	mov	sl, r0
 800a36e:	468b      	mov	fp, r1
 800a370:	2200      	movs	r2, #0
 800a372:	4620      	mov	r0, r4
 800a374:	4629      	mov	r1, r5
 800a376:	f7f6 f8e3 	bl	8000540 <__aeabi_dmul>
 800a37a:	4602      	mov	r2, r0
 800a37c:	460b      	mov	r3, r1
 800a37e:	a148      	add	r1, pc, #288	@ (adr r1, 800a4a0 <__ieee754_pow+0x400>)
 800a380:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a384:	f7f5 ff24 	bl	80001d0 <__aeabi_dsub>
 800a388:	4622      	mov	r2, r4
 800a38a:	462b      	mov	r3, r5
 800a38c:	f7f6 f8d8 	bl	8000540 <__aeabi_dmul>
 800a390:	4602      	mov	r2, r0
 800a392:	460b      	mov	r3, r1
 800a394:	2000      	movs	r0, #0
 800a396:	4948      	ldr	r1, [pc, #288]	@ (800a4b8 <__ieee754_pow+0x418>)
 800a398:	f7f5 ff1a 	bl	80001d0 <__aeabi_dsub>
 800a39c:	4622      	mov	r2, r4
 800a39e:	4680      	mov	r8, r0
 800a3a0:	4689      	mov	r9, r1
 800a3a2:	462b      	mov	r3, r5
 800a3a4:	4620      	mov	r0, r4
 800a3a6:	4629      	mov	r1, r5
 800a3a8:	f7f6 f8ca 	bl	8000540 <__aeabi_dmul>
 800a3ac:	4602      	mov	r2, r0
 800a3ae:	460b      	mov	r3, r1
 800a3b0:	4640      	mov	r0, r8
 800a3b2:	4649      	mov	r1, r9
 800a3b4:	f7f6 f8c4 	bl	8000540 <__aeabi_dmul>
 800a3b8:	a33b      	add	r3, pc, #236	@ (adr r3, 800a4a8 <__ieee754_pow+0x408>)
 800a3ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3be:	f7f6 f8bf 	bl	8000540 <__aeabi_dmul>
 800a3c2:	4602      	mov	r2, r0
 800a3c4:	460b      	mov	r3, r1
 800a3c6:	4650      	mov	r0, sl
 800a3c8:	4659      	mov	r1, fp
 800a3ca:	f7f5 ff01 	bl	80001d0 <__aeabi_dsub>
 800a3ce:	4602      	mov	r2, r0
 800a3d0:	460b      	mov	r3, r1
 800a3d2:	4680      	mov	r8, r0
 800a3d4:	4689      	mov	r9, r1
 800a3d6:	4630      	mov	r0, r6
 800a3d8:	4639      	mov	r1, r7
 800a3da:	f7f5 fefb 	bl	80001d4 <__adddf3>
 800a3de:	2400      	movs	r4, #0
 800a3e0:	4632      	mov	r2, r6
 800a3e2:	463b      	mov	r3, r7
 800a3e4:	4620      	mov	r0, r4
 800a3e6:	460d      	mov	r5, r1
 800a3e8:	f7f5 fef2 	bl	80001d0 <__aeabi_dsub>
 800a3ec:	4602      	mov	r2, r0
 800a3ee:	460b      	mov	r3, r1
 800a3f0:	4640      	mov	r0, r8
 800a3f2:	4649      	mov	r1, r9
 800a3f4:	f7f5 feec 	bl	80001d0 <__aeabi_dsub>
 800a3f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a3fc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a400:	2300      	movs	r3, #0
 800a402:	9304      	str	r3, [sp, #16]
 800a404:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a408:	4606      	mov	r6, r0
 800a40a:	460f      	mov	r7, r1
 800a40c:	4652      	mov	r2, sl
 800a40e:	465b      	mov	r3, fp
 800a410:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a414:	f7f5 fedc 	bl	80001d0 <__aeabi_dsub>
 800a418:	4622      	mov	r2, r4
 800a41a:	462b      	mov	r3, r5
 800a41c:	f7f6 f890 	bl	8000540 <__aeabi_dmul>
 800a420:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a424:	4680      	mov	r8, r0
 800a426:	4689      	mov	r9, r1
 800a428:	4630      	mov	r0, r6
 800a42a:	4639      	mov	r1, r7
 800a42c:	f7f6 f888 	bl	8000540 <__aeabi_dmul>
 800a430:	4602      	mov	r2, r0
 800a432:	460b      	mov	r3, r1
 800a434:	4640      	mov	r0, r8
 800a436:	4649      	mov	r1, r9
 800a438:	f7f5 fecc 	bl	80001d4 <__adddf3>
 800a43c:	4652      	mov	r2, sl
 800a43e:	465b      	mov	r3, fp
 800a440:	4606      	mov	r6, r0
 800a442:	460f      	mov	r7, r1
 800a444:	4620      	mov	r0, r4
 800a446:	4629      	mov	r1, r5
 800a448:	f7f6 f87a 	bl	8000540 <__aeabi_dmul>
 800a44c:	460b      	mov	r3, r1
 800a44e:	4602      	mov	r2, r0
 800a450:	4680      	mov	r8, r0
 800a452:	4689      	mov	r9, r1
 800a454:	4630      	mov	r0, r6
 800a456:	4639      	mov	r1, r7
 800a458:	f7f5 febc 	bl	80001d4 <__adddf3>
 800a45c:	4b17      	ldr	r3, [pc, #92]	@ (800a4bc <__ieee754_pow+0x41c>)
 800a45e:	4299      	cmp	r1, r3
 800a460:	4604      	mov	r4, r0
 800a462:	460d      	mov	r5, r1
 800a464:	468a      	mov	sl, r1
 800a466:	468b      	mov	fp, r1
 800a468:	f340 82ef 	ble.w	800aa4a <__ieee754_pow+0x9aa>
 800a46c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800a470:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800a474:	4303      	orrs	r3, r0
 800a476:	f000 81e8 	beq.w	800a84a <__ieee754_pow+0x7aa>
 800a47a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a47e:	2200      	movs	r2, #0
 800a480:	2300      	movs	r3, #0
 800a482:	f7f6 facf 	bl	8000a24 <__aeabi_dcmplt>
 800a486:	3800      	subs	r0, #0
 800a488:	bf18      	it	ne
 800a48a:	2001      	movne	r0, #1
 800a48c:	e710      	b.n	800a2b0 <__ieee754_pow+0x210>
 800a48e:	bf00      	nop
 800a490:	60000000 	.word	0x60000000
 800a494:	3ff71547 	.word	0x3ff71547
 800a498:	f85ddf44 	.word	0xf85ddf44
 800a49c:	3e54ae0b 	.word	0x3e54ae0b
 800a4a0:	55555555 	.word	0x55555555
 800a4a4:	3fd55555 	.word	0x3fd55555
 800a4a8:	652b82fe 	.word	0x652b82fe
 800a4ac:	3ff71547 	.word	0x3ff71547
 800a4b0:	3ff00000 	.word	0x3ff00000
 800a4b4:	3fd00000 	.word	0x3fd00000
 800a4b8:	3fe00000 	.word	0x3fe00000
 800a4bc:	408fffff 	.word	0x408fffff
 800a4c0:	4bd5      	ldr	r3, [pc, #852]	@ (800a818 <__ieee754_pow+0x778>)
 800a4c2:	402b      	ands	r3, r5
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	b92b      	cbnz	r3, 800a4d4 <__ieee754_pow+0x434>
 800a4c8:	4bd4      	ldr	r3, [pc, #848]	@ (800a81c <__ieee754_pow+0x77c>)
 800a4ca:	f7f6 f839 	bl	8000540 <__aeabi_dmul>
 800a4ce:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800a4d2:	468b      	mov	fp, r1
 800a4d4:	ea4f 532b 	mov.w	r3, fp, asr #20
 800a4d8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a4dc:	4413      	add	r3, r2
 800a4de:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4e0:	4bcf      	ldr	r3, [pc, #828]	@ (800a820 <__ieee754_pow+0x780>)
 800a4e2:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800a4e6:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800a4ea:	459b      	cmp	fp, r3
 800a4ec:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a4f0:	dd08      	ble.n	800a504 <__ieee754_pow+0x464>
 800a4f2:	4bcc      	ldr	r3, [pc, #816]	@ (800a824 <__ieee754_pow+0x784>)
 800a4f4:	459b      	cmp	fp, r3
 800a4f6:	f340 81a5 	ble.w	800a844 <__ieee754_pow+0x7a4>
 800a4fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a4fc:	3301      	adds	r3, #1
 800a4fe:	930a      	str	r3, [sp, #40]	@ 0x28
 800a500:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800a504:	f04f 0a00 	mov.w	sl, #0
 800a508:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800a50c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a50e:	4bc6      	ldr	r3, [pc, #792]	@ (800a828 <__ieee754_pow+0x788>)
 800a510:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a514:	ed93 7b00 	vldr	d7, [r3]
 800a518:	4629      	mov	r1, r5
 800a51a:	ec53 2b17 	vmov	r2, r3, d7
 800a51e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a522:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a526:	f7f5 fe53 	bl	80001d0 <__aeabi_dsub>
 800a52a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a52e:	4606      	mov	r6, r0
 800a530:	460f      	mov	r7, r1
 800a532:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a536:	f7f5 fe4d 	bl	80001d4 <__adddf3>
 800a53a:	4602      	mov	r2, r0
 800a53c:	460b      	mov	r3, r1
 800a53e:	2000      	movs	r0, #0
 800a540:	49ba      	ldr	r1, [pc, #744]	@ (800a82c <__ieee754_pow+0x78c>)
 800a542:	f7f6 f927 	bl	8000794 <__aeabi_ddiv>
 800a546:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800a54a:	4602      	mov	r2, r0
 800a54c:	460b      	mov	r3, r1
 800a54e:	4630      	mov	r0, r6
 800a550:	4639      	mov	r1, r7
 800a552:	f7f5 fff5 	bl	8000540 <__aeabi_dmul>
 800a556:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a55a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800a55e:	106d      	asrs	r5, r5, #1
 800a560:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800a564:	f04f 0b00 	mov.w	fp, #0
 800a568:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800a56c:	4661      	mov	r1, ip
 800a56e:	2200      	movs	r2, #0
 800a570:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800a574:	4658      	mov	r0, fp
 800a576:	46e1      	mov	r9, ip
 800a578:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800a57c:	4614      	mov	r4, r2
 800a57e:	461d      	mov	r5, r3
 800a580:	f7f5 ffde 	bl	8000540 <__aeabi_dmul>
 800a584:	4602      	mov	r2, r0
 800a586:	460b      	mov	r3, r1
 800a588:	4630      	mov	r0, r6
 800a58a:	4639      	mov	r1, r7
 800a58c:	f7f5 fe20 	bl	80001d0 <__aeabi_dsub>
 800a590:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a594:	4606      	mov	r6, r0
 800a596:	460f      	mov	r7, r1
 800a598:	4620      	mov	r0, r4
 800a59a:	4629      	mov	r1, r5
 800a59c:	f7f5 fe18 	bl	80001d0 <__aeabi_dsub>
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	460b      	mov	r3, r1
 800a5a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a5a8:	f7f5 fe12 	bl	80001d0 <__aeabi_dsub>
 800a5ac:	465a      	mov	r2, fp
 800a5ae:	464b      	mov	r3, r9
 800a5b0:	f7f5 ffc6 	bl	8000540 <__aeabi_dmul>
 800a5b4:	4602      	mov	r2, r0
 800a5b6:	460b      	mov	r3, r1
 800a5b8:	4630      	mov	r0, r6
 800a5ba:	4639      	mov	r1, r7
 800a5bc:	f7f5 fe08 	bl	80001d0 <__aeabi_dsub>
 800a5c0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a5c4:	f7f5 ffbc 	bl	8000540 <__aeabi_dmul>
 800a5c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5cc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a5d0:	4610      	mov	r0, r2
 800a5d2:	4619      	mov	r1, r3
 800a5d4:	f7f5 ffb4 	bl	8000540 <__aeabi_dmul>
 800a5d8:	a37d      	add	r3, pc, #500	@ (adr r3, 800a7d0 <__ieee754_pow+0x730>)
 800a5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5de:	4604      	mov	r4, r0
 800a5e0:	460d      	mov	r5, r1
 800a5e2:	f7f5 ffad 	bl	8000540 <__aeabi_dmul>
 800a5e6:	a37c      	add	r3, pc, #496	@ (adr r3, 800a7d8 <__ieee754_pow+0x738>)
 800a5e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ec:	f7f5 fdf2 	bl	80001d4 <__adddf3>
 800a5f0:	4622      	mov	r2, r4
 800a5f2:	462b      	mov	r3, r5
 800a5f4:	f7f5 ffa4 	bl	8000540 <__aeabi_dmul>
 800a5f8:	a379      	add	r3, pc, #484	@ (adr r3, 800a7e0 <__ieee754_pow+0x740>)
 800a5fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5fe:	f7f5 fde9 	bl	80001d4 <__adddf3>
 800a602:	4622      	mov	r2, r4
 800a604:	462b      	mov	r3, r5
 800a606:	f7f5 ff9b 	bl	8000540 <__aeabi_dmul>
 800a60a:	a377      	add	r3, pc, #476	@ (adr r3, 800a7e8 <__ieee754_pow+0x748>)
 800a60c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a610:	f7f5 fde0 	bl	80001d4 <__adddf3>
 800a614:	4622      	mov	r2, r4
 800a616:	462b      	mov	r3, r5
 800a618:	f7f5 ff92 	bl	8000540 <__aeabi_dmul>
 800a61c:	a374      	add	r3, pc, #464	@ (adr r3, 800a7f0 <__ieee754_pow+0x750>)
 800a61e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a622:	f7f5 fdd7 	bl	80001d4 <__adddf3>
 800a626:	4622      	mov	r2, r4
 800a628:	462b      	mov	r3, r5
 800a62a:	f7f5 ff89 	bl	8000540 <__aeabi_dmul>
 800a62e:	a372      	add	r3, pc, #456	@ (adr r3, 800a7f8 <__ieee754_pow+0x758>)
 800a630:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a634:	f7f5 fdce 	bl	80001d4 <__adddf3>
 800a638:	4622      	mov	r2, r4
 800a63a:	4606      	mov	r6, r0
 800a63c:	460f      	mov	r7, r1
 800a63e:	462b      	mov	r3, r5
 800a640:	4620      	mov	r0, r4
 800a642:	4629      	mov	r1, r5
 800a644:	f7f5 ff7c 	bl	8000540 <__aeabi_dmul>
 800a648:	4602      	mov	r2, r0
 800a64a:	460b      	mov	r3, r1
 800a64c:	4630      	mov	r0, r6
 800a64e:	4639      	mov	r1, r7
 800a650:	f7f5 ff76 	bl	8000540 <__aeabi_dmul>
 800a654:	465a      	mov	r2, fp
 800a656:	4604      	mov	r4, r0
 800a658:	460d      	mov	r5, r1
 800a65a:	464b      	mov	r3, r9
 800a65c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a660:	f7f5 fdb8 	bl	80001d4 <__adddf3>
 800a664:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a668:	f7f5 ff6a 	bl	8000540 <__aeabi_dmul>
 800a66c:	4622      	mov	r2, r4
 800a66e:	462b      	mov	r3, r5
 800a670:	f7f5 fdb0 	bl	80001d4 <__adddf3>
 800a674:	465a      	mov	r2, fp
 800a676:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a67a:	464b      	mov	r3, r9
 800a67c:	4658      	mov	r0, fp
 800a67e:	4649      	mov	r1, r9
 800a680:	f7f5 ff5e 	bl	8000540 <__aeabi_dmul>
 800a684:	4b6a      	ldr	r3, [pc, #424]	@ (800a830 <__ieee754_pow+0x790>)
 800a686:	2200      	movs	r2, #0
 800a688:	4606      	mov	r6, r0
 800a68a:	460f      	mov	r7, r1
 800a68c:	f7f5 fda2 	bl	80001d4 <__adddf3>
 800a690:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a694:	f7f5 fd9e 	bl	80001d4 <__adddf3>
 800a698:	46d8      	mov	r8, fp
 800a69a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800a69e:	460d      	mov	r5, r1
 800a6a0:	465a      	mov	r2, fp
 800a6a2:	460b      	mov	r3, r1
 800a6a4:	4640      	mov	r0, r8
 800a6a6:	4649      	mov	r1, r9
 800a6a8:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800a6ac:	f7f5 ff48 	bl	8000540 <__aeabi_dmul>
 800a6b0:	465c      	mov	r4, fp
 800a6b2:	4680      	mov	r8, r0
 800a6b4:	4689      	mov	r9, r1
 800a6b6:	4b5e      	ldr	r3, [pc, #376]	@ (800a830 <__ieee754_pow+0x790>)
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	4620      	mov	r0, r4
 800a6bc:	4629      	mov	r1, r5
 800a6be:	f7f5 fd87 	bl	80001d0 <__aeabi_dsub>
 800a6c2:	4632      	mov	r2, r6
 800a6c4:	463b      	mov	r3, r7
 800a6c6:	f7f5 fd83 	bl	80001d0 <__aeabi_dsub>
 800a6ca:	4602      	mov	r2, r0
 800a6cc:	460b      	mov	r3, r1
 800a6ce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a6d2:	f7f5 fd7d 	bl	80001d0 <__aeabi_dsub>
 800a6d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6da:	f7f5 ff31 	bl	8000540 <__aeabi_dmul>
 800a6de:	4622      	mov	r2, r4
 800a6e0:	4606      	mov	r6, r0
 800a6e2:	460f      	mov	r7, r1
 800a6e4:	462b      	mov	r3, r5
 800a6e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6ea:	f7f5 ff29 	bl	8000540 <__aeabi_dmul>
 800a6ee:	4602      	mov	r2, r0
 800a6f0:	460b      	mov	r3, r1
 800a6f2:	4630      	mov	r0, r6
 800a6f4:	4639      	mov	r1, r7
 800a6f6:	f7f5 fd6d 	bl	80001d4 <__adddf3>
 800a6fa:	4606      	mov	r6, r0
 800a6fc:	460f      	mov	r7, r1
 800a6fe:	4602      	mov	r2, r0
 800a700:	460b      	mov	r3, r1
 800a702:	4640      	mov	r0, r8
 800a704:	4649      	mov	r1, r9
 800a706:	f7f5 fd65 	bl	80001d4 <__adddf3>
 800a70a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800a70e:	a33c      	add	r3, pc, #240	@ (adr r3, 800a800 <__ieee754_pow+0x760>)
 800a710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a714:	4658      	mov	r0, fp
 800a716:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800a71a:	460d      	mov	r5, r1
 800a71c:	f7f5 ff10 	bl	8000540 <__aeabi_dmul>
 800a720:	465c      	mov	r4, fp
 800a722:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a726:	4642      	mov	r2, r8
 800a728:	464b      	mov	r3, r9
 800a72a:	4620      	mov	r0, r4
 800a72c:	4629      	mov	r1, r5
 800a72e:	f7f5 fd4f 	bl	80001d0 <__aeabi_dsub>
 800a732:	4602      	mov	r2, r0
 800a734:	460b      	mov	r3, r1
 800a736:	4630      	mov	r0, r6
 800a738:	4639      	mov	r1, r7
 800a73a:	f7f5 fd49 	bl	80001d0 <__aeabi_dsub>
 800a73e:	a332      	add	r3, pc, #200	@ (adr r3, 800a808 <__ieee754_pow+0x768>)
 800a740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a744:	f7f5 fefc 	bl	8000540 <__aeabi_dmul>
 800a748:	a331      	add	r3, pc, #196	@ (adr r3, 800a810 <__ieee754_pow+0x770>)
 800a74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a74e:	4606      	mov	r6, r0
 800a750:	460f      	mov	r7, r1
 800a752:	4620      	mov	r0, r4
 800a754:	4629      	mov	r1, r5
 800a756:	f7f5 fef3 	bl	8000540 <__aeabi_dmul>
 800a75a:	4602      	mov	r2, r0
 800a75c:	460b      	mov	r3, r1
 800a75e:	4630      	mov	r0, r6
 800a760:	4639      	mov	r1, r7
 800a762:	f7f5 fd37 	bl	80001d4 <__adddf3>
 800a766:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a768:	4b32      	ldr	r3, [pc, #200]	@ (800a834 <__ieee754_pow+0x794>)
 800a76a:	4413      	add	r3, r2
 800a76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a770:	f7f5 fd30 	bl	80001d4 <__adddf3>
 800a774:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a778:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a77a:	f7f5 fe77 	bl	800046c <__aeabi_i2d>
 800a77e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a780:	4b2d      	ldr	r3, [pc, #180]	@ (800a838 <__ieee754_pow+0x798>)
 800a782:	4413      	add	r3, r2
 800a784:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a788:	4606      	mov	r6, r0
 800a78a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a78e:	460f      	mov	r7, r1
 800a790:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a794:	f7f5 fd1e 	bl	80001d4 <__adddf3>
 800a798:	4642      	mov	r2, r8
 800a79a:	464b      	mov	r3, r9
 800a79c:	f7f5 fd1a 	bl	80001d4 <__adddf3>
 800a7a0:	4632      	mov	r2, r6
 800a7a2:	463b      	mov	r3, r7
 800a7a4:	f7f5 fd16 	bl	80001d4 <__adddf3>
 800a7a8:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800a7ac:	4632      	mov	r2, r6
 800a7ae:	463b      	mov	r3, r7
 800a7b0:	4658      	mov	r0, fp
 800a7b2:	460d      	mov	r5, r1
 800a7b4:	f7f5 fd0c 	bl	80001d0 <__aeabi_dsub>
 800a7b8:	4642      	mov	r2, r8
 800a7ba:	464b      	mov	r3, r9
 800a7bc:	f7f5 fd08 	bl	80001d0 <__aeabi_dsub>
 800a7c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7c4:	f7f5 fd04 	bl	80001d0 <__aeabi_dsub>
 800a7c8:	465c      	mov	r4, fp
 800a7ca:	4602      	mov	r2, r0
 800a7cc:	e036      	b.n	800a83c <__ieee754_pow+0x79c>
 800a7ce:	bf00      	nop
 800a7d0:	4a454eef 	.word	0x4a454eef
 800a7d4:	3fca7e28 	.word	0x3fca7e28
 800a7d8:	93c9db65 	.word	0x93c9db65
 800a7dc:	3fcd864a 	.word	0x3fcd864a
 800a7e0:	a91d4101 	.word	0xa91d4101
 800a7e4:	3fd17460 	.word	0x3fd17460
 800a7e8:	518f264d 	.word	0x518f264d
 800a7ec:	3fd55555 	.word	0x3fd55555
 800a7f0:	db6fabff 	.word	0xdb6fabff
 800a7f4:	3fdb6db6 	.word	0x3fdb6db6
 800a7f8:	33333303 	.word	0x33333303
 800a7fc:	3fe33333 	.word	0x3fe33333
 800a800:	e0000000 	.word	0xe0000000
 800a804:	3feec709 	.word	0x3feec709
 800a808:	dc3a03fd 	.word	0xdc3a03fd
 800a80c:	3feec709 	.word	0x3feec709
 800a810:	145b01f5 	.word	0x145b01f5
 800a814:	be3e2fe0 	.word	0xbe3e2fe0
 800a818:	7ff00000 	.word	0x7ff00000
 800a81c:	43400000 	.word	0x43400000
 800a820:	0003988e 	.word	0x0003988e
 800a824:	000bb679 	.word	0x000bb679
 800a828:	0800ad90 	.word	0x0800ad90
 800a82c:	3ff00000 	.word	0x3ff00000
 800a830:	40080000 	.word	0x40080000
 800a834:	0800ad70 	.word	0x0800ad70
 800a838:	0800ad80 	.word	0x0800ad80
 800a83c:	460b      	mov	r3, r1
 800a83e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a842:	e5d7      	b.n	800a3f4 <__ieee754_pow+0x354>
 800a844:	f04f 0a01 	mov.w	sl, #1
 800a848:	e65e      	b.n	800a508 <__ieee754_pow+0x468>
 800a84a:	a3b4      	add	r3, pc, #720	@ (adr r3, 800ab1c <__ieee754_pow+0xa7c>)
 800a84c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a850:	4630      	mov	r0, r6
 800a852:	4639      	mov	r1, r7
 800a854:	f7f5 fcbe 	bl	80001d4 <__adddf3>
 800a858:	4642      	mov	r2, r8
 800a85a:	e9cd 0100 	strd	r0, r1, [sp]
 800a85e:	464b      	mov	r3, r9
 800a860:	4620      	mov	r0, r4
 800a862:	4629      	mov	r1, r5
 800a864:	f7f5 fcb4 	bl	80001d0 <__aeabi_dsub>
 800a868:	4602      	mov	r2, r0
 800a86a:	460b      	mov	r3, r1
 800a86c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a870:	f7f6 f8f6 	bl	8000a60 <__aeabi_dcmpgt>
 800a874:	2800      	cmp	r0, #0
 800a876:	f47f ae00 	bne.w	800a47a <__ieee754_pow+0x3da>
 800a87a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800a87e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a882:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800a886:	fa43 fa0a 	asr.w	sl, r3, sl
 800a88a:	44da      	add	sl, fp
 800a88c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800a890:	489d      	ldr	r0, [pc, #628]	@ (800ab08 <__ieee754_pow+0xa68>)
 800a892:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800a896:	4108      	asrs	r0, r1
 800a898:	ea00 030a 	and.w	r3, r0, sl
 800a89c:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800a8a0:	f1c1 0114 	rsb	r1, r1, #20
 800a8a4:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800a8a8:	fa4a fa01 	asr.w	sl, sl, r1
 800a8ac:	f1bb 0f00 	cmp.w	fp, #0
 800a8b0:	4640      	mov	r0, r8
 800a8b2:	4649      	mov	r1, r9
 800a8b4:	f04f 0200 	mov.w	r2, #0
 800a8b8:	bfb8      	it	lt
 800a8ba:	f1ca 0a00 	rsblt	sl, sl, #0
 800a8be:	f7f5 fc87 	bl	80001d0 <__aeabi_dsub>
 800a8c2:	4680      	mov	r8, r0
 800a8c4:	4689      	mov	r9, r1
 800a8c6:	4632      	mov	r2, r6
 800a8c8:	463b      	mov	r3, r7
 800a8ca:	4640      	mov	r0, r8
 800a8cc:	4649      	mov	r1, r9
 800a8ce:	f7f5 fc81 	bl	80001d4 <__adddf3>
 800a8d2:	2400      	movs	r4, #0
 800a8d4:	a37c      	add	r3, pc, #496	@ (adr r3, 800aac8 <__ieee754_pow+0xa28>)
 800a8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8da:	4620      	mov	r0, r4
 800a8dc:	460d      	mov	r5, r1
 800a8de:	f7f5 fe2f 	bl	8000540 <__aeabi_dmul>
 800a8e2:	4642      	mov	r2, r8
 800a8e4:	e9cd 0100 	strd	r0, r1, [sp]
 800a8e8:	464b      	mov	r3, r9
 800a8ea:	4620      	mov	r0, r4
 800a8ec:	4629      	mov	r1, r5
 800a8ee:	f7f5 fc6f 	bl	80001d0 <__aeabi_dsub>
 800a8f2:	4602      	mov	r2, r0
 800a8f4:	460b      	mov	r3, r1
 800a8f6:	4630      	mov	r0, r6
 800a8f8:	4639      	mov	r1, r7
 800a8fa:	f7f5 fc69 	bl	80001d0 <__aeabi_dsub>
 800a8fe:	a374      	add	r3, pc, #464	@ (adr r3, 800aad0 <__ieee754_pow+0xa30>)
 800a900:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a904:	f7f5 fe1c 	bl	8000540 <__aeabi_dmul>
 800a908:	a373      	add	r3, pc, #460	@ (adr r3, 800aad8 <__ieee754_pow+0xa38>)
 800a90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a90e:	4680      	mov	r8, r0
 800a910:	4689      	mov	r9, r1
 800a912:	4620      	mov	r0, r4
 800a914:	4629      	mov	r1, r5
 800a916:	f7f5 fe13 	bl	8000540 <__aeabi_dmul>
 800a91a:	4602      	mov	r2, r0
 800a91c:	460b      	mov	r3, r1
 800a91e:	4640      	mov	r0, r8
 800a920:	4649      	mov	r1, r9
 800a922:	f7f5 fc57 	bl	80001d4 <__adddf3>
 800a926:	4604      	mov	r4, r0
 800a928:	460d      	mov	r5, r1
 800a92a:	4602      	mov	r2, r0
 800a92c:	460b      	mov	r3, r1
 800a92e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a932:	f7f5 fc4f 	bl	80001d4 <__adddf3>
 800a936:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a93a:	4680      	mov	r8, r0
 800a93c:	4689      	mov	r9, r1
 800a93e:	f7f5 fc47 	bl	80001d0 <__aeabi_dsub>
 800a942:	4602      	mov	r2, r0
 800a944:	460b      	mov	r3, r1
 800a946:	4620      	mov	r0, r4
 800a948:	4629      	mov	r1, r5
 800a94a:	f7f5 fc41 	bl	80001d0 <__aeabi_dsub>
 800a94e:	4642      	mov	r2, r8
 800a950:	4606      	mov	r6, r0
 800a952:	460f      	mov	r7, r1
 800a954:	464b      	mov	r3, r9
 800a956:	4640      	mov	r0, r8
 800a958:	4649      	mov	r1, r9
 800a95a:	f7f5 fdf1 	bl	8000540 <__aeabi_dmul>
 800a95e:	a360      	add	r3, pc, #384	@ (adr r3, 800aae0 <__ieee754_pow+0xa40>)
 800a960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a964:	4604      	mov	r4, r0
 800a966:	460d      	mov	r5, r1
 800a968:	f7f5 fdea 	bl	8000540 <__aeabi_dmul>
 800a96c:	a35e      	add	r3, pc, #376	@ (adr r3, 800aae8 <__ieee754_pow+0xa48>)
 800a96e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a972:	f7f5 fc2d 	bl	80001d0 <__aeabi_dsub>
 800a976:	4622      	mov	r2, r4
 800a978:	462b      	mov	r3, r5
 800a97a:	f7f5 fde1 	bl	8000540 <__aeabi_dmul>
 800a97e:	a35c      	add	r3, pc, #368	@ (adr r3, 800aaf0 <__ieee754_pow+0xa50>)
 800a980:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a984:	f7f5 fc26 	bl	80001d4 <__adddf3>
 800a988:	4622      	mov	r2, r4
 800a98a:	462b      	mov	r3, r5
 800a98c:	f7f5 fdd8 	bl	8000540 <__aeabi_dmul>
 800a990:	a359      	add	r3, pc, #356	@ (adr r3, 800aaf8 <__ieee754_pow+0xa58>)
 800a992:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a996:	f7f5 fc1b 	bl	80001d0 <__aeabi_dsub>
 800a99a:	4622      	mov	r2, r4
 800a99c:	462b      	mov	r3, r5
 800a99e:	f7f5 fdcf 	bl	8000540 <__aeabi_dmul>
 800a9a2:	a357      	add	r3, pc, #348	@ (adr r3, 800ab00 <__ieee754_pow+0xa60>)
 800a9a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a8:	f7f5 fc14 	bl	80001d4 <__adddf3>
 800a9ac:	4622      	mov	r2, r4
 800a9ae:	462b      	mov	r3, r5
 800a9b0:	f7f5 fdc6 	bl	8000540 <__aeabi_dmul>
 800a9b4:	4602      	mov	r2, r0
 800a9b6:	460b      	mov	r3, r1
 800a9b8:	4640      	mov	r0, r8
 800a9ba:	4649      	mov	r1, r9
 800a9bc:	f7f5 fc08 	bl	80001d0 <__aeabi_dsub>
 800a9c0:	4604      	mov	r4, r0
 800a9c2:	460d      	mov	r5, r1
 800a9c4:	4602      	mov	r2, r0
 800a9c6:	460b      	mov	r3, r1
 800a9c8:	4640      	mov	r0, r8
 800a9ca:	4649      	mov	r1, r9
 800a9cc:	f7f5 fdb8 	bl	8000540 <__aeabi_dmul>
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	e9cd 0100 	strd	r0, r1, [sp]
 800a9d6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a9da:	4620      	mov	r0, r4
 800a9dc:	4629      	mov	r1, r5
 800a9de:	f7f5 fbf7 	bl	80001d0 <__aeabi_dsub>
 800a9e2:	4602      	mov	r2, r0
 800a9e4:	460b      	mov	r3, r1
 800a9e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a9ea:	f7f5 fed3 	bl	8000794 <__aeabi_ddiv>
 800a9ee:	4632      	mov	r2, r6
 800a9f0:	4604      	mov	r4, r0
 800a9f2:	460d      	mov	r5, r1
 800a9f4:	463b      	mov	r3, r7
 800a9f6:	4640      	mov	r0, r8
 800a9f8:	4649      	mov	r1, r9
 800a9fa:	f7f5 fda1 	bl	8000540 <__aeabi_dmul>
 800a9fe:	4632      	mov	r2, r6
 800aa00:	463b      	mov	r3, r7
 800aa02:	f7f5 fbe7 	bl	80001d4 <__adddf3>
 800aa06:	4602      	mov	r2, r0
 800aa08:	460b      	mov	r3, r1
 800aa0a:	4620      	mov	r0, r4
 800aa0c:	4629      	mov	r1, r5
 800aa0e:	f7f5 fbdf 	bl	80001d0 <__aeabi_dsub>
 800aa12:	4642      	mov	r2, r8
 800aa14:	464b      	mov	r3, r9
 800aa16:	f7f5 fbdb 	bl	80001d0 <__aeabi_dsub>
 800aa1a:	460b      	mov	r3, r1
 800aa1c:	4602      	mov	r2, r0
 800aa1e:	493b      	ldr	r1, [pc, #236]	@ (800ab0c <__ieee754_pow+0xa6c>)
 800aa20:	2000      	movs	r0, #0
 800aa22:	f7f5 fbd5 	bl	80001d0 <__aeabi_dsub>
 800aa26:	ec41 0b10 	vmov	d0, r0, r1
 800aa2a:	ee10 3a90 	vmov	r3, s1
 800aa2e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800aa32:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aa36:	da30      	bge.n	800aa9a <__ieee754_pow+0x9fa>
 800aa38:	4650      	mov	r0, sl
 800aa3a:	f000 f875 	bl	800ab28 <scalbn>
 800aa3e:	ec51 0b10 	vmov	r0, r1, d0
 800aa42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aa46:	f7ff bbd2 	b.w	800a1ee <__ieee754_pow+0x14e>
 800aa4a:	4c31      	ldr	r4, [pc, #196]	@ (800ab10 <__ieee754_pow+0xa70>)
 800aa4c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800aa50:	42a3      	cmp	r3, r4
 800aa52:	d91a      	bls.n	800aa8a <__ieee754_pow+0x9ea>
 800aa54:	4b2f      	ldr	r3, [pc, #188]	@ (800ab14 <__ieee754_pow+0xa74>)
 800aa56:	440b      	add	r3, r1
 800aa58:	4303      	orrs	r3, r0
 800aa5a:	d009      	beq.n	800aa70 <__ieee754_pow+0x9d0>
 800aa5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa60:	2200      	movs	r2, #0
 800aa62:	2300      	movs	r3, #0
 800aa64:	f7f5 ffde 	bl	8000a24 <__aeabi_dcmplt>
 800aa68:	3800      	subs	r0, #0
 800aa6a:	bf18      	it	ne
 800aa6c:	2001      	movne	r0, #1
 800aa6e:	e42b      	b.n	800a2c8 <__ieee754_pow+0x228>
 800aa70:	4642      	mov	r2, r8
 800aa72:	464b      	mov	r3, r9
 800aa74:	f7f5 fbac 	bl	80001d0 <__aeabi_dsub>
 800aa78:	4632      	mov	r2, r6
 800aa7a:	463b      	mov	r3, r7
 800aa7c:	f7f5 ffe6 	bl	8000a4c <__aeabi_dcmpge>
 800aa80:	2800      	cmp	r0, #0
 800aa82:	d1eb      	bne.n	800aa5c <__ieee754_pow+0x9bc>
 800aa84:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800ab24 <__ieee754_pow+0xa84>
 800aa88:	e6f7      	b.n	800a87a <__ieee754_pow+0x7da>
 800aa8a:	469a      	mov	sl, r3
 800aa8c:	4b22      	ldr	r3, [pc, #136]	@ (800ab18 <__ieee754_pow+0xa78>)
 800aa8e:	459a      	cmp	sl, r3
 800aa90:	f63f aef3 	bhi.w	800a87a <__ieee754_pow+0x7da>
 800aa94:	f8dd a010 	ldr.w	sl, [sp, #16]
 800aa98:	e715      	b.n	800a8c6 <__ieee754_pow+0x826>
 800aa9a:	ec51 0b10 	vmov	r0, r1, d0
 800aa9e:	4619      	mov	r1, r3
 800aaa0:	e7cf      	b.n	800aa42 <__ieee754_pow+0x9a2>
 800aaa2:	491a      	ldr	r1, [pc, #104]	@ (800ab0c <__ieee754_pow+0xa6c>)
 800aaa4:	2000      	movs	r0, #0
 800aaa6:	f7ff bb18 	b.w	800a0da <__ieee754_pow+0x3a>
 800aaaa:	2000      	movs	r0, #0
 800aaac:	2100      	movs	r1, #0
 800aaae:	f7ff bb14 	b.w	800a0da <__ieee754_pow+0x3a>
 800aab2:	4630      	mov	r0, r6
 800aab4:	4639      	mov	r1, r7
 800aab6:	f7ff bb10 	b.w	800a0da <__ieee754_pow+0x3a>
 800aaba:	460c      	mov	r4, r1
 800aabc:	f7ff bb5e 	b.w	800a17c <__ieee754_pow+0xdc>
 800aac0:	2400      	movs	r4, #0
 800aac2:	f7ff bb49 	b.w	800a158 <__ieee754_pow+0xb8>
 800aac6:	bf00      	nop
 800aac8:	00000000 	.word	0x00000000
 800aacc:	3fe62e43 	.word	0x3fe62e43
 800aad0:	fefa39ef 	.word	0xfefa39ef
 800aad4:	3fe62e42 	.word	0x3fe62e42
 800aad8:	0ca86c39 	.word	0x0ca86c39
 800aadc:	be205c61 	.word	0xbe205c61
 800aae0:	72bea4d0 	.word	0x72bea4d0
 800aae4:	3e663769 	.word	0x3e663769
 800aae8:	c5d26bf1 	.word	0xc5d26bf1
 800aaec:	3ebbbd41 	.word	0x3ebbbd41
 800aaf0:	af25de2c 	.word	0xaf25de2c
 800aaf4:	3f11566a 	.word	0x3f11566a
 800aaf8:	16bebd93 	.word	0x16bebd93
 800aafc:	3f66c16c 	.word	0x3f66c16c
 800ab00:	5555553e 	.word	0x5555553e
 800ab04:	3fc55555 	.word	0x3fc55555
 800ab08:	fff00000 	.word	0xfff00000
 800ab0c:	3ff00000 	.word	0x3ff00000
 800ab10:	4090cbff 	.word	0x4090cbff
 800ab14:	3f6f3400 	.word	0x3f6f3400
 800ab18:	3fe00000 	.word	0x3fe00000
 800ab1c:	652b82fe 	.word	0x652b82fe
 800ab20:	3c971547 	.word	0x3c971547
 800ab24:	4090cc00 	.word	0x4090cc00

0800ab28 <scalbn>:
 800ab28:	b570      	push	{r4, r5, r6, lr}
 800ab2a:	ec55 4b10 	vmov	r4, r5, d0
 800ab2e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ab32:	4606      	mov	r6, r0
 800ab34:	462b      	mov	r3, r5
 800ab36:	b991      	cbnz	r1, 800ab5e <scalbn+0x36>
 800ab38:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ab3c:	4323      	orrs	r3, r4
 800ab3e:	d03d      	beq.n	800abbc <scalbn+0x94>
 800ab40:	4b35      	ldr	r3, [pc, #212]	@ (800ac18 <scalbn+0xf0>)
 800ab42:	4620      	mov	r0, r4
 800ab44:	4629      	mov	r1, r5
 800ab46:	2200      	movs	r2, #0
 800ab48:	f7f5 fcfa 	bl	8000540 <__aeabi_dmul>
 800ab4c:	4b33      	ldr	r3, [pc, #204]	@ (800ac1c <scalbn+0xf4>)
 800ab4e:	429e      	cmp	r6, r3
 800ab50:	4604      	mov	r4, r0
 800ab52:	460d      	mov	r5, r1
 800ab54:	da0f      	bge.n	800ab76 <scalbn+0x4e>
 800ab56:	a328      	add	r3, pc, #160	@ (adr r3, 800abf8 <scalbn+0xd0>)
 800ab58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab5c:	e01e      	b.n	800ab9c <scalbn+0x74>
 800ab5e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800ab62:	4291      	cmp	r1, r2
 800ab64:	d10b      	bne.n	800ab7e <scalbn+0x56>
 800ab66:	4622      	mov	r2, r4
 800ab68:	4620      	mov	r0, r4
 800ab6a:	4629      	mov	r1, r5
 800ab6c:	f7f5 fb32 	bl	80001d4 <__adddf3>
 800ab70:	4604      	mov	r4, r0
 800ab72:	460d      	mov	r5, r1
 800ab74:	e022      	b.n	800abbc <scalbn+0x94>
 800ab76:	460b      	mov	r3, r1
 800ab78:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ab7c:	3936      	subs	r1, #54	@ 0x36
 800ab7e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800ab82:	4296      	cmp	r6, r2
 800ab84:	dd0d      	ble.n	800aba2 <scalbn+0x7a>
 800ab86:	2d00      	cmp	r5, #0
 800ab88:	a11d      	add	r1, pc, #116	@ (adr r1, 800ac00 <scalbn+0xd8>)
 800ab8a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab8e:	da02      	bge.n	800ab96 <scalbn+0x6e>
 800ab90:	a11d      	add	r1, pc, #116	@ (adr r1, 800ac08 <scalbn+0xe0>)
 800ab92:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab96:	a31a      	add	r3, pc, #104	@ (adr r3, 800ac00 <scalbn+0xd8>)
 800ab98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab9c:	f7f5 fcd0 	bl	8000540 <__aeabi_dmul>
 800aba0:	e7e6      	b.n	800ab70 <scalbn+0x48>
 800aba2:	1872      	adds	r2, r6, r1
 800aba4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800aba8:	428a      	cmp	r2, r1
 800abaa:	dcec      	bgt.n	800ab86 <scalbn+0x5e>
 800abac:	2a00      	cmp	r2, #0
 800abae:	dd08      	ble.n	800abc2 <scalbn+0x9a>
 800abb0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800abb4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800abb8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800abbc:	ec45 4b10 	vmov	d0, r4, r5
 800abc0:	bd70      	pop	{r4, r5, r6, pc}
 800abc2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800abc6:	da08      	bge.n	800abda <scalbn+0xb2>
 800abc8:	2d00      	cmp	r5, #0
 800abca:	a10b      	add	r1, pc, #44	@ (adr r1, 800abf8 <scalbn+0xd0>)
 800abcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abd0:	dac1      	bge.n	800ab56 <scalbn+0x2e>
 800abd2:	a10f      	add	r1, pc, #60	@ (adr r1, 800ac10 <scalbn+0xe8>)
 800abd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abd8:	e7bd      	b.n	800ab56 <scalbn+0x2e>
 800abda:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800abde:	3236      	adds	r2, #54	@ 0x36
 800abe0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800abe4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800abe8:	4620      	mov	r0, r4
 800abea:	4b0d      	ldr	r3, [pc, #52]	@ (800ac20 <scalbn+0xf8>)
 800abec:	4629      	mov	r1, r5
 800abee:	2200      	movs	r2, #0
 800abf0:	e7d4      	b.n	800ab9c <scalbn+0x74>
 800abf2:	bf00      	nop
 800abf4:	f3af 8000 	nop.w
 800abf8:	c2f8f359 	.word	0xc2f8f359
 800abfc:	01a56e1f 	.word	0x01a56e1f
 800ac00:	8800759c 	.word	0x8800759c
 800ac04:	7e37e43c 	.word	0x7e37e43c
 800ac08:	8800759c 	.word	0x8800759c
 800ac0c:	fe37e43c 	.word	0xfe37e43c
 800ac10:	c2f8f359 	.word	0xc2f8f359
 800ac14:	81a56e1f 	.word	0x81a56e1f
 800ac18:	43500000 	.word	0x43500000
 800ac1c:	ffff3cb0 	.word	0xffff3cb0
 800ac20:	3c900000 	.word	0x3c900000

0800ac24 <with_errno>:
 800ac24:	b510      	push	{r4, lr}
 800ac26:	ed2d 8b02 	vpush	{d8}
 800ac2a:	eeb0 8a40 	vmov.f32	s16, s0
 800ac2e:	eef0 8a60 	vmov.f32	s17, s1
 800ac32:	4604      	mov	r4, r0
 800ac34:	f7fe fed8 	bl	80099e8 <__errno>
 800ac38:	eeb0 0a48 	vmov.f32	s0, s16
 800ac3c:	eef0 0a68 	vmov.f32	s1, s17
 800ac40:	ecbd 8b02 	vpop	{d8}
 800ac44:	6004      	str	r4, [r0, #0]
 800ac46:	bd10      	pop	{r4, pc}

0800ac48 <xflow>:
 800ac48:	4603      	mov	r3, r0
 800ac4a:	b507      	push	{r0, r1, r2, lr}
 800ac4c:	ec51 0b10 	vmov	r0, r1, d0
 800ac50:	b183      	cbz	r3, 800ac74 <xflow+0x2c>
 800ac52:	4602      	mov	r2, r0
 800ac54:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ac58:	e9cd 2300 	strd	r2, r3, [sp]
 800ac5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac60:	f7f5 fc6e 	bl	8000540 <__aeabi_dmul>
 800ac64:	ec41 0b10 	vmov	d0, r0, r1
 800ac68:	2022      	movs	r0, #34	@ 0x22
 800ac6a:	b003      	add	sp, #12
 800ac6c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac70:	f7ff bfd8 	b.w	800ac24 <with_errno>
 800ac74:	4602      	mov	r2, r0
 800ac76:	460b      	mov	r3, r1
 800ac78:	e7ee      	b.n	800ac58 <xflow+0x10>
 800ac7a:	0000      	movs	r0, r0
 800ac7c:	0000      	movs	r0, r0
	...

0800ac80 <__math_uflow>:
 800ac80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ac88 <__math_uflow+0x8>
 800ac84:	f7ff bfe0 	b.w	800ac48 <xflow>
 800ac88:	00000000 	.word	0x00000000
 800ac8c:	10000000 	.word	0x10000000

0800ac90 <__math_oflow>:
 800ac90:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ac98 <__math_oflow+0x8>
 800ac94:	f7ff bfd8 	b.w	800ac48 <xflow>
 800ac98:	00000000 	.word	0x00000000
 800ac9c:	70000000 	.word	0x70000000

0800aca0 <_init>:
 800aca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aca2:	bf00      	nop
 800aca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aca6:	bc08      	pop	{r3}
 800aca8:	469e      	mov	lr, r3
 800acaa:	4770      	bx	lr

0800acac <_fini>:
 800acac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acae:	bf00      	nop
 800acb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acb2:	bc08      	pop	{r3}
 800acb4:	469e      	mov	lr, r3
 800acb6:	4770      	bx	lr
