#define KL_LOG KL_TIME
#include <sys/klog.h>
#include <mips/m32c0.h>
#include <mips/config.h>
#include <mips/interrupt.h>
#include <sys/bus.h>
#include <sys/devclass.h>
#include <sys/device.h>
#include <sys/interrupt.h>
#include <sys/timer.h>

typedef struct mips_timer_state {
  uint32_t period_cntr;       /* number of counter ticks in a period */
  uint32_t last_count_lo;     /* used to detect counter overflow */
  volatile timercntr_t count; /* last written value of counter reg. (64 bits) */
  volatile timercntr_t compare; /* last read value of compare reg. (64 bits) */
  timer_t timer;
  resource_t *irq_res;
} mips_timer_state_t;

static intr_filter_t mips_timer_intr(void *data);
static int mips_timer_start(timer_t *tm, unsigned flags, const bintime_t start,
                            const bintime_t period);
static int mips_timer_stop(timer_t *tm);
static bintime_t mips_timer_gettime(timer_t *tm);

static uint64_t read_count(mips_timer_state_t *state) {
  SCOPED_INTR_DISABLED();
  state->count.lo = mips32_get_c0(C0_COUNT);
  /* detect hardware counter overflow */
  if (state->count.lo < state->last_count_lo)
    state->count.hi++;
  state->last_count_lo = state->count.lo;
  return state->count.val;
}

static int set_next_tick(mips_timer_state_t *state) {
  SCOPED_INTR_DISABLED();
  int ticks = 0;

  /* calculate next value of compare register based on timer period */
  do {
    state->compare.val += state->period_cntr;
    mips32_set_c0(C0_COMPARE, state->compare.lo);
    (void)read_count(state);
    ticks++;
  } while (state->compare.val <= state->count.val);

  return ticks;
}

static intr_filter_t mips_timer_intr(void *data) {
  device_t *dev = data;
  mips_timer_state_t *state = dev->state;
  /* TODO(cahir): can we tell scheduler that clock ticked more than once? */
  (void)set_next_tick(state);
  tm_trigger(&state->timer);
  return IF_FILTERED;
}

static int mips_timer_start(timer_t *tm, unsigned flags, const bintime_t start,
                            const bintime_t period) {
  assert(flags & TMF_PERIODIC);
  assert(!(flags & TMF_ONESHOT));

  device_t *dev = tm->tm_priv;
  mips_timer_state_t *state = dev->state;

  state->period_cntr = bintime_mul(period, tm->tm_frequency).sec;
  state->compare.val = read_count(state);
  state->last_count_lo = state->count.lo;
  set_next_tick(state);
  bus_intr_setup(dev, state->irq_res, mips_timer_intr, NULL, dev,
                 "MIPS CPU timer");
  return 0;
}

static int mips_timer_stop(timer_t *tm) {
  device_t *dev = tm->tm_priv;
  mips_timer_state_t *state = dev->state;
  bus_intr_teardown(dev, state->irq_res);
  return 0;
}

static bintime_t mips_timer_gettime(timer_t *tm) {
  device_t *dev = tm->tm_priv;
  mips_timer_state_t *state = dev->state;
  uint64_t count = read_count(state);
  uint32_t sec = count / tm->tm_frequency;
  uint32_t frac = count % tm->tm_frequency;
  bintime_t bt = bintime_mul(HZ2BT(tm->tm_frequency), frac);
  bt.sec += sec;
  return bt;
}

static int mips_timer_probe(device_t *dev) {
  /* TODO(cahir) match device with driver on FDT basis */
  return dev->unit == 0;
}

static int mips_timer_attach(device_t *dev) {
  mips_timer_state_t *state = dev->state;

  state->irq_res = device_take_irq(dev, 0, RF_ACTIVE);

  state->timer = (timer_t){
    .tm_name = "mips-cpu-timer",
    .tm_flags = TMF_PERIODIC,
    .tm_frequency = CPU_FREQ,
    .tm_min_period = BINTIME(1 / (double)CPU_FREQ),
    .tm_max_period = BINTIME(((1LL << 32) - 1) / (double)CPU_FREQ),
    .tm_start = mips_timer_start,
    .tm_stop = mips_timer_stop,
    .tm_gettime = mips_timer_gettime,
    .tm_priv = dev,
  };

  tm_register(&state->timer);
  tm_select(&state->timer);

  return 0;
}

static driver_t cpu_mips_timer = {
  .desc = "MIPS CPU timer driver",
  .size = sizeof(mips_timer_state_t),
  .pass = FIRST_PASS,
  .probe = mips_timer_probe,
  .attach = mips_timer_attach,
};

DEVCLASS_ENTRY(root, cpu_mips_timer);
