NAME: LAAVANYA.R

REG NO: 24005572

EXPERIMENT 2- BOOLEAN FUNCTION IMPLEMENTAION.

# BOOLEAN_FUNCTION_MINIMIZATION

**AIM:**

To implement the given logic function verify its operation in Quartus using Verilog programming.

F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D 

F2=xy’z+x’y’z+w’xy+wx’y+wxy

**EQUIPMENT REQUIRED::**

Hardware – PCs, Cyclone II , USB flasher

**Software – Quartus prime**

**THEORY:**

 Implementing Boolean functions in Verilog HDL (Hardware Description Language)
 involves translating the simplified Boolean expressions into Verilog code to describe the
 behavior of digital circuits. The basic building blocks in Verilog is module. The module
 represent a combinationa circuit. Use logical operators (&, , ~, ^) to implement Boolean
 functions directly. Use built-in gate primitives for basic functions: Use University
 program VWF to verify the functionality of your Verilog modules. Create waveform and
 check outputs against expected results.

**PROCEDURE:**

1.	Type the program in Quartus software.

2.	Compile and run the program.

3.	Generate the RTL schematic and save the logic diagram.

4.	Create nodes for inputs and outputs to generate the timing diagram.

5.	For different input combinations generate the timing diagram.


**PROGRAM:**


![Screenshot 2024-12-12 110647](https://github.com/user-attachments/assets/17aa974e-be7c-4eb5-9ed3-be4f93438624)

TRUTH TABLE:

![WhatsApp Image 2024-11-21 at 11 31 39_c99d47f1](https://github.com/user-attachments/assets/0f1849f6-05ac-4208-b30c-77d122761c49)

**RTL REALIZATION:**

![Screenshot 2024-12-12 110717](https://github.com/user-attachments/assets/326e7a30-2a20-456e-a66b-16023875fcf4)

**TIMING DIAGRAM:**


![Screenshot 2024-12-12 185421](https://github.com/user-attachments/assets/109442eb-e928-4259-8499-c8a6edcdc51d)

**RESULT:**

Thus the given logic functions are implemented using QUARTUS and their operations are verified using Verilog programming.

