#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jul 16 20:30:19 2019
# Process ID: 50980
# Current directory: V:/hardware/m3_for_arty_a7/m3_for_arty_a7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent47336 V:\hardware\m3_for_arty_a7\m3_for_arty_a7\m3_for_arty_a7.xpr
# Log file: V:/hardware/m3_for_arty_a7/m3_for_arty_a7/vivado.log
# Journal file: V:/hardware/m3_for_arty_a7/m3_for_arty_a7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.xpr
update_compile_order -fileset sources_1
make_wrapper -files [get_files V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd] -top
open_bd_design {V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd}
validate_bd_design -force
save_bd_design
make_wrapper -files [get_files V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd] -top
generate_target all [get_files  V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd]
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_axi_protocol_convert_0_0] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_mig_7series_0_2] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_11] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_10] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_9] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_8] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_7] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_6] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_5] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all m3_for_arty_a7_auto_pc_12] }
export_ip_user_files -of_objects [get_files V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd]
launch_runs -jobs 8 {m3_for_arty_a7_binary_image_etch_0_0_synth_1 m3_for_arty_a7_binary_image_swell_0_0_synth_1 m3_for_arty_a7_binary_image_etch_1_1_synth_1}
export_simulation -of_objects [get_files V:/hardware/m3_for_arty_a7/block_diagram/m3_for_arty_a7.bd] -directory V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.ip_user_files/sim_scripts -ip_user_files_dir V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.ip_user_files -ipstatic_source_dir V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.cache/compile_simlib/modelsim} {questa=V:/precompiled_sim_libs} {riviera=V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.cache/compile_simlib/riviera} {activehdl=V:/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run m3_for_arty_a7_binary_image_etch_0_0_synth_1
reset_run m3_for_arty_a7_binary_image_swell_0_0_synth_1
reset_run m3_for_arty_a7_binary_image_etch_1_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
reset_run m3_for_arty_a7_binary_image_etch_0_0_synth_1
reset_run m3_for_arty_a7_binary_image_swell_0_0_synth_1
reset_run m3_for_arty_a7_binary_image_etch_1_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
regenerate_bd_layout -hierarchy [get_bd_cell ov5640/LPR_PROJ]
save_bd_design
