pin,slack
reg_apb_wrp_0/reg16x8_0/un1_data_out8_31_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_31_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_31_set:CLK,6205
reg_apb_wrp_0/reg16x8_0/un1_data_out8_31_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_31_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_31_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_31_set:Q,6205
reg_apb_wrp_0/reg16x8_0/un1_data_out8_31_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_31_set:SLn,
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:CC[0],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:CC[1],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:CI,
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:P[0],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:P[10],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:P[11],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:P[1],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:P[2],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:P[3],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:P[4],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:P[5],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:P[6],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:P[7],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:P[8],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:P[9],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:UB[0],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:UB[10],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:UB[11],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:UB[1],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:UB[2],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:UB[3],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:UB[4],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:UB[5],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:UB[6],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:UB[7],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:UB[8],
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_CC_0:UB[9],
reg_apb_wrp_0/reg16x8_0/mem_7_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_7_[0]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_7_[0]:CLK,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_7_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_7_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_7_[0]:Q,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_7_[0]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_6_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_6_[7]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_6_[7]:CLK,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_6_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_6_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_6_[7]:Q,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_6_[7]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_ADDR[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_ADDR[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_ADDR[2],34142
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_ADDR[3],34165
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_ADDR[4],33998
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_ADDR[5],33901
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_ADDR[6],33508
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_ADDR[7],33510
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_ADDR[8],33551
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_ADDR[9],33574
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_ADDR_ARST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_ADDR_CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_ADDR_EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_ADDR_LAT,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_ADDR_SRST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_BLK[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_BLK[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_DOUT[0],34410
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_DOUT[1],33508
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_DOUT[2],33550
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_DOUT[3],33530
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_DOUT_ARST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_DOUT_CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_DOUT_EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_DOUT_LAT,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_DOUT_SRST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_WIDTH[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_WIDTH[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:A_WIDTH[2],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_ADDR[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_ADDR[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_ADDR[2],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_ADDR[3],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_ADDR[4],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_ADDR[5],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_ADDR[6],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_ADDR[7],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_ADDR[8],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_ADDR[9],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_ADDR_ARST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_ADDR_CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_ADDR_EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_ADDR_LAT,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_ADDR_SRST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_BLK[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_BLK[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_DOUT_ARST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_DOUT_CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_DOUT_EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_DOUT_LAT,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_DOUT_SRST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_WIDTH[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_WIDTH[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:B_WIDTH[2],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_ADDR[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_ADDR[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_ADDR[2],40616
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_ADDR[3],40601
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_ADDR[4],40489
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_ADDR[5],40506
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_ADDR[6],40437
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_ADDR[7],40419
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_ADDR[8],40430
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_ADDR[9],40476
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_ARST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_BLK[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_BLK[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[0],33196
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[10],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[11],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[12],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[13],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[14],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[15],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[16],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[17],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[1],33106
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[2],33127
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[3],33134
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[4],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[5],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[6],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[7],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[8],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_DIN[9],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_WEN,37303
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_WIDTH[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_WIDTH[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:C_WIDTH[2],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/INST_RAM64x18_IP:SII_LOCK,
reg_apb_wrp_0/reg16x8_0/mem_3__RNIHIVR[0]:A,5148
reg_apb_wrp_0/reg16x8_0/mem_3__RNIHIVR[0]:B,
reg_apb_wrp_0/reg16x8_0/mem_3__RNIHIVR[0]:C,4975
reg_apb_wrp_0/reg16x8_0/mem_3__RNIHIVR[0]:Y,4975
reg_apb_wrp_0/reg16x8_0/mem_2_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_2_[4]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_2_[4]:CLK,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_2_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_2_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_2_[4]:Q,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_2_[4]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187_rs:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:B,2840
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:IPB,2840
reg_apb_wrp_0/reg16x8_0/mem_3_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_3_[6]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_3_[6]:CLK,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_3_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_3_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_3_[6]:Q,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_3_[6]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22_set_RNIOHIQ:A,5091
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22_set_RNIOHIQ:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22_set_RNIOHIQ:C,4926
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22_set_RNIOHIQ:Y,4926
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_15:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_15:C,33134
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_15:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_15:IPC,33134
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[11]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[11]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[11]:CLK,5090
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[11]:D,7514
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[11]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[11]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[11]:Q,5090
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[11]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[11]:SLn,
PWMctr_0/h_time_4_cry_2:A,7091
PWMctr_0/h_time_4_cry_2:B,5100
PWMctr_0/h_time_4_cry_2:CC,
PWMctr_0/h_time_4_cry_2:P,5100
PWMctr_0/h_time_4_cry_2:UB,
PWMctr_0/h_time_4_cry_2:Y,5937
PWMctr_0/timer[15]:ADn,
PWMctr_0/timer[15]:ALn,
PWMctr_0/timer[15]:CLK,4858
PWMctr_0/timer[15]:D,2896
PWMctr_0/timer[15]:EN,
PWMctr_0/timer[15]:LAT,
PWMctr_0/timer[15]:Q,4858
PWMctr_0/timer[15]:SD,
PWMctr_0/timer[15]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPB,
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:A,6947
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:B,7087
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:C,2717
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:D,2717
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7]:Y,2717
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_0:A,34598
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_0:B,36697
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_0:C,35542
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_0:CC,
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_0:D,35536
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_0:P,
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_0:UB,
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_0:Y,34598
LCD_RGB_0/data_reg_2_8_0__m100:A,37467
LCD_RGB_0/data_reg_2_8_0__m100:B,36477
LCD_RGB_0/data_reg_2_8_0__m100:C,37383
LCD_RGB_0/data_reg_2_8_0__m100:D,37247
LCD_RGB_0/data_reg_2_8_0__m100:Y,36477
reg_apb_wrp_0/reg16x8_0/mem_4_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_4_[1]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_4_[1]:CLK,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_4_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_4_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_4_[1]:Q,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_4_[1]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_10_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_10_[3]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_10_[3]:CLK,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_10_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_10_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_10_[3]:Q,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_10_[3]:SLn,
LCD_RGB_0/cnt_scan_ns_i_a3_0_3[0]:A,37633
LCD_RGB_0/cnt_scan_ns_i_a3_0_3[0]:B,37590
LCD_RGB_0/cnt_scan_ns_i_a3_0_3[0]:C,37431
LCD_RGB_0/cnt_scan_ns_i_a3_0_3[0]:D,36554
LCD_RGB_0/cnt_scan_ns_i_a3_0_3[0]:Y,36554
corepwm_0/genblk6_corepwm_pwm_gen/m10_1:A,4374
corepwm_0/genblk6_corepwm_pwm_gen/m10_1:B,4448
corepwm_0/genblk6_corepwm_pwm_gen/m10_1:Y,4374
LCD_RGB_0/data_reg_2_8_0__m90:A,34762
LCD_RGB_0/data_reg_2_8_0__m90:B,34736
LCD_RGB_0/data_reg_2_8_0__m90:Y,34736
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPB,
reg_apb_wrp_0/reg16x8_0/mem_2__RNIE2FF[6]:A,6256
reg_apb_wrp_0/reg16x8_0/mem_2__RNIE2FF[6]:B,
reg_apb_wrp_0/reg16x8_0/mem_2__RNIE2FF[6]:C,6077
reg_apb_wrp_0/reg16x8_0/mem_2__RNIE2FF[6]:Y,6077
LCD_RGB_0/data_reg_20_3_1[0]:A,36579
LCD_RGB_0/data_reg_20_3_1[0]:B,33621
LCD_RGB_0/data_reg_20_3_1[0]:C,33539
LCD_RGB_0/data_reg_20_3_1[0]:Y,33539
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[7]:A,4332
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[7]:B,3187
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[7]:C,6028
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[7]:D,4026
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[7]:Y,3187
LCD_RGB_0/un1_lcd_cs_out_4lto7:A,35650
LCD_RGB_0/un1_lcd_cs_out_4lto7:B,33596
LCD_RGB_0/un1_lcd_cs_out_4lto7:C,35541
LCD_RGB_0/un1_lcd_cs_out_4lto7:D,35463
LCD_RGB_0/un1_lcd_cs_out_4lto7:Y,33596
LCD_RGB_0/data_reg_2_8_0__m30:A,34297
LCD_RGB_0/data_reg_2_8_0__m30:B,37528
LCD_RGB_0/data_reg_2_8_0__m30:C,34273
LCD_RGB_0/data_reg_2_8_0__m30:Y,34273
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[52]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[52]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[52]:CLK,4103
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[52]:D,7129
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[52]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[52]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[52]:Q,4103
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[52]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[52]:SLn,
PWMctr_0/timer[13]:ADn,
PWMctr_0/timer[13]:ALn,
PWMctr_0/timer[13]:CLK,4980
PWMctr_0/timer[13]:D,6990
PWMctr_0/timer[13]:EN,
PWMctr_0/timer[13]:LAT,
PWMctr_0/timer[13]:Q,4980
PWMctr_0/timer[13]:SD,
PWMctr_0/timer[13]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147_rs_RNI3C1M:A,6208
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147_rs_RNI3C1M:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147_rs_RNI3C1M:C,6034
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147_rs_RNI3C1M:Y,6034
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[6]:A,4924
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[6]:B,4881
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[6]:C,2639
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[6]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[6]:Y,2582
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6_set_RNIPDKE:A,6299
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6_set_RNIPDKE:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6_set_RNIPDKE:C,6125
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6_set_RNIPDKE:Y,6125
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int[1]:ADn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int[1]:ALn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int[1]:CLK,7916
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int[1]:D,4670
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int[1]:EN,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int[1]:LAT,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int[1]:Q,7916
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int[1]:SD,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int[1]:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[0]:A,6125
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[0]:B,6082
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[0]:C,3840
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[0]:D,3783
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[0]:Y,3783
PWMctr_0/h_time[8]:ADn,
PWMctr_0/h_time[8]:ALn,
PWMctr_0/h_time[8]:CLK,4597
PWMctr_0/h_time[8]:D,5171
PWMctr_0/h_time[8]:EN,3717
PWMctr_0/h_time[8]:LAT,
PWMctr_0/h_time[8]:Q,4597
PWMctr_0/h_time[8]:SD,
PWMctr_0/h_time[8]:SLn,
LCD_RGB_0/data_reg[1]:ADn,
LCD_RGB_0/data_reg[1]:ALn,
LCD_RGB_0/data_reg[1]:CLK,38543
LCD_RGB_0/data_reg[1]:D,33475
LCD_RGB_0/data_reg[1]:EN,37142
LCD_RGB_0/data_reg[1]:LAT,
LCD_RGB_0/data_reg[1]:Q,38543
LCD_RGB_0/data_reg[1]:SD,
LCD_RGB_0/data_reg[1]:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[61]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[61]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[61]:CLK,5267
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[61]:D,7315
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[61]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[61]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[61]:Q,5267
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[61]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[61]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_3:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_3:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186:Y,4604
LCD_RGB_0/state_ns_i_a0_1[1]:A,37752
LCD_RGB_0/state_ns_i_a0_1[1]:B,37637
LCD_RGB_0/state_ns_i_a0_1[1]:C,37518
LCD_RGB_0/state_ns_i_a0_1[1]:Y,37518
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_2:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_2:IPC,
LCD_RGB_0/cnt_cry[0]:B,35878
LCD_RGB_0/cnt_cry[0]:C,38584
LCD_RGB_0/cnt_cry[0]:CC,37212
LCD_RGB_0/cnt_cry[0]:P,35878
LCD_RGB_0/cnt_cry[0]:S,36458
LCD_RGB_0/cnt_cry[0]:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:IPA,
reg_apb_wrp_0/reg16x8_0/mem_8__RNIPMA31[1]:A,5027
reg_apb_wrp_0/reg16x8_0/mem_8__RNIPMA31[1]:B,
reg_apb_wrp_0/reg16x8_0/mem_8__RNIPMA31[1]:C,4846
reg_apb_wrp_0/reg16x8_0/mem_8__RNIPMA31[1]:Y,4846
LCD_RGB_0/x_cnt_9_fast[1]:A,36336
LCD_RGB_0/x_cnt_9_fast[1]:B,36951
LCD_RGB_0/x_cnt_9_fast[1]:Y,36336
LCD_RGB_0/un1_IDLE_19_3_0_RNID0TR:A,37231
LCD_RGB_0/un1_IDLE_19_3_0_RNID0TR:B,36365
LCD_RGB_0/un1_IDLE_19_3_0_RNID0TR:C,39296
LCD_RGB_0/un1_IDLE_19_3_0_RNID0TR:D,37144
LCD_RGB_0/un1_IDLE_19_3_0_RNID0TR:Y,36365
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_18:B,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_18:C,7353
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_18:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_18:IPC,7353
corepwm_0/genblk3_corepwm_reg_if/period_reg[8]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[8]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[8]:CLK,5179
corepwm_0/genblk3_corepwm_reg_if/period_reg[8]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[8]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[8]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[8]:Q,5179
corepwm_0/genblk3_corepwm_reg_if/period_reg[8]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[8]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_34:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_34:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_117_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_117_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_117_set:CLK,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_117_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_117_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_117_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_117_set:Q,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_117_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_117_set:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_15:A,6294
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_15:B,6211
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_15:C,6134
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_15:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_15:D,6030
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_15:P,6030
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_15:UB,
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_3_0:A,5365
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_3_0:B,5169
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_3_0:Y,5169
PWMctr_0/un1_timerlto18_1:A,5048
PWMctr_0/un1_timerlto18_1:B,5000
PWMctr_0/un1_timerlto18_1:C,4926
PWMctr_0/un1_timerlto18_1:Y,4926
PWMctr_0/un1_h_time_cry_15_FCINST1:CC,4981
PWMctr_0/un1_h_time_cry_15_FCINST1:CO,4981
PWMctr_0/un1_h_time_cry_15_FCINST1:P,
PWMctr_0/un1_h_time_cry_15_FCINST1:UB,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[7]:A,4846
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[7]:B,4803
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[7]:C,2561
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[7]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[7]:Y,2504
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209:Y,4604
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_3:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_3:IPC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_pwm_enable_reg:A,4699
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_pwm_enable_reg:B,6847
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_pwm_enable_reg:Y,4699
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_28:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_28:IPENn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[0]:A,2275
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[0]:B,1668
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[0]:C,3930
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[0]:D,3107
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[0]:Y,1668
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_11__2_i_a2[6]:A,3288
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_11__2_i_a2[6]:B,3225
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_11__2_i_a2[6]:C,2974
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_11__2_i_a2[6]:D,2806
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_11__2_i_a2[6]:Y,2806
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_0:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_0:IPC,
GPIO_0_M2F_obuf/U0/U_IOENFF:A,
GPIO_0_M2F_obuf/U0/U_IOENFF:Y,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82_set_RNI5G7C:A,6208
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82_set_RNI5G7C:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82_set_RNI5G7C:C,6034
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82_set_RNI5G7C:Y,6034
LCD_RGB_0/un1_x_cnt_17_1:A,33823
LCD_RGB_0/un1_x_cnt_17_1:B,34713
LCD_RGB_0/un1_x_cnt_17_1:Y,33823
reg_apb_wrp_0/reg16x8_0/mem_6__RNI5AHT[2]:A,6251
reg_apb_wrp_0/reg16x8_0/mem_6__RNI5AHT[2]:B,
reg_apb_wrp_0/reg16x8_0/mem_6__RNI5AHT[2]:C,6082
reg_apb_wrp_0/reg16x8_0/mem_6__RNI5AHT[2]:Y,6082
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179_rs_RNIU5CF:A,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179_rs_RNIU5CF:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179_rs_RNIU5CF:C,5960
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179_rs_RNIU5CF:Y,5960
reg_apb_wrp_0/reg16x8_0/un1_data_out8_39_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_39_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_39_set:CLK,6205
reg_apb_wrp_0/reg16x8_0/un1_data_out8_39_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_39_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_39_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_39_set:Q,6205
reg_apb_wrp_0/reg16x8_0/un1_data_out8_39_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_39_set:SLn,
LCD_RGB_0/data_reg_2_8_0__m1:A,33844
LCD_RGB_0/data_reg_2_8_0__m1:B,33806
LCD_RGB_0/data_reg_2_8_0__m1:Y,33806
LCD_RGB_0/un1_cnt_delay_cry_4:B,34899
LCD_RGB_0/un1_cnt_delay_cry_4:CC,
LCD_RGB_0/un1_cnt_delay_cry_4:P,34899
LCD_RGB_0/un1_cnt_delay_cry_4:UB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_15:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_35_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_35_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_35_set:CLK,6205
reg_apb_wrp_0/reg16x8_0/un1_data_out8_35_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_35_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_35_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_35_set:Q,6205
reg_apb_wrp_0/reg16x8_0/un1_data_out8_35_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_35_set:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB,
LCD_RGB_0/x_cnt[0]:ADn,
LCD_RGB_0/x_cnt[0]:ALn,
LCD_RGB_0/x_cnt[0]:CLK,34118
LCD_RGB_0/x_cnt[0]:D,36336
LCD_RGB_0/x_cnt[0]:EN,
LCD_RGB_0/x_cnt[0]:LAT,
LCD_RGB_0/x_cnt[0]:Q,34118
LCD_RGB_0/x_cnt[0]:SD,
LCD_RGB_0/x_cnt[0]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_77_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_77_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_77_set:CLK,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_77_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_77_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_77_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_77_set:Q,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_77_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_77_set:SLn,
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_0:A,35361
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_0:B,37572
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_0:C,36355
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_0:CC,
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_0:D,35355
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_0:P,
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_0:UB,
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_0:Y,35355
LCD_RGB_0/cnt_scan[2]:ADn,
LCD_RGB_0/cnt_scan[2]:ALn,
LCD_RGB_0/cnt_scan[2]:CLK,39550
LCD_RGB_0/cnt_scan[2]:D,38537
LCD_RGB_0/cnt_scan[2]:EN,39475
LCD_RGB_0/cnt_scan[2]:LAT,
LCD_RGB_0/cnt_scan[2]:Q,39550
LCD_RGB_0/cnt_scan[2]:SD,
LCD_RGB_0/cnt_scan[2]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_26:EN,
LCD_RGB_0/cnt[0]:ADn,
LCD_RGB_0/cnt[0]:ALn,
LCD_RGB_0/cnt[0]:CLK,33651
LCD_RGB_0/cnt[0]:D,36458
LCD_RGB_0/cnt[0]:EN,36447
LCD_RGB_0/cnt[0]:LAT,
LCD_RGB_0/cnt[0]:Q,33651
LCD_RGB_0/cnt[0]:SD,
LCD_RGB_0/cnt[0]:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int[3]:ADn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int[3]:ALn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int[3]:CLK,7916
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int[3]:D,4780
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int[3]:EN,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int[3]:LAT,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int[3]:Q,7916
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int[3]:SD,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int[3]:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_15:EN,
PWMctr_0/un5_CNT_cry_2:B,6936
PWMctr_0/un5_CNT_cry_2:CC,6617
PWMctr_0/un5_CNT_cry_2:P,
PWMctr_0/un5_CNT_cry_2:S,6617
PWMctr_0/un5_CNT_cry_2:UB,
PWMctr_0/timer[0]:ADn,
PWMctr_0/timer[0]:ALn,
PWMctr_0/timer[0]:CLK,5889
PWMctr_0/timer[0]:D,2896
PWMctr_0/timer[0]:EN,
PWMctr_0/timer[0]:LAT,
PWMctr_0/timer[0]:Q,5889
PWMctr_0/timer[0]:SD,
PWMctr_0/timer[0]:SLn,
PWMctr_0/un1_CNTlto4:A,7011
PWMctr_0/un1_CNTlto4:B,6029
PWMctr_0/un1_CNTlto4:C,6889
PWMctr_0/un1_CNTlto4:D,6795
PWMctr_0/un1_CNTlto4:Y,6029
LCD_RGB_0/data_reg_2_8_0__m16:A,35316
LCD_RGB_0/data_reg_2_8_0__m16:B,35290
LCD_RGB_0/data_reg_2_8_0__m16:C,35232
LCD_RGB_0/data_reg_2_8_0__m16:Y,35232
reg_apb_wrp_0/reg16x8_0/un1_data_out8_105:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_105:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_105:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_105:Y,4610
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI753I[4]:A,3667
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI753I[4]:B,3608
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI753I[4]:C,1909
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI753I[4]:D,3382
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI753I[4]:Y,1909
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:IPA,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[1]:A,4846
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[1]:B,4803
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[1]:C,2561
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[1]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[1]:Y,2504
PWMctr_0/CNT_3[6]:A,6305
PWMctr_0/CNT_3[6]:B,6029
PWMctr_0/CNT_3[6]:C,7822
PWMctr_0/CNT_3[6]:D,7728
PWMctr_0/CNT_3[6]:Y,6029
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPB,
FPGA_SoC_MSS_0/I2C_1_SDA_PAD/U_IOINFF:A,
FPGA_SoC_MSS_0/I2C_1_SDA_PAD/U_IOINFF:Y,
LCD_RGB_0/num_delay[5]:ADn,
LCD_RGB_0/num_delay[5]:ALn,
LCD_RGB_0/num_delay[5]:CLK,
LCD_RGB_0/num_delay[5]:D,37425
LCD_RGB_0/num_delay[5]:EN,36365
LCD_RGB_0/num_delay[5]:LAT,
LCD_RGB_0/num_delay[5]:Q,
LCD_RGB_0/num_delay[5]:SD,
LCD_RGB_0/num_delay[5]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_196_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_196_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_196_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_196_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_196_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_196_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_196_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_196_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_196_rs:SLn,
LCD_RGB_0/data_reg_2_8_0__m38:A,33648
LCD_RGB_0/data_reg_2_8_0__m38:B,33651
LCD_RGB_0/data_reg_2_8_0__m38:C,33564
LCD_RGB_0/data_reg_2_8_0__m38:Y,33564
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:A,1735
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:B,2813
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPA,1735
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPB,2813
PWMctr_0/timer[7]:ADn,
PWMctr_0/timer[7]:ALn,
PWMctr_0/timer[7]:CLK,2896
PWMctr_0/timer[7]:D,2896
PWMctr_0/timer[7]:EN,
PWMctr_0/timer[7]:LAT,
PWMctr_0/timer[7]:Q,2896
PWMctr_0/timer[7]:SD,
PWMctr_0/timer[7]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_10_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_10_[5]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_10_[5]:CLK,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_10_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_10_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_10_[5]:Q,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_10_[5]:SLn,
LED2_obuf/U0/U_IOOUTFF:A,
LED2_obuf/U0/U_IOOUTFF:Y,
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI2LH25:A,2785
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI2LH25:B,3282
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI2LH25:C,3216
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI2LH25:D,3198
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI2LH25:Y,2785
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPB,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[6]:A,6125
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[6]:B,6082
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[6]:C,3840
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[6]:D,3783
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[6]:Y,3783
LCD_RGB_0/data_reg_2_8_0__m71:A,33886
LCD_RGB_0/data_reg_2_8_0__m71:B,34780
LCD_RGB_0/data_reg_2_8_0__m71:Y,33886
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_2:EN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPB,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[10]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[10]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[10]:CLK,6115
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[10]:D,7371
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[10]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[10]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[10]:Q,6115
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[10]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[10]:SLn,
LCD_RGB_0/data_reg_24_0_ns[5]:A,33564
LCD_RGB_0/data_reg_24_0_ns[5]:B,37656
LCD_RGB_0/data_reg_24_0_ns[5]:C,37386
LCD_RGB_0/data_reg_24_0_ns[5]:Y,33564
reg_apb_wrp_0/reg16x8_0/un1_data_out8_20_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_20_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_20_set:CLK,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_20_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_20_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_20_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_20_set:Q,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_20_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_20_set:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[0],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[1],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[2],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[3],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[4],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[5],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[6],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[7],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[8],3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CI,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[0],5927
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[10],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[11],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[1],3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[2],6030
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[3],6035
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[4],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[5],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[6],6377
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[7],6459
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[8],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[9],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[0],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[10],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[11],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[1],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[2],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[3],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[4],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[5],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[6],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[7],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[8],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[9],
LCD_RGB_0/y_cnt_cry[1]:B,35773
LCD_RGB_0/y_cnt_cry[1]:C,38763
LCD_RGB_0/y_cnt_cry[1]:CC,37070
LCD_RGB_0/y_cnt_cry[1]:P,35773
LCD_RGB_0/y_cnt_cry[1]:S,36385
LCD_RGB_0/y_cnt_cry[1]:UB,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_15:A,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_15:B,7292
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_15:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_15:P,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_15:UB,7292
LCD_RGB_0/x_cnt[7]:ADn,
LCD_RGB_0/x_cnt[7]:ALn,
LCD_RGB_0/x_cnt[7]:CLK,33125
LCD_RGB_0/x_cnt[7]:D,36336
LCD_RGB_0/x_cnt[7]:EN,
LCD_RGB_0/x_cnt[7]:LAT,
LCD_RGB_0/x_cnt[7]:Q,33125
LCD_RGB_0/x_cnt[7]:SD,
LCD_RGB_0/x_cnt[7]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_11:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_11:IPENn,
reg_apb_wrp_0/reg16x8_0/mem_2_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_2_[2]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_2_[2]:CLK,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_2_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_2_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_2_[2]:Q,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_2_[2]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_10_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_10_[4]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_10_[4]:CLK,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_10_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_10_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_10_[4]:Q,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_10_[4]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71_set:CLK,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71_set:Q,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71_set:SLn,
LCD_RGB_0/data_reg_20_3_11:A,34453
LCD_RGB_0/data_reg_20_3_11:B,37669
LCD_RGB_0/data_reg_20_3_11:C,37473
LCD_RGB_0/data_reg_20_3_11:Y,34453
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[2]:A,4333
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[2]:B,4290
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[2]:C,2313
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[2]:Y,2313
LCD_RGB_0/data_reg_2_8_0__N_99_i:A,36655
LCD_RGB_0/data_reg_2_8_0__N_99_i:B,36561
LCD_RGB_0/data_reg_2_8_0__N_99_i:C,37429
LCD_RGB_0/data_reg_2_8_0__N_99_i:Y,36561
LCD_RGB_0/cnt_word[0]:ADn,
LCD_RGB_0/cnt_word[0]:ALn,
LCD_RGB_0/cnt_word[0]:CLK,33385
LCD_RGB_0/cnt_word[0]:D,35374
LCD_RGB_0/cnt_word[0]:EN,
LCD_RGB_0/cnt_word[0]:LAT,
LCD_RGB_0/cnt_word[0]:Q,33385
LCD_RGB_0/cnt_word[0]:SD,
LCD_RGB_0/cnt_word[0]:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/m10:A,5350
corepwm_0/genblk6_corepwm_pwm_gen/m10:B,5011
corepwm_0/genblk6_corepwm_pwm_gen/m10:C,4374
corepwm_0/genblk6_corepwm_pwm_gen/m10:D,2258
corepwm_0/genblk6_corepwm_pwm_gen/m10:Y,2258
FCCC_0/GL1_INST/U0:An,
FCCC_0/GL1_INST/U0:ENn,
FCCC_0/GL1_INST/U0:YNn,
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:CC[0],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:CC[10],35851
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:CC[11],35802
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:CC[1],37272
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:CC[2],37208
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:CC[3],36936
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:CC[4],36868
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:CC[5],36818
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:CC[6],36035
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:CC[7],35919
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:CC[8],35858
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:CC[9],35933
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:CI,
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:CO,35776
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:P[0],36710
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:P[10],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:P[11],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:P[1],36491
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:P[2],35776
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:P[3],35787
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:P[4],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:P[5],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:P[6],35799
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:P[7],35813
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:P[8],35883
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:P[9],35905
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:UB[0],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:UB[10],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:UB[11],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:UB[1],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:UB[2],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:UB[3],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:UB[4],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:UB[5],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:UB[6],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:UB[7],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:UB[8],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_0:UB[9],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int_RNO_0[1]:A,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int_RNO_0[1]:B,7881
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int_RNO_0[1]:C,4699
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int_RNO_0[1]:Y,3807
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[11]:A,4371
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[11]:B,3226
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[11]:C,6067
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[11]:D,4065
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[11]:Y,3226
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPB,
LCD_RGB_0/un1_x_cnt_24_cry_0:B,37650
LCD_RGB_0/un1_x_cnt_24_cry_0:CC,37021
LCD_RGB_0/un1_x_cnt_24_cry_0:P,37650
LCD_RGB_0/un1_x_cnt_24_cry_0:S,37021
LCD_RGB_0/un1_x_cnt_24_cry_0:UB,
reg_apb_wrp_0/reg16x8_0/mem_1_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_1_[0]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_1_[0]:CLK,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_1_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_1_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_1_[0]:Q,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_1_[0]:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0_RNO:A,6363
reg_apb_demo_0/reg_demo_0/mem_mem_0_0_RNO:B,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0_RNO:C,4478
reg_apb_demo_0/reg_demo_0/mem_mem_0_0_RNO:D,6107
reg_apb_demo_0/reg_demo_0/mem_mem_0_0_RNO:Y,4478
LCD_RGB_0/un1_x_cnt_7lto7_0:A,33154
LCD_RGB_0/un1_x_cnt_7lto7_0:B,33125
LCD_RGB_0/un1_x_cnt_7lto7_0:Y,33125
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[12]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[12]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[12]:CLK,4670
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[12]:D,4866
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[12]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[12]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[12]:Q,4670
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[12]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[12]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_9_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_9_[6]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_9_[6]:CLK,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_9_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_9_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_9_[6]:Q,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_9_[6]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202_rs:SLn,
LCD_RGB_0/un1_y_cnt_22_0_a2_0_0:A,35561
LCD_RGB_0/un1_y_cnt_22_0_a2_0_0:B,35519
LCD_RGB_0/un1_y_cnt_22_0_a2_0_0:C,35439
LCD_RGB_0/un1_y_cnt_22_0_a2_0_0:Y,35439
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[47]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[47]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[47]:CLK,6040
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[47]:D,7367
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[47]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[47]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[47]:Q,6040
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[47]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[47]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148_rs_RNIC3TN:A,6208
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148_rs_RNIC3TN:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148_rs_RNIC3TN:C,6034
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148_rs_RNIC3TN:Y,6034
LCD_RGB_0/un1_state_4:A,39573
LCD_RGB_0/un1_state_4:B,39457
LCD_RGB_0/un1_state_4:C,37425
LCD_RGB_0/un1_state_4:D,37299
LCD_RGB_0/un1_state_4:Y,37299
reg_apb_wrp_0/reg16x8_0/un1_data_out8_92_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_92_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_92_set:CLK,5174
reg_apb_wrp_0/reg16x8_0/un1_data_out8_92_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_92_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_92_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_92_set:Q,5174
reg_apb_wrp_0/reg16x8_0/un1_data_out8_92_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_92_set:SLn,
LCD_RGB_0/y_cnt_cry[5]:B,36108
LCD_RGB_0/y_cnt_cry[5]:C,39055
LCD_RGB_0/y_cnt_cry[5]:CC,35947
LCD_RGB_0/y_cnt_cry[5]:P,36108
LCD_RGB_0/y_cnt_cry[5]:S,35947
LCD_RGB_0/y_cnt_cry[5]:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_40:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_40:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_40:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_40:Y,4610
reg_apb_wrp_0/reg16x8_0/mem_3_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_3_[3]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_3_[3]:CLK,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_3_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_3_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_3_[3]:Q,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_3_[3]:SLn,
LCD_RGB_0/high_word_5:A,39520
LCD_RGB_0/high_word_5:B,39489
LCD_RGB_0/high_word_5:Y,39489
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224_rs_RNIRK1N:A,5223
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224_rs_RNIRK1N:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224_rs_RNIRK1N:C,5046
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224_rs_RNIRK1N:Y,5046
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177:Y,4649
LCD_RGB_0/cnt_s[5]:B,36458
LCD_RGB_0/cnt_s[5]:C,39169
LCD_RGB_0/cnt_s[5]:CC,35878
LCD_RGB_0/cnt_s[5]:P,
LCD_RGB_0/cnt_s[5]:S,35878
LCD_RGB_0/cnt_s[5]:UB,
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_a2_0:A,34682
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_a2_0:B,34605
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_a2_0:C,34534
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_a2_0:D,34450
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_a2_0:Y,34450
LCD_RGB_0/num_delay_2_sqmuxa_i_0:A,37507
LCD_RGB_0/num_delay_2_sqmuxa_i_0:B,39479
LCD_RGB_0/num_delay_2_sqmuxa_i_0:C,37425
LCD_RGB_0/num_delay_2_sqmuxa_i_0:Y,37425
reg_apb_wrp_0/reg16x8_0/un1_data_out8_54:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_54:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_54:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_54:Y,4649
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPC,
LCD_RGB_0/un1_y_cnt_22_0_o2_2:A,33446
LCD_RGB_0/un1_y_cnt_22_0_o2_2:B,33332
LCD_RGB_0/un1_y_cnt_22_0_o2_2:C,33367
LCD_RGB_0/un1_y_cnt_22_0_o2_2:D,33038
LCD_RGB_0/un1_y_cnt_22_0_o2_2:Y,33038
corepwm_0/genblk6_corepwm_pwm_gen/m70_1_2:A,5222
corepwm_0/genblk6_corepwm_pwm_gen/m70_1_2:B,5179
corepwm_0/genblk6_corepwm_pwm_gen/m70_1_2:C,3202
corepwm_0/genblk6_corepwm_pwm_gen/m70_1_2:Y,3202
LCD_RGB_0/cnt_scan_173_0_a2_0_a3_0_a2:A,34669
LCD_RGB_0/cnt_scan_173_0_a2_0_a3_0_a2:B,34647
LCD_RGB_0/cnt_scan_173_0_a2_0_a3_0_a2:Y,34647
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[14]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[14]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[14]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[14]:D,7367
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[14]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[14]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[14]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[14]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[14]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90_set_RNIMSQD:A,5223
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90_set_RNIMSQD:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90_set_RNIMSQD:C,5046
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90_set_RNIMSQD:Y,5046
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_32:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_32:IPENn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_15:EN,
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[0]:A,6801
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[0]:B,6941
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[0]:C,2571
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[0]:D,2584
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[0]:Y,2571
LCD_RGB_0/state[5]:ADn,
LCD_RGB_0/state[5]:ALn,
LCD_RGB_0/state[5]:CLK,34647
LCD_RGB_0/state[5]:D,36770
LCD_RGB_0/state[5]:EN,
LCD_RGB_0/state[5]:LAT,
LCD_RGB_0/state[5]:Q,34647
LCD_RGB_0/state[5]:SD,
LCD_RGB_0/state[5]:SLn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m10_1:A,2172
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m10_1:B,2131
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m10_1:Y,2131
LCD_RGB_0/un1_y_cnt_21_i_m2_1_0:A,33544
LCD_RGB_0/un1_y_cnt_21_i_m2_1_0:B,34633
LCD_RGB_0/un1_y_cnt_21_i_m2_1_0:Y,33544
reg_apb_wrp_0/reg16x8_0/un1_data_out8_72:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_72:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_72:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_72:Y,4610
PWMctr_0/h_time[12]:ADn,
PWMctr_0/h_time[12]:ALn,
PWMctr_0/h_time[12]:CLK,7841
PWMctr_0/h_time[12]:D,5042
PWMctr_0/h_time[12]:EN,3717
PWMctr_0/h_time[12]:LAT,
PWMctr_0/h_time[12]:Q,7841
PWMctr_0/h_time[12]:SD,
PWMctr_0/h_time[12]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_84_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_84_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_84_set:CLK,6208
reg_apb_wrp_0/reg16x8_0/un1_data_out8_84_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_84_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_84_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_84_set:Q,6208
reg_apb_wrp_0/reg16x8_0/un1_data_out8_84_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_84_set:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_252:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_252:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_252:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_252:Y,4649
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[3]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[3]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[3]:CLK,4907
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[3]:D,7164
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[3]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[3]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[3]:Q,4907
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[3]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[3]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_13:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_13:C,38492
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_13:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_13:IPC,38492
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_18:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_18:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_18:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_18:IPC,
LCD_RGB_0/un1_y_cnt_22_0_a2_0_RNICDHK4:A,34606
LCD_RGB_0/un1_y_cnt_22_0_a2_0_RNICDHK4:B,36476
LCD_RGB_0/un1_y_cnt_22_0_a2_0_RNICDHK4:C,33038
LCD_RGB_0/un1_y_cnt_22_0_a2_0_RNICDHK4:D,34339
LCD_RGB_0/un1_y_cnt_22_0_a2_0_RNICDHK4:Y,33038
reg_apb_wrp_0/reg16x8_0/un1_data_out8_247:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_247:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_247:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_247:Y,4604
LCD_RGB_0/un1_cnt_delay_cry_10:B,35061
LCD_RGB_0/un1_cnt_delay_cry_10:CC,
LCD_RGB_0/un1_cnt_delay_cry_10:P,35061
LCD_RGB_0/un1_cnt_delay_cry_10:UB,
LCD_RGB_0/cnt[1]:ADn,
LCD_RGB_0/cnt[1]:ALn,
LCD_RGB_0/cnt[1]:CLK,33648
LCD_RGB_0/cnt[1]:D,36458
LCD_RGB_0/cnt[1]:EN,36447
LCD_RGB_0/cnt[1]:LAT,
LCD_RGB_0/cnt[1]:Q,33648
LCD_RGB_0/cnt[1]:SD,
LCD_RGB_0/cnt[1]:SLn,
LCD_RGB_0/data_reg_20_5_ns_1[5]:A,34334
LCD_RGB_0/data_reg_20_5_ns_1[5]:B,33508
LCD_RGB_0/data_reg_20_5_ns_1[5]:C,37386
LCD_RGB_0/data_reg_20_5_ns_1[5]:D,34147
LCD_RGB_0/data_reg_20_5_ns_1[5]:Y,33508
corepwm_0/genblk6_corepwm_pwm_gen/m22:A,7036
corepwm_0/genblk6_corepwm_pwm_gen/m22:B,6954
corepwm_0/genblk6_corepwm_pwm_gen/m22:C,3281
corepwm_0/genblk6_corepwm_pwm_gen/m22:D,4908
corepwm_0/genblk6_corepwm_pwm_gen/m22:Y,3281
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPB,
reg_apb_wrp_0/reg16x8_0/mem_0_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_0_[1]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_0_[1]:CLK,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_0_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_0_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_0_[1]:Q,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_0_[1]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225:Y,4649
LCD_RGB_0/un1_x_cnt_8lto5:A,35581
LCD_RGB_0/un1_x_cnt_8lto5:B,35526
LCD_RGB_0/un1_x_cnt_8lto5:C,35407
LCD_RGB_0/un1_x_cnt_8lto5:D,35304
LCD_RGB_0/un1_x_cnt_8lto5:Y,35304
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23_set:CLK,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23_set:Q,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23_set:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_12:CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_12:IPCLKn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16:Y,4610
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_o2:A,33571
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_o2:B,33496
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_o2:C,33446
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_o2:Y,33446
reg_apb_wrp_0/reg16x8_0/un1_data_out8_51:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_51:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_51:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_51:Y,4649
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_33:B,33648
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_33:C,33633
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_33:IPB,33648
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_33:IPC,33633
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_1__2_i_a2[2]:A,3260
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_1__2_i_a2[2]:B,3197
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_1__2_i_a2[2]:C,2955
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_1__2_i_a2[2]:D,2733
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_1__2_i_a2[2]:Y,2733
reg_apb_demo_0/rd_enable:A,4646
reg_apb_demo_0/rd_enable:B,6316
reg_apb_demo_0/rd_enable:Y,4646
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79_set:CLK,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79_set:Q,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79_set:SLn,
CoreAPB3_0/iPSELS_0_a2_sx[5]:A,2617
CoreAPB3_0/iPSELS_0_a2_sx[5]:B,2674
CoreAPB3_0/iPSELS_0_a2_sx[5]:Y,2617
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75_set:CLK,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75_set:Q,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75_set:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_23:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_155_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_155_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_155_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_155_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_155_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_155_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_155_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_155_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_155_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202_rs_RNIHN171:A,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202_rs_RNIHN171:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202_rs_RNIHN171:C,5003
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202_rs_RNIHN171:Y,5003
reg_apb_wrp_0/reg16x8_0/un1_data_out8_93:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_93:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_93:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_93:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143:Y,4604
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_25:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_25:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_25:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_25:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_217:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_217:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_217:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_217:Y,4649
PWMctr_0/h_time_4_cry_7:A,7841
PWMctr_0/h_time_4_cry_7:B,5174
PWMctr_0/h_time_4_cry_7:CC,5019
PWMctr_0/h_time_4_cry_7:P,
PWMctr_0/h_time_4_cry_7:S,5019
PWMctr_0/h_time_4_cry_7:UB,5174
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_2:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_2:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_2:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_2:Y,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_62:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_62:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_62:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_62:Y,4649
reg_apb_wrp_0/reg16x8_0/mem_15_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_15_[1]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_15_[1]:CLK,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_15_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_15_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_15_[1]:Q,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_15_[1]:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/N_4_0_i:A,3971
corepwm_0/genblk6_corepwm_pwm_gen/N_4_0_i:B,3887
corepwm_0/genblk6_corepwm_pwm_gen/N_4_0_i:Y,3887
PWMctr_0/un1_h_time_1_cry_9:B,4612
PWMctr_0/un1_h_time_1_cry_9:CC,
PWMctr_0/un1_h_time_1_cry_9:P,4612
PWMctr_0/un1_h_time_1_cry_9:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPB,
LCD_RGB_0/un1_lcd_cs_out_17lto7_1:A,34550
LCD_RGB_0/un1_lcd_cs_out_17lto7_1:B,34502
LCD_RGB_0/un1_lcd_cs_out_17lto7_1:C,34421
LCD_RGB_0/un1_lcd_cs_out_17lto7_1:D,34334
LCD_RGB_0/un1_lcd_cs_out_17lto7_1:Y,34334
reg_apb_wrp_0/reg16x8_0/un1_data_out8_168_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_168_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_168_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_168_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_168_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_168_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_168_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_168_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_168_rs:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_9:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_9:IPENn,
reg_apb_wrp_0/reg16x8_0/data_out[7]:ADn,
reg_apb_wrp_0/reg16x8_0/data_out[7]:ALn,
reg_apb_wrp_0/reg16x8_0/data_out[7]:CLK,7087
reg_apb_wrp_0/reg16x8_0/data_out[7]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out[7]:EN,4637
reg_apb_wrp_0/reg16x8_0/data_out[7]:LAT,
reg_apb_wrp_0/reg16x8_0/data_out[7]:Q,7087
reg_apb_wrp_0/reg16x8_0/data_out[7]:SD,
reg_apb_wrp_0/reg16x8_0/data_out[7]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:IPB,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[18]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[18]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[18]:CLK,5177
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[18]:D,7175
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[18]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[18]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[18]:Q,5177
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[18]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[18]:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[5]:A,5046
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[5]:B,5003
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[5]:C,2806
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[5]:D,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[5]:Y,2659
LCD_RGB_0/cnt_RNINA7E[5]:A,35878
LCD_RGB_0/cnt_RNINA7E[5]:B,35884
LCD_RGB_0/cnt_RNINA7E[5]:Y,35878
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71_set_RNIN5AJ:A,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71_set_RNIN5AJ:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71_set_RNIN5AJ:C,4846
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71_set_RNIN5AJ:Y,4846
reg_apb_wrp_0/reg16x8_0/mem_15_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_15_[7]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_15_[7]:CLK,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_15_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_15_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_15_[7]:Q,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_15_[7]:SLn,
LCD_RGB_0/un1_cnt_delay_cry_6:A,
LCD_RGB_0/un1_cnt_delay_cry_6:B,34953
LCD_RGB_0/un1_cnt_delay_cry_6:CC,
LCD_RGB_0/un1_cnt_delay_cry_6:P,
LCD_RGB_0/un1_cnt_delay_cry_6:UB,34953
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_31:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_31:IPENn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_32:C,40419
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_32:IPC,40419
LCD_RGB_0/un1_lcd_cs_out_5lto6_0_a2_RNIPHCN2:A,34185
LCD_RGB_0/un1_lcd_cs_out_5lto6_0_a2_RNIPHCN2:B,33987
LCD_RGB_0/un1_lcd_cs_out_5lto6_0_a2_RNIPHCN2:C,34855
LCD_RGB_0/un1_lcd_cs_out_5lto6_0_a2_RNIPHCN2:D,34876
LCD_RGB_0/un1_lcd_cs_out_5lto6_0_a2_RNIPHCN2:Y,33987
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_23:B,
PWMctr_0/un4_timer_1_cry_17:B,7792
PWMctr_0/un4_timer_1_cry_17:CC,6890
PWMctr_0/un4_timer_1_cry_17:P,
PWMctr_0/un4_timer_1_cry_17:S,6890
PWMctr_0/un4_timer_1_cry_17:UB,
PWMctr_0/CNT[2]:ADn,
PWMctr_0/CNT[2]:ALn,
PWMctr_0/CNT[2]:CLK,6125
PWMctr_0/CNT[2]:D,6029
PWMctr_0/CNT[2]:EN,
PWMctr_0/CNT[2]:LAT,
PWMctr_0/CNT[2]:Q,6125
PWMctr_0/CNT[2]:SD,
PWMctr_0/CNT[2]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_29:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_29:IPENn,
corepwm_0/genblk3_corepwm_reg_if/sync_update_0_sqmuxa:A,6138
corepwm_0/genblk3_corepwm_reg_if/sync_update_0_sqmuxa:B,6253
corepwm_0/genblk3_corepwm_reg_if/sync_update_0_sqmuxa:C,3296
corepwm_0/genblk3_corepwm_reg_if/sync_update_0_sqmuxa:D,4923
corepwm_0/genblk3_corepwm_reg_if/sync_update_0_sqmuxa:Y,3296
reg_apb_wrp_0/reg16x8_0/un1_data_out8_171:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_171:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_171:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_171:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_113:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_113:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_113:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_113:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_37:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_37:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_37:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_37:Y,4649
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPB,
LCD_RGB_0/cnt_cry[2]:B,36049
LCD_RGB_0/cnt_cry[2]:C,38704
LCD_RGB_0/cnt_cry[2]:CC,36893
LCD_RGB_0/cnt_cry[2]:P,36049
LCD_RGB_0/cnt_cry[2]:S,36458
LCD_RGB_0/cnt_cry[2]:UB,
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIC1315:A,2739
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIC1315:B,3223
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIC1315:C,3170
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIC1315:D,3151
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIC1315:Y,2739
LCD_RGB_0/data_reg_1_sqmuxa_1:A,
LCD_RGB_0/data_reg_1_sqmuxa_1:B,38480
LCD_RGB_0/data_reg_1_sqmuxa_1:C,38370
LCD_RGB_0/data_reg_1_sqmuxa_1:D,37142
LCD_RGB_0/data_reg_1_sqmuxa_1:Y,37142
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPB,
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6]:A,6836
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6]:B,6975
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6]:C,2605
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6]:D,2617
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6]:Y,2605
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_33:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_33:IPENn,
PWMctr_0/un4_timer_1_cry_14:B,6208
PWMctr_0/un4_timer_1_cry_14:CC,6932
PWMctr_0/un4_timer_1_cry_14:P,6208
PWMctr_0/un4_timer_1_cry_14:S,6932
PWMctr_0/un4_timer_1_cry_14:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:IPA,
LCD_RGB_0/un1_x_cnt_24_cry_2:B,37801
LCD_RGB_0/un1_x_cnt_24_cry_2:CC,36679
LCD_RGB_0/un1_x_cnt_24_cry_2:P,37801
LCD_RGB_0/un1_x_cnt_24_cry_2:S,36679
LCD_RGB_0/un1_x_cnt_24_cry_2:UB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_35:B,40476
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_35:C,40430
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_35:IPB,40476
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_35:IPC,40430
corepwm_0/genblk6_corepwm_pwm_gen/CoreAPB3_0_APBmslave1_PRDATA_m[7]:A,2910
corepwm_0/genblk6_corepwm_pwm_gen/CoreAPB3_0_APBmslave1_PRDATA_m[7]:B,7124
corepwm_0/genblk6_corepwm_pwm_gen/CoreAPB3_0_APBmslave1_PRDATA_m[7]:C,3072
corepwm_0/genblk6_corepwm_pwm_gen/CoreAPB3_0_APBmslave1_PRDATA_m[7]:Y,2910
reg_apb_wrp_0/reg16x8_0/un1_data_out8_175_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_175_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_175_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_175_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_175_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_175_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_175_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_175_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_175_rs:SLn,
reg_apb_wrp_0/reg16x8_0/mem_5_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_5_[0]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_5_[0]:CLK,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_5_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_5_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_5_[0]:Q,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_5_[0]:SLn,
LCD_RGB_0/data_reg_2_8_0__m79:A,34690
LCD_RGB_0/data_reg_2_8_0__m79:B,34656
LCD_RGB_0/data_reg_2_8_0__m79:C,34598
LCD_RGB_0/data_reg_2_8_0__m79:Y,34598
LCD_RGB_0/un1_y_cnt_22_0_a2_4_0:A,33462
LCD_RGB_0/un1_y_cnt_22_0_a2_4_0:B,33370
LCD_RGB_0/un1_y_cnt_22_0_a2_4_0:C,33332
LCD_RGB_0/un1_y_cnt_22_0_a2_4_0:Y,33332
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos_RNO_0[0]:A,2878
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos_RNO_0[0]:B,7874
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos_RNO_0[0]:Y,2878
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int[4]:ADn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int[4]:ALn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int[4]:CLK,7916
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int[4]:D,4780
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int[4]:EN,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int[4]:LAT,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int[4]:Q,7916
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int[4]:SD,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int[4]:SLn,
LCD_RGB_0/x_cnt_9_rep1[1]:A,36336
LCD_RGB_0/x_cnt_9_rep1[1]:B,36951
LCD_RGB_0/x_cnt_9_rep1[1]:Y,36336
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_1:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_1:IPC,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:IPA,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_178:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_178:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_178:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_178:Y,4649
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_25:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_25:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123_set_RNILUEL:A,5148
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123_set_RNILUEL:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123_set_RNILUEL:C,4975
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123_set_RNILUEL:Y,4975
LCD_RGB_0/un1_lcd_cs_out_17lto7:A,35423
LCD_RGB_0/un1_lcd_cs_out_17lto7:B,34334
LCD_RGB_0/un1_lcd_cs_out_17lto7:C,35307
LCD_RGB_0/un1_lcd_cs_out_17lto7:D,35229
LCD_RGB_0/un1_lcd_cs_out_17lto7:Y,34334
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137_rs_RNIHLLB:A,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137_rs_RNIHLLB:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137_rs_RNIHLLB:C,6125
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137_rs_RNIHLLB:Y,6125
LCD_RGB_0/data_reg_2_8_0__N_11_i:A,35431
LCD_RGB_0/data_reg_2_8_0__N_11_i:B,35354
LCD_RGB_0/data_reg_2_8_0__N_11_i:C,35365
LCD_RGB_0/data_reg_2_8_0__N_11_i:D,35216
LCD_RGB_0/data_reg_2_8_0__N_11_i:Y,35216
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[2]:A,4969
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[2]:B,4926
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[2]:C,2729
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[2]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[2]:Y,2582
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:CC[0],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:CC[1],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:CC[2],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:CC[3],34681
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:CI,34681
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:P[0],35001
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:P[10],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:P[11],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:P[1],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:P[2],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:P[3],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:P[4],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:P[5],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:P[6],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:P[7],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:P[8],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:P[9],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:UB[0],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:UB[10],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:UB[11],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:UB[1],34897
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:UB[2],35048
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:UB[3],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:UB[4],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:UB[5],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:UB[6],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:UB[7],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:UB[8],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_1:UB[9],
LCD_RGB_0/data_reg_24[6]:A,34764
LCD_RGB_0/data_reg_24[6]:B,33550
LCD_RGB_0/data_reg_24[6]:C,38413
LCD_RGB_0/data_reg_24[6]:Y,33550
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:IPB,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_bm_1[0]:A,2358
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_bm_1[0]:B,4098
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_bm_1[0]:C,2428
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_bm_1[0]:Y,2358
reg_apb_wrp_0/reg16x8_0/mem_14_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_14_[0]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_14_[0]:CLK,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_14_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_14_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_14_[0]:Q,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_14_[0]:SLn,
lcd_dc_out_obuf/U0/U_IOPAD:D,
lcd_dc_out_obuf/U0/U_IOPAD:E,
lcd_dc_out_obuf/U0/U_IOPAD:PAD,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_11:B,40489
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_11:C,40601
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_11:IPB,40489
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_11:IPC,40601
CoreGPIO_0/CONFIG_reg_o14lto5_sx:A,2380
CoreGPIO_0/CONFIG_reg_o14lto5_sx:B,2303
CoreGPIO_0/CONFIG_reg_o14lto5_sx:C,2402
CoreGPIO_0/CONFIG_reg_o14lto5_sx:D,1898
CoreGPIO_0/CONFIG_reg_o14lto5_sx:Y,1898
LCD_RGB_0/data_reg[7]:ADn,
LCD_RGB_0/data_reg[7]:ALn,
LCD_RGB_0/data_reg[7]:CLK,37720
LCD_RGB_0/data_reg[7]:D,33530
LCD_RGB_0/data_reg[7]:EN,37142
LCD_RGB_0/data_reg[7]:LAT,
LCD_RGB_0/data_reg[7]:Q,37720
LCD_RGB_0/data_reg[7]:SD,
LCD_RGB_0/data_reg[7]:SLn,
PWM_obuf[3]/U0/U_IOOUTFF:A,
PWM_obuf[3]/U0/U_IOOUTFF:Y,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_13:A,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_13:B,6891
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_13:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_13:P,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_13:UB,6891
reg_apb_wrp_0/reg16x8_0/mem_9_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_9_[3]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_9_[3]:CLK,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_9_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_9_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_9_[3]:Q,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_9_[3]:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[2]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[2]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[2]:CLK,5012
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[2]:D,7175
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[2]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[2]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[2]:Q,5012
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[2]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[2]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52_set:CLK,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52_set:Q,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52_set:SLn,
LCD_RGB_0/un1_lcd_cs_out_12lto6:A,35014
LCD_RGB_0/un1_lcd_cs_out_12lto6:B,34950
LCD_RGB_0/un1_lcd_cs_out_12lto6:C,33783
LCD_RGB_0/un1_lcd_cs_out_12lto6:D,33775
LCD_RGB_0/un1_lcd_cs_out_12lto6:Y,33775
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_9:A,6163
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_9:B,6120
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_9:C,6038
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_9:D,5930
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_9:Y,5930
reg_apb_wrp_0/reg16x8_0/un1_data_out8_89:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_89:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_89:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_89:Y,4649
LCD_RGB_0/cnt[5]:ADn,
LCD_RGB_0/cnt[5]:ALn,
LCD_RGB_0/cnt[5]:CLK,33564
LCD_RGB_0/cnt[5]:D,35878
LCD_RGB_0/cnt[5]:EN,36447
LCD_RGB_0/cnt[5]:LAT,
LCD_RGB_0/cnt[5]:Q,33564
LCD_RGB_0/cnt[5]:SD,
LCD_RGB_0/cnt[5]:SLn,
LCD_RGB_0/x_cnt[1]:ADn,
LCD_RGB_0/x_cnt[1]:ALn,
LCD_RGB_0/x_cnt[1]:CLK,34165
LCD_RGB_0/x_cnt[1]:D,36336
LCD_RGB_0/x_cnt[1]:EN,
LCD_RGB_0/x_cnt[1]:LAT,
LCD_RGB_0/x_cnt[1]:Q,34165
LCD_RGB_0/x_cnt[1]:SD,
LCD_RGB_0/x_cnt[1]:SLn,
PWMctr_0/un5_CNT_cry_5:B,6922
PWMctr_0/un5_CNT_cry_5:CC,6227
PWMctr_0/un5_CNT_cry_5:P,
PWMctr_0/un5_CNT_cry_5:S,6227
PWMctr_0/un5_CNT_cry_5:UB,
LCD_RGB_0/data_reg_24_0[6]:A,36663
LCD_RGB_0/data_reg_24_0[6]:B,34764
LCD_RGB_0/data_reg_24_0[6]:C,37582
LCD_RGB_0/data_reg_24_0[6]:Y,34764
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[7]:A,3489
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[7]:B,2910
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[7]:C,2717
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[7]:D,1637
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[7]:Y,1637
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_19:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_19:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_19:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_19:IPC,
LCD_RGB_0/cnt_delay_RNI01743[6]:B,35813
LCD_RGB_0/cnt_delay_RNI01743[6]:C,38771
LCD_RGB_0/cnt_delay_RNI01743[6]:CC,35919
LCD_RGB_0/cnt_delay_RNI01743[6]:P,35813
LCD_RGB_0/cnt_delay_RNI01743[6]:S,35919
LCD_RGB_0/cnt_delay_RNI01743[6]:UB,
reg_apb_wrp_0/reg16x8_0/mem_2__RNIIEUO[7]:A,6205
reg_apb_wrp_0/reg16x8_0/mem_2__RNIIEUO[7]:B,
reg_apb_wrp_0/reg16x8_0/mem_2__RNIIEUO[7]:C,6077
reg_apb_wrp_0/reg16x8_0/mem_2__RNIIEUO[7]:Y,6077
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_9:A,6040
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_9:B,5997
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_9:C,5915
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_9:D,5807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_9:Y,5807
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_34:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_34:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_34:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_34:IPC,
LCD_RGB_0/data_reg[2]:ADn,
LCD_RGB_0/data_reg[2]:ALn,
LCD_RGB_0/data_reg[2]:CLK,37717
LCD_RGB_0/data_reg[2]:D,33475
LCD_RGB_0/data_reg[2]:EN,37142
LCD_RGB_0/data_reg[2]:LAT,
LCD_RGB_0/data_reg[2]:Q,37717
LCD_RGB_0/data_reg[2]:SD,
LCD_RGB_0/data_reg[2]:SLn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[3]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[3]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[3]:CLK,3807
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[3]:D,5016
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[3]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[3]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[3]:Q,3807
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[3]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[3]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209_rs:SLn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[2]:B,4967
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[2]:C,6995
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[2]:CC,5084
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[2]:P,4967
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[2]:S,5084
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[2]:UB,
reg_apb_wrp_0/reg16x8_0/mem_15_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_15_[6]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_15_[6]:CLK,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_15_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_15_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_15_[6]:Q,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_15_[6]:SLn,
LCD_RGB_0/cnt_scan_ns_0_0_1[1]:A,37602
LCD_RGB_0/cnt_scan_ns_0_0_1[1]:B,38728
LCD_RGB_0/cnt_scan_ns_0_0_1[1]:C,36356
LCD_RGB_0/cnt_scan_ns_0_0_1[1]:D,36474
LCD_RGB_0/cnt_scan_ns_0_0_1[1]:Y,36356
lcd_data_out_obuf/U0/U_IOENFF:A,
lcd_data_out_obuf/U0/U_IOENFF:Y,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_24:C,33983
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_24:IPC,33983
reg_apb_wrp_0/reg16x8_0/un1_data_out8_167_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_167_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_167_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_167_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_167_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_167_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_167_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_167_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_167_rs:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_7:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_7:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_129:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_129:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_129:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_129:Y,4649
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[57]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[57]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[57]:CLK,5130
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[57]:D,7453
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[57]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[57]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[57]:Q,5130
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[57]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[57]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPB,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_4_0[3]:A,3192
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_4_0[3]:B,4932
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_4_0[3]:C,3262
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_4_0[3]:Y,3192
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][2]:ADn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][2]:ALn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][2]:CLK,7074
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][2]:D,7164
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][2]:EN,3773
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][2]:LAT,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][2]:Q,7074
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][2]:SD,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][2]:SLn,
FPGA_SoC_MSS_0/MMUART_0_RXD_PAD/U_IOINFF:A,
FPGA_SoC_MSS_0/MMUART_0_RXD_PAD/U_IOINFF:Y,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_220_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_220_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_220_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_220_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_220_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_220_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_220_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_220_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_220_rs:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:IPA,
LCD_RGB_0/un1_cnt_delay_cry_7:A,34984
LCD_RGB_0/un1_cnt_delay_cry_7:B,34852
LCD_RGB_0/un1_cnt_delay_cry_7:CC,
LCD_RGB_0/un1_cnt_delay_cry_7:P,34911
LCD_RGB_0/un1_cnt_delay_cry_7:UB,34852
LCD_RGB_0/data_reg_24_bm[4]:A,37731
LCD_RGB_0/data_reg_24_bm[4]:B,35327
LCD_RGB_0/data_reg_24_bm[4]:C,34338
LCD_RGB_0/data_reg_24_bm[4]:Y,34338
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_16:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_85:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_85:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_85:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_85:Y,4610
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[9]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[9]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[9]:CLK,4971
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[9]:D,4904
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[9]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[9]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[9]:Q,4971
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[9]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[9]:SLn,
PWMctr_0/timer[20]:ADn,
PWMctr_0/timer[20]:ALn,
PWMctr_0/timer[20]:CLK,6026
PWMctr_0/timer[20]:D,2896
PWMctr_0/timer[20]:EN,
PWMctr_0/timer[20]:LAT,
PWMctr_0/timer[20]:Q,6026
PWMctr_0/timer[20]:SD,
PWMctr_0/timer[20]:SLn,
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_0:A,34408
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_0:B,37427
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_0:C,36201
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_0:CC,
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_0:D,35232
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_0:P,
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_0:UB,
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_0:Y,34408
reg_apb_wrp_0/reg16x8_0/un1_data_out8_8:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_8:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_8:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_8:Y,4610
PWMctr_0/timer_3[19]:A,2896
PWMctr_0/timer_3[19]:B,5955
PWMctr_0/timer_3[19]:Y,2896
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_202:Y,4604
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_9__2_i_a2[3]:A,3186
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_9__2_i_a2[3]:B,3123
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_9__2_i_a2[3]:C,2872
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_9__2_i_a2[3]:D,2659
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_9__2_i_a2[3]:Y,2659
LCD_RGB_0/x_cnt_9[2]:A,36336
LCD_RGB_0/x_cnt_9[2]:B,36679
LCD_RGB_0/x_cnt_9[2]:Y,36336
reg_apb_wrp_0/reg16x8_0/un1_data_out8_180:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_180:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_180:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_180:Y,4649
LCD_RGB_0/state_ns_0_0[2]:A,38665
LCD_RGB_0/state_ns_0_0[2]:B,34890
LCD_RGB_0/state_ns_0_0[2]:C,38550
LCD_RGB_0/state_ns_0_0[2]:D,38449
LCD_RGB_0/state_ns_0_0[2]:Y,34890
FPGA_SoC_MSS_0/MMUART_0_RXD_PAD/U_IOPAD:PAD,
FPGA_SoC_MSS_0/MMUART_0_RXD_PAD/U_IOPAD:Y,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_8:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_8:IPC,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_0:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_0:IPC,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[3]:A,3885
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[3]:B,5960
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[3]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[3]:D,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[3]:Y,2676
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_15__2_i_a2[0]:A,3064
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_15__2_i_a2[0]:B,2987
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_15__2_i_a2[0]:C,2750
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_15__2_i_a2[0]:D,2582
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_15__2_i_a2[0]:Y,2582
LCD_RGB_0/state_RNO[1]:A,36331
LCD_RGB_0/state_RNO[1]:B,34495
LCD_RGB_0/state_RNO[1]:C,38381
LCD_RGB_0/state_RNO[1]:D,36214
LCD_RGB_0/state_RNO[1]:Y,34495
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_10:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_10:IPENn,
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO[4]:A,3665
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO[4]:B,2721
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO[4]:C,3536
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO[4]:D,3472
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO[4]:Y,2721
reg_apb_wrp_0/reg16x8_0/un1_data_out8_239:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_239:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_239:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_239:Y,4604
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:CC[0],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:CC[10],4904
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:CC[11],4843
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:CC[1],5420
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:CC[2],5356
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:CC[3],5084
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:CC[4],5016
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:CC[5],4966
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:CC[6],5044
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:CC[7],4952
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:CC[8],4891
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:CC[9],4988
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:CI,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:CO,4808
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:P[0],4858
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:P[10],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:P[11],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:P[1],4808
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:P[2],4957
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:P[3],4967
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:P[4],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:P[5],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:P[6],4979
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:P[7],4994
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:P[8],5064
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:P[9],5085
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:UB[0],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:UB[10],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:UB[11],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:UB[1],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:UB[2],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:UB[3],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:UB[4],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:UB[5],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:UB[6],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:UB[7],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:UB[8],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_0:UB[9],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[9]:B,5651
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[9]:C,7676
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[9]:CC,4904
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[9]:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[9]:S,4904
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[9]:UB,
PWMctr_0/h_time[13]:ADn,
PWMctr_0/h_time[13]:ALn,
PWMctr_0/h_time[13]:CLK,5246
PWMctr_0/h_time[13]:D,4981
PWMctr_0/h_time[13]:EN,3717
PWMctr_0/h_time[13]:LAT,
PWMctr_0/h_time[13]:Q,5246
PWMctr_0/h_time[13]:SD,
PWMctr_0/h_time[13]:SLn,
LCD_RGB_0/data_reg_24_ns[0]:A,38535
LCD_RGB_0/data_reg_24_ns[0]:B,34408
LCD_RGB_0/data_reg_24_ns[0]:C,33475
LCD_RGB_0/data_reg_24_ns[0]:Y,33475
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10_set:CLK,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10_set:Q,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52_set_RNIC2OE:A,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52_set_RNIC2OE:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52_set_RNIC2OE:C,5960
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52_set_RNIC2OE:Y,5960
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI973I[6]:A,2810
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI973I[6]:B,7012
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI973I[6]:C,2960
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI973I[6]:Y,2810
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231_rs:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_198_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_198_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_198_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_198_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_198_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_198_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_198_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_198_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_198_rs:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPB,
LCD_RGB_0/un1_x_cnt_16_RNI3SGA1:A,33716
LCD_RGB_0/un1_x_cnt_16_RNI3SGA1:B,33525
LCD_RGB_0/un1_x_cnt_16_RNI3SGA1:C,35349
LCD_RGB_0/un1_x_cnt_16_RNI3SGA1:D,34502
LCD_RGB_0/un1_x_cnt_16_RNI3SGA1:Y,33525
LCD_RGB_0/un1_x_cnt_4lto7:A,35480
LCD_RGB_0/un1_x_cnt_4lto7:B,35451
LCD_RGB_0/un1_x_cnt_4lto7:C,35352
LCD_RGB_0/un1_x_cnt_4lto7:D,35264
LCD_RGB_0/un1_x_cnt_4lto7:Y,35264
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_24:CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_24:IPCLKn,
PWMctr_0/timer[8]:ADn,
PWMctr_0/timer[8]:ALn,
PWMctr_0/timer[8]:CLK,2990
PWMctr_0/timer[8]:D,7015
PWMctr_0/timer[8]:EN,
PWMctr_0/timer[8]:LAT,
PWMctr_0/timer[8]:Q,2990
PWMctr_0/timer[8]:SD,
PWMctr_0/timer[8]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_6:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_6:IPENn,
LCD_RGB_0/un1_x_cnt_15_a0:A,33550
LCD_RGB_0/un1_x_cnt_15_a0:B,33371
LCD_RGB_0/un1_x_cnt_15_a0:C,33435
LCD_RGB_0/un1_x_cnt_15_a0:D,33341
LCD_RGB_0/un1_x_cnt_15_a0:Y,33341
LCD_RGB_0/cnt_word_9_am[2]:A,38588
LCD_RGB_0/cnt_word_9_am[2]:B,36443
LCD_RGB_0/cnt_word_9_am[2]:C,38473
LCD_RGB_0/cnt_word_9_am[2]:D,38438
LCD_RGB_0/cnt_word_9_am[2]:Y,36443
reg_apb_wrp_0/reg16x8_0/un1_data_out8_20:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_20:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_20:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_20:Y,4610
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[3]:A,5832
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[3]:B,5741
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[3]:C,3796
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[3]:Y,3796
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_1:CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_1:IPCLKn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_135:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_135:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_135:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_135:Y,4649
PWMctr_0/un4_timer_1_s_1_454_CC_0:CC[0],
PWMctr_0/un4_timer_1_s_1_454_CC_0:CC[10],6094
PWMctr_0/un4_timer_1_s_1_454_CC_0:CC[11],6967
PWMctr_0/un4_timer_1_s_1_454_CC_0:CC[1],7537
PWMctr_0/un4_timer_1_s_1_454_CC_0:CC[2],7473
PWMctr_0/un4_timer_1_s_1_454_CC_0:CC[3],7201
PWMctr_0/un4_timer_1_s_1_454_CC_0:CC[4],7133
PWMctr_0/un4_timer_1_s_1_454_CC_0:CC[5],7083
PWMctr_0/un4_timer_1_s_1_454_CC_0:CC[6],7168
PWMctr_0/un4_timer_1_s_1_454_CC_0:CC[7],6142
PWMctr_0/un4_timer_1_s_1_454_CC_0:CC[8],7015
PWMctr_0/un4_timer_1_s_1_454_CC_0:CC[9],6178
PWMctr_0/un4_timer_1_s_1_454_CC_0:CI,
PWMctr_0/un4_timer_1_s_1_454_CC_0:CO,5846
PWMctr_0/un4_timer_1_s_1_454_CC_0:P[0],5889
PWMctr_0/un4_timer_1_s_1_454_CC_0:P[10],
PWMctr_0/un4_timer_1_s_1_454_CC_0:P[11],
PWMctr_0/un4_timer_1_s_1_454_CC_0:P[1],5846
PWMctr_0/un4_timer_1_s_1_454_CC_0:P[2],6029
PWMctr_0/un4_timer_1_s_1_454_CC_0:P[3],6004
PWMctr_0/un4_timer_1_s_1_454_CC_0:P[4],
PWMctr_0/un4_timer_1_s_1_454_CC_0:P[5],
PWMctr_0/un4_timer_1_s_1_454_CC_0:P[6],6026
PWMctr_0/un4_timer_1_s_1_454_CC_0:P[7],6041
PWMctr_0/un4_timer_1_s_1_454_CC_0:P[8],6123
PWMctr_0/un4_timer_1_s_1_454_CC_0:P[9],6117
PWMctr_0/un4_timer_1_s_1_454_CC_0:UB[0],
PWMctr_0/un4_timer_1_s_1_454_CC_0:UB[10],
PWMctr_0/un4_timer_1_s_1_454_CC_0:UB[11],
PWMctr_0/un4_timer_1_s_1_454_CC_0:UB[1],
PWMctr_0/un4_timer_1_s_1_454_CC_0:UB[2],
PWMctr_0/un4_timer_1_s_1_454_CC_0:UB[3],
PWMctr_0/un4_timer_1_s_1_454_CC_0:UB[4],
PWMctr_0/un4_timer_1_s_1_454_CC_0:UB[5],
PWMctr_0/un4_timer_1_s_1_454_CC_0:UB[6],
PWMctr_0/un4_timer_1_s_1_454_CC_0:UB[7],
PWMctr_0/un4_timer_1_s_1_454_CC_0:UB[8],
PWMctr_0/un4_timer_1_s_1_454_CC_0:UB[9],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_22:B,
LCD_RGB_0/cnt_scan_ns_0_0[1]:A,36356
LCD_RGB_0/cnt_scan_ns_0_0[1]:B,38587
LCD_RGB_0/cnt_scan_ns_0_0[1]:C,37338
LCD_RGB_0/cnt_scan_ns_0_0[1]:Y,36356
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_12:CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_12:IPCLKn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104_set_RNI2T9U:A,5095
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104_set_RNI2T9U:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104_set_RNI2T9U:C,4924
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104_set_RNI2T9U:Y,4924
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPB,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[1]:A,6125
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[1]:B,6082
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[1]:C,3840
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[1]:D,3783
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[1]:Y,3783
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_28:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_28:IPENn,
LCD_RGB_0/cnt_delay_RNIFEUN[0]:B,38600
LCD_RGB_0/cnt_delay_RNIFEUN[0]:C,38452
LCD_RGB_0/cnt_delay_RNIFEUN[0]:CC,37272
LCD_RGB_0/cnt_delay_RNIFEUN[0]:D,36491
LCD_RGB_0/cnt_delay_RNIFEUN[0]:P,36491
LCD_RGB_0/cnt_delay_RNIFEUN[0]:S,37272
LCD_RGB_0/cnt_delay_RNIFEUN[0]:UB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_26:EN,
LCD_RGB_0/data_reg_24_am[1]:A,37549
LCD_RGB_0/data_reg_24_am[1]:B,37527
LCD_RGB_0/data_reg_24_am[1]:C,34273
LCD_RGB_0/data_reg_24_am[1]:D,37395
LCD_RGB_0/data_reg_24_am[1]:Y,34273
LCD_RGB_0/data_reg[5]:ADn,
LCD_RGB_0/data_reg[5]:ALn,
LCD_RGB_0/data_reg[5]:CLK,38623
LCD_RGB_0/data_reg[5]:D,33508
LCD_RGB_0/data_reg[5]:EN,37142
LCD_RGB_0/data_reg[5]:LAT,
LCD_RGB_0/data_reg[5]:Q,38623
LCD_RGB_0/data_reg[5]:SD,
LCD_RGB_0/data_reg[5]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_74:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_74:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_74:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_74:Y,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192:Y,4604
LCD_RGB_0/y_cnt[6]:ADn,
LCD_RGB_0/y_cnt[6]:ALn,
LCD_RGB_0/y_cnt[6]:CLK,33574
LCD_RGB_0/y_cnt[6]:D,35834
LCD_RGB_0/y_cnt[6]:EN,37157
LCD_RGB_0/y_cnt[6]:LAT,
LCD_RGB_0/y_cnt[6]:Q,33574
LCD_RGB_0/y_cnt[6]:SD,
LCD_RGB_0/y_cnt[6]:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[2]:A,4924
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[2]:B,4881
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[2]:C,2639
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[2]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[2]:Y,2582
corepwm_0/genblk6_corepwm_pwm_gen/m67_1_2:A,5277
corepwm_0/genblk6_corepwm_pwm_gen/m67_1_2:B,5234
corepwm_0/genblk6_corepwm_pwm_gen/m67_1_2:C,3257
corepwm_0/genblk6_corepwm_pwm_gen/m67_1_2:Y,3257
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110_set_RNI2GL71:A,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110_set_RNI2GL71:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110_set_RNI2GL71:C,4924
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110_set_RNI2GL71:Y,4924
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPB,
corepwm_0/genblk6_corepwm_pwm_gen/m14:A,5357
corepwm_0/genblk6_corepwm_pwm_gen/m14:B,3242
corepwm_0/genblk6_corepwm_pwm_gen/m14:C,6086
corepwm_0/genblk6_corepwm_pwm_gen/m14:D,4787
corepwm_0/genblk6_corepwm_pwm_gen/m14:Y,3242
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_29:C,7134
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_29:IPC,7134
PWMctr_0/h_time_4_cry_6:A,7841
PWMctr_0/h_time_4_cry_6:B,5813
PWMctr_0/h_time_4_cry_6:CC,5080
PWMctr_0/h_time_4_cry_6:P,
PWMctr_0/h_time_4_cry_6:S,5080
PWMctr_0/h_time_4_cry_6:UB,
LCD_RGB_0/state_ns_i_a2_0[1]:A,34681
LCD_RGB_0/state_ns_i_a2_0[1]:B,36551
LCD_RGB_0/state_ns_i_a2_0[1]:C,36467
LCD_RGB_0/state_ns_i_a2_0[1]:Y,34681
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_7:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_7:IPENn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPB,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_2:A,37717
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_2:B,38701
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_2:C,38707
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_2:CC,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_2:D,38627
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_2:P,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_2:UB,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_2:Y,37717
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_245:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_245:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_245:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_245:Y,4604
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_4:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_4:IPC,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_30:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_30:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_204_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_204_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_204_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_204_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_204_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_204_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_204_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_204_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_204_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56:Y,4649
LCD_RGB_0/data_reg_2_8_0__m4_i:A,34010
LCD_RGB_0/data_reg_2_8_0__m4_i:B,33946
LCD_RGB_0/data_reg_2_8_0__m4_i:Y,33946
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[25]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[25]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[25]:CLK,5130
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[25]:D,7453
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[25]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[25]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[25]:Q,5130
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[25]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[25]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_16:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_16:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_16:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_16:IPC,
PWMctr_0/timer_3[23]:A,2896
PWMctr_0/timer_3[23]:B,5846
PWMctr_0/timer_3[23]:Y,2896
reg_apb_wrp_0/reg16x8_0/un1_data_out8_28_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_28_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_28_set:CLK,6210
reg_apb_wrp_0/reg16x8_0/un1_data_out8_28_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_28_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_28_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_28_set:Q,6210
reg_apb_wrp_0/reg16x8_0/un1_data_out8_28_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_28_set:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_33:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_33:IPENn,
LCD_RGB_0/y_cnt[3]:ADn,
LCD_RGB_0/y_cnt[3]:ALn,
LCD_RGB_0/y_cnt[3]:CLK,33141
LCD_RGB_0/y_cnt[3]:D,36385
LCD_RGB_0/y_cnt[3]:EN,37157
LCD_RGB_0/y_cnt[3]:LAT,
LCD_RGB_0/y_cnt[3]:Q,33141
LCD_RGB_0/y_cnt[3]:SD,
LCD_RGB_0/y_cnt[3]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_21:B,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[9]:A,4315
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[9]:B,3170
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[9]:C,5984
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[9]:D,3993
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[9]:Y,3170
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152:Y,4604
LCD_RGB_0/un1_x_cnt_24_cry_0_cy:B,37746
LCD_RGB_0/un1_x_cnt_24_cry_0_cy:C,37644
LCD_RGB_0/un1_x_cnt_24_cry_0_cy:CC,
LCD_RGB_0/un1_x_cnt_24_cry_0_cy:D,36549
LCD_RGB_0/un1_x_cnt_24_cry_0_cy:P,36549
LCD_RGB_0/un1_x_cnt_24_cry_0_cy:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_71:Y,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_13_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_13_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_13_set:CLK,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_13_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_13_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_13_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_13_set:Q,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_13_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_13_set:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[7]:A,3885
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[7]:B,5960
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[7]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[7]:D,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[7]:Y,2676
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[21]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[21]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[21]:CLK,5804
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[21]:D,7324
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[21]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[21]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[21]:Q,5804
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[21]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[21]:SLn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[15]:A,5291
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[15]:B,5248
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[15]:C,3271
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[15]:Y,3271
PWMctr_0/h_time[6]:ADn,
PWMctr_0/h_time[6]:ALn,
PWMctr_0/h_time[6]:CLK,5197
PWMctr_0/h_time[6]:D,5080
PWMctr_0/h_time[6]:EN,3717
PWMctr_0/h_time[6]:LAT,
PWMctr_0/h_time[6]:Q,5197
PWMctr_0/h_time[6]:SD,
PWMctr_0/h_time[6]:SLn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[3]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[3]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[3]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[3]:D,7129
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[3]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[3]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[3]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[3]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[3]:SLn,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_10:A,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_10:B,5108
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_10:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_10:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_10:UB,5108
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:IPA,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64:Y,4610
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_12:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_12:C,33150
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_12:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_12:IPC,33150
reg_apb_wrp_0/reg16x8_0/un1_data_out8_43:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_43:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_43:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_43:Y,4610
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_32:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_32:IPENn,
PWMctr_0/timer[21]:ADn,
PWMctr_0/timer[21]:ALn,
PWMctr_0/timer[21]:CLK,6605
PWMctr_0/timer[21]:D,6925
PWMctr_0/timer[21]:EN,
PWMctr_0/timer[21]:LAT,
PWMctr_0/timer[21]:Q,6605
PWMctr_0/timer[21]:SD,
PWMctr_0/timer[21]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215:Y,4604
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_9:B,34017
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_9:C,34181
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_9:IPB,34017
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_9:IPC,34181
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123_set:CLK,5148
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123_set:Q,5148
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123_set:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[2]:A,4846
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[2]:B,4803
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[2]:C,2561
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[2]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[2]:Y,2504
LCD_RGB_0/cnt_scan_ns_i_o3_0[0]:A,37751
LCD_RGB_0/cnt_scan_ns_i_o3_0[0]:B,37607
LCD_RGB_0/cnt_scan_ns_i_o3_0[0]:C,37472
LCD_RGB_0/cnt_scan_ns_i_o3_0[0]:D,36331
LCD_RGB_0/cnt_scan_ns_i_o3_0[0]:Y,36331
reg_apb_wrp_0/reg16x8_0/un1_data_out8_197_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_197_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_197_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_197_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_197_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_197_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_197_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_197_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_197_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225_rs_RNI7J5K:A,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225_rs_RNI7J5K:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225_rs_RNI7J5K:C,5960
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225_rs_RNI7J5K:Y,5960
LCD_RGB_0/data_reg_0_sqmuxa:A,37413
LCD_RGB_0/data_reg_0_sqmuxa:B,
LCD_RGB_0/data_reg_0_sqmuxa:C,37395
LCD_RGB_0/data_reg_0_sqmuxa:Y,37395
PWMctr_0/h_time[10]:ADn,
PWMctr_0/h_time[10]:ALn,
PWMctr_0/h_time[10]:CLK,5218
PWMctr_0/h_time[10]:D,5029
PWMctr_0/h_time[10]:EN,3717
PWMctr_0/h_time[10]:LAT,
PWMctr_0/h_time[10]:Q,5218
PWMctr_0/h_time[10]:SD,
PWMctr_0/h_time[10]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_226_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_226_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_226_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_226_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_226_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_226_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_226_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_226_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_226_rs:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_0:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_0:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42_set_RNI8DHT:A,5196
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42_set_RNI8DHT:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42_set_RNI8DHT:C,5018
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42_set_RNI8DHT:Y,5018
corepwm_0/genblk6_corepwm_pwm_gen/m55:A,4699
corepwm_0/genblk6_corepwm_pwm_gen/m55:B,6847
corepwm_0/genblk6_corepwm_pwm_gen/m55:Y,4699
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[1]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[1]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[1]:CLK,5055
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[1]:D,7228
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[1]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[1]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[1]:Q,5055
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[1]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[1]:SLn,
PWMctr_0/un1_h_time_1_cry_6:A,
PWMctr_0/un1_h_time_1_cry_6:B,4576
PWMctr_0/un1_h_time_1_cry_6:CC,
PWMctr_0/un1_h_time_1_cry_6:P,
PWMctr_0/un1_h_time_1_cry_6:UB,4576
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104_set:CLK,5095
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104_set:Q,5095
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104_set:SLn,
reg_apb_wrp_0/reg16x8_0/mem_11_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_11_[2]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_11_[2]:CLK,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_11_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_11_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_11_[2]:Q,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_11_[2]:SLn,
LED2_obuf/U0/U_IOENFF:A,
LED2_obuf/U0/U_IOENFF:Y,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119_set:CLK,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119_set:Q,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_163:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_163:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_163:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_163:Y,4649
LCD_RGB_0/cnt_delay[5]:ADn,
LCD_RGB_0/cnt_delay[5]:ALn,
LCD_RGB_0/cnt_delay[5]:CLK,34846
LCD_RGB_0/cnt_delay[5]:D,36035
LCD_RGB_0/cnt_delay[5]:EN,39386
LCD_RGB_0/cnt_delay[5]:LAT,
LCD_RGB_0/cnt_delay[5]:Q,34846
LCD_RGB_0/cnt_delay[5]:SD,
LCD_RGB_0/cnt_delay[5]:SLn,
GPIO_0_M2F_obuf/U0/U_IOOUTFF:A,
GPIO_0_M2F_obuf/U0/U_IOOUTFF:Y,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82_set:CLK,6208
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82_set:Q,6208
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82_set:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:IPA,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26_set:CLK,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26_set:Q,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26_set:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[5]:A,4924
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[5]:B,4881
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[5]:C,2639
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[5]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[5]:Y,2582
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209_rs_RNI55JJ:A,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209_rs_RNI55JJ:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209_rs_RNI55JJ:C,4924
reg_apb_wrp_0/reg16x8_0/un1_data_out8_209_rs_RNI55JJ:Y,4924
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[15]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[15]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[15]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[15]:D,7282
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[15]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[15]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[15]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[15]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[15]:SLn,
CoreAPB3_0/iPSELS_0_a2[0]:A,3610
CoreAPB3_0/iPSELS_0_a2[0]:B,3473
CoreAPB3_0/iPSELS_0_a2[0]:C,3363
CoreAPB3_0/iPSELS_0_a2[0]:D,2258
CoreAPB3_0/iPSELS_0_a2[0]:Y,2258
reg_apb_wrp_0/reg16x8_0/un1_data_out8_250:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_250:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_250:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_250:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_61:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_61:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_61:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_61:Y,4649
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_7:A,7035
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_7:B,6879
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_7:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_7:P,6952
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_7:UB,6879
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[11]:A,5246
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[11]:B,5203
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[11]:C,3226
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[11]:Y,3226
LCD_RGB_0/un1_lcd_cs_out_37[0]:A,37722
LCD_RGB_0/un1_lcd_cs_out_37[0]:B,37652
LCD_RGB_0/un1_lcd_cs_out_37[0]:C,37565
LCD_RGB_0/un1_lcd_cs_out_37[0]:D,37522
LCD_RGB_0/un1_lcd_cs_out_37[0]:Y,37522
LCD_RGB_0/un1_y_cnt_22_0_o2_2_RNIFQHL1:A,33367
LCD_RGB_0/un1_y_cnt_22_0_o2_2_RNIFQHL1:B,33347
LCD_RGB_0/un1_y_cnt_22_0_o2_2_RNIFQHL1:C,33038
LCD_RGB_0/un1_y_cnt_22_0_o2_2_RNIFQHL1:D,33125
LCD_RGB_0/un1_y_cnt_22_0_o2_2_RNIFQHL1:Y,33038
PWMctr_0/timer[3]:ADn,
PWMctr_0/timer[3]:ALn,
PWMctr_0/timer[3]:CLK,6004
PWMctr_0/timer[3]:D,7201
PWMctr_0/timer[3]:EN,
PWMctr_0/timer[3]:LAT,
PWMctr_0/timer[3]:Q,6004
PWMctr_0/timer[3]:SD,
PWMctr_0/timer[3]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_80:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_80:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_80:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_80:Y,4610
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_31:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_31:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119_set_RNIDQL4:A,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119_set_RNIDQL4:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119_set_RNIDQL4:C,4969
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119_set_RNIDQL4:Y,4969
reg_apb_wrp_0/reg16x8_0/mem_8_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_8_[4]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_8_[4]:CLK,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_8_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_8_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_8_[4]:Q,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_8_[4]:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_1:CLK,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_1:IPCLKn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_26:C,40506
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_26:IPC,40506
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149_rs_RNIFB6T:A,6162
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149_rs_RNIFB6T:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149_rs_RNIFB6T:C,6034
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149_rs_RNIFB6T:Y,6034
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_3:A,6231
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_3:B,6008
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_3:C,5169
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_3:D,3049
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_3:Y,3049
reg_apb_wrp_0/reg16x8_0/un1_data_out8_122_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_122_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_122_set:CLK,6210
reg_apb_wrp_0/reg16x8_0/un1_data_out8_122_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_122_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_122_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_122_set:Q,6210
reg_apb_wrp_0/reg16x8_0/un1_data_out8_122_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_122_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187:Y,4604
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_25:CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_25:IPCLKn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_174:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_174:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_174:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_174:Y,4649
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1:A,6201
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1:B,6088
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1:C,6045
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1:D,5927
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1:P,5927
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152_rs_RNIHTAV:A,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152_rs_RNIHTAV:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152_rs_RNIHTAV:C,5018
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152_rs_RNIHTAV:Y,5018
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64_set:CLK,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64_set:Q,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64_set:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_27:A,6309
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_27:B,6196
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_27:C,6153
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_27:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_27:D,6035
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_27:P,6035
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_27:UB,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[9]:A,3170
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[9]:B,4003
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[9]:Y,3170
pwm_0_obuf/U0/U_IOOUTFF:A,
pwm_0_obuf/U0/U_IOOUTFF:Y,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPB,
LCD_RGB_0/data_reg[0]:ADn,
LCD_RGB_0/data_reg[0]:ALn,
LCD_RGB_0/data_reg[0]:CLK,38627
LCD_RGB_0/data_reg[0]:D,33475
LCD_RGB_0/data_reg[0]:EN,37142
LCD_RGB_0/data_reg[0]:LAT,
LCD_RGB_0/data_reg[0]:Q,38627
LCD_RGB_0/data_reg[0]:SD,
LCD_RGB_0/data_reg[0]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPB,
reg_apb_wrp_0/reg16x8_0/mem_3_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_3_[1]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_3_[1]:CLK,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_3_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_3_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_3_[1]:Q,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_3_[1]:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[0]:A,4846
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[0]:B,4803
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[0]:C,2561
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[0]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[0]:Y,2504
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_9_RNO:A,4949
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_9_RNO:B,4908
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_9_RNO:C,3887
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_9_RNO:D,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_9_RNO:Y,3807
LCD_RGB_0/x_cnt_9[5]:A,36336
LCD_RGB_0/x_cnt_9[5]:B,36700
LCD_RGB_0/x_cnt_9[5]:Y,36336
ip_interface_inst:A,
ip_interface_inst:B,
ip_interface_inst:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPB,
LCD_RGB_0/state_ns_0_a2[0]:A,36818
LCD_RGB_0/state_ns_0_a2[0]:B,38570
LCD_RGB_0/state_ns_0_a2[0]:Y,36818
LCD_RGB_0/cnt_write[1]:ADn,
LCD_RGB_0/cnt_write[1]:ALn,
LCD_RGB_0/cnt_write[1]:CLK,36818
LCD_RGB_0/cnt_write[1]:D,37379
LCD_RGB_0/cnt_write[1]:EN,39440
LCD_RGB_0/cnt_write[1]:LAT,
LCD_RGB_0/cnt_write[1]:Q,36818
LCD_RGB_0/cnt_write[1]:SD,
LCD_RGB_0/cnt_write[1]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPB,
reg_apb_wrp_0/reg16x8_0/mem_4_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_4_[5]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_4_[5]:CLK,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_4_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_4_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_4_[5]:Q,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_4_[5]:SLn,
LCD_RGB_0/data_reg_20_3_1:A,33475
LCD_RGB_0/data_reg_20_3_1:B,36691
LCD_RGB_0/data_reg_20_3_1:C,36535
LCD_RGB_0/data_reg_20_3_1:Y,33475
LCD_RGB_0/data_reg_2_8_0__m3:A,34614
LCD_RGB_0/data_reg_2_8_0__m3:B,34587
LCD_RGB_0/data_reg_2_8_0__m3:C,34490
LCD_RGB_0/data_reg_2_8_0__m3:Y,34490
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_26:EN,
PWMctr_0/timer[10]:ADn,
PWMctr_0/timer[10]:ALn,
PWMctr_0/timer[10]:CLK,3112
PWMctr_0/timer[10]:D,2896
PWMctr_0/timer[10]:EN,
PWMctr_0/timer[10]:LAT,
PWMctr_0/timer[10]:Q,3112
PWMctr_0/timer[10]:SD,
PWMctr_0/timer[10]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_185_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_185_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_185_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_185_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_185_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_185_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_185_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_185_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_185_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41_set_RNI9RFM:A,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41_set_RNI9RFM:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41_set_RNI9RFM:C,4873
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41_set_RNI9RFM:Y,4873
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16_set_RNIMO0V:A,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16_set_RNIMO0V:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16_set_RNIMO0V:C,4926
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16_set_RNIMO0V:Y,4926
LCD_RGB_0/data_reg_24_ns[5]:A,33564
LCD_RGB_0/data_reg_24_ns[5]:B,33508
LCD_RGB_0/data_reg_24_ns[5]:C,38413
LCD_RGB_0/data_reg_24_ns[5]:Y,33508
reg_apb_wrp_0/reg16x8_0/mem_3__RNICQ721[7]:A,5103
reg_apb_wrp_0/reg16x8_0/mem_3__RNICQ721[7]:B,
reg_apb_wrp_0/reg16x8_0/mem_3__RNICQ721[7]:C,4975
reg_apb_wrp_0/reg16x8_0/mem_3__RNICQ721[7]:Y,4975
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[0]:A,3343
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[0]:B,2089
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[0]:C,2571
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[0]:D,1668
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[0]:Y,1668
LCD_RGB_0/cnt_scan[3]:ADn,
LCD_RGB_0/cnt_scan[3]:ALn,
LCD_RGB_0/cnt_scan[3]:CLK,36554
LCD_RGB_0/cnt_scan[3]:D,38419
LCD_RGB_0/cnt_scan[3]:EN,39475
LCD_RGB_0/cnt_scan[3]:LAT,
LCD_RGB_0/cnt_scan[3]:Q,36554
LCD_RGB_0/cnt_scan[3]:SD,
LCD_RGB_0/cnt_scan[3]:SLn,
LCD_RGB_0/state_ns_o2_i_a3_i_o2[5]:A,35728
LCD_RGB_0/state_ns_o2_i_a3_i_o2[5]:B,35644
LCD_RGB_0/state_ns_o2_i_a3_i_o2[5]:Y,35644
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_21_FCINST1:CC,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_21_FCINST1:CO,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_21_FCINST1:P,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_21_FCINST1:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149:Y,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100_set_RNI1BDF:A,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100_set_RNI1BDF:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100_set_RNI1BDF:C,4803
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100_set_RNI1BDF:Y,4803
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_13:A,6240
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_13:B,6197
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_13:C,5029
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_13:D,5134
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_13:Y,5029
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPB,
LCD_RGB_0/data_reg_2_8_0__i2_mux_0_i:A,35663
LCD_RGB_0/data_reg_2_8_0__i2_mux_0_i:B,35586
LCD_RGB_0/data_reg_2_8_0__i2_mux_0_i:C,35592
LCD_RGB_0/data_reg_2_8_0__i2_mux_0_i:D,35492
LCD_RGB_0/data_reg_2_8_0__i2_mux_0_i:Y,35492
LCD_RGB_0/cnt_delay[11]:ADn,
LCD_RGB_0/cnt_delay[11]:ALn,
LCD_RGB_0/cnt_delay[11]:CLK,34981
LCD_RGB_0/cnt_delay[11]:D,35912
LCD_RGB_0/cnt_delay[11]:EN,39386
LCD_RGB_0/cnt_delay[11]:LAT,
LCD_RGB_0/cnt_delay[11]:Q,34981
LCD_RGB_0/cnt_delay[11]:SD,
LCD_RGB_0/cnt_delay[11]:SLn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[5]:A,4061
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[5]:B,3096
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[5]:C,2264
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[5]:D,1546
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[5]:Y,1546
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_31:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_31:IPC,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_22:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_22:IPENn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_17:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_17:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_17:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_17:IPC,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_208:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_208:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_208:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_208:Y,4604
corepwm_0/genblk3_corepwm_reg_if/period_reg[6]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[6]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[6]:CLK,5052
corepwm_0/genblk3_corepwm_reg_if/period_reg[6]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[6]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[6]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[6]:Q,5052
corepwm_0/genblk3_corepwm_reg_if/period_reg[6]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[6]:SLn,
LCD_RGB_0/un1_y_cnt_22_0_a2_5_1:A,33395
LCD_RGB_0/un1_y_cnt_22_0_a2_5_1:B,33367
LCD_RGB_0/un1_y_cnt_22_0_a2_5_1:Y,33367
LCD_RGB_0/un1_cnt_delay_cry_3:A,34957
LCD_RGB_0/un1_cnt_delay_cry_3:B,34914
LCD_RGB_0/un1_cnt_delay_cry_3:CC,
LCD_RGB_0/un1_cnt_delay_cry_3:P,34914
LCD_RGB_0/un1_cnt_delay_cry_3:UB,34921
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_33:B,33574
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_33:C,33551
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_33:IPB,33574
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_33:IPC,33551
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[9]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[9]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[9]:CLK,5008
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[9]:D,7453
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[9]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[9]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[9]:Q,5008
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[9]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[9]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_4:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_4:IPENn,
LCD_RGB_0/un1_cnt_word13_2_1:A,35793
LCD_RGB_0/un1_cnt_word13_2_1:B,37662
LCD_RGB_0/un1_cnt_word13_2_1:Y,35793
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_119:Y,4649
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[4]:A,5046
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[4]:B,5003
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[4]:C,2806
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[4]:D,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[4]:Y,2659
FCCC_0/CCC_INST/IP_INTERFACE_10:A,
FCCC_0/CCC_INST/IP_INTERFACE_10:B,
FCCC_0/CCC_INST/IP_INTERFACE_10:C,
FCCC_0/CCC_INST/IP_INTERFACE_10:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_10:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST_RNISAS9:A,6340
FPGA_SoC_MSS_0/MSS_ADLIB_INST_RNISAS9:Y,6340
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[34]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[34]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[34]:CLK,5128
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[34]:D,7175
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[34]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[34]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[34]:Q,5128
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[34]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[34]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_19:EN,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_39:A,6641
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_39:B,6549
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_39:C,6481
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_39:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_39:D,6377
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_39:P,6377
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_39:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_102:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_102:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_102:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_102:Y,4649
reg_apb_wrp_0/reg16x8_0/mem_4_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_4_[7]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_4_[7]:CLK,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_4_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_4_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_4_[7]:Q,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_4_[7]:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[5]:A,5018
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[5]:B,4975
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[5]:C,2733
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[5]:D,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[5]:Y,2676
LCD_RGB_0/cnt_scan_RNO[0]:A,39645
LCD_RGB_0/cnt_scan_RNO[0]:B,39447
LCD_RGB_0/cnt_scan_RNO[0]:C,37149
LCD_RGB_0/cnt_scan_RNO[0]:D,35397
LCD_RGB_0/cnt_scan_RNO[0]:Y,35397
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_33:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_33:IPENn,
LCD_RGB_0/state_RNO_0[1]:A,36782
LCD_RGB_0/state_RNO_0[1]:B,38555
LCD_RGB_0/state_RNO_0[1]:C,34495
LCD_RGB_0/state_RNO_0[1]:D,34681
LCD_RGB_0/state_RNO_0[1]:Y,34495
LCD_RGB_0/lcd_clk_out_RNO_0:A,37716
LCD_RGB_0/lcd_clk_out_RNO_0:B,37572
LCD_RGB_0/lcd_clk_out_RNO_0:C,
LCD_RGB_0/lcd_clk_out_RNO_0:D,39344
LCD_RGB_0/lcd_clk_out_RNO_0:Y,37572
reg_apb_wrp_0/reg16x8_0/un1_data_out8_118_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_118_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_118_set:CLK,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_118_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_118_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_118_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_118_set:Q,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_118_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_118_set:SLn,
GPIO_OUT_obuf[0]/U0/U_IOENFF:A,
GPIO_OUT_obuf[0]/U0/U_IOENFF:Y,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:IPA,
corepwm_0/genblk6_corepwm_pwm_gen/m19:A,3202
corepwm_0/genblk6_corepwm_pwm_gen/m19:B,4077
corepwm_0/genblk6_corepwm_pwm_gen/m19:Y,3202
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[28]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[28]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[28]:CLK,6075
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[28]:D,7318
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[28]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[28]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[28]:Q,6075
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[28]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[28]:SLn,
LCD_RGB_0/data_reg_24_ns[1]:A,38535
LCD_RGB_0/data_reg_24_ns[1]:B,34273
LCD_RGB_0/data_reg_24_ns[1]:C,33475
LCD_RGB_0/data_reg_24_ns[1]:Y,33475
reg_apb_wrp_0/reg16x8_0/un1_data_out8_181:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_181:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_181:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_181:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_38:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_38:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_38:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_38:Y,4649
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPB,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI423I[1]:A,2815
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI423I[1]:B,7052
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI423I[1]:C,2993
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI423I[1]:Y,2815
FCCC_0/CCC_INST/IP_INTERFACE_0:A,
FCCC_0/CCC_INST/IP_INTERFACE_0:B,
FCCC_0/CCC_INST/IP_INTERFACE_0:C,
FCCC_0/CCC_INST/IP_INTERFACE_0:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_0:IPB,
reg_apb_wrp_0/reg16x8_0/data_out_RNO[2]:A,3783
reg_apb_wrp_0/reg16x8_0/data_out_RNO[2]:B,3690
reg_apb_wrp_0/reg16x8_0/data_out_RNO[2]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_RNO[2]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_RNO[2]:Y,2504
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_12:B,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_12:C,7345
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_12:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_12:IPC,7345
pwm_3_obuf/U0/U_IOOUTFF:A,
pwm_3_obuf/U0/U_IOOUTFF:Y,
reg_apb_wrp_0/reg16x8_0/mem_14_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_14_[1]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_14_[1]:CLK,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_14_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_14_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_14_[1]:Q,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_14_[1]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_31:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_31:IPENn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[4]:A,4969
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[4]:B,4926
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[4]:C,2729
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[4]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[4]:Y,2582
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_17:EN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:IPA,
reg_apb_wrp_0/reg16x8_0/mem_14_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_14_[7]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_14_[7]:CLK,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_14_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_14_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_14_[7]:Q,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_14_[7]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_8_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_8_[2]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_8_[2]:CLK,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_8_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_8_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_8_[2]:Q,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_8_[2]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_11:B,40489
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_11:C,40601
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_11:IPB,40489
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_11:IPC,40601
LCD_RGB_0/cnt_write[3]:ADn,
LCD_RGB_0/cnt_write[3]:ALn,
LCD_RGB_0/cnt_write[3]:CLK,36862
LCD_RGB_0/cnt_write[3]:D,37423
LCD_RGB_0/cnt_write[3]:EN,39440
LCD_RGB_0/cnt_write[3]:LAT,
LCD_RGB_0/cnt_write[3]:Q,36862
LCD_RGB_0/cnt_write[3]:SD,
LCD_RGB_0/cnt_write[3]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_22:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_22:IPENn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0:A,6922
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0:B,6662
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0:P,6809
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0:UB,6662
LCD_RGB_0/un1_cnt_delay_cry_2:B,34784
LCD_RGB_0/un1_cnt_delay_cry_2:CC,
LCD_RGB_0/un1_cnt_delay_cry_2:P,34784
LCD_RGB_0/un1_cnt_delay_cry_2:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_188:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_188:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_188:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_188:Y,4604
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][7]:ADn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][7]:ALn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][7]:CLK,7053
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][7]:D,7057
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][7]:EN,3773
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][7]:LAT,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][7]:Q,7053
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][7]:SD,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][7]:SLn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[0]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[0]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[0]:CLK,4748
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[0]:D,5420
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[0]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[0]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[0]:Q,4748
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[0]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[0]:SLn,
LCD_RGB_0/state_ns_i_o2_0[1]:A,35506
LCD_RGB_0/state_ns_i_o2_0[1]:B,36670
LCD_RGB_0/state_ns_i_o2_0[1]:C,34495
LCD_RGB_0/state_ns_i_o2_0[1]:D,35299
LCD_RGB_0/state_ns_i_o2_0[1]:Y,34495
PWMctr_0/CNT_3[5]:A,6227
PWMctr_0/CNT_3[5]:B,6029
PWMctr_0/CNT_3[5]:C,7822
PWMctr_0/CNT_3[5]:D,7728
PWMctr_0/CNT_3[5]:Y,6029
reg_apb_wrp_0/reg16x8_0/mem_12_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_12_[2]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_12_[2]:CLK,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_12_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_12_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_12_[2]:Q,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_12_[2]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191_rs_RNI8SLS:A,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191_rs_RNI8SLS:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191_rs_RNI8SLS:C,4873
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191_rs_RNI8SLS:Y,4873
reg_apb_wrp_0/reg16x8_0/mem_2_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_2_[6]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_2_[6]:CLK,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_2_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_2_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_2_[6]:Q,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_2_[6]:SLn,
PWMctr_0/timer[16]:ADn,
PWMctr_0/timer[16]:ALn,
PWMctr_0/timer[16]:CLK,4926
PWMctr_0/timer[16]:D,6951
PWMctr_0/timer[16]:EN,
PWMctr_0/timer[16]:LAT,
PWMctr_0/timer[16]:Q,4926
PWMctr_0/timer[16]:SD,
PWMctr_0/timer[16]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_221:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_221:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_221:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_221:Y,4649
FPGA_SoC_MSS_0/MMUART_0_TXD_PAD/U_IOPAD:D,
FPGA_SoC_MSS_0/MMUART_0_TXD_PAD/U_IOPAD:E,
FPGA_SoC_MSS_0/MMUART_0_TXD_PAD/U_IOPAD:PAD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[19]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[19]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[19]:CLK,5134
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[19]:D,7164
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[19]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[19]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[19]:Q,5134
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[19]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[19]:SLn,
LCD_RGB_0/x_cnt_3_rep1:ADn,
LCD_RGB_0/x_cnt_3_rep1:ALn,
LCD_RGB_0/x_cnt_3_rep1:CLK,33252
LCD_RGB_0/x_cnt_3_rep1:D,36336
LCD_RGB_0/x_cnt_3_rep1:EN,
LCD_RGB_0/x_cnt_3_rep1:LAT,
LCD_RGB_0/x_cnt_3_rep1:Q,33252
LCD_RGB_0/x_cnt_3_rep1:SD,
LCD_RGB_0/x_cnt_3_rep1:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CAN_RXBUS_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CAN_RXBUS_USBA_DATA1_MGPIO3A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CAN_TXBUS_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CAN_TXBUS_USBA_DATA0_MGPIO2A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CAN_TX_EBL_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_BASE,1413
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CLK_MDDR_APB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:COLF,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:CRSF,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DM_IN[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DM_IN[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DM_IN[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQS_IN[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQS_IN[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQS_IN[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[10],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[11],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[12],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[13],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[14],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[15],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[16],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[17],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[4],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[5],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[6],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[7],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[8],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_DQ_IN[9],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_FIFO_WE_IN[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:DRAM_FIFO_WE_IN[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2HCALIB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[10],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[11],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[12],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[13],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[14],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[15],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[4],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[5],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[6],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[7],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[8],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2H_INTERRUPT[9],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2_DMAREADY[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F2_DMAREADY[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_AVALID,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_HOSTDISCON,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_IDDIG,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_LINESTATE[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_LINESTATE[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_M3_RESET_N,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_PLL_LOCK,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_RXACTIVE,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_RXERROR,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_RXVALID,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_RXVALIDH,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_SESSEND,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_TXREADY,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_VBUSVALID,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_VSTATUS[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_VSTATUS[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_VSTATUS[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_VSTATUS[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_VSTATUS[4],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_VSTATUS[5],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_VSTATUS[6],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_VSTATUS[7],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_XDATAIN[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_XDATAIN[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_XDATAIN[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_XDATAIN[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_XDATAIN[4],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_XDATAIN[5],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_XDATAIN[6],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FAB_XDATAIN[7],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:FPGA_MDDR_ARESET_N,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[10],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[11],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[12],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[13],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[14],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[15],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[16],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[17],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[18],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[19],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[20],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[21],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[22],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[23],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[24],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[25],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[26],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[27],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[28],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[29],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[30],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[31],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[4],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[5],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[6],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[7],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[8],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARADDR_HADDR1[9],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARBURST_HTRANS1[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARBURST_HTRANS1[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARID_HSEL1[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARID_HSEL1[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARID_HSEL1[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARID_HSEL1[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARLEN_HBURST1[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARLEN_HBURST1[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARLEN_HBURST1[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARLEN_HBURST1[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARLOCK_HMASTLOCK1[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARLOCK_HMASTLOCK1[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARSIZE_HSIZE1[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARSIZE_HSIZE1[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_ARVALID_HWRITE1,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[10],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[11],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[12],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[13],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[14],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[15],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[16],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[17],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[18],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[19],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[20],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[21],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[22],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[23],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[24],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[25],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[26],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[27],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[28],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[29],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[30],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[31],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[4],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[5],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[6],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[7],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[8],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWADDR_HADDR0[9],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWBURST_HTRANS0[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWBURST_HTRANS0[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWID_HSEL0[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWID_HSEL0[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWID_HSEL0[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWID_HSEL0[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWLEN_HBURST0[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWLEN_HBURST0[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWLEN_HBURST0[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWLEN_HBURST0[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWLOCK_HMASTLOCK0[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWLOCK_HMASTLOCK0[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWSIZE_HSIZE0[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWSIZE_HSIZE0[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_AWVALID_HWRITE0,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_BREADY,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_DMAREADY[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_DMAREADY[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[10],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[11],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[12],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[13],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[14],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[15],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[16],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[17],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[18],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[19],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[20],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[21],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[22],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[23],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[24],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[25],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[26],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[27],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[28],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[29],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[30],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[31],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[4],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[5],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[6],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[7],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[8],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ADDR[9],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_ENABLE,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_MASTLOCK,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_READY,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_SEL,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_SIZE[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_SIZE[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_TRANS1,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[10],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[11],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[12],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[13],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[14],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[15],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[16],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[17],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[18],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[19],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[20],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[21],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[22],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[23],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[24],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[25],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[26],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[27],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[28],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[29],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[30],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[31],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[4],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[5],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[6],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[7],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[8],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WDATA[9],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_FM0_WRITE,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[0],2718
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[16],2571
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[17],3199
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[18],3269
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[19],2258
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[1],2694
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[2],1924
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[3],1413
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[4],1869
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[5],1852
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[6],2418
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ADDR[7],1940
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_ENABLE,4279
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[0],1668
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[10],2868
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[11],2795
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[12],2843
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[13],2785
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[14],2833
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[15],2840
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[16],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[17],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[18],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[19],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[1],1735
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[20],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[21],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[22],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[23],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[24],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[25],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[26],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[27],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[28],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[29],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[2],1757
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[30],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[31],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[3],1534
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[4],1413
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[5],1546
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[6],1525
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[7],1637
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[8],2813
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RDATA[9],2739
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_READY,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_RESP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_SEL,2546
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[0],6218
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[10],7514
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[11],7318
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[12],7315
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[13],7297
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[14],7367
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[15],7282
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[1],7175
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[2],7164
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[3],7129
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[4],7324
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[5],7248
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[6],7280
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[7],7057
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[8],7453
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WDATA[9],7371
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_HM0_WRITE,4272
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_RMW_AXI,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_RREADY,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[10],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[11],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[12],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[13],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[14],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[15],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[16],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[17],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[18],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[19],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[20],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[21],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[22],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[23],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[24],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[25],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[26],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[27],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[28],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[29],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[30],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[31],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[32],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[33],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[34],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[35],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[36],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[37],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[38],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[39],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[40],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[41],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[42],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[43],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[44],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[45],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[46],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[47],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[48],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[49],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[4],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[50],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[51],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[52],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[53],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[54],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[55],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[56],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[57],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[58],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[59],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[5],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[60],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[61],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[62],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[63],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[6],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[7],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[8],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WDATA_HWDATA01[9],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WID_HREADY01[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WID_HREADY01[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WID_HREADY01[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WID_HREADY01[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WLAST,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WSTRB[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WSTRB[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WSTRB[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WSTRB[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WSTRB[4],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WSTRB[5],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WSTRB[6],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WSTRB[7],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:F_WVALID,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:GTX_CLKPF,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C0_BCLK,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C0_SCL_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C0_SCL_USBC_DATA1_MGPIO31B_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C0_SDA_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C0_SDA_USBC_DATA0_MGPIO30B_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C1_BCLK,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C1_SCL_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_OE,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_OUT,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C1_SDA_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C1_SDA_MGPIO0A_H2F_B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_OE,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_OUT,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PADDR[10],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PADDR[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PADDR[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PADDR[4],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PADDR[5],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PADDR[6],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PADDR[7],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PADDR[8],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PADDR[9],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PENABLE,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PSEL,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[10],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[11],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[12],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[13],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[14],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[15],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[4],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[5],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[6],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[7],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[8],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWDATA[9],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDDR_FABRIC_PWRITE,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MDIF,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO0A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO10A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO11A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO11B_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO12A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO13A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO14A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO15A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO16A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO17B_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO18B_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO19B_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO1A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO20B_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO21B_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO22B_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO24B_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO25B_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO26B_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO27B_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO28B_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO29B_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO2A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO30B_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO31B_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO3A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO4A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO5A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO6A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO7A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO8A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MGPIO9A_F2H_GPIN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_CTS_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_CTS_USBC_DATA7_MGPIO19B_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_DCD_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_DCD_MGPIO22B_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_DSR_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_DSR_MGPIO20B_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_DTR_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_DTR_USBC_DATA6_MGPIO18B_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_RI_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_RI_MGPIO21B_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_RTS_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_RTS_USBC_DATA5_MGPIO17B_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_RXD_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_RXD_USBC_STP_MGPIO28B_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_SCK_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_SCK_USBC_NXT_MGPIO29B_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_TXD_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_TXD_USBC_DIR_MGPIO27B_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_TXD_USBC_DIR_MGPIO27B_OE,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART0_TXD_USBC_DIR_MGPIO27B_OUT,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART1_CTS_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART1_DCD_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART1_DSR_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART1_RI_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART1_RTS_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART1_RXD_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART1_RXD_USBC_DATA3_MGPIO26B_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART1_SCK_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART1_SCK_USBC_DATA4_MGPIO25B_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART1_TXD_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_OE,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[10],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[11],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[12],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[13],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[14],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[15],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[16],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[17],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[18],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[19],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[20],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[21],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[22],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[23],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[24],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[25],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[26],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[27],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[28],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[29],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[30],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[31],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[4],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[5],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[6],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[7],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[8],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PRDATA[9],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PREADY,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PER2_FABRIC_PSLVERR,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:PRESET_N,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RCGF[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RCGF[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RCGF[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RCGF[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RCGF[4],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RCGF[5],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RCGF[6],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RCGF[7],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RCGF[8],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RCGF[9],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RGMII_MDC_RMII_MDC_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RGMII_RXD3_USBB_DATA4_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RGMII_RX_CLK_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RGMII_TXD0_RMII_TXD0_USBB_DIR_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RGMII_TXD1_RMII_TXD1_USBB_STP_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RGMII_TXD2_USBB_DATA5_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RGMII_TXD3_USBB_DATA6_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RGMII_TX_CLK_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[0],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[1],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[2],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[3],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[4],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[5],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[6],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RXDF[7],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_CLKPF,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_DVF,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_ERRF,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:RX_EV,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SLEEPHOLDREQ,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SMBALERT_NI0,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SMBALERT_NI1,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SMBSUS_NI0,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SMBSUS_NI1,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_CLK_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_SCK_USBA_XCLK_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_SDI_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_SDI_USBA_DIR_MGPIO5A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_SDO_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_SDO_USBA_STP_MGPIO6A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_SS0_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_SS0_USBA_NXT_MGPIO7A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_SS1_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_SS1_USBA_DATA5_MGPIO8A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_SS2_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_SS2_USBA_DATA6_MGPIO9A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_SS3_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI0_SS3_USBA_DATA7_MGPIO10A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_CLK_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SCK_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SDI_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SDI_MGPIO11A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SDO_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SDO_MGPIO12A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SS0_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SS0_MGPIO13A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SS1_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SS1_MGPIO14A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SS2_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SS2_MGPIO15A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SS3_F2H_SCP,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SS3_MGPIO16A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SS4_MGPIO17A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SS5_MGPIO18A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SS6_MGPIO23A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:SPI1_SS7_MGPIO24A_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:TX_CLKPF,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:USBC_XCLK_IN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:USER_MSS_GPIO_RESET_N,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:USER_MSS_RESET_N,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/INST_MSS_010_IP:XCLK_FAB,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_9_RNO:A,4949
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_9_RNO:B,4908
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_9_RNO:C,3887
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_9_RNO:D,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_9_RNO:Y,3807
reg_apb_wrp_0/reg16x8_0/mem_14__RNI42QK[4]:A,5097
reg_apb_wrp_0/reg16x8_0/mem_14__RNI42QK[4]:B,
reg_apb_wrp_0/reg16x8_0/mem_14__RNI42QK[4]:C,4969
reg_apb_wrp_0/reg16x8_0/mem_14__RNI42QK[4]:Y,4969
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200:Y,4604
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[3]:A,5018
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[3]:B,4975
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[3]:C,2733
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[3]:D,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[3]:Y,2676
PWMctr_0/timer[11]:ADn,
PWMctr_0/timer[11]:ALn,
PWMctr_0/timer[11]:CLK,4046
PWMctr_0/timer[11]:D,6967
PWMctr_0/timer[11]:EN,
PWMctr_0/timer[11]:LAT,
PWMctr_0/timer[11]:Q,4046
PWMctr_0/timer[11]:SD,
PWMctr_0/timer[11]:SLn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[5]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[5]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[5]:CLK,4974
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[5]:D,5044
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[5]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[5]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[5]:Q,4974
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[5]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[5]:SLn,
LCD_RGB_0/cnt_init_ns_i_i_a2[2]:A,39573
LCD_RGB_0/cnt_init_ns_i_i_a2[2]:B,39588
LCD_RGB_0/cnt_init_ns_i_i_a2[2]:Y,39573
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68_set_RNIGNVU:A,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68_set_RNIGNVU:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68_set_RNIGNVU:C,4846
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68_set_RNIGNVU:Y,4846
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[2]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[2]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[2]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[2]:D,7164
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[2]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[2]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[2]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[2]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[2]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76:Y,4610
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:IPA,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_45:A,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_45:B,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_45:C,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_45:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_45:D,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_45:P,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_45:UB,
reg_apb_wrp_0/reg16x8_0/mem_9_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_9_[1]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_9_[1]:CLK,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_9_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_9_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_9_[1]:Q,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_9_[1]:SLn,
LCD_RGB_0/un1_lcd_cs_out_12lto6_N_2L1:A,34040
LCD_RGB_0/un1_lcd_cs_out_12lto6_N_2L1:B,33992
LCD_RGB_0/un1_lcd_cs_out_12lto6_N_2L1:C,33886
LCD_RGB_0/un1_lcd_cs_out_12lto6_N_2L1:D,33783
LCD_RGB_0/un1_lcd_cs_out_12lto6_N_2L1:Y,33783
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:CC[0],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:CC[1],37021
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:CC[2],36951
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:CC[3],36679
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:CC[4],36611
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:CC[5],36574
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:CC[6],36700
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:CC[7],36609
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:CC[8],36549
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:CI,
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:P[0],36549
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:P[10],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:P[11],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:P[1],37650
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:P[2],37832
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:P[3],37801
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:P[4],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:P[5],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:P[6],38099
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:P[7],38179
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:P[8],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:P[9],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:UB[0],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:UB[10],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:UB[11],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:UB[1],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:UB[2],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:UB[3],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:UB[4],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:UB[5],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:UB[6],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:UB[7],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:UB[8],
LCD_RGB_0/un1_x_cnt_24_cry_0_cy_CC_0:UB[9],
reg_apb_wrp_0/reg16x8_0/un1_data_out8_251_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_251_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_251_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_251_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_251_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_251_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_251_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_251_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_251_rs:SLn,
GPIO_OUT_obuf[0]/U0/U_IOPAD:D,
GPIO_OUT_obuf[0]/U0/U_IOPAD:E,
GPIO_OUT_obuf[0]/U0/U_IOPAD:PAD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18_set:CLK,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18_set:Q,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18_set:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:IPA,
LCD_RGB_0/y_cnt_s[7]:B,36385
LCD_RGB_0/y_cnt_s[7]:C,39292
LCD_RGB_0/y_cnt_s[7]:CC,35773
LCD_RGB_0/y_cnt_s[7]:P,
LCD_RGB_0/y_cnt_s[7]:S,35773
LCD_RGB_0/y_cnt_s[7]:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23:Y,4610
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_19:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_19:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_19:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_19:IPC,
reg_apb_wrp_0/reg16x8_0/data_out_RNO[7]:A,3783
reg_apb_wrp_0/reg16x8_0/data_out_RNO[7]:B,3690
reg_apb_wrp_0/reg16x8_0/data_out_RNO[7]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_RNO[7]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_RNO[7]:Y,2504
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143_rs_RNIPAKK:A,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143_rs_RNIPAKK:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143_rs_RNIPAKK:C,6125
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143_rs_RNIPAKK:Y,6125
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_5:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_5:IPENn,
PWMctr_0/un4_timer_1_cry_22:B,7792
PWMctr_0/un4_timer_1_cry_22:CC,6841
PWMctr_0/un4_timer_1_cry_22:P,
PWMctr_0/un4_timer_1_cry_22:S,6841
PWMctr_0/un4_timer_1_cry_22:UB,
reg_apb_wrp_0/reg16x8_0/mem_6_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_6_[0]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_6_[0]:CLK,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_6_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_6_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_6_[0]:Q,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_6_[0]:SLn,
LCD_RGB_0/state_ns_0_a2_1[4]:A,34596
LCD_RGB_0/state_ns_0_a2_1[4]:B,34495
LCD_RGB_0/state_ns_0_a2_1[4]:C,35644
LCD_RGB_0/state_ns_0_a2_1[4]:D,35482
LCD_RGB_0/state_ns_0_a2_1[4]:Y,34495
LCD_RGB_0/cnt_write_RNO[3]:A,38625
LCD_RGB_0/cnt_write_RNO[3]:B,37423
LCD_RGB_0/cnt_write_RNO[3]:C,39490
LCD_RGB_0/cnt_write_RNO[3]:Y,37423
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_10:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_10:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_10:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_10:IPC,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_21:B,
reg_apb_wrp_0/reg16x8_0/mem_0_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_0_[5]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_0_[5]:CLK,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_0_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_0_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_0_[5]:Q,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_0_[5]:SLn,
LCD_RGB_0/un1_rst_n_in_2:A,38546
LCD_RGB_0/un1_rst_n_in_2:B,37303
LCD_RGB_0/un1_rst_n_in_2:C,
LCD_RGB_0/un1_rst_n_in_2:D,38441
LCD_RGB_0/un1_rst_n_in_2:Y,37303
LCD_RGB_0/data_reg_5_0_i[4]:A,37569
LCD_RGB_0/data_reg_5_0_i[4]:B,36673
LCD_RGB_0/data_reg_5_0_i[4]:C,36579
LCD_RGB_0/data_reg_5_0_i[4]:Y,36579
LCD_RGB_0/data_reg_2_8_0__m84:A,36617
LCD_RGB_0/data_reg_2_8_0__m84:B,36569
LCD_RGB_0/data_reg_2_8_0__m84:C,36546
LCD_RGB_0/data_reg_2_8_0__m84:D,36439
LCD_RGB_0/data_reg_2_8_0__m84:Y,36439
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_3:EN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA,
reg_apb_wrp_0/reg16x8_0/mem_14_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_14_[6]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_14_[6]:CLK,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_14_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_14_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_14_[6]:Q,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_14_[6]:SLn,
LCD_RGB_0/data_reg_2_8_0__m29_1_1:A,35632
LCD_RGB_0/data_reg_2_8_0__m29_1_1:B,35463
LCD_RGB_0/data_reg_2_8_0__m29_1_1:C,34486
LCD_RGB_0/data_reg_2_8_0__m29_1_1:D,34273
LCD_RGB_0/data_reg_2_8_0__m29_1_1:Y,34273
SYSRESET_0/IP_INTERFACE_0:A,
SYSRESET_0/IP_INTERFACE_0:B,
SYSRESET_0/IP_INTERFACE_0:C,
SYSRESET_0/IP_INTERFACE_0:IPA,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_34_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_34_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_34_set:CLK,6210
reg_apb_wrp_0/reg16x8_0/un1_data_out8_34_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_34_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_34_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_34_set:Q,6210
reg_apb_wrp_0/reg16x8_0/un1_data_out8_34_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_34_set:SLn,
LCD_RGB_0/cnt_init_234_0_a2_0_a2:A,39428
LCD_RGB_0/cnt_init_234_0_a2_0_a2:B,38502
LCD_RGB_0/cnt_init_234_0_a2_0_a2:C,39374
LCD_RGB_0/cnt_init_234_0_a2_0_a2:Y,38502
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[5]:A,6125
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[5]:B,6082
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[5]:C,3840
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[5]:D,3783
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[5]:Y,3783
LCD_RGB_0/state_ns_i_2_tz_RNO[1]:A,36825
LCD_RGB_0/state_ns_i_2_tz_RNO[1]:B,36782
LCD_RGB_0/state_ns_i_2_tz_RNO[1]:Y,36782
corepwm_0/genblk6_corepwm_pwm_gen/m6_7:A,5096
corepwm_0/genblk6_corepwm_pwm_gen/m6_7:B,5053
corepwm_0/genblk6_corepwm_pwm_gen/m6_7:C,4971
corepwm_0/genblk6_corepwm_pwm_gen/m6_7:D,4870
corepwm_0/genblk6_corepwm_pwm_gen/m6_7:Y,4870
reg_apb_wrp_0/reg16x8_0/un1_data_out8_66:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_66:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_66:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_66:Y,4610
PWMctr_0/CNT[4]:ADn,
PWMctr_0/CNT[4]:ALn,
PWMctr_0/CNT[4]:CLK,6284
PWMctr_0/CNT[4]:D,7127
PWMctr_0/CNT[4]:EN,
PWMctr_0/CNT[4]:LAT,
PWMctr_0/CNT[4]:Q,6284
PWMctr_0/CNT[4]:SD,
PWMctr_0/CNT[4]:SLn,
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1_2_0:A,4281
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1_2_0:B,3049
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1_2_0:C,4729
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1_2_0:D,4931
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1_2_0:Y,3049
CoreAPB3_0/iPSELS_0_a2_sx[2]:A,2571
CoreAPB3_0/iPSELS_0_a2_sx[2]:B,2585
CoreAPB3_0/iPSELS_0_a2_sx[2]:Y,2571
reg_apb_wrp_0/reg16x8_0/mem_11__RNIQ77K[3]:A,5223
reg_apb_wrp_0/reg16x8_0/mem_11__RNIQ77K[3]:B,
reg_apb_wrp_0/reg16x8_0/mem_11__RNIQ77K[3]:C,5046
reg_apb_wrp_0/reg16x8_0/mem_11__RNIQ77K[3]:Y,5046
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:IPB,
CoreAPB3_0/u_mux_p_to_b3/iPRDATA28_1:A,2672
CoreAPB3_0/u_mux_p_to_b3/iPRDATA28_1:B,2617
CoreAPB3_0/u_mux_p_to_b3/iPRDATA28_1:C,2571
CoreAPB3_0/u_mux_p_to_b3/iPRDATA28_1:Y,2571
reg_apb_wrp_0/reg16x8_0/un1_data_out8_92:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_92:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_92:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_92:Y,4649
PWM_obuf[1]/U0/U_IOPAD:D,
PWM_obuf[1]/U0/U_IOPAD:E,
PWM_obuf[1]/U0/U_IOPAD:PAD,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_39:A,6641
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_39:B,6549
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_39:C,6481
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_39:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_39:D,6377
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_39:P,6377
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_39:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPB,
PWMctr_0/timer[4]:ADn,
PWMctr_0/timer[4]:ALn,
PWMctr_0/timer[4]:CLK,7799
PWMctr_0/timer[4]:D,7133
PWMctr_0/timer[4]:EN,
PWMctr_0/timer[4]:LAT,
PWMctr_0/timer[4]:Q,7799
PWMctr_0/timer[4]:SD,
PWMctr_0/timer[4]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_17:EN,
LCD_RGB_0/un1_x_cnt_24_s_7:B,38401
LCD_RGB_0/un1_x_cnt_24_s_7:CC,36549
LCD_RGB_0/un1_x_cnt_24_s_7:P,
LCD_RGB_0/un1_x_cnt_24_s_7:S,36549
LCD_RGB_0/un1_x_cnt_24_s_7:UB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_17:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_17:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_17:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_17:IPC,
LCD_RGB_0/data_reg_2_8_0__m77:A,35785
LCD_RGB_0/data_reg_2_8_0__m77:B,35670
LCD_RGB_0/data_reg_2_8_0__m77:C,35630
LCD_RGB_0/data_reg_2_8_0__m77:Y,35630
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_23:B,
LCD_RGB_0/cnt_word_9_ns[1]:A,35422
LCD_RGB_0/cnt_word_9_ns[1]:B,34647
LCD_RGB_0/cnt_word_9_ns[1]:C,36399
LCD_RGB_0/cnt_word_9_ns[1]:Y,34647
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_7:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_7:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16_set:CLK,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16_set:Q,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_16_set:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_RNO[5]:A,3783
reg_apb_wrp_0/reg16x8_0/data_out_RNO[5]:B,3690
reg_apb_wrp_0/reg16x8_0/data_out_RNO[5]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_RNO[5]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_RNO[5]:Y,2504
reg_apb_wrp_0/reg16x8_0/mem_7_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_7_[4]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_7_[4]:CLK,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_7_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_7_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_7_[4]:Q,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_7_[4]:SLn,
LCD_RGB_0/data_reg_24_bm_1[3]:A,37557
LCD_RGB_0/data_reg_24_bm_1[3]:B,34338
LCD_RGB_0/data_reg_24_bm_1[3]:C,34524
LCD_RGB_0/data_reg_24_bm_1[3]:D,34417
LCD_RGB_0/data_reg_24_bm_1[3]:Y,34338
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_34:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_34:IPENn,
PWM_obuf[1]/U0/U_IOENFF:A,
PWM_obuf[1]/U0/U_IOENFF:Y,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127_set:CLK,5103
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127_set:Q,5103
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127_set:SLn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI533I[2]:A,2864
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI533I[2]:B,7074
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI533I[2]:C,3015
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI533I[2]:Y,2864
LCD_RGB_0/data_reg_2_8_0__i2_mux_i:A,35518
LCD_RGB_0/data_reg_2_8_0__i2_mux_i:B,35441
LCD_RGB_0/data_reg_2_8_0__i2_mux_i:C,35447
LCD_RGB_0/data_reg_2_8_0__i2_mux_i:D,35332
LCD_RGB_0/data_reg_2_8_0__i2_mux_i:Y,35332
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_32:C,40419
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_32:IPC,40419
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_27:EN,
CFG0_GND_INST:Y,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_29:C,40437
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_29:IPC,40437
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153_rs_RNIS90M:A,5196
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153_rs_RNIS90M:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153_rs_RNIS90M:C,5018
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153_rs_RNIS90M:Y,5018
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_7:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_7:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240_rs:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_27:A,6309
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_27:B,6196
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_27:C,6153
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_27:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_27:D,6035
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_27:P,6035
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_27:UB,
reg_apb_wrp_0/reg16x8_0/mem_0_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_0_[7]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_0_[7]:CLK,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_0_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_0_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_0_[7]:Q,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_0_[7]:SLn,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0:A,5030
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0:B,4808
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0:P,4917
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0:UB,4808
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23:A,4049
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23:B,1852
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23:C,1413
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23:Y,1413
PWMctr_0/h_time[3]:ADn,
PWMctr_0/h_time[3]:ALn,
PWMctr_0/h_time[3]:CLK,4458
PWMctr_0/h_time[3]:D,5599
PWMctr_0/h_time[3]:EN,3717
PWMctr_0/h_time[3]:LAT,
PWMctr_0/h_time[3]:Q,4458
PWMctr_0/h_time[3]:SD,
PWMctr_0/h_time[3]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPB,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[5]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[5]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[5]:CLK,5888
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[5]:D,7324
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[5]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[5]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[5]:Q,5888
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[5]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[5]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_26:EN,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[6]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[6]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[6]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[6]:D,7280
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[6]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[6]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[6]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[6]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[6]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_17:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_17:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_17:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_17:Y,4610
LCD_RGB_0/x_cnt_9[3]:A,36336
LCD_RGB_0/x_cnt_9[3]:B,36611
LCD_RGB_0/x_cnt_9[3]:Y,36336
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPB,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg_40_ns[0]:A,8010
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg_40_ns[0]:B,5951
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg_40_ns[0]:C,6218
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg_40_ns[0]:D,2695
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg_40_ns[0]:Y,2695
PWMctr_0/h_time_4_cry_13:A,7841
PWMctr_0/h_time_4_cry_13:B,5308
PWMctr_0/h_time_4_cry_13:CC,4981
PWMctr_0/h_time_4_cry_13:P,
PWMctr_0/h_time_4_cry_13:S,4981
PWMctr_0/h_time_4_cry_13:UB,5308
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[5]:A,6856
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[5]:B,6996
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[5]:C,2626
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[5]:D,2627
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[5]:Y,2626
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[4]:A,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[4]:B,4873
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[4]:Y,2753
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_8:C,40616
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_8:IPC,40616
reg_apb_wrp_0/reg16x8_0/un1_data_out8_196:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_196:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_196:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_196:Y,4604
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[1]:A,6016
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[1]:B,5939
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[1]:C,3997
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[1]:Y,3997
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_20:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_20:IPENn,
LCD_RGB_0/state[3]:ADn,
LCD_RGB_0/state[3]:ALn,
LCD_RGB_0/state[3]:CLK,34767
LCD_RGB_0/state[3]:D,36373
LCD_RGB_0/state[3]:EN,
LCD_RGB_0/state[3]:LAT,
LCD_RGB_0/state[3]:Q,34767
LCD_RGB_0/state[3]:SD,
LCD_RGB_0/state[3]:SLn,
SYSRESET_0_RNIHNV1/U0_RGB1:An,
SYSRESET_0_RNIHNV1/U0_RGB1:ENn,
SYSRESET_0_RNIHNV1/U0_RGB1:YL,
reg_apb_wrp_0/reg16x8_0/mem_2_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_2_[3]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_2_[3]:CLK,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_2_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_2_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_2_[3]:Q,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_2_[3]:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[0]:A,5018
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[0]:B,4975
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[0]:C,2733
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[0]:D,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[0]:Y,2676
LCD_RGB_0/cnt_word_9_bm[1]:A,34799
LCD_RGB_0/cnt_word_9_bm[1]:B,34647
LCD_RGB_0/cnt_word_9_bm[1]:C,38517
LCD_RGB_0/cnt_word_9_bm[1]:Y,34647
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:A,3571
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:B,3209
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:C,3496
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:D,3362
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:Y,3209
reg_apb_wrp_0/reg16x8_0/un1_data_out8_83:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_83:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_83:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_83:Y,4610
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7_set_RNIONGP:A,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7_set_RNIONGP:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7_set_RNIONGP:C,4846
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7_set_RNIONGP:Y,4846
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_21_FCINST1:CC,5834
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_21_FCINST1:CO,5834
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_21_FCINST1:P,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_21_FCINST1:UB,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[12]:A,4419
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[12]:B,3274
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[12]:C,6076
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[12]:D,4085
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[12]:Y,3274
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_ADDR[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_ADDR[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_ADDR[2],34118
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_ADDR[3],34181
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_ADDR[4],34017
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_ADDR[5],33917
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_ADDR[6],33524
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_ADDR[7],33526
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_ADDR[8],33567
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_ADDR[9],33609
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_ADDR_EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_BLK[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_BLK[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_DOUT[0],33539
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_DOUT[1],33524
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_DOUT[2],33566
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_DOUT[3],34417
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_DOUT_EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_WIDTH[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_WIDTH[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:A_WIDTH[2],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_ADDR[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_ADDR[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_ADDR[2],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_ADDR[3],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_ADDR[4],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_ADDR[5],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_ADDR[6],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_ADDR[7],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_ADDR[8],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_ADDR[9],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_ADDR_EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_BLK[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_BLK[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_DOUT_EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_WIDTH[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_WIDTH[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:B_WIDTH[2],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_ADDR[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_ADDR[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_ADDR[2],40616
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_ADDR[3],40601
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_ADDR[4],40489
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_ADDR[5],40506
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_ADDR[6],40437
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_ADDR[7],40419
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_ADDR[8],40430
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_ADDR[9],40476
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_ARST_N,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_BLK[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_BLK[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[0],33196
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[10],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[11],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[12],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[13],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[14],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[15],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[16],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[17],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[1],38492
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[2],38513
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[3],38520
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[4],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[5],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[6],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[7],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[8],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_DIN[9],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_WEN,37303
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_WIDTH[0],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_WIDTH[1],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:C_WIDTH[2],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/INST_RAM64x18_IP:SII_LOCK,
corepwm_0/genblk6_corepwm_pwm_gen/N_33_0_i:A,3845
corepwm_0/genblk6_corepwm_pwm_gen/N_33_0_i:B,3807
corepwm_0/genblk6_corepwm_pwm_gen/N_33_0_i:Y,3807
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108_set_RNI53MS:A,5095
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108_set_RNI53MS:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108_set_RNI53MS:C,4924
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108_set_RNI53MS:Y,4924
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPB,
LCD_RGB_0/data_reg_2_8_0__m102_2:A,36561
LCD_RGB_0/data_reg_2_8_0__m102_2:B,36477
LCD_RGB_0/data_reg_2_8_0__m102_2:C,38388
LCD_RGB_0/data_reg_2_8_0__m102_2:D,36131
LCD_RGB_0/data_reg_2_8_0__m102_2:Y,36131
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:IPA,
LCD_RGB_0/un1_lcd_cs_out_6lto6:A,33655
LCD_RGB_0/un1_lcd_cs_out_6lto6:B,33681
LCD_RGB_0/un1_lcd_cs_out_6lto6:Y,33655
LCD_RGB_0/cnt_cry_cy_RNO[0]:A,36986
LCD_RGB_0/cnt_cry_cy_RNO[0]:B,36000
LCD_RGB_0/cnt_cry_cy_RNO[0]:C,35878
LCD_RGB_0/cnt_cry_cy_RNO[0]:Y,35878
reg_apb_wrp_0/reg16x8_0/un1_data_out8_169:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_169:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_169:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_169:Y,4649
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[1]:A,4924
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[1]:B,4881
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[1]:C,2639
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[1]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[1]:Y,2582
LCD_RGB_0/un1_state_7_0:A,36336
LCD_RGB_0/un1_state_7_0:B,38443
LCD_RGB_0/un1_state_7_0:Y,36336
reg_apb_wrp_0/reg16x8_0/mem_12__RNII1001[4]:A,5054
reg_apb_wrp_0/reg16x8_0/mem_12__RNII1001[4]:B,
reg_apb_wrp_0/reg16x8_0/mem_12__RNII1001[4]:C,4926
reg_apb_wrp_0/reg16x8_0/mem_12__RNII1001[4]:Y,4926
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_3:A,37717
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_3:B,37633
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_3:C,39490
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_3:CC,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_3:P,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_3:UB,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_3:Y,37633
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[39]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[39]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[39]:CLK,5916
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[39]:D,7280
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[39]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[39]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[39]:Q,5916
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[39]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[39]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156:Y,4604
reg_apb_wrp_0/reg16x8_0/mem_10__RNI19QJ[1]:A,4931
reg_apb_wrp_0/reg16x8_0/mem_10__RNI19QJ[1]:B,
reg_apb_wrp_0/reg16x8_0/mem_10__RNI19QJ[1]:C,4803
reg_apb_wrp_0/reg16x8_0/mem_10__RNI19QJ[1]:Y,4803
reg_apb_wrp_0/reg16x8_0/un1_data_out8_62_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_62_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_62_set:CLK,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_62_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_62_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_62_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_62_set:Q,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_62_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_62_set:SLn,
LED2_obuf/U0/U_IOPAD:D,
LED2_obuf/U0/U_IOPAD:E,
LED2_obuf/U0/U_IOPAD:PAD,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_2:EN,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[9]:A,5175
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[9]:B,5127
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[9]:C,3170
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[9]:Y,3170
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215_rs_RNI5OUS:A,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215_rs_RNI5OUS:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215_rs_RNI5OUS:C,4924
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215_rs_RNI5OUS:Y,4924
FCCC_0/CCC_INST/IP_INTERFACE_13:A,
FCCC_0/CCC_INST/IP_INTERFACE_13:B,
FCCC_0/CCC_INST/IP_INTERFACE_13:C,
FCCC_0/CCC_INST/IP_INTERFACE_13:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_13:IPC,
LCD_RGB_0/cnt_write[2]:ADn,
LCD_RGB_0/cnt_write[2]:ALn,
LCD_RGB_0/cnt_write[2]:CLK,36933
LCD_RGB_0/cnt_write[2]:D,37379
LCD_RGB_0/cnt_write[2]:EN,39440
LCD_RGB_0/cnt_write[2]:LAT,
LCD_RGB_0/cnt_write[2]:Q,36933
LCD_RGB_0/cnt_write[2]:SD,
LCD_RGB_0/cnt_write[2]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPB,
LCD_RGB_0/y_cnt[4]:ADn,
LCD_RGB_0/y_cnt[4]:ALn,
LCD_RGB_0/y_cnt[4]:CLK,33332
LCD_RGB_0/y_cnt[4]:D,36385
LCD_RGB_0/y_cnt[4]:EN,37157
LCD_RGB_0/y_cnt[4]:LAT,
LCD_RGB_0/y_cnt[4]:Q,33332
LCD_RGB_0/y_cnt[4]:SD,
LCD_RGB_0/y_cnt[4]:SLn,
PWMctr_0/un4_timer_1_cry_15:B,6184
PWMctr_0/un4_timer_1_cry_15:CC,6088
PWMctr_0/un4_timer_1_cry_15:P,6184
PWMctr_0/un4_timer_1_cry_15:S,6088
PWMctr_0/un4_timer_1_cry_15:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPB,
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_14__2_i_a2[5]:A,3189
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_14__2_i_a2[5]:B,3134
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_14__2_i_a2[5]:C,2897
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_14__2_i_a2[5]:D,2729
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_14__2_i_a2[5]:Y,2729
LCD_RGB_0/data_reg_24_bm[0]:A,38588
LCD_RGB_0/data_reg_24_bm[0]:B,35327
LCD_RGB_0/data_reg_24_bm[0]:C,33475
LCD_RGB_0/data_reg_24_bm[0]:Y,33475
LCD_RGB_0/data_reg_20_3[1]:A,34472
LCD_RGB_0/data_reg_20_3[1]:B,33475
LCD_RGB_0/data_reg_20_3[1]:C,33524
LCD_RGB_0/data_reg_20_3[1]:Y,33475
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_20:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_20:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_20:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_20:IPC,
LCD_RGB_0/un1_y_cnt_22_0_a2_3_RNIG9IC:A,33341
LCD_RGB_0/un1_y_cnt_22_0_a2_3_RNIG9IC:B,33491
LCD_RGB_0/un1_y_cnt_22_0_a2_3_RNIG9IC:Y,33341
LCD_RGB_0/x_cnt[4]:ADn,
LCD_RGB_0/x_cnt[4]:ALn,
LCD_RGB_0/x_cnt[4]:CLK,33371
LCD_RGB_0/x_cnt[4]:D,36336
LCD_RGB_0/x_cnt[4]:EN,
LCD_RGB_0/x_cnt[4]:LAT,
LCD_RGB_0/x_cnt[4]:Q,33371
LCD_RGB_0/x_cnt[4]:SD,
LCD_RGB_0/x_cnt[4]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_74_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_74_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_74_set:CLK,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_74_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_74_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_74_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_74_set:Q,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_74_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_74_set:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_15:A,6294
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_15:B,6211
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_15:C,6134
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_15:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_15:D,6030
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_15:P,6030
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_15:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240_rs_RNIH9KU:A,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240_rs_RNIH9KU:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240_rs_RNIH9KU:C,4926
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240_rs_RNIH9KU:Y,4926
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1:A,6201
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1:B,6088
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1:C,6045
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1:D,5927
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1:P,5927
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_1:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_229_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_229_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_229_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_229_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_229_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_229_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_229_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_229_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_229_rs:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[48]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[48]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[48]:CLK,5134
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[48]:D,7282
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[48]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[48]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[48]:Q,5134
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[48]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[48]:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_21:EN,4478
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_21:IPENn,4478
LCD_RGB_0/cnt_delay_RNIH8TL4[10]:B,36470
LCD_RGB_0/cnt_delay_RNIH8TL4[10]:C,39384
LCD_RGB_0/cnt_delay_RNIH8TL4[10]:CC,35802
LCD_RGB_0/cnt_delay_RNIH8TL4[10]:P,
LCD_RGB_0/cnt_delay_RNIH8TL4[10]:S,35802
LCD_RGB_0/cnt_delay_RNIH8TL4[10]:UB,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[6]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[6]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[6]:CLK,6021
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[6]:D,7248
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[6]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[6]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[6]:Q,6021
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[6]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[6]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPB,
LCD_RGB_0/data_reg_2_8_0__m25_2:A,36732
LCD_RGB_0/data_reg_2_8_0__m25_2:B,35631
LCD_RGB_0/data_reg_2_8_0__m25_2:C,35528
LCD_RGB_0/data_reg_2_8_0__m25_2:D,34297
LCD_RGB_0/data_reg_2_8_0__m25_2:Y,34297
reg_apb_wrp_0/reg16x8_0/un1_data_out8_165_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_165_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_165_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_165_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_165_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_165_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_165_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_165_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_165_rs:SLn,
PWMctr_0/un1_h_time_cry_13:B,5246
PWMctr_0/un1_h_time_cry_13:CC,4458
PWMctr_0/un1_h_time_cry_13:P,
PWMctr_0/un1_h_time_cry_13:S,4458
PWMctr_0/un1_h_time_cry_13:UB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_1:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_1:IPC,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:IPB,
reg_apb_wrp_0/reg16x8_0/mem_7_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_7_[2]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_7_[2]:CLK,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_7_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_7_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_7_[2]:Q,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_7_[2]:SLn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[0]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[0]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[0]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[0]:D,7228
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[0]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[0]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[0]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[0]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[0]:SLn,
LCD_RGB_0/un1_cnt_word15:A,37495
LCD_RGB_0/un1_cnt_word15:B,38439
LCD_RGB_0/un1_cnt_word15:Y,37495
reg_apb_wrp_0/reg16x8_0/un1_data_out8_229:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_229:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_229:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_229:Y,4649
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[30]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[30]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[30]:CLK,5997
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[30]:D,7297
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[30]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[30]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[30]:Q,5997
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[30]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[30]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184:Y,4604
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[4]:A,4108
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[4]:B,2963
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[4]:C,5804
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[4]:D,3802
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[4]:Y,2963
reg_apb_wrp_0/reg16x8_0/un1_data_out8_238:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_238:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_238:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_238:Y,4604
LCD_RGB_0/un1_lcd_cs_out_12lto6_N_3L3:A,33903
LCD_RGB_0/un1_lcd_cs_out_12lto6_N_3L3:B,33855
LCD_RGB_0/un1_lcd_cs_out_12lto6_N_3L3:C,33775
LCD_RGB_0/un1_lcd_cs_out_12lto6_N_3L3:Y,33775
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241:Y,4604
LCD_RGB_0/cnt_init_RNO[3]:A,39573
LCD_RGB_0/cnt_init_RNO[3]:B,39594
LCD_RGB_0/cnt_init_RNO[3]:Y,39573
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110_set:CLK,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110_set:Q,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110_set:SLn,
reg_apb_wrp_0/reg16x8_0/mem_1_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_1_[4]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_1_[4]:CLK,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_1_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_1_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_1_[4]:Q,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_1_[4]:SLn,
LCD_RGB_0/state_RNIANC6[4]:A,39458
LCD_RGB_0/state_RNIANC6[4]:B,39440
LCD_RGB_0/state_RNIANC6[4]:Y,39440
LCD_RGB_0/data_reg_2_8_0__m72:A,34735
LCD_RGB_0/data_reg_2_8_0__m72:B,34725
LCD_RGB_0/data_reg_2_8_0__m72:Y,34725
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_10:A,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_10:B,6946
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_10:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_10:P,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_10:UB,6946
LCD_RGB_0/cnt_word[1]:ADn,
LCD_RGB_0/cnt_word[1]:ALn,
LCD_RGB_0/cnt_word[1]:CLK,33347
LCD_RGB_0/cnt_word[1]:D,34647
LCD_RGB_0/cnt_word[1]:EN,
LCD_RGB_0/cnt_word[1]:LAT,
LCD_RGB_0/cnt_word[1]:Q,33347
LCD_RGB_0/cnt_word[1]:SD,
LCD_RGB_0/cnt_word[1]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_20:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_20:IPENn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_9:A,6118
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_9:B,6075
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_9:C,5993
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_9:D,5892
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_9:Y,5892
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:A,3398
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:B,2820
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:C,2626
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:D,1546
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:Y,1546
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA,
CoreGPIO_0/GPOUT_reg_0_sqmuxa:A,6427
CoreGPIO_0/GPOUT_reg_0_sqmuxa:B,6315
CoreGPIO_0/GPOUT_reg_0_sqmuxa:C,3883
CoreGPIO_0/GPOUT_reg_0_sqmuxa:D,4433
CoreGPIO_0/GPOUT_reg_0_sqmuxa:Y,3883
LCD_RGB_0/un1_cnt_delay_cry_9:A,35070
LCD_RGB_0/un1_cnt_delay_cry_9:B,34996
LCD_RGB_0/un1_cnt_delay_cry_9:CC,
LCD_RGB_0/un1_cnt_delay_cry_9:P,35021
LCD_RGB_0/un1_cnt_delay_cry_9:UB,34996
LCD_RGB_0/un1_lcd_cs_out_16lto3:A,33381
LCD_RGB_0/un1_lcd_cs_out_16lto3:B,33310
LCD_RGB_0/un1_lcd_cs_out_16lto3:C,33252
LCD_RGB_0/un1_lcd_cs_out_16lto3:D,33181
LCD_RGB_0/un1_lcd_cs_out_16lto3:Y,33181
reg_apb_wrp_0/reg16x8_0/un1_data_out8_125:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_125:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_125:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_125:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_132:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_132:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_132:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_132:Y,4649
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_8:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_8:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_246_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_246_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_246_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_246_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_246_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_246_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_246_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_246_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_246_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56_set_RNIQBFK:A,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56_set_RNIQBFK:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56_set_RNIQBFK:C,4881
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56_set_RNIQBFK:Y,4881
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[13]:A,4361
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[13]:B,3216
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[13]:C,6057
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[13]:D,4055
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[13]:Y,3216
pwm_3_obuf/U0/U_IOPAD:D,
pwm_3_obuf/U0/U_IOPAD:E,
pwm_3_obuf/U0/U_IOPAD:PAD,
pwm_0_obuf/U0/U_IOENFF:A,
pwm_0_obuf/U0/U_IOENFF:Y,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_0:CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_0:IPCLKn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPB,
reg_apb_wrp_0/reg16x8_0/mem_6__RNIFCUM[3]:A,6210
reg_apb_wrp_0/reg16x8_0/mem_6__RNIFCUM[3]:B,
reg_apb_wrp_0/reg16x8_0/mem_6__RNIFCUM[3]:C,6082
reg_apb_wrp_0/reg16x8_0/mem_6__RNIFCUM[3]:Y,6082
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_143_rs:SLn,
LCD_RGB_0/state_ns_0_a2_1_1[5]:A,37714
LCD_RGB_0/state_ns_0_a2_1_1[5]:B,37623
LCD_RGB_0/state_ns_0_a2_1_1[5]:C,37599
LCD_RGB_0/state_ns_0_a2_1_1[5]:Y,37599
LCD_RGB_0/un1_x_cnt36_2_3_a2_0:A,38599
LCD_RGB_0/un1_x_cnt36_2_3_a2_0:B,37572
LCD_RGB_0/un1_x_cnt36_2_3_a2_0:C,38497
LCD_RGB_0/un1_x_cnt36_2_3_a2_0:Y,37572
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[3]:A,4924
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[3]:B,4881
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[3]:C,2639
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[3]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[3]:Y,2582
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211:Y,4604
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:CC[0],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:CC[1],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:CC[2],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:CC[3],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:CC[4],4808
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:CI,4808
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:P[0],5085
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:P[10],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:P[11],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:P[1],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:P[2],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:P[3],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:P[4],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:P[5],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:P[6],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:P[7],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:P[8],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:P[9],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:UB[0],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:UB[10],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:UB[11],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:UB[1],5025
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:UB[2],5176
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:UB[3],5449
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:UB[4],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:UB[5],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:UB[6],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:UB[7],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:UB[8],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_1:UB[9],
LCD_RGB_0/data_reg_2_8_0__m70_2_0_1:A,34841
LCD_RGB_0/data_reg_2_8_0__m70_2_0_1:B,34785
LCD_RGB_0/data_reg_2_8_0__m70_2_0_1:C,34660
LCD_RGB_0/data_reg_2_8_0__m70_2_0_1:D,33564
LCD_RGB_0/data_reg_2_8_0__m70_2_0_1:Y,33564
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPB,
LCD_RGB_0/cnt_scan_RNIH0O3[0]:A,36000
LCD_RGB_0/cnt_scan_RNIH0O3[0]:B,36020
LCD_RGB_0/cnt_scan_RNIH0O3[0]:Y,36000
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_12:CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_12:IPCLKn,
PWMctr_0/un1_h_time_1_cry_12:B,
PWMctr_0/un1_h_time_1_cry_12:CC,
PWMctr_0/un1_h_time_1_cry_12:P,
PWMctr_0/un1_h_time_1_cry_12:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_1:CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_1:IPCLKn,
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:A,3209
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:B,2671
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:C,1898
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:D,1534
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:Y,1534
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][4]:ADn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][4]:ALn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][4]:CLK,5881
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][4]:D,7324
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][4]:EN,3773
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][4]:LAT,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][4]:Q,5881
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][4]:SD,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][4]:SLn,
PWM_obuf[0]/U0/U_IOPAD:D,
PWM_obuf[0]/U0/U_IOPAD:E,
PWM_obuf[0]/U0/U_IOPAD:PAD,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_5:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_5:IPC,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[5]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[5]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[5]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[5]:D,7248
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[5]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[5]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[5]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[5]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[5]:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_9:A,6118
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_9:B,6075
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_9:C,5993
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_9:D,5892
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_9:Y,5892
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[6]:A,5095
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[6]:B,5052
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[6]:C,3075
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[6]:Y,3075
corepwm_0/genblk6_corepwm_pwm_gen/m16:A,6983
corepwm_0/genblk6_corepwm_pwm_gen/m16:B,6899
corepwm_0/genblk6_corepwm_pwm_gen/m16:C,3226
corepwm_0/genblk6_corepwm_pwm_gen/m16:D,4853
corepwm_0/genblk6_corepwm_pwm_gen/m16:Y,3226
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_set:CLK,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_set:Q,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_set:SLn,
LCD_RGB_0/un1_x_cnt_17_RNO:A,34560
LCD_RGB_0/un1_x_cnt_17_RNO:B,34495
LCD_RGB_0/un1_x_cnt_17_RNO:C,34405
LCD_RGB_0/un1_x_cnt_17_RNO:D,33341
LCD_RGB_0/un1_x_cnt_17_RNO:Y,33341
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPB,
LCD_RGB_0/data_reg_24_ns[4]:A,38535
LCD_RGB_0/data_reg_24_ns[4]:B,35378
LCD_RGB_0/data_reg_24_ns[4]:C,34338
LCD_RGB_0/data_reg_24_ns[4]:Y,34338
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[5]:A,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[5]:B,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[5]:C,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[5]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[5]:Y,2504
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[8]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[8]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[8]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[8]:D,7453
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[8]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[8]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[8]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[8]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[8]:SLn,
LCD_RGB_0/data_reg_24[7]:A,34598
LCD_RGB_0/data_reg_24[7]:B,33530
LCD_RGB_0/data_reg_24[7]:C,38413
LCD_RGB_0/data_reg_24[7]:Y,33530
reg_apb_wrp_0/reg16x8_0/un1_data_out8_142_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_142_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_142_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_142_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_142_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_142_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_142_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_142_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_142_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94:Y,4649
LCD_RGB_0/data_reg_2_8_0__N_36_i:A,35431
LCD_RGB_0/data_reg_2_8_0__N_36_i:B,35354
LCD_RGB_0/data_reg_2_8_0__N_36_i:C,35360
LCD_RGB_0/data_reg_2_8_0__N_36_i:D,35233
LCD_RGB_0/data_reg_2_8_0__N_36_i:Y,35233
PWMctr_0/un1_h_time_cry_4:B,4587
PWMctr_0/un1_h_time_cry_4:CC,4776
PWMctr_0/un1_h_time_cry_4:P,4587
PWMctr_0/un1_h_time_cry_4:S,4776
PWMctr_0/un1_h_time_cry_4:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPB,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_8:A,6240
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_8:B,6197
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_8:C,6115
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_8:D,6014
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_8:Y,6014
PWMctr_0/un4_timer_1_cry_6:B,6026
PWMctr_0/un4_timer_1_cry_6:CC,7168
PWMctr_0/un4_timer_1_cry_6:P,6026
PWMctr_0/un4_timer_1_cry_6:S,7168
PWMctr_0/un4_timer_1_cry_6:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67_set_RNIB1UO:A,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67_set_RNIB1UO:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67_set_RNIB1UO:C,6125
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67_set_RNIB1UO:Y,6125
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224_rs:SLn,
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0[3]:A,2671
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0[3]:B,5943
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0[3]:C,5637
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0[3]:Y,2671
LCD_RGB_0/y_cnt[0]:ADn,
LCD_RGB_0/y_cnt[0]:ALn,
LCD_RGB_0/y_cnt[0]:CLK,33228
LCD_RGB_0/y_cnt[0]:D,37134
LCD_RGB_0/y_cnt[0]:EN,37157
LCD_RGB_0/y_cnt[0]:LAT,
LCD_RGB_0/y_cnt[0]:Q,33228
LCD_RGB_0/y_cnt[0]:SD,
LCD_RGB_0/y_cnt[0]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPB,
LCD_RGB_0/cnt_delay_RNI1TTG3[7]:B,35883
LCD_RGB_0/cnt_delay_RNI1TTG3[7]:C,38841
LCD_RGB_0/cnt_delay_RNI1TTG3[7]:CC,35858
LCD_RGB_0/cnt_delay_RNI1TTG3[7]:P,35883
LCD_RGB_0/cnt_delay_RNI1TTG3[7]:S,35858
LCD_RGB_0/cnt_delay_RNI1TTG3[7]:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42:Y,4610
reg_apb_wrp_0/reg16x8_0/mem_11_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_11_[3]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_11_[3]:CLK,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_11_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_11_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_11_[3]:Q,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_11_[3]:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[6]:A,5018
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[6]:B,4975
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[6]:C,2733
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[6]:D,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[6]:Y,2676
LCD_RGB_0/data_reg_2_8_0__m70_2:A,35895
LCD_RGB_0/data_reg_2_8_0__m70_2:B,34033
LCD_RGB_0/data_reg_2_8_0__m70_2:C,33806
LCD_RGB_0/data_reg_2_8_0__m70_2:Y,33806
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_29:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_29:IPENn,
PWMctr_0/un1_timerlto15:A,4980
PWMctr_0/un1_timerlto15:B,2896
PWMctr_0/un1_timerlto15:C,4858
PWMctr_0/un1_timerlto15:D,4764
PWMctr_0/un1_timerlto15:Y,2896
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_34:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_34:IPENn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_12:A,7053
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_12:B,6940
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_12:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_12:P,6940
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_12:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_12:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_12:C,33196
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_12:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_12:IPC,33196
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_5:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_5:IPC,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_30:C,33608
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_30:IPC,33608
reg_apb_wrp_0/reg16x8_0/un1_data_out8_111_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_111_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_111_set:CLK,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_111_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_111_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_111_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_111_set:Q,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_111_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_111_set:SLn,
PWMctr_0/un1_h_time_1_cry_1_CC_0:CC[0],
PWMctr_0/un1_h_time_1_cry_1_CC_0:CC[10],
PWMctr_0/un1_h_time_1_cry_1_CC_0:CC[11],
PWMctr_0/un1_h_time_1_cry_1_CC_0:CC[1],
PWMctr_0/un1_h_time_1_cry_1_CC_0:CC[2],
PWMctr_0/un1_h_time_1_cry_1_CC_0:CC[3],
PWMctr_0/un1_h_time_1_cry_1_CC_0:CC[4],
PWMctr_0/un1_h_time_1_cry_1_CC_0:CC[5],
PWMctr_0/un1_h_time_1_cry_1_CC_0:CC[6],
PWMctr_0/un1_h_time_1_cry_1_CC_0:CC[7],
PWMctr_0/un1_h_time_1_cry_1_CC_0:CC[8],
PWMctr_0/un1_h_time_1_cry_1_CC_0:CC[9],
PWMctr_0/un1_h_time_1_cry_1_CC_0:CI,
PWMctr_0/un1_h_time_1_cry_1_CC_0:CO,4528
PWMctr_0/un1_h_time_1_cry_1_CC_0:P[0],6096
PWMctr_0/un1_h_time_1_cry_1_CC_0:P[10],
PWMctr_0/un1_h_time_1_cry_1_CC_0:P[11],
PWMctr_0/un1_h_time_1_cry_1_CC_0:P[1],6046
PWMctr_0/un1_h_time_1_cry_1_CC_0:P[2],4944
PWMctr_0/un1_h_time_1_cry_1_CC_0:P[3],4866
PWMctr_0/un1_h_time_1_cry_1_CC_0:P[4],
PWMctr_0/un1_h_time_1_cry_1_CC_0:P[5],
PWMctr_0/un1_h_time_1_cry_1_CC_0:P[6],4528
PWMctr_0/un1_h_time_1_cry_1_CC_0:P[7],4624
PWMctr_0/un1_h_time_1_cry_1_CC_0:P[8],4612
PWMctr_0/un1_h_time_1_cry_1_CC_0:P[9],4565
PWMctr_0/un1_h_time_1_cry_1_CC_0:UB[0],5944
PWMctr_0/un1_h_time_1_cry_1_CC_0:UB[10],
PWMctr_0/un1_h_time_1_cry_1_CC_0:UB[11],
PWMctr_0/un1_h_time_1_cry_1_CC_0:UB[1],6038
PWMctr_0/un1_h_time_1_cry_1_CC_0:UB[2],4945
PWMctr_0/un1_h_time_1_cry_1_CC_0:UB[3],4776
PWMctr_0/un1_h_time_1_cry_1_CC_0:UB[4],4537
PWMctr_0/un1_h_time_1_cry_1_CC_0:UB[5],4576
PWMctr_0/un1_h_time_1_cry_1_CC_0:UB[6],
PWMctr_0/un1_h_time_1_cry_1_CC_0:UB[7],
PWMctr_0/un1_h_time_1_cry_1_CC_0:UB[8],
PWMctr_0/un1_h_time_1_cry_1_CC_0:UB[9],
corepwm_0/genblk3_corepwm_reg_if/period_reg[15]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[15]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[15]:CLK,5248
corepwm_0/genblk3_corepwm_reg_if/period_reg[15]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[15]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[15]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[15]:Q,5248
corepwm_0/genblk3_corepwm_reg_if/period_reg[15]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[15]:SLn,
PWMctr_0/un1_timerlto20:A,6026
PWMctr_0/un1_timerlto20:B,5978
PWMctr_0/un1_timerlto20:C,4926
PWMctr_0/un1_timerlto20:D,2896
PWMctr_0/un1_timerlto20:Y,2896
PWMctr_0/un1_h_time_1_cry_5:A,
PWMctr_0/un1_h_time_1_cry_5:B,4537
PWMctr_0/un1_h_time_1_cry_5:CC,
PWMctr_0/un1_h_time_1_cry_5:P,
PWMctr_0/un1_h_time_1_cry_5:UB,4537
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:IPA,
PWMctr_0/un5_CNT_cry_1:B,6305
PWMctr_0/un5_CNT_cry_1:CC,7531
PWMctr_0/un5_CNT_cry_1:P,6305
PWMctr_0/un5_CNT_cry_1:S,7531
PWMctr_0/un5_CNT_cry_1:UB,
LCD_RGB_0/un1_lcd_cs_out_5lto6_0_a2:A,35153
LCD_RGB_0/un1_lcd_cs_out_5lto6_0_a2:B,35070
LCD_RGB_0/un1_lcd_cs_out_5lto6_0_a2:C,35025
LCD_RGB_0/un1_lcd_cs_out_5lto6_0_a2:D,33987
LCD_RGB_0/un1_lcd_cs_out_5lto6_0_a2:Y,33987
reg_apb_wrp_0/reg16x8_0/un1_data_out8_91:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_91:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_91:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_91:Y,4649
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_5__2_i_a2[5]:A,3280
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_5__2_i_a2[5]:B,3203
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_5__2_i_a2[5]:C,2975
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_5__2_i_a2[5]:D,2753
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_5__2_i_a2[5]:Y,2753
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106:Y,4610
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1_2_0_1:A,4368
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1_2_0_1:B,4281
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1_2_0_1:Y,4281
LCD_RGB_0/un1_cnt_delay_cry_12:B,
LCD_RGB_0/un1_cnt_delay_cry_12:CC,
LCD_RGB_0/un1_cnt_delay_cry_12:P,
LCD_RGB_0/un1_cnt_delay_cry_12:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPB,
LCD_RGB_0/state_ns_i_a0[1]:A,36591
LCD_RGB_0/state_ns_i_a0[1]:B,36331
LCD_RGB_0/state_ns_i_a0[1]:C,37518
LCD_RGB_0/state_ns_i_a0[1]:Y,36331
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI643I[3]:A,3611
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI643I[3]:B,3552
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI643I[3]:C,1898
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI643I[3]:D,3326
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI643I[3]:Y,1898
reg_apb_wrp_0/reg16x8_0/mem_15_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_15_[2]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_15_[2]:CLK,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_15_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_15_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_15_[2]:Q,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_15_[2]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPB,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_45:A,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_45:B,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_45:C,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_45:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_45:D,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_45:P,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_45:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_57:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_57:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_57:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_57:Y,4649
PWMctr_0/un4_timer_1_cry_2:B,6029
PWMctr_0/un4_timer_1_cry_2:CC,7473
PWMctr_0/un4_timer_1_cry_2:P,6029
PWMctr_0/un4_timer_1_cry_2:S,7473
PWMctr_0/un4_timer_1_cry_2:UB,
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_10__2_i_a2[6]:A,2964
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_10__2_i_a2[6]:B,2923
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_10__2_i_a2[6]:C,2672
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_10__2_i_a2[6]:D,2504
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_10__2_i_a2[6]:Y,2504
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195_rs:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_18:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_18:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_18:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_18:IPC,
reg_apb_wrp_0/reg16x8_0/mem_1_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_1_[2]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_1_[2]:CLK,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_1_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_1_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_1_[2]:Q,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_1_[2]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_6:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_6:IPENn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[3]:A,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[3]:B,4873
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[3]:Y,2753
reg_apb_wrp_0/reg16x8_0/mem_5_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_5_[4]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_5_[4]:CLK,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_5_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_5_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_5_[4]:Q,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_5_[4]:SLn,
PWMctr_0/un1_h_time_1_cry_8:B,4624
PWMctr_0/un1_h_time_1_cry_8:CC,
PWMctr_0/un1_h_time_1_cry_8:P,4624
PWMctr_0/un1_h_time_1_cry_8:UB,
LCD_RGB_0/cnt_scan_ns_i_i[2]:A,39672
LCD_RGB_0/cnt_scan_ns_i_i[2]:B,39594
LCD_RGB_0/cnt_scan_ns_i_i[2]:C,38537
LCD_RGB_0/cnt_scan_ns_i_i[2]:D,39279
LCD_RGB_0/cnt_scan_ns_i_i[2]:Y,38537
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[2]:A,3885
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[2]:B,5960
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[2]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[2]:D,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[2]:Y,2676
PWMctr_0/h_time_4_cry_2_CC_0:CC[0],
PWMctr_0/h_time_4_cry_2_CC_0:CC[10],5042
PWMctr_0/h_time_4_cry_2_CC_0:CC[11],4981
PWMctr_0/h_time_4_cry_2_CC_0:CC[1],5599
PWMctr_0/h_time_4_cry_2_CC_0:CC[2],5541
PWMctr_0/h_time_4_cry_2_CC_0:CC[3],5150
PWMctr_0/h_time_4_cry_2_CC_0:CC[4],5080
PWMctr_0/h_time_4_cry_2_CC_0:CC[5],5019
PWMctr_0/h_time_4_cry_2_CC_0:CC[6],5171
PWMctr_0/h_time_4_cry_2_CC_0:CC[7],5090
PWMctr_0/h_time_4_cry_2_CC_0:CC[8],5029
PWMctr_0/h_time_4_cry_2_CC_0:CC[9],5126
PWMctr_0/h_time_4_cry_2_CC_0:CI,
PWMctr_0/h_time_4_cry_2_CC_0:CO,4996
PWMctr_0/h_time_4_cry_2_CC_0:P[0],5100
PWMctr_0/h_time_4_cry_2_CC_0:P[10],
PWMctr_0/h_time_4_cry_2_CC_0:P[11],
PWMctr_0/h_time_4_cry_2_CC_0:P[1],4981
PWMctr_0/h_time_4_cry_2_CC_0:P[2],5146
PWMctr_0/h_time_4_cry_2_CC_0:P[3],5208
PWMctr_0/h_time_4_cry_2_CC_0:P[4],
PWMctr_0/h_time_4_cry_2_CC_0:P[5],
PWMctr_0/h_time_4_cry_2_CC_0:P[6],5120
PWMctr_0/h_time_4_cry_2_CC_0:P[7],5246
PWMctr_0/h_time_4_cry_2_CC_0:P[8],5319
PWMctr_0/h_time_4_cry_2_CC_0:P[9],5281
PWMctr_0/h_time_4_cry_2_CC_0:UB[0],
PWMctr_0/h_time_4_cry_2_CC_0:UB[10],5202
PWMctr_0/h_time_4_cry_2_CC_0:UB[11],5308
PWMctr_0/h_time_4_cry_2_CC_0:UB[1],4996
PWMctr_0/h_time_4_cry_2_CC_0:UB[2],
PWMctr_0/h_time_4_cry_2_CC_0:UB[3],
PWMctr_0/h_time_4_cry_2_CC_0:UB[4],
PWMctr_0/h_time_4_cry_2_CC_0:UB[5],5174
PWMctr_0/h_time_4_cry_2_CC_0:UB[6],5019
PWMctr_0/h_time_4_cry_2_CC_0:UB[7],5073
PWMctr_0/h_time_4_cry_2_CC_0:UB[8],5163
PWMctr_0/h_time_4_cry_2_CC_0:UB[9],5188
reg_apb_wrp_0/reg16x8_0/un1_data_out8_32_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_32_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_32_set:CLK,6251
reg_apb_wrp_0/reg16x8_0/un1_data_out8_32_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_32_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_32_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_32_set:Q,6251
reg_apb_wrp_0/reg16x8_0/un1_data_out8_32_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_32_set:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_35:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_35:IPENn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[29]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[29]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[29]:CLK,6118
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[29]:D,7315
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[29]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[29]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[29]:Q,6118
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[29]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[29]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_129_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_129_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_129_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_129_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_129_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_129_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_129_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_129_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_129_rs:SLn,
LCD_RGB_0/data_reg_2_8_0__m94_2_1:A,37704
LCD_RGB_0/data_reg_2_8_0__m94_2_1:B,34686
LCD_RGB_0/data_reg_2_8_0__m94_2_1:C,34598
LCD_RGB_0/data_reg_2_8_0__m94_2_1:Y,34598
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_13:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_13:C,33052
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_13:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_13:IPC,33052
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg_40_ns_1[0]:A,7053
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg_40_ns_1[0]:B,7005
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg_40_ns_1[0]:C,5951
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg_40_ns_1[0]:Y,5951
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186_rs_RNIJQTS:A,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186_rs_RNIJQTS:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186_rs_RNIJQTS:C,4846
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186_rs_RNIJQTS:Y,4846
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[2]:A,6890
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[2]:B,7030
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[2]:C,2660
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[2]:D,2671
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[2]:Y,2660
reg_apb_wrp_0/reg16x8_0/un1_data_out8_207_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_207_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_207_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_207_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_207_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_207_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_207_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_207_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_207_rs:SLn,
LCD_RGB_0/state_ns_0_a2_0[3]:A,38687
LCD_RGB_0/state_ns_0_a2_0[3]:B,38603
LCD_RGB_0/state_ns_0_a2_0[3]:C,38552
LCD_RGB_0/state_ns_0_a2_0[3]:D,36505
LCD_RGB_0/state_ns_0_a2_0[3]:Y,36505
LCD_RGB_0/cnt_init_ns_a2_4[5]:A,34620
LCD_RGB_0/cnt_init_ns_a2_4[5]:B,34498
LCD_RGB_0/cnt_init_ns_a2_4[5]:C,34582
LCD_RGB_0/cnt_init_ns_a2_4[5]:D,34495
LCD_RGB_0/cnt_init_ns_a2_4[5]:Y,34495
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[1]:A,4311
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[1]:B,4268
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[1]:C,2291
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[1]:Y,2291
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_4:A,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_4:B,6838
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_4:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_4:P,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_4:UB,6838
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_20:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_20:IPENn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_29:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_29:IPENn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[3]:A,3235
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[3]:B,2157
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[3]:C,4924
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[3]:D,2929
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[3]:Y,2157
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_31:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_31:IPC,
PWMctr_0/timer_3[0]:A,2896
PWMctr_0/timer_3[0]:B,7916
PWMctr_0/timer_3[0]:Y,2896
LCD_RGB_0/x_cnt_9[1]:A,36336
LCD_RGB_0/x_cnt_9[1]:B,36951
LCD_RGB_0/x_cnt_9[1]:Y,36336
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[5]:A,5116
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[5]:B,5073
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[5]:C,3096
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[5]:Y,3096
reg_apb_wrp_0/reg16x8_0/mem_3_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_3_[5]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_3_[5]:CLK,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_3_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_3_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_3_[5]:Q,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_3_[5]:SLn,
CoreGPIO_0/CoreAPB3_0_APBmslave1_PRDATA_m_sx[0]:A,2888
CoreGPIO_0/CoreAPB3_0_APBmslave1_PRDATA_m_sx[0]:B,2780
CoreGPIO_0/CoreAPB3_0_APBmslave1_PRDATA_m_sx[0]:C,2793
CoreGPIO_0/CoreAPB3_0_APBmslave1_PRDATA_m_sx[0]:Y,2780
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_23:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_23:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_206:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_206:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_206:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_206:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_40_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_40_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_40_set:CLK,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_40_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_40_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_40_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_40_set:Q,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_40_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_40_set:SLn,
reg_apb_wrp_0/reg16x8_0/mem_11_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_11_[5]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_11_[5]:CLK,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_11_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_11_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_11_[5]:Q,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_11_[5]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:IPB,
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_2:A,3319
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_2:B,4809
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_2:C,5235
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_2:Y,3319
reg_apb_wrp_0/reg16x8_0/un1_data_out8_236_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_236_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_236_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_236_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_236_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_236_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_236_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_236_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_236_rs:SLn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[6]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[6]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[6]:CLK,4976
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[6]:D,4952
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[6]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[6]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[6]:Q,4976
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[6]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[6]:SLn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[11]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[11]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[11]:CLK,5096
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[11]:D,4944
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[11]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[11]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[11]:Q,5096
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[11]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[11]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_173:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_173:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_173:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_173:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_203_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_203_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_203_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_203_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_203_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_203_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_203_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_203_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_203_rs:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[0]:A,6077
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[0]:B,6034
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[0]:C,3837
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[0]:D,3690
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[0]:Y,3690
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43:A,5029
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43:B,4793
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43:C,5892
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43:D,5814
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43:Y,4793
lcd_clk_out_obuf/U0/U_IOENFF:A,
lcd_clk_out_obuf/U0/U_IOENFF:Y,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_133_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_133_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_133_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_133_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_133_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_133_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_133_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_133_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_133_rs:SLn,
LCD_RGB_0/cnt_word11:A,36897
LCD_RGB_0/cnt_word11:B,36849
LCD_RGB_0/cnt_word11:C,36782
LCD_RGB_0/cnt_word11:Y,36782
reg_apb_wrp_0/reg16x8_0/mem_11_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_11_[4]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_11_[4]:CLK,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_11_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_11_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_11_[4]:Q,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_11_[4]:SLn,
reg_apb_wrp_0/wr_enable:A,5379
reg_apb_wrp_0/wr_enable:B,3546
reg_apb_wrp_0/wr_enable:C,5209
reg_apb_wrp_0/wr_enable:Y,3546
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPC,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_22:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_22:IPENn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_0:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_0:IPC,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_19:B,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_19:C,7162
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_19:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_19:IPC,7162
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[7]:B,5064
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[7]:C,7133
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[7]:CC,4891
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[7]:P,5064
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[7]:S,4891
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[7]:UB,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[13]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[13]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[13]:CLK,4771
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[13]:D,4808
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[13]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[13]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[13]:Q,4771
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[13]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[13]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_28:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_28:IPC,
PWMctr_0/un4_timer_1_cry_12:B,6076
PWMctr_0/un4_timer_1_cry_12:CC,6134
PWMctr_0/un4_timer_1_cry_12:P,6076
PWMctr_0/un4_timer_1_cry_12:S,6134
PWMctr_0/un4_timer_1_cry_12:UB,
LCD_RGB_0/x_cnt_9_fast[3]:A,36336
LCD_RGB_0/x_cnt_9_fast[3]:B,36611
LCD_RGB_0/x_cnt_9_fast[3]:Y,36336
reg_apb_wrp_0/reg16x8_0/mem_3__RNIGG5O[2]:A,5103
reg_apb_wrp_0/reg16x8_0/mem_3__RNIGG5O[2]:B,
reg_apb_wrp_0/reg16x8_0/mem_3__RNIGG5O[2]:C,4975
reg_apb_wrp_0/reg16x8_0/mem_3__RNIGG5O[2]:Y,4975
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211_rs:SLn,
reg_apb_wrp_0/reg16x8_0/mem_13_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_13_[0]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_13_[0]:CLK,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_13_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_13_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_13_[0]:Q,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_13_[0]:SLn,
LCD_RGB_0/cnt_scan_ns_0_a2[1]:A,35541
LCD_RGB_0/cnt_scan_ns_0_a2[1]:B,35464
LCD_RGB_0/cnt_scan_ns_0_a2[1]:C,35528
LCD_RGB_0/cnt_scan_ns_0_a2[1]:D,35392
LCD_RGB_0/cnt_scan_ns_0_a2[1]:Y,35392
reg_apb_wrp_0/reg16x8_0/un1_data_out8_103_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_103_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_103_set:CLK,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_103_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_103_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_103_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_103_set:Q,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_103_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_103_set:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPB,
corepwm_0/genblk6_corepwm_pwm_gen/m6_10:A,5019
corepwm_0/genblk6_corepwm_pwm_gen/m6_10:B,4976
corepwm_0/genblk6_corepwm_pwm_gen/m6_10:C,4888
corepwm_0/genblk6_corepwm_pwm_gen/m6_10:D,4787
corepwm_0/genblk6_corepwm_pwm_gen/m6_10:Y,4787
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_33:B,33609
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_33:C,33567
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_33:IPB,33609
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_33:IPC,33567
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[2]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[2]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[2]:CLK,3845
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[2]:D,5084
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[2]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[2]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[2]:Q,3845
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[2]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[2]:SLn,
FCCC_0/CCC_INST/IP_INTERFACE_9:A,
FCCC_0/CCC_INST/IP_INTERFACE_9:B,
FCCC_0/CCC_INST/IP_INTERFACE_9:C,
FCCC_0/CCC_INST/IP_INTERFACE_9:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_9:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_9:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249:Y,4649
LCD_RGB_0/cnt_delay[7]:ADn,
LCD_RGB_0/cnt_delay[7]:ALn,
LCD_RGB_0/cnt_delay[7]:CLK,34852
LCD_RGB_0/cnt_delay[7]:D,35858
LCD_RGB_0/cnt_delay[7]:EN,39386
LCD_RGB_0/cnt_delay[7]:LAT,
LCD_RGB_0/cnt_delay[7]:Q,34852
LCD_RGB_0/cnt_delay[7]:SD,
LCD_RGB_0/cnt_delay[7]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_23:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_23:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_132_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_132_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_132_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_132_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_132_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_132_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_132_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_132_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_132_rs:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_15:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_15:C,33066
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_15:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_15:IPC,33066
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190:Y,4604
PWMctr_0/h_time_4_cry_3:A,7047
PWMctr_0/h_time_4_cry_3:B,4981
PWMctr_0/h_time_4_cry_3:CC,5599
PWMctr_0/h_time_4_cry_3:P,4981
PWMctr_0/h_time_4_cry_3:S,5599
PWMctr_0/h_time_4_cry_3:UB,4996
LCD_RGB_0/data_reg_2_8_0__m4:A,34740
LCD_RGB_0/data_reg_2_8_0__m4:B,34705
LCD_RGB_0/data_reg_2_8_0__m4:Y,34705
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_34:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_34:IPENn,
PWMctr_0/un1_h_time_1_cry_16_FCINST1:CC,4458
PWMctr_0/un1_h_time_1_cry_16_FCINST1:CO,4458
PWMctr_0/un1_h_time_1_cry_16_FCINST1:P,
PWMctr_0/un1_h_time_1_cry_16_FCINST1:UB,
LCD_RGB_0/un1_y_cnt_22_0_a2_3:A,34612
LCD_RGB_0/un1_y_cnt_22_0_a2_3:B,35540
LCD_RGB_0/un1_y_cnt_22_0_a2_3:C,33491
LCD_RGB_0/un1_y_cnt_22_0_a2_3:D,34361
LCD_RGB_0/un1_y_cnt_22_0_a2_3:Y,33491
reg_apb_wrp_0/reg16x8_0/mem_3_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_3_[7]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_3_[7]:CLK,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_3_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_3_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_3_[7]:Q,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_3_[7]:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_11:A,5255
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_11:B,5212
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_11:C,5130
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_11:D,5029
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_11:Y,5029
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_0:CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_0:IPCLKn,
corepwm_0/genblk6_corepwm_pwm_gen/m14_N_2L1:A,5117
corepwm_0/genblk6_corepwm_pwm_gen/m14_N_2L1:B,4787
corepwm_0/genblk6_corepwm_pwm_gen/m14_N_2L1:C,4803
corepwm_0/genblk6_corepwm_pwm_gen/m14_N_2L1:Y,4787
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_10:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_10:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_10:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_10:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_242_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_242_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_242_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_242_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_242_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_242_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_242_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_242_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_242_rs:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_4:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_4:IPC,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_27:C,5401
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_27:IPC,5401
LCD_RGB_0/data_reg_24_am[4]:A,36579
LCD_RGB_0/data_reg_24_am[4]:B,35378
LCD_RGB_0/data_reg_24_am[4]:C,37498
LCD_RGB_0/data_reg_24_am[4]:Y,35378
PWMctr_0/un4_timer_1_cry_4:B,7799
PWMctr_0/un4_timer_1_cry_4:CC,7133
PWMctr_0/un4_timer_1_cry_4:P,
PWMctr_0/un4_timer_1_cry_4:S,7133
PWMctr_0/un4_timer_1_cry_4:UB,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[35]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[35]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[35]:CLK,4908
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[35]:D,7164
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[35]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[35]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[35]:Q,4908
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[35]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[35]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_30:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_30:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_43_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_43_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_43_set:CLK,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_43_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_43_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_43_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_43_set:Q,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_43_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_43_set:SLn,
LCD_RGB_0/x_cnt_9_fast[0]:A,36336
LCD_RGB_0/x_cnt_9_fast[0]:B,37021
LCD_RGB_0/x_cnt_9_fast[0]:Y,36336
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:IPA,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_145:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_145:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_145:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_145:Y,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_27_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_27_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_27_set:CLK,6205
reg_apb_wrp_0/reg16x8_0/un1_data_out8_27_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_27_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_27_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_27_set:Q,6205
reg_apb_wrp_0/reg16x8_0/un1_data_out8_27_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_27_set:SLn,
reg_apb_wrp_0/reg16x8_0/mem_12_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_12_[3]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_12_[3]:CLK,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_12_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_12_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_12_[3]:Q,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_12_[3]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150:Y,4604
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[4]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[4]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[4]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[4]:D,7324
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[4]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[4]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[4]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[4]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[4]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18:Y,4610
LCD_RGB_0/un1_cnt_delay_cry_11:A,
LCD_RGB_0/un1_cnt_delay_cry_11:B,34981
LCD_RGB_0/un1_cnt_delay_cry_11:CC,
LCD_RGB_0/un1_cnt_delay_cry_11:P,
LCD_RGB_0/un1_cnt_delay_cry_11:UB,34981
reg_apb_wrp_0/reg16x8_0/un1_data_out8_219:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_219:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_219:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_219:Y,4649
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[40]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[40]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[40]:CLK,5814
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[40]:D,7057
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[40]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[40]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[40]:Q,5814
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[40]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[40]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_102_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_102_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_102_set:CLK,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_102_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_102_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_102_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_102_set:Q,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_102_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_102_set:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_14:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_14:C,33073
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_14:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_14:IPC,33073
reg_apb_wrp_0/reg16x8_0/mem_10__RNISK1P[3]:A,4931
reg_apb_wrp_0/reg16x8_0/mem_10__RNISK1P[3]:B,
reg_apb_wrp_0/reg16x8_0/mem_10__RNISK1P[3]:C,4803
reg_apb_wrp_0/reg16x8_0/mem_10__RNISK1P[3]:Y,4803
reg_apb_wrp_0/reg16x8_0/mem_5_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_5_[2]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_5_[2]:CLK,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_5_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_5_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_5_[2]:Q,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_5_[2]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPB,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[0],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[1],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[2],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[3],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[4],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[5],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[6],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[7],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[8],5834
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CI,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[0],5884
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[10],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[11],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[1],5834
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[2],5987
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[3],5992
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[4],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[5],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[6],6334
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[7],6416
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[8],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[9],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[0],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[10],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[11],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[1],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[2],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[3],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[4],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[5],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[6],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[7],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[8],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[9],
PWMctr_0/un1_h_time_cry_5:B,4616
PWMctr_0/un1_h_time_cry_5:CC,4537
PWMctr_0/un1_h_time_cry_5:P,4616
PWMctr_0/un1_h_time_cry_5:S,4537
PWMctr_0/un1_h_time_cry_5:UB,
CoreAPB3_0/iPSELS_0_a2[1]:A,3350
CoreAPB3_0/iPSELS_0_a2[1]:B,2672
CoreAPB3_0/iPSELS_0_a2[1]:C,3420
CoreAPB3_0/iPSELS_0_a2[1]:D,3291
CoreAPB3_0/iPSELS_0_a2[1]:Y,2672
reg_apb_wrp_0/reg16x8_0/mem_8_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_8_[6]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_8_[6]:CLK,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_8_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_8_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_8_[6]:Q,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_8_[6]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222:Y,4649
LCD_RGB_0/un1_x_cnt36_4_RNI7B7Q:A,34647
LCD_RGB_0/un1_x_cnt36_4_RNI7B7Q:B,37637
LCD_RGB_0/un1_x_cnt36_4_RNI7B7Q:Y,34647
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_11:A,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_11:B,5214
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_11:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_11:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_11:UB,5214
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_11:A,5255
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_11:B,5212
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_11:C,5123
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_11:D,5029
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_11:Y,5029
reg_apb_wrp_0/reg16x8_0/un1_data_out8_72_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_72_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_72_set:CLK,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_72_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_72_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_72_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_72_set:Q,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_72_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_72_set:SLn,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_2:A,5124
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_2:B,5035
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_2:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_2:P,5035
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_2:UB,5042
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPB,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]2:A,6380
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]2:B,6268
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]2:C,3773
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]2:D,4386
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]2:Y,3773
reg_apb_wrp_0/reg16x8_0/mem_2__RNI39LF[1]:A,6205
reg_apb_wrp_0/reg16x8_0/mem_2__RNI39LF[1]:B,
reg_apb_wrp_0/reg16x8_0/mem_2__RNI39LF[1]:C,6077
reg_apb_wrp_0/reg16x8_0/mem_2__RNI39LF[1]:Y,6077
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[5]:A,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[5]:B,4873
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[5]:Y,2753
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[4]:A,3928
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[4]:B,2963
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[4]:C,2131
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[4]:D,1413
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[4]:Y,1413
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[23]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[23]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[23]:CLK,5916
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[23]:D,7280
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[23]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[23]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[23]:Q,5916
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[23]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[23]:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/m23:A,3257
corepwm_0/genblk6_corepwm_pwm_gen/m23:B,4132
corepwm_0/genblk6_corepwm_pwm_gen/m23:Y,3257
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_32:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_32:IPENn,
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_0:A,33886
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_0:B,36617
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_0:C,35670
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_0:CC,
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_0:D,35530
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_0:P,
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_0:UB,
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_0:Y,33886
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_3:A,7030
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_3:B,6794
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_3:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_3:P,6911
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_3:UB,6794
reg_apb_wrp_0/reg16x8_0/un1_data_out8_115:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_115:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_115:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_115:Y,4649
FCCC_0/CCC_INST/IP_INTERFACE_12:A,
FCCC_0/CCC_INST/IP_INTERFACE_12:B,
FCCC_0/CCC_INST/IP_INTERFACE_12:C,
FCCC_0/CCC_INST/IP_INTERFACE_12:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_12:IPC,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_27:EN,
PWMctr_0/timer[2]:ADn,
PWMctr_0/timer[2]:ALn,
PWMctr_0/timer[2]:CLK,6029
PWMctr_0/timer[2]:D,7473
PWMctr_0/timer[2]:EN,
PWMctr_0/timer[2]:LAT,
PWMctr_0/timer[2]:Q,6029
PWMctr_0/timer[2]:SD,
PWMctr_0/timer[2]:SLn,
LCD_RGB_0/un1_num_delay_0_sqmuxa:A,37629
LCD_RGB_0/un1_num_delay_0_sqmuxa:B,35392
LCD_RGB_0/un1_num_delay_0_sqmuxa:C,35264
LCD_RGB_0/un1_num_delay_0_sqmuxa:Y,35264
reg_apb_wrp_0/reg16x8_0/data_out[4]:ADn,
reg_apb_wrp_0/reg16x8_0/data_out[4]:ALn,
reg_apb_wrp_0/reg16x8_0/data_out[4]:CLK,5993
reg_apb_wrp_0/reg16x8_0/data_out[4]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out[4]:EN,4637
reg_apb_wrp_0/reg16x8_0/data_out[4]:LAT,
reg_apb_wrp_0/reg16x8_0/data_out[4]:Q,5993
reg_apb_wrp_0/reg16x8_0/data_out[4]:SD,
reg_apb_wrp_0/reg16x8_0/data_out[4]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_2_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_2_[1]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_2_[1]:CLK,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_2_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_2_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_2_[1]:Q,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_2_[1]:SLn,
PWMctr_0/un1_timerlto23:A,6957
PWMctr_0/un1_timerlto23:B,2896
PWMctr_0/un1_timerlto23:C,6835
PWMctr_0/un1_timerlto23:D,6757
PWMctr_0/un1_timerlto23:Y,2896
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPB,
reg_apb_wrp_0/reg16x8_0/mem_14__RNIAK9M[3]:A,5097
reg_apb_wrp_0/reg16x8_0/mem_14__RNIAK9M[3]:B,
reg_apb_wrp_0/reg16x8_0/mem_14__RNIAK9M[3]:C,4969
reg_apb_wrp_0/reg16x8_0/mem_14__RNIAK9M[3]:Y,4969
reg_apb_wrp_0/reg16x8_0/un1_data_out8_21_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_21_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_21_set:CLK,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_21_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_21_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_21_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_21_set:Q,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_21_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_21_set:SLn,
pwm_1_obuf/U0/U_IOPAD:D,
pwm_1_obuf/U0/U_IOPAD:E,
pwm_1_obuf/U0/U_IOPAD:PAD,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_4:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_4:IPENn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPB,
LCD_RGB_0/num_delay[11]:ADn,
LCD_RGB_0/num_delay[11]:ALn,
LCD_RGB_0/num_delay[11]:CLK,34957
LCD_RGB_0/num_delay[11]:D,38652
LCD_RGB_0/num_delay[11]:EN,36365
LCD_RGB_0/num_delay[11]:LAT,
LCD_RGB_0/num_delay[11]:Q,34957
LCD_RGB_0/num_delay[11]:SD,
LCD_RGB_0/num_delay[11]:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_15:A,6294
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_15:B,6211
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_15:C,6134
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_15:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_15:D,6030
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_15:P,6030
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_15:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23_set_RNIRPRV:A,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23_set_RNIRPRV:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23_set_RNIRPRV:C,4926
reg_apb_wrp_0/reg16x8_0/un1_data_out8_23_set_RNIRPRV:Y,4926
pwm_1_obuf/U0/U_IOENFF:A,
pwm_1_obuf/U0/U_IOENFF:Y,
reg_apb_wrp_0/reg16x8_0/mem_9_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_9_[5]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_9_[5]:CLK,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_9_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_9_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_9_[5]:Q,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_9_[5]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_20:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_20:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_20:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_20:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194_rs_RNIJ8S31:A,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194_rs_RNIJ8S31:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194_rs_RNIJ8S31:C,5003
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194_rs_RNIJ8S31:Y,5003
PWMctr_0/un1_h_time_1_cry_2:A,6125
PWMctr_0/un1_h_time_1_cry_2:B,6038
PWMctr_0/un1_h_time_1_cry_2:CC,
PWMctr_0/un1_h_time_1_cry_2:P,6046
PWMctr_0/un1_h_time_1_cry_2:UB,6038
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_21:B,
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_12__2_i_a2[3]:A,3087
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_12__2_i_a2[3]:B,3032
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_12__2_i_a2[3]:C,2795
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_12__2_i_a2[3]:D,2582
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_12__2_i_a2[3]:Y,2582
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44:Y,4610
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_14:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22:Y,4610
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[15]:A,4416
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[15]:B,3271
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[15]:C,6111
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[15]:D,4110
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[15]:Y,3271
LCD_RGB_0/data_reg_2_8_0__N_64_i:A,36533
LCD_RGB_0/data_reg_2_8_0__N_64_i:B,36485
LCD_RGB_0/data_reg_2_8_0__N_64_i:C,36462
LCD_RGB_0/data_reg_2_8_0__N_64_i:D,36342
LCD_RGB_0/data_reg_2_8_0__N_64_i:Y,36342
PWMctr_0/CNT[0]:ADn,
PWMctr_0/CNT[0]:ALn,
PWMctr_0/CNT[0]:CLK,6077
PWMctr_0/CNT[0]:D,7958
PWMctr_0/CNT[0]:EN,
PWMctr_0/CNT[0]:LAT,
PWMctr_0/CNT[0]:Q,6077
PWMctr_0/CNT[0]:SD,
PWMctr_0/CNT[0]:SLn,
PWM_obuf[3]/U0/U_IOENFF:A,
PWM_obuf[3]/U0/U_IOENFF:Y,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_21:EN,37303
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_21:IPENn,37303
PWMctr_0/un1_h_time_1_cry_1_CC_1:CC[0],
PWMctr_0/un1_h_time_1_cry_1_CC_1:CC[1],
PWMctr_0/un1_h_time_1_cry_1_CC_1:CC[2],
PWMctr_0/un1_h_time_1_cry_1_CC_1:CC[3],
PWMctr_0/un1_h_time_1_cry_1_CC_1:CC[4],4458
PWMctr_0/un1_h_time_1_cry_1_CC_1:CI,4528
PWMctr_0/un1_h_time_1_cry_1_CC_1:P[0],4458
PWMctr_0/un1_h_time_1_cry_1_CC_1:P[10],
PWMctr_0/un1_h_time_1_cry_1_CC_1:P[11],
PWMctr_0/un1_h_time_1_cry_1_CC_1:P[1],
PWMctr_0/un1_h_time_1_cry_1_CC_1:P[2],
PWMctr_0/un1_h_time_1_cry_1_CC_1:P[3],
PWMctr_0/un1_h_time_1_cry_1_CC_1:P[4],
PWMctr_0/un1_h_time_1_cry_1_CC_1:P[5],
PWMctr_0/un1_h_time_1_cry_1_CC_1:P[6],
PWMctr_0/un1_h_time_1_cry_1_CC_1:P[7],
PWMctr_0/un1_h_time_1_cry_1_CC_1:P[8],
PWMctr_0/un1_h_time_1_cry_1_CC_1:P[9],
PWMctr_0/un1_h_time_1_cry_1_CC_1:UB[0],
PWMctr_0/un1_h_time_1_cry_1_CC_1:UB[10],
PWMctr_0/un1_h_time_1_cry_1_CC_1:UB[11],
PWMctr_0/un1_h_time_1_cry_1_CC_1:UB[1],
PWMctr_0/un1_h_time_1_cry_1_CC_1:UB[2],
PWMctr_0/un1_h_time_1_cry_1_CC_1:UB[3],
PWMctr_0/un1_h_time_1_cry_1_CC_1:UB[4],
PWMctr_0/un1_h_time_1_cry_1_CC_1:UB[5],
PWMctr_0/un1_h_time_1_cry_1_CC_1:UB[6],
PWMctr_0/un1_h_time_1_cry_1_CC_1:UB[7],
PWMctr_0/un1_h_time_1_cry_1_CC_1:UB[8],
PWMctr_0/un1_h_time_1_cry_1_CC_1:UB[9],
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[4]:A,4924
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[4]:B,4881
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[4]:C,2639
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[4]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[4]:Y,2582
pwm_2_obuf/U0/U_IOOUTFF:A,
pwm_2_obuf/U0/U_IOOUTFF:Y,
LCD_RGB_0/cnt_word[2]:ADn,
LCD_RGB_0/cnt_word[2]:ALn,
LCD_RGB_0/cnt_word[2]:CLK,33470
LCD_RGB_0/cnt_word[2]:D,34647
LCD_RGB_0/cnt_word[2]:EN,
LCD_RGB_0/cnt_word[2]:LAT,
LCD_RGB_0/cnt_word[2]:Q,33470
LCD_RGB_0/cnt_word[2]:SD,
LCD_RGB_0/cnt_word[2]:SLn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[8]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[8]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[8]:CLK,4870
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[8]:D,4988
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[8]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[8]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[8]:Q,4870
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[8]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[8]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_18:EN,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg41_1:A,2718
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg41_1:B,2637
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg41_1:Y,2637
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[5]:A,3885
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[5]:B,5960
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[5]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[5]:D,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[5]:Y,2676
pwm_0_obuf/U0/U_IOPAD:D,
pwm_0_obuf/U0/U_IOPAD:E,
pwm_0_obuf/U0/U_IOPAD:PAD,
LCD_RGB_0/y_cnt_RNI9ASA1[5]:A,34316
LCD_RGB_0/y_cnt_RNI9ASA1[5]:B,34233
LCD_RGB_0/y_cnt_RNI9ASA1[5]:C,34188
LCD_RGB_0/y_cnt_RNI9ASA1[5]:D,33106
LCD_RGB_0/y_cnt_RNI9ASA1[5]:Y,33106
reg_apb_wrp_0/reg16x8_0/un1_data_out8_96:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_96:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_96:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_96:Y,4649
PWMctr_0/un4_timer_1_cry_19:B,6661
PWMctr_0/un4_timer_1_cry_19:CC,5955
PWMctr_0/un4_timer_1_cry_19:P,6661
PWMctr_0/un4_timer_1_cry_19:S,5955
PWMctr_0/un4_timer_1_cry_19:UB,
reg_apb_wrp_0/reg16x8_0/mem_12_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_12_[5]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_12_[5]:CLK,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_12_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_12_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_12_[5]:Q,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_12_[5]:SLn,
LCD_RGB_0/data_reg_2_8_0__m94_2:A,36789
LCD_RGB_0/data_reg_2_8_0__m94_2:B,36623
LCD_RGB_0/data_reg_2_8_0__m94_2:C,35643
LCD_RGB_0/data_reg_2_8_0__m94_2:D,34686
LCD_RGB_0/data_reg_2_8_0__m94_2:Y,34686
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_1:A,6872
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_1:B,6757
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_1:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_1:P,6759
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_1:UB,6757
LCD_RGB_0/data_reg_5_0_i_x3[1]:A,36590
LCD_RGB_0/data_reg_5_0_i_x3[1]:B,36564
LCD_RGB_0/data_reg_5_0_i_x3[1]:Y,36564
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184_rs_RNIOI4M:A,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184_rs_RNIOI4M:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184_rs_RNIOI4M:C,4846
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184_rs_RNIOI4M:Y,4846
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[33]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[33]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[33]:CLK,5115
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[33]:D,7228
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[33]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[33]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[33]:Q,5115
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[33]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[33]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_250_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_250_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_250_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_250_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_250_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_250_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_250_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_250_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_250_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_208_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_208_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_208_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_208_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_208_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_208_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_208_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_208_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_208_rs:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_4:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_4:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41:Y,4610
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPB,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_27:A,6309
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_27:B,6196
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_27:C,6153
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_27:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_27:D,6035
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_27:P,6035
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_27:UB,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[10]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[10]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[10]:CLK,5053
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[10]:D,4843
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[10]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[10]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[10]:Q,5053
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[10]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[10]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_12_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_12_[4]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_12_[4]:CLK,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_12_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_12_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_12_[4]:Q,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_12_[4]:SLn,
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_0:A,35378
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_0:B,37572
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_0:C,36342
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_0:CC,
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_0:D,35536
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_0:P,
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_0:UB,
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_0:Y,35378
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_9:B,33998
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_9:C,34165
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_9:IPB,33998
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_9:IPC,34165
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0[4]:A,2721
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0[4]:B,5993
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0[4]:C,5686
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO_0[4]:Y,2721
reg_apb_wrp_0/reg16x8_0/mem_12__RNIL9951[5]:A,5054
reg_apb_wrp_0/reg16x8_0/mem_12__RNIL9951[5]:B,
reg_apb_wrp_0/reg16x8_0/mem_12__RNIL9951[5]:C,4926
reg_apb_wrp_0/reg16x8_0/mem_12__RNIL9951[5]:Y,4926
LCD_RGB_0/cnt_word_RNIPEKV_0[1]:A,35079
LCD_RGB_0/cnt_word_RNIPEKV_0[1]:B,35015
LCD_RGB_0/cnt_word_RNIPEKV_0[1]:C,34964
LCD_RGB_0/cnt_word_RNIPEKV_0[1]:Y,34964
LCD_RGB_0/num_delay_2_sqmuxa:A,37495
LCD_RGB_0/num_delay_2_sqmuxa:B,39489
LCD_RGB_0/num_delay_2_sqmuxa:C,37414
LCD_RGB_0/num_delay_2_sqmuxa:Y,37414
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70:A,5029
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70:B,4793
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70:C,5892
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70:D,5814
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70:Y,4793
LCD_RGB_0/state_ns_0_a2_1[2]:A,37751
LCD_RGB_0/state_ns_0_a2_1[2]:B,34890
LCD_RGB_0/state_ns_0_a2_1[2]:C,37669
LCD_RGB_0/state_ns_0_a2_1[2]:Y,34890
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNIG6U8[4]:A,1909
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNIG6U8[4]:B,5881
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNIG6U8[4]:Y,1909
reg_apb_wrp_0/reg16x8_0/un1_data_out8_141_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_141_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_141_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_141_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_141_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_141_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_141_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_141_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_141_rs:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:IPA,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_77:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_77:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_77:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_77:Y,4610
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_29:C,40437
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_29:IPC,40437
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][5]:ADn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][5]:ALn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][5]:CLK,6033
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][5]:D,7248
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][5]:EN,3773
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][5]:LAT,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][5]:Q,6033
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][5]:SD,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][5]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_9_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_9_[7]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_9_[7]:CLK,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_9_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_9_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_9_[7]:Q,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_9_[7]:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[0]:A,4924
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[0]:B,4881
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[0]:C,2639
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[0]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[0]:Y,2582
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151_rs_RNIC10H:A,6162
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151_rs_RNIC10H:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151_rs_RNIC10H:C,6034
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151_rs_RNIC10H:Y,6034
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90_set:CLK,5223
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90_set:Q,5223
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44_set_RNICP0N:A,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44_set_RNICP0N:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44_set_RNICP0N:C,5018
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44_set_RNICP0N:Y,5018
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29_set:CLK,6205
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29_set:Q,6205
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29_set:SLn,
LCD_RGB_0/un1_cnt_word13_1_0:A,33655
LCD_RGB_0/un1_cnt_word13_1_0:B,33332
LCD_RGB_0/un1_cnt_word13_1_0:C,35459
LCD_RGB_0/un1_cnt_word13_1_0:D,34419
LCD_RGB_0/un1_cnt_word13_1_0:Y,33332
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[13]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[13]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[13]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[13]:D,7297
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[13]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[13]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[13]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[13]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[13]:SLn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[6]:A,6000
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[6]:B,5916
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[6]:C,2243
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[6]:D,3870
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[6]:Y,2243
reg_apb_wrp_0/reg16x8_0/un1_data_out8_25_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_25_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_25_set:CLK,6205
reg_apb_wrp_0/reg16x8_0/un1_data_out8_25_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_25_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_25_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_25_set:Q,6205
reg_apb_wrp_0/reg16x8_0/un1_data_out8_25_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_25_set:SLn,
corepwm_0/genblk3_corepwm_reg_if/psh_prescale_reg13:A,2258
corepwm_0/genblk3_corepwm_reg_if/psh_prescale_reg13:B,4272
corepwm_0/genblk3_corepwm_reg_if/psh_prescale_reg13:C,4279
corepwm_0/genblk3_corepwm_reg_if/psh_prescale_reg13:Y,2258
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[17]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[17]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[17]:CLK,5029
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[17]:D,7228
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[17]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[17]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[17]:Q,5029
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[17]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[17]:SLn,
PWMctr_0/un1_h_time_1_cry_15:B,
PWMctr_0/un1_h_time_1_cry_15:CC,
PWMctr_0/un1_h_time_1_cry_15:P,
PWMctr_0/un1_h_time_1_cry_15:UB,
reg_apb_wrp_0/reg16x8_0/mem_1__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_1__1_sqmuxa_0_a2:B,4607
reg_apb_wrp_0/reg16x8_0/mem_1__1_sqmuxa_0_a2:Y,3546
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232_rs:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_197:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_197:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_197:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_197:Y,4604
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:IPA,
LCD_RGB_0/un1_y_cnt_22_0_a2_1_2_RNID5UM:A,35835
LCD_RGB_0/un1_y_cnt_22_0_a2_1_2_RNID5UM:B,34576
LCD_RGB_0/un1_y_cnt_22_0_a2_1_2_RNID5UM:C,33716
LCD_RGB_0/un1_y_cnt_22_0_a2_1_2_RNID5UM:Y,33716
FPGA_SoC_MSS_0/MMUART_1_RXD_PAD/U_IOPAD:PAD,
FPGA_SoC_MSS_0/MMUART_1_RXD_PAD/U_IOPAD:Y,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[56]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[56]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[56]:CLK,5207
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[56]:D,7057
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[56]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[56]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[56]:Q,5207
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[56]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[56]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249_rs:SLn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[2]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[2]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[2]:CLK,4290
corepwm_0/genblk3_corepwm_reg_if/period_reg[2]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[2]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[2]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[2]:Q,4290
corepwm_0/genblk3_corepwm_reg_if/period_reg[2]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[2]:SLn,
LCD_RGB_0/y_cnt_cry[0]:B,38623
LCD_RGB_0/y_cnt_cry[0]:C,36605
LCD_RGB_0/y_cnt_cry[0]:CC,37134
LCD_RGB_0/y_cnt_cry[0]:D,38384
LCD_RGB_0/y_cnt_cry[0]:P,36605
LCD_RGB_0/y_cnt_cry[0]:S,37134
LCD_RGB_0/y_cnt_cry[0]:UB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_6:C,34118
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_6:IPC,34118
LCD_RGB_0/cnt_main[1]:ADn,
LCD_RGB_0/cnt_main[1]:ALn,
LCD_RGB_0/cnt_main[1]:CLK,35779
LCD_RGB_0/cnt_main[1]:D,39470
LCD_RGB_0/cnt_main[1]:EN,38528
LCD_RGB_0/cnt_main[1]:LAT,
LCD_RGB_0/cnt_main[1]:Q,35779
LCD_RGB_0/cnt_main[1]:SD,
LCD_RGB_0/cnt_main[1]:SLn,
LCD_RGB_0/cnt_1_sqmuxa:A,38505
LCD_RGB_0/cnt_1_sqmuxa:B,37279
LCD_RGB_0/cnt_1_sqmuxa:C,38448
LCD_RGB_0/cnt_1_sqmuxa:Y,37279
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_9:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_9:IPENn,
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_a2_0_RNI0L2J1:A,34004
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_a2_0_RNI0L2J1:B,34964
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_a2_0_RNI0L2J1:C,34802
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_a2_0_RNI0L2J1:Y,34004
reg_apb_wrp_0/reg16x8_0/un1_data_out8_136:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_136:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_136:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_136:Y,4604
LCD_RGB_0/data_reg_20_3[0]:A,34472
LCD_RGB_0/data_reg_20_3[0]:B,33475
LCD_RGB_0/data_reg_20_3[0]:C,33539
LCD_RGB_0/data_reg_20_3[0]:Y,33475
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67:Y,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_116_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_116_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_116_set:CLK,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_116_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_116_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_116_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_116_set:Q,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_116_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_116_set:SLn,
reg_apb_wrp_0/reg16x8_0/mem_4_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_4_[0]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_4_[0]:CLK,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_4_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_4_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_4_[0]:Q,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_4_[0]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100:Y,4649
PWMctr_0/CNT[1]:ADn,
PWMctr_0/CNT[1]:ALn,
PWMctr_0/CNT[1]:CLK,5944
PWMctr_0/CNT[1]:D,7531
PWMctr_0/CNT[1]:EN,
PWMctr_0/CNT[1]:LAT,
PWMctr_0/CNT[1]:Q,5944
PWMctr_0/CNT[1]:SD,
PWMctr_0/CNT[1]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1_RNO:A,37303
LCD_RGB_0/color_word_msb_color_word_msb_0_1_RNO:B,37495
LCD_RGB_0/color_word_msb_color_word_msb_0_1_RNO:Y,37303
reg_apb_wrp_0/reg16x8_0/un1_data_out8_157:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_157:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_157:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_157:Y,4604
reg_apb_wrp_0/reg16x8_0/data_out_RNO[0]:A,3783
reg_apb_wrp_0/reg16x8_0/data_out_RNO[0]:B,3690
reg_apb_wrp_0/reg16x8_0/data_out_RNO[0]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_RNO[0]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_RNO[0]:Y,2504
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23_1_0:A,3034
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23_1_0:B,3107
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23_1_0:C,2720
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23_1_0:D,1413
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23_1_0:Y,1413
CoreGPIO_0/CONFIG_reg_o14lto5_4:A,5368
CoreGPIO_0/CONFIG_reg_o14lto5_4:B,5327
CoreGPIO_0/CONFIG_reg_o14lto5_4:C,5085
CoreGPIO_0/CONFIG_reg_o14lto5_4:D,4863
CoreGPIO_0/CONFIG_reg_o14lto5_4:Y,4863
reg_apb_wrp_0/reg16x8_0/mem_8_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_8_[3]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_8_[3]:CLK,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_8_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_8_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_8_[3]:Q,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_8_[3]:SLn,
LCD_RGB_0/un1_x_cnt_7lto3:A,33314
LCD_RGB_0/un1_x_cnt_7lto3:B,33259
LCD_RGB_0/un1_x_cnt_7lto3:C,33192
LCD_RGB_0/un1_x_cnt_7lto3:Y,33192
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_0:A,35470
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_0:B,37656
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_0:C,36439
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_0:CC,
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_0:D,34764
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_0:P,
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_0:UB,
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux_0:Y,34764
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[2]:A,3432
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[2]:B,2864
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[2]:C,2660
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[2]:D,1757
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[2]:Y,1757
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_82:Y,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106_set_RNIVI321:A,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106_set_RNIVI321:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106_set_RNIVI321:C,4924
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106_set_RNIVI321:Y,4924
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[53]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[53]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[53]:CLK,4983
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[53]:D,7324
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[53]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[53]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[53]:Q,4983
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[53]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[53]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_14:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_13:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_13:C,33106
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_13:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_13:IPC,33106
LCD_RGB_0/x_cnt_2_rep1:ADn,
LCD_RGB_0/x_cnt_2_rep1:ALn,
LCD_RGB_0/x_cnt_2_rep1:CLK,33192
LCD_RGB_0/x_cnt_2_rep1:D,36336
LCD_RGB_0/x_cnt_2_rep1:EN,
LCD_RGB_0/x_cnt_2_rep1:LAT,
LCD_RGB_0/x_cnt_2_rep1:Q,33192
LCD_RGB_0/x_cnt_2_rep1:SD,
LCD_RGB_0/x_cnt_2_rep1:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPB,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[62]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[62]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[62]:CLK,5236
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[62]:D,7297
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[62]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[62]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[62]:Q,5236
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[62]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[62]:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[50]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[50]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[50]:CLK,4311
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[50]:D,7175
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[50]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[50]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[50]:Q,4311
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[50]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[50]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19_set_RNIOS9Q:A,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19_set_RNIOS9Q:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19_set_RNIOS9Q:C,4926
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19_set_RNIOS9Q:Y,4926
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_3:EN,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[6]:A,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[6]:B,4873
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[6]:Y,2753
LCD_RGB_0/x_cnt_9[6]:A,36336
LCD_RGB_0/x_cnt_9[6]:B,36609
LCD_RGB_0/x_cnt_9[6]:Y,36336
LCD_RGB_0/un1_x_cnt_17_RNI95P1C:A,34558
LCD_RGB_0/un1_x_cnt_17_RNI95P1C:B,35302
LCD_RGB_0/un1_x_cnt_17_RNI95P1C:C,33106
LCD_RGB_0/un1_x_cnt_17_RNI95P1C:D,33270
LCD_RGB_0/un1_x_cnt_17_RNI95P1C:Y,33106
LCD_RGB_0/un1_IDLE_22_0_0:A,39485
LCD_RGB_0/un1_IDLE_22_0_0:B,39376
LCD_RGB_0/un1_IDLE_22_0_0:C,37285
LCD_RGB_0/un1_IDLE_22_0_0:Y,37285
reg_apb_wrp_0/reg16x8_0/un1_data_out8_93_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_93_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_93_set:CLK,5174
reg_apb_wrp_0/reg16x8_0/un1_data_out8_93_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_93_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_93_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_93_set:Q,5174
reg_apb_wrp_0/reg16x8_0/un1_data_out8_93_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_93_set:SLn,
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux:A,35754
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux:B,35805
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux:C,34736
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux:CC,
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux:D,34598
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux:P,
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux:UB,
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux:Y,34598
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_16:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_16:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_16:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_16:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_4_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_4_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_4_set:CLK,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_4_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_4_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_4_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_4_set:Q,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_4_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_4_set:SLn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_bm[0]:A,3202
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_bm[0]:B,2358
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_bm[0]:C,5001
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_bm[0]:D,3268
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_bm[0]:Y,2358
reg_apb_wrp_0/reg16x8_0/mem_6__RNIB1OQ[4]:A,6210
reg_apb_wrp_0/reg16x8_0/mem_6__RNIB1OQ[4]:B,
reg_apb_wrp_0/reg16x8_0/mem_6__RNIB1OQ[4]:C,6082
reg_apb_wrp_0/reg16x8_0/mem_6__RNIB1OQ[4]:Y,6082
PWMctr_0/pwm:ADn,
PWMctr_0/pwm:ALn,
PWMctr_0/pwm:CLK,
PWMctr_0/pwm:D,4458
PWMctr_0/pwm:EN,
PWMctr_0/pwm:LAT,
PWMctr_0/pwm:Q,
PWMctr_0/pwm:SD,
PWMctr_0/pwm:SLn,
LCD_RGB_0/state[1]:ADn,
LCD_RGB_0/state[1]:ALn,
LCD_RGB_0/state[1]:CLK,35791
LCD_RGB_0/state[1]:D,34495
LCD_RGB_0/state[1]:EN,
LCD_RGB_0/state[1]:LAT,
LCD_RGB_0/state[1]:Q,35791
LCD_RGB_0/state[1]:SD,
LCD_RGB_0/state[1]:SLn,
LCD_RGB_0/cnt_word14:A,33470
LCD_RGB_0/cnt_word14:B,33385
LCD_RGB_0/cnt_word14:C,33347
LCD_RGB_0/cnt_word14:Y,33347
LCD_RGB_0/data_reg45_1_1:A,34281
LCD_RGB_0/data_reg45_1_1:B,34193
LCD_RGB_0/data_reg45_1_1:C,33181
LCD_RGB_0/data_reg45_1_1:D,33192
LCD_RGB_0/data_reg45_1_1:Y,33181
LCD_RGB_0/data_reg_5_0_0[8]:A,38321
LCD_RGB_0/data_reg_5_0_0[8]:B,38273
LCD_RGB_0/data_reg_5_0_0[8]:C,38308
LCD_RGB_0/data_reg_5_0_0[8]:D,38147
LCD_RGB_0/data_reg_5_0_0[8]:Y,38147
pwm_3_obuf/U0/U_IOENFF:A,
pwm_3_obuf/U0/U_IOENFF:Y,
PWMctr_0/timer_3[9]:A,2896
PWMctr_0/timer_3[9]:B,6178
PWMctr_0/timer_3[9]:Y,2896
reg_apb_wrp_0/reg16x8_0/un1_data_out8_205_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_205_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_205_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_205_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_205_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_205_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_205_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_205_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_205_rs:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[24]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[24]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[24]:CLK,5814
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[24]:D,7057
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[24]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[24]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[24]:Q,5814
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[24]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[24]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_18:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_18:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_18:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_18:IPC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:CC[0],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:CC[1],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:CC[2],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:CC[3],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:CC[4],6662
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:CI,6662
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:P[0],6940
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:P[10],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:P[11],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:P[1],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:P[2],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:P[3],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:P[4],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:P[5],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:P[6],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:P[7],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:P[8],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:P[9],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:UB[0],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:UB[10],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:UB[11],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:UB[1],6891
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:UB[2],7018
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:UB[3],7292
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:UB[4],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:UB[5],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:UB[6],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:UB[7],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:UB[8],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_1:UB[9],
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[6]:A,4220
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[6]:B,3075
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[6]:C,5916
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[6]:D,3914
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[6]:Y,3075
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[13]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[13]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[13]:CLK,6163
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[13]:D,7315
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[13]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[13]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[13]:Q,6163
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[13]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[13]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPB,
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_4__2_i_a2[5]:A,4345
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_4__2_i_a2[5]:B,4290
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_4__2_i_a2[5]:C,4062
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_4__2_i_a2[5]:D,3840
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_4__2_i_a2[5]:Y,3840
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPB,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_21_FCINST1:CC,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_21_FCINST1:CO,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_21_FCINST1:P,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_21_FCINST1:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192_rs_RNIFTFT:A,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192_rs_RNIFTFT:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192_rs_RNIFTFT:C,5003
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192_rs_RNIFTFT:Y,5003
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[13]:B,5651
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[13]:C,7676
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[13]:CC,4808
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[13]:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[13]:S,4808
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[13]:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_16:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_236:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_236:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_236:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_236:Y,4649
PWMctr_0/h_time[15]:ADn,
PWMctr_0/h_time[15]:ALn,
PWMctr_0/h_time[15]:CLK,7792
PWMctr_0/h_time[15]:D,4996
PWMctr_0/h_time[15]:EN,3717
PWMctr_0/h_time[15]:LAT,
PWMctr_0/h_time[15]:Q,7792
PWMctr_0/h_time[15]:SD,
PWMctr_0/h_time[15]:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_24:CLK,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_24:IPCLKn,
LCD_RGB_0/lcd_clk_out_RNO:A,39579
LCD_RGB_0/lcd_clk_out_RNO:Y,39579
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[1]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[1]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[1]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[1]:D,7175
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[1]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[1]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[1]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[1]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[1]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_58:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_58:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_58:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_58:Y,4649
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPB,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[8]:B,5085
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[8]:C,7119
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[8]:CC,4988
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[8]:P,5085
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[8]:S,4988
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[8]:UB,
LCD_RGB_0/data_reg_2_8_0__m52:A,36533
LCD_RGB_0/data_reg_2_8_0__m52:B,36485
LCD_RGB_0/data_reg_2_8_0__m52:C,36462
LCD_RGB_0/data_reg_2_8_0__m52:D,36355
LCD_RGB_0/data_reg_2_8_0__m52:Y,36355
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48_set:CLK,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48_set:Q,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48_set:SLn,
LCD_RGB_0/un1_data_reg_1_sqmuxa:A,37382
LCD_RGB_0/un1_data_reg_1_sqmuxa:B,37142
LCD_RGB_0/un1_data_reg_1_sqmuxa:C,38337
LCD_RGB_0/un1_data_reg_1_sqmuxa:D,37165
LCD_RGB_0/un1_data_reg_1_sqmuxa:Y,37142
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_22:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_22:IPENn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[14]:A,7001
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[14]:B,6919
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[14]:C,3246
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[14]:D,4873
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[14]:Y,3246
PWM_obuf[2]/U0/U_IOPAD:D,
PWM_obuf[2]/U0/U_IOPAD:E,
PWM_obuf[2]/U0/U_IOPAD:PAD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191:Y,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_39:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_39:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_39:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_39:Y,4649
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_7:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_7:IPC,
PWMctr_0/un5_CNT_cry_3:B,6476
PWMctr_0/un5_CNT_cry_3:CC,7195
PWMctr_0/un5_CNT_cry_3:P,6476
PWMctr_0/un5_CNT_cry_3:S,7195
PWMctr_0/un5_CNT_cry_3:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_107_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_107_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_107_set:CLK,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_107_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_107_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_107_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_107_set:Q,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_107_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_107_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_140_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_140_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_140_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_140_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_140_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_140_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_140_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_140_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_140_rs:SLn,
LCD_RGB_0/cnt_write[4]:ADn,
LCD_RGB_0/cnt_write[4]:ALn,
LCD_RGB_0/cnt_write[4]:CLK,37599
LCD_RGB_0/cnt_write[4]:D,37423
LCD_RGB_0/cnt_write[4]:EN,39440
LCD_RGB_0/cnt_write[4]:LAT,
LCD_RGB_0/cnt_write[4]:Q,37599
LCD_RGB_0/cnt_write[4]:SD,
LCD_RGB_0/cnt_write[4]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPB,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_33:A,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_33:B,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_33:C,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_33:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_33:D,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_33:P,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_33:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153_rs:SLn,
LCD_RGB_0/cnt_delay_RNIA4L41[1]:B,35776
LCD_RGB_0/cnt_delay_RNIA4L41[1]:C,38734
LCD_RGB_0/cnt_delay_RNIA4L41[1]:CC,37208
LCD_RGB_0/cnt_delay_RNIA4L41[1]:P,35776
LCD_RGB_0/cnt_delay_RNIA4L41[1]:S,36470
LCD_RGB_0/cnt_delay_RNIA4L41[1]:UB,
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:A,3410
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:B,2815
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:C,2622
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:D,1735
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:Y,1735
reg_apb_wrp_0/reg16x8_0/un1_data_out8_17_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_17_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_17_set:CLK,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_17_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_17_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_17_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_17_set:Q,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_17_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_17_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_242:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_242:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_242:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_242:Y,4604
LCD_RGB_0/un1_x_cnt_17:A,33823
LCD_RGB_0/un1_x_cnt_17:B,34547
LCD_RGB_0/un1_x_cnt_17:C,33487
LCD_RGB_0/un1_x_cnt_17:D,33341
LCD_RGB_0/un1_x_cnt_17:Y,33341
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:IPA,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_26:C,7311
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_26:IPC,7311
LCD_RGB_0/high_word:ADn,
LCD_RGB_0/high_word:ALn,
LCD_RGB_0/high_word:CLK,36535
LCD_RGB_0/high_word:D,39489
LCD_RGB_0/high_word:EN,37285
LCD_RGB_0/high_word:LAT,
LCD_RGB_0/high_word:Q,36535
LCD_RGB_0/high_word:SD,
LCD_RGB_0/high_word:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[1]:A,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[1]:B,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[1]:C,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[1]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[1]:Y,2504
LCD_RGB_0/cnt_scan_ns_0_0[5]:A,38503
LCD_RGB_0/cnt_scan_ns_0_0[5]:B,39561
LCD_RGB_0/cnt_scan_ns_0_0[5]:C,37254
LCD_RGB_0/cnt_scan_ns_0_0[5]:D,37379
LCD_RGB_0/cnt_scan_ns_0_0[5]:Y,37254
reg_apb_wrp_0/reg16x8_0/data_out_RNO[3]:A,3783
reg_apb_wrp_0/reg16x8_0/data_out_RNO[3]:B,3690
reg_apb_wrp_0/reg16x8_0/data_out_RNO[3]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_RNO[3]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_RNO[3]:Y,2504
corepwm_0/genblk3_corepwm_reg_if/period_reg[11]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[11]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[11]:CLK,5203
corepwm_0/genblk3_corepwm_reg_if/period_reg[11]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[11]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[11]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[11]:Q,5203
corepwm_0/genblk3_corepwm_reg_if/period_reg[11]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[11]:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_3:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_3:IPC,
reg_apb_wrp_0/reg16x8_0/mem_7_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_7_[6]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_7_[6]:CLK,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_7_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_7_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_7_[6]:Q,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_7_[6]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_228:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_228:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_228:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_228:Y,4649
reg_apb_wrp_0/reg16x8_0/mem_14_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_14_[2]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_14_[2]:CLK,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_14_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_14_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_14_[2]:Q,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_14_[2]:SLn,
PWMctr_0/un4_timer_1_cry_1:B,5846
PWMctr_0/un4_timer_1_cry_1:CC,7537
PWMctr_0/un4_timer_1_cry_1:P,5846
PWMctr_0/un4_timer_1_cry_1:S,7537
PWMctr_0/un4_timer_1_cry_1:UB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_12:CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_12:IPCLKn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_165:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_165:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_165:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_165:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_131_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_131_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_131_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_131_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_131_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_131_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_131_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_131_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_131_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_244_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_244_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_244_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_244_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_244_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_244_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_244_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_244_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_244_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_198:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_198:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_198:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_198:Y,4604
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_6:C,34224
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_6:IPC,34224
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int_52_f0[4]:A,4793
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int_52_f0[4]:B,7916
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int_52_f0[4]:C,4780
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int_52_f0[4]:Y,4780
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179:Y,4649
reg_apb_wrp_0/reg16x8_0/mem_2__RNI2U0J[3]:A,6205
reg_apb_wrp_0/reg16x8_0/mem_2__RNI2U0J[3]:B,
reg_apb_wrp_0/reg16x8_0/mem_2__RNI2U0J[3]:C,6077
reg_apb_wrp_0/reg16x8_0/mem_2__RNI2U0J[3]:Y,6077
FCCC_0/CCC_INST/IP_INTERFACE_17:A,
FCCC_0/CCC_INST/IP_INTERFACE_17:B,
FCCC_0/CCC_INST/IP_INTERFACE_17:C,
FCCC_0/CCC_INST/IP_INTERFACE_17:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_17:IPC,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[4]:A,5888
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[4]:B,5804
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[4]:C,2131
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[4]:D,3758
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[4]:Y,2131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151:Y,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_35:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_35:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_35:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_35:Y,4649
LCD_RGB_0/state_ns_i_o2_1[1]:A,36723
LCD_RGB_0/state_ns_i_o2_1[1]:B,36688
LCD_RGB_0/state_ns_i_o2_1[1]:C,34681
LCD_RGB_0/state_ns_i_o2_1[1]:Y,34681
lcd_data_out_obuf/U0/U_IOOUTFF:A,
lcd_data_out_obuf/U0/U_IOOUTFF:Y,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_am[0]:A,3420
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_am[0]:B,2275
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_am[0]:C,5115
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_am[0]:D,3114
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_am[0]:Y,2275
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[5]:A,4241
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[5]:B,3096
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[5]:C,5937
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[5]:D,3935
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[5]:Y,3096
reg_apb_wrp_0/reg16x8_0/un1_data_out8_3:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_3:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_3:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_3:Y,4649
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_152_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_50_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_50_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_50_set:CLK,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_50_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_50_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_50_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_50_set:Q,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_50_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_50_set:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPB,
reg_apb_wrp_0/reg16x8_0/mem_13_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_13_[1]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_13_[1]:CLK,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_13_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_13_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_13_[1]:Q,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_13_[1]:SLn,
PWMctr_0/un4_timer_1_cry_3:B,6004
PWMctr_0/un4_timer_1_cry_3:CC,7201
PWMctr_0/un4_timer_1_cry_3:P,6004
PWMctr_0/un4_timer_1_cry_3:S,7201
PWMctr_0/un4_timer_1_cry_3:UB,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[2]:A,2313
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[2]:B,1757
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[2]:C,4019
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[2]:D,3186
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[2]:Y,1757
reg_apb_wrp_0/reg16x8_0/un1_data_out8_122:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_122:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_122:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_122:Y,4649
LCD_RGB_0/data_reg_24_bm_1[4]:A,37557
LCD_RGB_0/data_reg_24_bm_1[4]:B,34338
LCD_RGB_0/data_reg_24_bm_1[4]:C,34517
LCD_RGB_0/data_reg_24_bm_1[4]:D,34410
LCD_RGB_0/data_reg_24_bm_1[4]:Y,34338
corepwm_0/genblk6_corepwm_pwm_gen/m6:A,4870
corepwm_0/genblk6_corepwm_pwm_gen/m6:B,4787
corepwm_0/genblk6_corepwm_pwm_gen/m6:C,4748
corepwm_0/genblk6_corepwm_pwm_gen/m6:D,4670
corepwm_0/genblk6_corepwm_pwm_gen/m6:Y,4670
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[13]:A,5236
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[13]:B,5193
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[13]:C,3216
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[13]:Y,3216
reg_apb_wrp_0/reg16x8_0/un1_data_out8_183:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_183:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_183:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_183:Y,4649
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[7]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[7]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[7]:CLK,5019
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[7]:D,4891
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[7]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[7]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[7]:Q,5019
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[7]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[7]:SLn,
LCD_RGB_0/cnt_main[0]:ADn,
LCD_RGB_0/cnt_main[0]:ALn,
LCD_RGB_0/cnt_main[0]:CLK,35683
LCD_RGB_0/cnt_main[0]:D,39477
LCD_RGB_0/cnt_main[0]:EN,38528
LCD_RGB_0/cnt_main[0]:LAT,
LCD_RGB_0/cnt_main[0]:Q,35683
LCD_RGB_0/cnt_main[0]:SD,
LCD_RGB_0/cnt_main[0]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46_set:CLK,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46_set:Q,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_212:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_212:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_212:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_212:Y,4604
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:IPA,
reg_apb_wrp_0/reg16x8_0/mem_13_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_13_[7]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_13_[7]:CLK,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_13_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_13_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_13_[7]:Q,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_13_[7]:SLn,
PWMctr_0/un4_timer_1_s_1_454:B,5889
PWMctr_0/un4_timer_1_s_1_454:CC,
PWMctr_0/un4_timer_1_s_1_454:P,5889
PWMctr_0/un4_timer_1_s_1_454:UB,
OSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPB,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg_40_ns_1_1[0]:A,6068
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg_40_ns_1_1[0]:B,6033
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg_40_ns_1_1[0]:C,5951
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg_40_ns_1_1[0]:Y,5951
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24:Y,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_158:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_158:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_158:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_158:Y,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_11_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_11_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_11_set:CLK,5196
reg_apb_wrp_0/reg16x8_0/un1_data_out8_11_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_11_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_11_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_11_set:Q,5196
reg_apb_wrp_0/reg16x8_0/un1_data_out8_11_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_11_set:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[8]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[8]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[8]:CLK,6014
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[8]:D,7057
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[8]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[8]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[8]:Q,6014
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[8]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[8]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_239_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_239_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_239_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_239_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_239_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_239_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_239_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_239_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_239_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231_rs_RNILT5G:A,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231_rs_RNILT5G:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231_rs_RNILT5G:C,5960
reg_apb_wrp_0/reg16x8_0/un1_data_out8_231_rs_RNILT5G:Y,5960
reg_apb_wrp_0/reg16x8_0/mem_6_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_6_[4]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_6_[4]:CLK,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_6_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_6_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_6_[4]:Q,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_6_[4]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_8:C,40616
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_8:IPC,40616
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPB,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[6]:A,4040
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[6]:B,3075
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[6]:C,2243
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[6]:D,1525
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[6]:Y,1525
reg_apb_wrp_0/reg16x8_0/un1_data_out8_173_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_173_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_173_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_173_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_173_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_173_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_173_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_173_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_173_rs:SLn,
reg_apb_wrp_0/reg16x8_0/mem_14__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_14__1_sqmuxa_0_a2:B,4652
reg_apb_wrp_0/reg16x8_0/mem_14__1_sqmuxa_0_a2:Y,3546
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_6:C,34142
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_6:IPC,34142
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_23:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_23:IPENn,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_4:A,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_4:B,4973
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_4:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_4:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_4:UB,4973
LCD_RGB_0/color_word_msb_color_word_msb_0_0_RNO:A,37303
LCD_RGB_0/color_word_msb_color_word_msb_0_0_RNO:B,37495
LCD_RGB_0/color_word_msb_color_word_msb_0_0_RNO:Y,37303
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_35:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_35:IPENn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_1_0[2]:A,2313
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_1_0[2]:B,3415
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_1_0[2]:C,3096
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_1_0[2]:Y,2313
LCD_RGB_0/cnt_write_RNO[1]:A,39612
LCD_RGB_0/cnt_write_RNO[1]:B,39531
LCD_RGB_0/cnt_write_RNO[1]:C,37379
LCD_RGB_0/cnt_write_RNO[1]:Y,37379
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46:Y,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_149_rs:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPB,
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:CC[0],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:CC[1],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:CI,
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:P[0],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:P[10],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:P[11],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:P[1],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:P[2],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:P[3],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:P[4],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:P[5],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:P[6],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:P[7],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:P[8],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:P[9],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:UB[0],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:UB[10],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:UB[11],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:UB[1],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:UB[2],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:UB[3],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:UB[4],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:UB[5],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:UB[6],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:UB[7],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:UB[8],
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux_CC_0:UB[9],
LCD_RGB_0/cnt_delay[15]:ADn,
LCD_RGB_0/cnt_delay[15]:ALn,
LCD_RGB_0/cnt_delay[15]:CLK,35048
LCD_RGB_0/cnt_delay[15]:D,35795
LCD_RGB_0/cnt_delay[15]:EN,39386
LCD_RGB_0/cnt_delay[15]:LAT,
LCD_RGB_0/cnt_delay[15]:Q,35048
LCD_RGB_0/cnt_delay[15]:SD,
LCD_RGB_0/cnt_delay[15]:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[4]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[4]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[4]:CLK,4949
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[4]:D,7129
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[4]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[4]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[4]:Q,4949
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[4]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[4]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_21:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_21:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_21:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_21:Y,4610
reg_apb_wrp_0/reg16x8_0/mem_0_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_0_[0]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_0_[0]:CLK,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_0_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_0_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_0_[0]:Q,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_0_[0]:SLn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[4]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[4]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[4]:CLK,4931
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[4]:D,4966
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[4]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[4]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[4]:Q,4931
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[4]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[4]:SLn,
LCD_RGB_0/data_reg_1_sqmuxa_2:A,36399
LCD_RGB_0/data_reg_1_sqmuxa_2:B,36521
LCD_RGB_0/data_reg_1_sqmuxa_2:Y,36399
reg_apb_wrp_0/reg16x8_0/un1_data_out8_107:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_107:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_107:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_107:Y,4610
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_220:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_220:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_220:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_220:Y,4649
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_21:A,6680
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_21:B,6582
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_21:C,6520
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_21:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_21:D,6416
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_21:P,6416
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_21:UB,
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux:A,35934
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux:B,35754
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux:C,33886
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux:CC,
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux:D,34725
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux:P,
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux:UB,
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux:Y,33886
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144_rs:SLn,
LCD_RGB_0/un1_y_cnt_22_0_a2_0_2_RNIFQV71:A,34340
LCD_RGB_0/un1_y_cnt_22_0_a2_0_2_RNIFQV71:B,35367
LCD_RGB_0/un1_y_cnt_22_0_a2_0_2_RNIFQV71:C,33270
LCD_RGB_0/un1_y_cnt_22_0_a2_0_2_RNIFQV71:D,33989
LCD_RGB_0/un1_y_cnt_22_0_a2_0_2_RNIFQV71:Y,33270
LCD_RGB_0/un1_lcd_cs_out_16lto7_0:A,35461
LCD_RGB_0/un1_lcd_cs_out_16lto7_0:B,35403
LCD_RGB_0/un1_lcd_cs_out_16lto7_0:C,34354
LCD_RGB_0/un1_lcd_cs_out_16lto7_0:D,34323
LCD_RGB_0/un1_lcd_cs_out_16lto7_0:Y,34323
reg_apb_wrp_0/reg16x8_0/un1_data_out8_172_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_172_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_172_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_172_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_172_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_172_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_172_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_172_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_172_rs:SLn,
LCD_RGB_0/lcd_dc_out_0_sqmuxa_0_a2:A,37660
LCD_RGB_0/lcd_dc_out_0_sqmuxa_0_a2:B,39467
LCD_RGB_0/lcd_dc_out_0_sqmuxa_0_a2:Y,37660
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_5:A,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_5:B,6930
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_5:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_5:P,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_5:UB,6930
corepwm_0/genblk6_corepwm_pwm_gen/m54:A,4699
corepwm_0/genblk6_corepwm_pwm_gen/m54:B,6847
corepwm_0/genblk6_corepwm_pwm_gen/m54:Y,4699
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_19:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_19:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_19:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_19:IPC,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_30:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_30:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_53_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_53_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_53_set:CLK,5103
reg_apb_wrp_0/reg16x8_0/un1_data_out8_53_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_53_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_53_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_53_set:Q,5103
reg_apb_wrp_0/reg16x8_0/un1_data_out8_53_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_53_set:SLn,
reg_apb_wrp_0/reg16x8_0/mem_11__RNI1QVM[7]:A,5174
reg_apb_wrp_0/reg16x8_0/mem_11__RNI1QVM[7]:B,
reg_apb_wrp_0/reg16x8_0/mem_11__RNI1QVM[7]:C,5046
reg_apb_wrp_0/reg16x8_0/mem_11__RNI1QVM[7]:Y,5046
PWMctr_0/un1_h_time_cry_2:B,4502
PWMctr_0/un1_h_time_cry_2:CC,
PWMctr_0/un1_h_time_cry_2:P,4502
PWMctr_0/un1_h_time_cry_2:UB,
LCD_RGB_0/un1_cnt_1lto5:A,36503
LCD_RGB_0/un1_cnt_1lto5:B,35392
LCD_RGB_0/un1_cnt_1lto5:C,36471
LCD_RGB_0/un1_cnt_1lto5:Y,35392
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_28:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_28:IPC,
reg_apb_wrp_0/reg16x8_0/mem_9__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_9__1_sqmuxa_0_a2:B,4607
reg_apb_wrp_0/reg16x8_0/mem_9__1_sqmuxa_0_a2:Y,3546
reg_apb_wrp_0/reg16x8_0/mem_15_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_15_[3]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_15_[3]:CLK,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_15_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_15_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_15_[3]:Q,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_15_[3]:SLn,
LCD_RGB_0/y_cnt_cry_cy[0]:B,37769
LCD_RGB_0/y_cnt_cry_cy[0]:C,35773
LCD_RGB_0/y_cnt_cry_cy[0]:CC,
LCD_RGB_0/y_cnt_cry_cy[0]:P,36655
LCD_RGB_0/y_cnt_cry_cy[0]:UB,
LCD_RGB_0/y_cnt_cry_cy[0]:Y,35773
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int[2]:ADn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int[2]:ALn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int[2]:CLK,7916
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int[2]:D,4780
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int[2]:EN,4699
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int[2]:LAT,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int[2]:Q,7916
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int[2]:SD,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int[2]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_0:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_0:IPC,
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1:A,6231
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1:B,5962
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1:C,5176
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1:D,3049
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1:Y,3049
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_31:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_31:IPC,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPB,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_11:A,5133
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_11:B,5090
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_11:C,5008
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_11:D,4907
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_11:Y,4907
LCD_RGB_0/state_ns_0[2]:A,37487
LCD_RGB_0/state_ns_0[2]:B,34890
LCD_RGB_0/state_ns_0[2]:C,38544
LCD_RGB_0/state_ns_0[2]:D,37298
LCD_RGB_0/state_ns_0[2]:Y,34890
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][0]:ADn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][0]:ALn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][0]:CLK,6934
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][0]:D,7228
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][0]:EN,3773
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][0]:LAT,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][0]:Q,6934
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][0]:SD,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][0]:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_33:A,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_33:B,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_33:C,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_33:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_33:D,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_33:P,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_33:UB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_21:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPB,
LCD_RGB_0/y_cnt_cry[6]:B,36189
LCD_RGB_0/y_cnt_cry[6]:C,39141
LCD_RGB_0/y_cnt_cry[6]:CC,35834
LCD_RGB_0/y_cnt_cry[6]:P,36189
LCD_RGB_0/y_cnt_cry[6]:S,35834
LCD_RGB_0/y_cnt_cry[6]:UB,
reg_apb_wrp_0/reg16x8_0/data_out[6]:ADn,
reg_apb_wrp_0/reg16x8_0/data_out[6]:ALn,
reg_apb_wrp_0/reg16x8_0/data_out[6]:CLK,6975
reg_apb_wrp_0/reg16x8_0/data_out[6]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out[6]:EN,4637
reg_apb_wrp_0/reg16x8_0/data_out[6]:LAT,
reg_apb_wrp_0/reg16x8_0/data_out[6]:Q,6975
reg_apb_wrp_0/reg16x8_0/data_out[6]:SD,
reg_apb_wrp_0/reg16x8_0/data_out[6]:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_29:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_29:IPENn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPB,
reg_apb_wrp_0/reg16x8_0/mem_13_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_13_[6]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_13_[6]:CLK,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_13_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_13_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_13_[6]:Q,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_13_[6]:SLn,
LCD_RGB_0/un1_y_cnt_6lto7_RNI5O662:A,35541
LCD_RGB_0/un1_y_cnt_6lto7_RNI5O662:B,33418
LCD_RGB_0/un1_y_cnt_6lto7_RNI5O662:C,36510
LCD_RGB_0/un1_y_cnt_6lto7_RNI5O662:D,36414
LCD_RGB_0/un1_y_cnt_6lto7_RNI5O662:Y,33418
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:CC[0],4944
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:CC[1],4866
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:CC[2],4808
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:CC[3],4898
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:CC[4],4827
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:CI,4808
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:P[0],5016
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:P[10],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:P[11],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:P[1],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:P[2],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:P[3],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:P[4],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:P[5],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:P[6],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:P[7],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:P[8],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:P[9],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:UB[0],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:UB[10],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:UB[11],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:UB[1],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:UB[2],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:UB[3],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:UB[4],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:UB[5],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:UB[6],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:UB[7],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:UB[8],
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453_CC_1:UB[9],
LCD_RGB_0/cnt_word_RNIPEKV[1]:A,35740
LCD_RGB_0/cnt_word_RNIPEKV[1]:B,35690
LCD_RGB_0/cnt_word_RNIPEKV[1]:C,35625
LCD_RGB_0/cnt_word_RNIPEKV[1]:Y,35625
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19_set:CLK,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19_set:Q,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200_rs_RNIDCL01:A,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200_rs_RNIDCL01:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200_rs_RNIDCL01:C,5003
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200_rs_RNIDCL01:Y,5003
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15_set:CLK,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15_set:Q,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15_set:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:A,1757
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:B,2739
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPA,1757
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPB,2739
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[46]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[46]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[46]:CLK,5997
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[46]:D,7297
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[46]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[46]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[46]:Q,5997
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[46]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[46]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241_rs_RNIDGQV:A,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241_rs_RNIDGQV:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241_rs_RNIDGQV:C,4846
reg_apb_wrp_0/reg16x8_0/un1_data_out8_241_rs_RNIDGQV:Y,4846
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[4]:B,5651
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[4]:C,7676
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[4]:CC,4966
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[4]:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[4]:S,4966
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[4]:UB,
LCD_RGB_0/un1_lcd_cs_out_0[3]:A,33775
LCD_RGB_0/un1_lcd_cs_out_0[3]:B,38715
LCD_RGB_0/un1_lcd_cs_out_0[3]:C,37522
LCD_RGB_0/un1_lcd_cs_out_0[3]:Y,33775
LCD_RGB_0/cnt_word14_RNIOV2U:A,34507
LCD_RGB_0/cnt_word14_RNIOV2U:B,34423
LCD_RGB_0/cnt_word14_RNIOV2U:C,33347
LCD_RGB_0/cnt_word14_RNIOV2U:Y,33347
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_130_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_130_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_130_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_130_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_130_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_130_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_130_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_130_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_130_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14_set_RNIC4GM:A,5058
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14_set_RNIC4GM:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14_set_RNIC4GM:C,4873
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14_set_RNIC4GM:Y,4873
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[7]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[7]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[7]:CLK,6000
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[7]:D,7280
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[7]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[7]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[7]:Q,6000
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[7]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[7]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_3_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_3_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_3_set:CLK,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_3_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_3_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_3_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_3_set:Q,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_3_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_3_set:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_30:C,33510
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_30:IPC,33510
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[3]:A,4103
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[3]:B,2157
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[3]:C,3985
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[3]:Y,2157
reg_apb_wrp_0/reg16x8_0/mem_1_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_1_[6]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_1_[6]:CLK,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_1_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_1_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_1_[6]:Q,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_1_[6]:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_13:A,6118
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_13:B,6075
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_13:C,4907
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_13:D,5012
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_13:Y,4907
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_3__2_i_a2[4]:A,3158
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_3__2_i_a2[4]:B,3095
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_3__2_i_a2[4]:C,2853
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_3__2_i_a2[4]:D,2676
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_3__2_i_a2[4]:Y,2676
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:IPA,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232_rs_RNIP37Q:A,5174
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232_rs_RNIP37Q:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232_rs_RNIP37Q:C,5046
reg_apb_wrp_0/reg16x8_0/un1_data_out8_232_rs_RNIP37Q:Y,5046
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_4:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_4:IPC,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_13:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60_set_RNIT81Q:A,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60_set_RNIT81Q:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60_set_RNIT81Q:C,4881
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60_set_RNIT81Q:Y,4881
LCD_RGB_0/data_reg_24[8]:A,38588
LCD_RGB_0/data_reg_24[8]:B,38506
LCD_RGB_0/data_reg_24[8]:C,36131
LCD_RGB_0/data_reg_24[8]:D,38147
LCD_RGB_0/data_reg_24[8]:Y,36131
reg_apb_wrp_0/reg16x8_0/mem_7_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_7_[3]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_7_[3]:CLK,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_7_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_7_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_7_[3]:Q,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_7_[3]:SLn,
LCD_RGB_0/cnt_delay[4]:ADn,
LCD_RGB_0/cnt_delay[4]:ALn,
LCD_RGB_0/cnt_delay[4]:CLK,34899
LCD_RGB_0/cnt_delay[4]:D,36470
LCD_RGB_0/cnt_delay[4]:EN,39386
LCD_RGB_0/cnt_delay[4]:LAT,
LCD_RGB_0/cnt_delay[4]:Q,34899
LCD_RGB_0/cnt_delay[4]:SD,
LCD_RGB_0/cnt_delay[4]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_84:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_84:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_84:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_84:Y,4610
LCD_RGB_0/x_cnt_fast[1]:ADn,
LCD_RGB_0/x_cnt_fast[1]:ALn,
LCD_RGB_0/x_cnt_fast[1]:CLK,33442
LCD_RGB_0/x_cnt_fast[1]:D,36336
LCD_RGB_0/x_cnt_fast[1]:EN,
LCD_RGB_0/x_cnt_fast[1]:LAT,
LCD_RGB_0/x_cnt_fast[1]:Q,33442
LCD_RGB_0/x_cnt_fast[1]:SD,
LCD_RGB_0/x_cnt_fast[1]:SLn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[7]:A,4152
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[7]:B,3187
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[7]:C,2355
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[7]:D,1637
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[7]:Y,1637
LCD_RGB_0/un1_state_7_0_a2:A,37703
LCD_RGB_0/un1_state_7_0_a2:B,37535
LCD_RGB_0/un1_state_7_0_a2:C,36336
LCD_RGB_0/un1_state_7_0_a2:Y,36336
reg_apb_wrp_0/reg16x8_0/un1_data_out8_234_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_234_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_234_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_234_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_234_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_234_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_234_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_234_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_234_rs:SLn,
LCD_RGB_0/x_cnt_9_rep1[2]:A,36336
LCD_RGB_0/x_cnt_9_rep1[2]:B,36679
LCD_RGB_0/x_cnt_9_rep1[2]:Y,36336
PWMctr_0/h_time_4_s_15:B,7792
PWMctr_0/h_time_4_s_15:C,5737
PWMctr_0/h_time_4_s_15:CC,4996
PWMctr_0/h_time_4_s_15:P,
PWMctr_0/h_time_4_s_15:S,4996
PWMctr_0/h_time_4_s_15:UB,
LCD_RGB_0/cnt_scan[4]:ADn,
LCD_RGB_0/cnt_scan[4]:ALn,
LCD_RGB_0/cnt_scan[4]:CLK,34741
LCD_RGB_0/cnt_scan[4]:D,35476
LCD_RGB_0/cnt_scan[4]:EN,39475
LCD_RGB_0/cnt_scan[4]:LAT,
LCD_RGB_0/cnt_scan[4]:Q,34741
LCD_RGB_0/cnt_scan[4]:SD,
LCD_RGB_0/cnt_scan[4]:SLn,
LCD_RGB_0/data_reg_1_10_0_a2_0:A,37622
LCD_RGB_0/data_reg_1_10_0_a2_0:B,37429
LCD_RGB_0/data_reg_1_10_0_a2_0:C,36500
LCD_RGB_0/data_reg_1_10_0_a2_0:Y,36500
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_15:A,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_15:B,5449
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_15:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_15:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_15:UB,5449
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_31:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_31:IPC,
LCD_RGB_0/data_reg_2_8_0__m72_i:A,35709
LCD_RGB_0/data_reg_2_8_0__m72_i:B,35670
LCD_RGB_0/data_reg_2_8_0__m72_i:Y,35670
LCD_RGB_0/data_reg_2_8_0__m39:A,36388
LCD_RGB_0/data_reg_2_8_0__m39:B,36340
LCD_RGB_0/data_reg_2_8_0__m39:C,36317
LCD_RGB_0/data_reg_2_8_0__m39:D,36206
LCD_RGB_0/data_reg_2_8_0__m39:Y,36206
PWMctr_0/un1_h_time_1_cry_11:B,
PWMctr_0/un1_h_time_1_cry_11:CC,
PWMctr_0/un1_h_time_1_cry_11:P,
PWMctr_0/un1_h_time_1_cry_11:UB,
lcd_clk_out_obuf/U0/U_IOPAD:D,
lcd_clk_out_obuf/U0/U_IOPAD:E,
lcd_clk_out_obuf/U0/U_IOPAD:PAD,
LCD_RGB_0/un1_y_cnt_22_0_a2_0_RNIG7V92:A,33517
LCD_RGB_0/un1_y_cnt_22_0_a2_0_RNIG7V92:B,33341
LCD_RGB_0/un1_y_cnt_22_0_a2_0_RNIG7V92:C,34392
LCD_RGB_0/un1_y_cnt_22_0_a2_0_RNIG7V92:D,33270
LCD_RGB_0/un1_y_cnt_22_0_a2_0_RNIG7V92:Y,33270
PWMctr_0/timer[14]:ADn,
PWMctr_0/timer[14]:ALn,
PWMctr_0/timer[14]:CLK,4764
PWMctr_0/timer[14]:D,6932
PWMctr_0/timer[14]:EN,
PWMctr_0/timer[14]:LAT,
PWMctr_0/timer[14]:Q,4764
PWMctr_0/timer[14]:SD,
PWMctr_0/timer[14]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_253:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_253:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_253:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_253:Y,4649
LCD_RGB_0/cnt_word15:A,34873
LCD_RGB_0/cnt_word15:B,34826
LCD_RGB_0/cnt_word15:C,34759
LCD_RGB_0/cnt_word15:Y,34759
reg_apb_wrp_0/reg16x8_0/un1_data_out8_set_RNIU3D21:A,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_set_RNIU3D21:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_set_RNIU3D21:C,6125
reg_apb_wrp_0/reg16x8_0/un1_data_out8_set_RNIU3D21:Y,6125
reg_apb_wrp_0/reg16x8_0/mem_6_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_6_[2]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_6_[2]:CLK,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_6_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_6_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_6_[2]:Q,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_6_[2]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_28:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_28:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_101:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_101:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_101:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_101:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_30:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_30:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_30:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_30:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_98_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_98_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_98_set:CLK,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_98_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_98_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_98_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_98_set:Q,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_98_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_98_set:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_31:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_31:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_227_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_227_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_227_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_227_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_227_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_227_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_227_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_227_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_227_rs:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_2:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_2:IPC,
LCD_RGB_0/un1_x_cnt36_4_2:A,
LCD_RGB_0/un1_x_cnt36_4_2:B,35707
LCD_RGB_0/un1_x_cnt36_4_2:C,34741
LCD_RGB_0/un1_x_cnt36_4_2:D,34647
LCD_RGB_0/un1_x_cnt36_4_2:Y,34647
LCD_RGB_0/un1_cnt_word13_2_RNIK83SC:A,37708
LCD_RGB_0/un1_cnt_word13_2_RNIK83SC:B,35870
LCD_RGB_0/un1_cnt_word13_2_RNIK83SC:C,33196
LCD_RGB_0/un1_cnt_word13_2_RNIK83SC:Y,33196
reg_apb_wrp_0/reg16x8_0/un1_data_out8_252_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_252_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_252_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_252_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_252_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_252_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_252_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_252_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_252_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_120_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_120_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_120_set:CLK,6210
reg_apb_wrp_0/reg16x8_0/un1_data_out8_120_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_120_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_120_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_120_set:Q,6210
reg_apb_wrp_0/reg16x8_0/un1_data_out8_120_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_120_set:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPB,
reg_apb_wrp_0/reg16x8_0/mem_12__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_12__1_sqmuxa_0_a2:B,4607
reg_apb_wrp_0/reg16x8_0/mem_12__1_sqmuxa_0_a2:Y,3546
reg_apb_wrp_0/reg16x8_0/mem_15_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_15_[5]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_15_[5]:CLK,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_15_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_15_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_15_[5]:Q,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_15_[5]:SLn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23_1:A,3107
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23_1:B,2763
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23_1:C,3022
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23_1:D,1852
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23_1:Y,1852
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24_set_RNIJI051:A,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24_set_RNIJI051:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24_set_RNIJI051:C,4873
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24_set_RNIJI051:Y,4873
LCD_RGB_0/state_ns_0[0]:A,39619
LCD_RGB_0/state_ns_0[0]:B,39571
LCD_RGB_0/state_ns_0[0]:C,36818
LCD_RGB_0/state_ns_0[0]:D,36646
LCD_RGB_0/state_ns_0[0]:Y,36646
reg_apb_wrp_0/reg16x8_0/un1_data_out8_81:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_81:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_81:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_81:Y,4610
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[15]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[15]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[15]:CLK,6240
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[15]:D,7367
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[15]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[15]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[15]:Q,6240
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[15]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[15]:SLn,
FCCC_0/CCC_INST/IP_INTERFACE_6:A,
FCCC_0/CCC_INST/IP_INTERFACE_6:B,
FCCC_0/CCC_INST/IP_INTERFACE_6:C,
FCCC_0/CCC_INST/IP_INTERFACE_6:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_6:IPC,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:IPA,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[14]:A,3264
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[14]:B,4097
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[14]:Y,3264
LCD_RGB_0/un1_x_cnt_24_cry_4:B,38382
LCD_RGB_0/un1_x_cnt_24_cry_4:CC,36574
LCD_RGB_0/un1_x_cnt_24_cry_4:P,
LCD_RGB_0/un1_x_cnt_24_cry_4:S,36574
LCD_RGB_0/un1_x_cnt_24_cry_4:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:IPA,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_80_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_80_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_80_set:CLK,6208
reg_apb_wrp_0/reg16x8_0/un1_data_out8_80_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_80_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_80_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_80_set:Q,6208
reg_apb_wrp_0/reg16x8_0/un1_data_out8_80_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_80_set:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[1]:A,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[1]:B,4873
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[1]:Y,2753
LCD_RGB_0/data_reg_2_8_0__m85:A,34764
LCD_RGB_0/data_reg_2_8_0__m85:B,36489
LCD_RGB_0/data_reg_2_8_0__m85:C,35536
LCD_RGB_0/data_reg_2_8_0__m85:Y,34764
LCD_RGB_0/cnt_scan_ns_0[3]:A,39541
LCD_RGB_0/cnt_scan_ns_0[3]:B,38419
LCD_RGB_0/cnt_scan_ns_0[3]:C,39550
LCD_RGB_0/cnt_scan_ns_0[3]:D,39454
LCD_RGB_0/cnt_scan_ns_0[3]:Y,38419
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108:Y,4610
corepwm_0/genblk3_corepwm_reg_if/period_reg[7]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[7]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[7]:CLK,5161
corepwm_0/genblk3_corepwm_reg_if/period_reg[7]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[7]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[7]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[7]:Q,5161
corepwm_0/genblk3_corepwm_reg_if/period_reg[7]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[7]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_15_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_15_[4]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_15_[4]:CLK,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_15_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_15_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_15_[4]:Q,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_15_[4]:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_8:A,6118
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_8:B,6075
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_8:C,5993
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_8:D,5892
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_8:Y,5892
reg_apb_wrp_0/reg16x8_0/un1_data_out8_223_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_223_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_223_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_223_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_223_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_223_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_223_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_223_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_223_rs:SLn,
LCD_RGB_0/un1_cnt_word12_4:A,34496
LCD_RGB_0/un1_cnt_word12_4:B,35252
LCD_RGB_0/un1_cnt_word12_4:Y,34496
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:IPB,
LCD_RGB_0/cnt_delay_RNI7K346[14]:B,36470
LCD_RGB_0/cnt_delay_RNI7K346[14]:C,39384
LCD_RGB_0/cnt_delay_RNI7K346[14]:CC,35866
LCD_RGB_0/cnt_delay_RNI7K346[14]:P,
LCD_RGB_0/cnt_delay_RNI7K346[14]:S,35866
LCD_RGB_0/cnt_delay_RNI7K346[14]:UB,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1:A,6158
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1:B,6045
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1:C,6002
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1:D,5884
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1:P,5884
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_1:UB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_35:B,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_35:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_35:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_35:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_78:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_78:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_78:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_78:Y,4610
LCD_RGB_0/state_ns_0_RNO[4]:A,38729
LCD_RGB_0/state_ns_0_RNO[4]:B,37702
LCD_RGB_0/state_ns_0_RNO[4]:C,38627
LCD_RGB_0/state_ns_0_RNO[4]:Y,37702
LCD_RGB_0/data_reg_20_5_ns[5]:A,38724
LCD_RGB_0/data_reg_20_5_ns[5]:B,35371
LCD_RGB_0/data_reg_20_5_ns[5]:C,34453
LCD_RGB_0/data_reg_20_5_ns[5]:D,33508
LCD_RGB_0/data_reg_20_5_ns[5]:Y,33508
reg_apb_wrp_0/reg16x8_0/un1_data_out8_130:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_130:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_130:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_130:Y,4649
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_16:EN,
LCD_RGB_0/cnt_delay[12]:ADn,
LCD_RGB_0/cnt_delay[12]:ALn,
LCD_RGB_0/cnt_delay[12]:CLK,39384
LCD_RGB_0/cnt_delay[12]:D,35834
LCD_RGB_0/cnt_delay[12]:EN,39386
LCD_RGB_0/cnt_delay[12]:LAT,
LCD_RGB_0/cnt_delay[12]:Q,39384
LCD_RGB_0/cnt_delay[12]:SD,
LCD_RGB_0/cnt_delay[12]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_139_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_139_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_139_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_139_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_139_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_139_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_139_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_139_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_139_rs:SLn,
LCD_RGB_0/data_reg_20_5_ns_1_1[5]:A,36563
LCD_RGB_0/data_reg_20_5_ns_1_1[5]:B,33590
LCD_RGB_0/data_reg_20_5_ns_1_1[5]:C,33508
LCD_RGB_0/data_reg_20_5_ns_1_1[5]:Y,33508
FPGA_SoC_MSS_0/I2C_1_SDA_PAD/U_IOPAD:D,
FPGA_SoC_MSS_0/I2C_1_SDA_PAD/U_IOPAD:E,
FPGA_SoC_MSS_0/I2C_1_SDA_PAD/U_IOPAD:PAD,
FPGA_SoC_MSS_0/I2C_1_SDA_PAD/U_IOPAD:Y,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[7]:A,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[7]:B,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[7]:C,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[7]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[7]:Y,2504
reg_apb_wrp_0/reg16x8_0/un1_data_out8_248:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_248:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_248:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_248:Y,4649
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_29:C,40437
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_29:IPC,40437
LCD_RGB_0/state_ns_0_a2[3]:A,38691
LCD_RGB_0/state_ns_0_a2[3]:B,38701
LCD_RGB_0/state_ns_0_a2[3]:C,36373
LCD_RGB_0/state_ns_0_a2[3]:D,36444
LCD_RGB_0/state_ns_0_a2[3]:Y,36373
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_13:A,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_13:B,5025
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_13:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_13:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_13:UB,5025
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[1]:A,2291
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[1]:B,1735
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[1]:C,3997
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[1]:D,3164
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[1]:Y,1735
reg_apb_wrp_0/reg16x8_0/un1_data_out8_134_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_134_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_134_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_134_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_134_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_134_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_134_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_134_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_134_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_96_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_96_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_96_set:CLK,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_96_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_96_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_96_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_96_set:Q,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_96_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_96_set:SLn,
LCD_RGB_0/data_reg_24_am[0]:A,37600
LCD_RGB_0/data_reg_24_am[0]:B,37572
LCD_RGB_0/data_reg_24_am[0]:C,36543
LCD_RGB_0/data_reg_24_am[0]:D,34408
LCD_RGB_0/data_reg_24_am[0]:Y,34408
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_12:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_12:C,33136
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_12:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_12:IPC,33136
LCD_RGB_0/cnt[2]:ADn,
LCD_RGB_0/cnt[2]:ALn,
LCD_RGB_0/cnt[2]:CLK,34475
LCD_RGB_0/cnt[2]:D,36458
LCD_RGB_0/cnt[2]:EN,36447
LCD_RGB_0/cnt[2]:LAT,
LCD_RGB_0/cnt[2]:Q,34475
LCD_RGB_0/cnt[2]:SD,
LCD_RGB_0/cnt[2]:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_39:A,6598
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_39:B,6506
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_39:C,6438
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_39:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_39:D,6334
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_39:P,6334
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_39:UB,
reg_apb_wrp_0/reg16x8_0/mem_10_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_10_[0]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_10_[0]:CLK,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_10_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_10_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_10_[0]:Q,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_10_[0]:SLn,
LCD_RGB_0/data_reg_2_8_0__N_61_i:A,35576
LCD_RGB_0/data_reg_2_8_0__N_61_i:B,35499
LCD_RGB_0/data_reg_2_8_0__N_61_i:C,35510
LCD_RGB_0/data_reg_2_8_0__N_61_i:D,35378
LCD_RGB_0/data_reg_2_8_0__N_61_i:Y,35378
reg_apb_wrp_0/reg16x8_0/un1_data_out8_210_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_210_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_210_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_210_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_210_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_210_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_210_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_210_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_210_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194:Y,4604
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_5:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_5:IPENn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[27]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[27]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[27]:CLK,5212
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[27]:D,7514
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[27]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[27]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[27]:Q,5212
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[27]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[27]:SLn,
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B:B,35776
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B:C,37561
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B:CC,
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B:P,36710
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B:UB,
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B:Y,35776
LCD_RGB_0/un1_lcd_cs_out_12lto6_RNIH18A2:A,33870
LCD_RGB_0/un1_lcd_cs_out_12lto6_RNIH18A2:B,33775
LCD_RGB_0/un1_lcd_cs_out_12lto6_RNIH18A2:C,34881
LCD_RGB_0/un1_lcd_cs_out_12lto6_RNIH18A2:D,34759
LCD_RGB_0/un1_lcd_cs_out_12lto6_RNIH18A2:Y,33775
LCD_RGB_0/num_delay[14]:ADn,
LCD_RGB_0/num_delay[14]:ALn,
LCD_RGB_0/num_delay[14]:CLK,
LCD_RGB_0/num_delay[14]:D,37414
LCD_RGB_0/num_delay[14]:EN,36365
LCD_RGB_0/num_delay[14]:LAT,
LCD_RGB_0/num_delay[14]:Q,
LCD_RGB_0/num_delay[14]:SD,
LCD_RGB_0/num_delay[14]:SLn,
LCD_RGB_0/state_ns_0[4]:A,37702
LCD_RGB_0/state_ns_0[4]:B,39548
LCD_RGB_0/state_ns_0[4]:C,35264
LCD_RGB_0/state_ns_0[4]:D,36295
LCD_RGB_0/state_ns_0[4]:Y,35264
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[11]:A,6965
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[11]:B,6881
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[11]:C,3208
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[11]:D,4835
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[11]:Y,3208
reg_apb_wrp_0/reg16x8_0/un1_data_out8_142:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_142:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_142:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_142:Y,4604
LCD_RGB_0/cnt_cry[1]:B,36458
LCD_RGB_0/cnt_cry[1]:C,39131
LCD_RGB_0/cnt_cry[1]:CC,37154
LCD_RGB_0/cnt_cry[1]:P,
LCD_RGB_0/cnt_cry[1]:S,36458
LCD_RGB_0/cnt_cry[1]:UB,
LCD_RGB_0/un1_cnt_delay_cry_13:B,35001
LCD_RGB_0/un1_cnt_delay_cry_13:CC,
LCD_RGB_0/un1_cnt_delay_cry_13:P,35001
LCD_RGB_0/un1_cnt_delay_cry_13:UB,
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_8__2_i_a2[2]:A,3066
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_8__2_i_a2[2]:B,3025
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_8__2_i_a2[2]:C,2774
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_8__2_i_a2[2]:D,2561
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_8__2_i_a2[2]:Y,2561
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_14:A,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_14:B,7018
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_14:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_14:P,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_14:UB,7018
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[15]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[15]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[15]:CLK,4896
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[15]:D,4827
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[15]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[15]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[15]:Q,4896
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[15]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[15]:SLn,
PWMctr_0/un1_h_time_cry_14:B,5529
PWMctr_0/un1_h_time_cry_14:CC,
PWMctr_0/un1_h_time_cry_14:P,5529
PWMctr_0/un1_h_time_cry_14:S,
PWMctr_0/un1_h_time_cry_14:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68:Y,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_218:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_218:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_218:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_218:Y,4649
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_83_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_83_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_83_set:CLK,6162
reg_apb_wrp_0/reg16x8_0/un1_data_out8_83_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_83_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_83_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_83_set:Q,6162
reg_apb_wrp_0/reg16x8_0/un1_data_out8_83_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_83_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154:Y,4604
LCD_RGB_0/un1_y_cnt_21_i_m2:A,33544
LCD_RGB_0/un1_y_cnt_21_i_m2:B,35415
LCD_RGB_0/un1_y_cnt_21_i_m2:C,33181
LCD_RGB_0/un1_y_cnt_21_i_m2:D,33106
LCD_RGB_0/un1_y_cnt_21_i_m2:Y,33106
LCD_RGB_0/un1_cnt_word11_2:A,33775
LCD_RGB_0/un1_cnt_word11_2:B,36782
LCD_RGB_0/un1_cnt_word11_2:C,34496
LCD_RGB_0/un1_cnt_word11_2:Y,33775
reg_apb_wrp_0/reg16x8_0/mem_5_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_5_[6]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_5_[6]:CLK,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_5_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_5_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_5_[6]:Q,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_5_[6]:SLn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[9]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[9]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[9]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[9]:D,7371
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[9]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[9]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[9]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[9]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[9]:SLn,
CoreAPB3_0/u_mux_p_to_b3/g0_1:A,2946
CoreAPB3_0/u_mux_p_to_b3/g0_1:B,2829
CoreAPB3_0/u_mux_p_to_b3/g0_1:C,2810
CoreAPB3_0/u_mux_p_to_b3/g0_1:Y,2810
PWMctr_0/h_time[5]:ADn,
PWMctr_0/h_time[5]:ALn,
PWMctr_0/h_time[5]:CLK,4616
PWMctr_0/h_time[5]:D,5150
PWMctr_0/h_time[5]:EN,3717
PWMctr_0/h_time[5]:LAT,
PWMctr_0/h_time[5]:Q,4616
PWMctr_0/h_time[5]:SD,
PWMctr_0/h_time[5]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_20:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_20:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_20:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_20:IPC,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_ADDR[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_ADDR[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_ADDR[2],34224
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_ADDR[3],34247
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_ADDR[4],34072
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_ADDR[5],33983
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_ADDR[6],33590
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_ADDR[7],33592
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_ADDR[8],33633
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_ADDR[9],33648
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_ADDR_ARST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_ADDR_CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_ADDR_EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_ADDR_LAT,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_ADDR_SRST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_BLK[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_BLK[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_DOUT[0],34517
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_DOUT[1],33590
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_DOUT[2],33632
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_DOUT[3],33612
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_DOUT_ARST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_DOUT_CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_DOUT_EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_DOUT_LAT,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_DOUT_SRST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_WIDTH[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_WIDTH[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:A_WIDTH[2],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_ADDR[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_ADDR[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_ADDR[2],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_ADDR[3],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_ADDR[4],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_ADDR[5],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_ADDR[6],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_ADDR[7],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_ADDR[8],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_ADDR[9],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_ADDR_ARST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_ADDR_CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_ADDR_EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_ADDR_LAT,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_ADDR_SRST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_BLK[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_BLK[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_DOUT_ARST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_DOUT_CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_DOUT_EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_DOUT_LAT,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_DOUT_SRST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_WIDTH[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_WIDTH[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:B_WIDTH[2],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_ADDR[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_ADDR[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_ADDR[2],40616
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_ADDR[3],40601
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_ADDR[4],40489
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_ADDR[5],40506
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_ADDR[6],40437
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_ADDR[7],40419
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_ADDR[8],40430
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_ADDR[9],40476
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_ARST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_BLK[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_BLK[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[0],33136
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[10],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[11],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[12],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[13],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[14],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[15],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[16],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[17],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[1],33038
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[2],33059
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[3],33066
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[4],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[5],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[6],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[7],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[8],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_DIN[9],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_WEN,37303
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_WIDTH[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_WIDTH[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:C_WIDTH[2],
LCD_RGB_0/color_word_msb_color_word_msb_0_1/INST_RAM64x18_IP:SII_LOCK,
corepwm_0/genblk3_corepwm_reg_if/period_reg[4]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[4]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[4]:CLK,4940
corepwm_0/genblk3_corepwm_reg_if/period_reg[4]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[4]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[4]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[4]:Q,4940
corepwm_0/genblk3_corepwm_reg_if/period_reg[4]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[4]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_121_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_121_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_121_set:CLK,5148
reg_apb_wrp_0/reg16x8_0/un1_data_out8_121_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_121_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_121_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_121_set:Q,5148
reg_apb_wrp_0/reg16x8_0/un1_data_out8_121_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_121_set:SLn,
PWMctr_0/un5_CNT_s_6:B,6922
PWMctr_0/un5_CNT_s_6:CC,6305
PWMctr_0/un5_CNT_s_6:P,
PWMctr_0/un5_CNT_s_6:S,6305
PWMctr_0/un5_CNT_s_6:UB,
LCD_RGB_0/un1_x_cnt_6lto5:A,34689
LCD_RGB_0/un1_x_cnt_6lto5:B,34510
LCD_RGB_0/un1_x_cnt_6lto5:C,34436
LCD_RGB_0/un1_x_cnt_6lto5:Y,34436
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:IPB,
LCD_RGB_0/cnt_word13:A,34519
LCD_RGB_0/cnt_word13:B,34471
LCD_RGB_0/cnt_word13:C,34419
LCD_RGB_0/cnt_word13:Y,34419
reg_apb_wrp_0/reg16x8_0/mem_6__RNIRB1M[6]:A,6210
reg_apb_wrp_0/reg16x8_0/mem_6__RNIRB1M[6]:B,
reg_apb_wrp_0/reg16x8_0/mem_6__RNIRB1M[6]:C,6082
reg_apb_wrp_0/reg16x8_0/mem_6__RNIRB1M[6]:Y,6082
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_112:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_112:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_112:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_112:Y,4649
reg_apb_wrp_0/reg16x8_0/mem_8_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_8_[1]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_8_[1]:CLK,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_8_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_8_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_8_[1]:Q,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_8_[1]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPC,
LCD_RGB_0/data_reg_24_bm[2]:A,38588
LCD_RGB_0/data_reg_24_bm[2]:B,35327
LCD_RGB_0/data_reg_24_bm[2]:C,33475
LCD_RGB_0/data_reg_24_bm[2]:Y,33475
reg_apb_wrp_0/reg16x8_0/un1_data_out8_115_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_115_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_115_set:CLK,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_115_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_115_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_115_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_115_set:Q,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_115_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_115_set:SLn,
reg_apb_wrp_0/reg16x8_0/mem_1_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_1_[3]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_1_[3]:CLK,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_1_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_1_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_1_[3]:Q,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_1_[3]:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[37]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[37]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[37]:CLK,5804
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[37]:D,7324
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[37]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[37]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[37]:Q,5804
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[37]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[37]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_5_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_5_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_5_set:CLK,5027
reg_apb_wrp_0/reg16x8_0/un1_data_out8_5_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_5_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_5_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_5_set:Q,5027
reg_apb_wrp_0/reg16x8_0/un1_data_out8_5_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_5_set:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_39:A,6641
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_39:B,6549
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_39:C,6481
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_39:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_39:D,6377
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_39:P,6377
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_39:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26:Y,4610
reg_apb_wrp_0/reg16x8_0/mem_2_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_2_[5]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_2_[5]:CLK,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_2_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_2_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_2_[5]:Q,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_2_[5]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_33:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_33:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_240:Y,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_151_rs:SLn,
LCD_RGB_0/un1_x_cnt_7lto7:A,34200
LCD_RGB_0/un1_x_cnt_7lto7:B,34146
LCD_RGB_0/un1_x_cnt_7lto7:C,33231
LCD_RGB_0/un1_x_cnt_7lto7:D,33125
LCD_RGB_0/un1_x_cnt_7lto7:Y,33125
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_10:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_10:IPENn,
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIUGH25:A,2795
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIUGH25:B,3292
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIUGH25:C,3226
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIUGH25:D,3208
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNIUGH25:Y,2795
reg_apb_wrp_0/reg16x8_0/un1_data_out8_183_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_183_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_183_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_183_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_183_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_183_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_183_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_183_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_183_rs:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[7]:A,4969
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[7]:B,4926
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[7]:C,2729
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[7]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[7]:Y,2582
reg_apb_wrp_0/reg16x8_0/mem_13__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_13__1_sqmuxa_0_a2:B,4607
reg_apb_wrp_0/reg16x8_0/mem_13__1_sqmuxa_0_a2:Y,3546
LCD_RGB_0/cnt_cry_cy[0]:A,35878
LCD_RGB_0/cnt_cry_cy[0]:B,36661
LCD_RGB_0/cnt_cry_cy[0]:C,36555
LCD_RGB_0/cnt_cry_cy[0]:CC,
LCD_RGB_0/cnt_cry_cy[0]:D,36708
LCD_RGB_0/cnt_cry_cy[0]:P,36775
LCD_RGB_0/cnt_cry_cy[0]:UB,
LCD_RGB_0/cnt_cry_cy[0]:Y,35878
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[6]:A,6077
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[6]:B,6034
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[6]:C,3837
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[6]:D,3690
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[6]:Y,3690
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set_RNIRUK01:A,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set_RNIRUK01:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set_RNIRUK01:C,5003
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set_RNIRUK01:Y,5003
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[4]:A,6077
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[4]:B,6034
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[4]:C,3837
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[4]:D,3690
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[4]:Y,3690
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_ns[0]:A,2275
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_ns[0]:B,3099
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_ns[0]:C,2358
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_ns[0]:Y,2275
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_58_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_58_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_58_set:CLK,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_58_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_58_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_58_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_58_set:Q,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_58_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_58_set:SLn,
reg_apb_wrp_0/rd_enable:A,4637
reg_apb_wrp_0/rd_enable:B,6317
reg_apb_wrp_0/rd_enable:Y,4637
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_203:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_203:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_203:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_203:Y,4649
corepwm_0/genblk6_corepwm_pwm_gen/m70:A,4376
corepwm_0/genblk6_corepwm_pwm_gen/m70:B,3202
corepwm_0/genblk6_corepwm_pwm_gen/m70:C,6037
corepwm_0/genblk6_corepwm_pwm_gen/m70:D,4041
corepwm_0/genblk6_corepwm_pwm_gen/m70:Y,3202
PWMctr_0/un1_h_time_1_cry_4:A,6284
PWMctr_0/un1_h_time_1_cry_4:B,4776
PWMctr_0/un1_h_time_1_cry_4:CC,
PWMctr_0/un1_h_time_1_cry_4:P,4866
PWMctr_0/un1_h_time_1_cry_4:UB,4776
PWMctr_0/h_time_4_cry_14:A,7624
PWMctr_0/h_time_4_cry_14:B,5558
PWMctr_0/h_time_4_cry_14:CC,5074
PWMctr_0/h_time_4_cry_14:P,5558
PWMctr_0/h_time_4_cry_14:S,5074
PWMctr_0/h_time_4_cry_14:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:A,1546
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:B,2843
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPA,1546
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPB,2843
reg_apb_wrp_0/reg16x8_0/mem_14__RNI44NB[1]:A,5097
reg_apb_wrp_0/reg16x8_0/mem_14__RNI44NB[1]:B,
reg_apb_wrp_0/reg16x8_0/mem_14__RNI44NB[1]:C,4969
reg_apb_wrp_0/reg16x8_0/mem_14__RNI44NB[1]:Y,4969
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[7]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[7]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[7]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[7]:D,7057
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[7]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[7]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[7]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[7]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[7]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_210:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_210:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_210:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_210:Y,4604
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_9:A,6144
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_9:B,5119
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_9:C,5039
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_9:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_9:D,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_9:P,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_9:UB,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[31]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[31]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[31]:CLK,6040
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[31]:D,7367
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[31]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[31]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[31]:Q,6040
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[31]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[31]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_182_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_182_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_182_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_182_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_182_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_182_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_182_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_182_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_182_rs:SLn,
PWM_obuf[3]/U0/U_IOPAD:D,
PWM_obuf[3]/U0/U_IOPAD:E,
PWM_obuf[3]/U0/U_IOPAD:PAD,
LCD_RGB_0/un1_y_cnt_22_0_a2_1_2:A,35730
LCD_RGB_0/un1_y_cnt_22_0_a2_1_2:B,35682
LCD_RGB_0/un1_y_cnt_22_0_a2_1_2:C,34691
LCD_RGB_0/un1_y_cnt_22_0_a2_1_2:D,34437
LCD_RGB_0/un1_y_cnt_22_0_a2_1_2:Y,34437
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPB,
PWMctr_0/timer[18]:ADn,
PWMctr_0/timer[18]:ALn,
PWMctr_0/timer[18]:CLK,5048
PWMctr_0/timer[18]:D,7011
PWMctr_0/timer[18]:EN,
PWMctr_0/timer[18]:LAT,
PWMctr_0/timer[18]:Q,5048
PWMctr_0/timer[18]:SD,
PWMctr_0/timer[18]:SLn,
LCD_RGB_0/cnt_word_9_bm[2]:A,34799
LCD_RGB_0/cnt_word_9_bm[2]:B,34647
LCD_RGB_0/cnt_word_9_bm[2]:C,38517
LCD_RGB_0/cnt_word_9_bm[2]:D,38416
LCD_RGB_0/cnt_word_9_bm[2]:Y,34647
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_28:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_28:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138_rs_RNIL15L:A,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138_rs_RNIL15L:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138_rs_RNIL15L:C,6125
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138_rs_RNIL15L:Y,6125
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_21:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_189:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_189:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_189:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_189:Y,4604
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][3]:ADn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][3]:ALn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][3]:CLK,5809
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][3]:D,7129
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][3]:EN,3773
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][3]:LAT,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][3]:Q,5809
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][3]:SD,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][3]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_2_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_2_[7]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_2_[7]:CLK,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_2_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_2_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_2_[7]:Q,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_2_[7]:SLn,
LCD_RGB_0/un1_y_cnt_22_0_a2_0:A,35439
LCD_RGB_0/un1_y_cnt_22_0_a2_0:B,35418
LCD_RGB_0/un1_y_cnt_22_0_a2_0:C,34339
LCD_RGB_0/un1_y_cnt_22_0_a2_0:Y,34339
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_24:CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_24:IPCLKn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPB,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_5:A,5177
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_5:B,5134
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_5:Y,5134
reg_apb_wrp_0/reg16x8_0/un1_data_out8_228_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_228_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_228_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_228_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_228_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_228_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_228_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_228_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_228_rs:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_5:A,5177
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_5:B,5134
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_5:Y,5134
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[1]:A,5018
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[1]:B,4975
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[1]:C,2733
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[1]:D,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[1]:Y,2676
LCD_RGB_0/un1_cnt_word13_1_RNIQ79O2:A,36575
LCD_RGB_0/un1_cnt_word13_1_RNIQ79O2:B,33578
LCD_RGB_0/un1_cnt_word13_1_RNIQ79O2:C,33332
LCD_RGB_0/un1_cnt_word13_1_RNIQ79O2:D,33106
LCD_RGB_0/un1_cnt_word13_1_RNIQ79O2:Y,33106
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_22:B,
LCD_RGB_0/data_reg_24_0_bm[5]:A,37597
LCD_RGB_0/data_reg_24_0_bm[5]:B,37503
LCD_RGB_0/data_reg_24_0_bm[5]:C,37538
LCD_RGB_0/data_reg_24_0_bm[5]:D,37386
LCD_RGB_0/data_reg_24_0_bm[5]:Y,37386
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_2:EN,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[42]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[42]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[42]:CLK,5915
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[42]:D,7371
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[42]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[42]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[42]:Q,5915
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[42]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[42]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_171_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_171_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_171_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_171_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_171_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_171_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_171_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_171_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_171_rs:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPB,
LCD_RGB_0/state_RNIBOC6[5]:A,39386
LCD_RGB_0/state_RNIBOC6[5]:B,39394
LCD_RGB_0/state_RNIBOC6[5]:Y,39386
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_11:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_11:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137:Y,4604
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_11:B,40489
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_11:C,40601
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_11:IPB,40489
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_11:IPC,40601
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[5]:B,4979
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[5]:C,7013
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[5]:CC,5044
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[5]:P,4979
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[5]:S,5044
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[5]:UB,
corepwm_0/genblk3_corepwm_reg_if/period_reg[3]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[3]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[3]:CLK,3985
corepwm_0/genblk3_corepwm_reg_if/period_reg[3]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[3]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[3]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[3]:Q,3985
corepwm_0/genblk3_corepwm_reg_if/period_reg[3]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[3]:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_34:B,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_34:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_34:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_34:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56_set:CLK,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56_set:Q,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_56_set:SLn,
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_0:A,35233
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_0:B,37427
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_0:C,36206
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_0:CC,
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_0:D,35370
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_0:P,
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_0:UB,
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_0:Y,35233
PWMctr_0/un4_timer_1_cry_9:B,6117
PWMctr_0/un4_timer_1_cry_9:CC,6178
PWMctr_0/un4_timer_1_cry_9:P,6117
PWMctr_0/un4_timer_1_cry_9:S,6178
PWMctr_0/un4_timer_1_cry_9:UB,
reg_apb_wrp_0/reg16x8_0/data_out_RNO[6]:A,3783
reg_apb_wrp_0/reg16x8_0/data_out_RNO[6]:B,3690
reg_apb_wrp_0/reg16x8_0/data_out_RNO[6]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_RNO[6]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_RNO[6]:Y,2504
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int_RNO[2]:A,4793
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int_RNO[2]:B,7916
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int_RNO[2]:C,4780
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int_RNO[2]:Y,4780
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_17:B,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_17:C,7349
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_17:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_17:IPC,7349
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_19:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_25:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_25:IPC,
CoreAPB3_0/u_mux_p_to_b3/g0_4:A,2631
CoreAPB3_0/u_mux_p_to_b3/g0_4:B,2584
CoreAPB3_0/u_mux_p_to_b3/g0_4:Y,2584
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97_set_RNIOAJE:A,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97_set_RNIOAJE:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97_set_RNIOAJE:C,4803
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97_set_RNIOAJE:Y,4803
PWMctr_0/un1_h_time_cry_6:B,5197
PWMctr_0/un1_h_time_cry_6:CC,4576
PWMctr_0/un1_h_time_cry_6:P,
PWMctr_0/un1_h_time_cry_6:S,4576
PWMctr_0/un1_h_time_cry_6:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:IPA,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97:Y,4649
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[12]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[12]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[12]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[12]:D,7315
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[12]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[12]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[12]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[12]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[12]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109_set:CLK,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109_set:Q,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109_set:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:IPA,
corepwm_0/genblk3_corepwm_reg_if/period_reg[12]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[12]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[12]:CLK,5198
corepwm_0/genblk3_corepwm_reg_if/period_reg[12]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[12]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[12]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[12]:Q,5198
corepwm_0/genblk3_corepwm_reg_if/period_reg[12]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[12]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_31:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_31:IPENn,
corepwm_0/genblk6_corepwm_pwm_gen/m53:A,4699
corepwm_0/genblk6_corepwm_pwm_gen/m53:B,6847
corepwm_0/genblk6_corepwm_pwm_gen/m53:Y,4699
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[7]:A,5207
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[7]:B,5164
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[7]:C,3187
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[7]:Y,3187
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[22]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[22]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[22]:CLK,5937
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[22]:D,7248
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[22]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[22]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[22]:Q,5937
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[22]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[22]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_126:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_126:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_126:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_126:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_86:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_86:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_86:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_86:Y,4610
reg_apb_wrp_0/reg16x8_0/mem_3_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_3_[0]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_3_[0]:CLK,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_3_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_3_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_3_[0]:Q,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_3_[0]:SLn,
LCD_RGB_0/state_back_RNO[1]:A,39527
LCD_RGB_0/state_back_RNO[1]:Y,39527
PWMctr_0/un1_h_time_cry_2_CC_0:CC[0],
PWMctr_0/un1_h_time_cry_2_CC_0:CC[10],
PWMctr_0/un1_h_time_cry_2_CC_0:CC[11],4458
PWMctr_0/un1_h_time_cry_2_CC_0:CC[1],4944
PWMctr_0/un1_h_time_cry_2_CC_0:CC[2],4776
PWMctr_0/un1_h_time_cry_2_CC_0:CC[3],4537
PWMctr_0/un1_h_time_cry_2_CC_0:CC[4],4576
PWMctr_0/un1_h_time_cry_2_CC_0:CC[5],4528
PWMctr_0/un1_h_time_cry_2_CC_0:CC[6],4624
PWMctr_0/un1_h_time_cry_2_CC_0:CC[7],4612
PWMctr_0/un1_h_time_cry_2_CC_0:CC[8],4565
PWMctr_0/un1_h_time_cry_2_CC_0:CC[9],
PWMctr_0/un1_h_time_cry_2_CC_0:CI,
PWMctr_0/un1_h_time_cry_2_CC_0:CO,4981
PWMctr_0/un1_h_time_cry_2_CC_0:P[0],4502
PWMctr_0/un1_h_time_cry_2_CC_0:P[10],
PWMctr_0/un1_h_time_cry_2_CC_0:P[11],
PWMctr_0/un1_h_time_cry_2_CC_0:P[1],4458
PWMctr_0/un1_h_time_cry_2_CC_0:P[2],4587
PWMctr_0/un1_h_time_cry_2_CC_0:P[3],4616
PWMctr_0/un1_h_time_cry_2_CC_0:P[4],
PWMctr_0/un1_h_time_cry_2_CC_0:P[5],
PWMctr_0/un1_h_time_cry_2_CC_0:P[6],4597
PWMctr_0/un1_h_time_cry_2_CC_0:P[7],5110
PWMctr_0/un1_h_time_cry_2_CC_0:P[8],5218
PWMctr_0/un1_h_time_cry_2_CC_0:P[9],5037
PWMctr_0/un1_h_time_cry_2_CC_0:UB[0],
PWMctr_0/un1_h_time_cry_2_CC_0:UB[10],
PWMctr_0/un1_h_time_cry_2_CC_0:UB[11],
PWMctr_0/un1_h_time_cry_2_CC_0:UB[1],
PWMctr_0/un1_h_time_cry_2_CC_0:UB[2],
PWMctr_0/un1_h_time_cry_2_CC_0:UB[3],
PWMctr_0/un1_h_time_cry_2_CC_0:UB[4],
PWMctr_0/un1_h_time_cry_2_CC_0:UB[5],
PWMctr_0/un1_h_time_cry_2_CC_0:UB[6],
PWMctr_0/un1_h_time_cry_2_CC_0:UB[7],
PWMctr_0/un1_h_time_cry_2_CC_0:UB[8],
PWMctr_0/un1_h_time_cry_2_CC_0:UB[9],
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109_set_RNI8BV11:A,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109_set_RNI8BV11:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109_set_RNI8BV11:C,4924
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109_set_RNI8BV11:Y,4924
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[4]:A,4983
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[4]:B,4940
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[4]:C,2963
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[4]:Y,2963
FCCC_0/CCC_INST/IP_INTERFACE_3:A,
FCCC_0/CCC_INST/IP_INTERFACE_3:B,
FCCC_0/CCC_INST/IP_INTERFACE_3:C,
FCCC_0/CCC_INST/IP_INTERFACE_3:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_3:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_3:IPC,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPB,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_un5_PRDATA_o:A,3824
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_un5_PRDATA_o:B,3622
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_un5_PRDATA_o:C,2721
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_un5_PRDATA_o:D,2089
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_un5_PRDATA_o:Y,2089
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPB,
reg_apb_wrp_0/reg16x8_0/mem_5_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_5_[3]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_5_[3]:CLK,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_5_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_5_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_5_[3]:Q,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_5_[3]:SLn,
LCD_RGB_0/un1_y_cnt_3lto7_1:A,35804
LCD_RGB_0/un1_y_cnt_3lto7_1:B,35750
LCD_RGB_0/un1_y_cnt_3lto7_1:C,35676
LCD_RGB_0/un1_y_cnt_3lto7_1:D,35582
LCD_RGB_0/un1_y_cnt_3lto7_1:Y,35582
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_8:C,40616
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_8:IPC,40616
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPB,
PWMctr_0/CNT_3[2]:A,6617
PWMctr_0/CNT_3[2]:B,6029
PWMctr_0/CNT_3[2]:C,7822
PWMctr_0/CNT_3[2]:D,7728
PWMctr_0/CNT_3[2]:Y,6029
LCD_RGB_0/x_cnt[3]:ADn,
LCD_RGB_0/x_cnt[3]:ALn,
LCD_RGB_0/x_cnt[3]:CLK,33901
LCD_RGB_0/x_cnt[3]:D,36336
LCD_RGB_0/x_cnt[3]:EN,
LCD_RGB_0/x_cnt[3]:LAT,
LCD_RGB_0/x_cnt[3]:Q,33901
LCD_RGB_0/x_cnt[3]:SD,
LCD_RGB_0/x_cnt[3]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_104:Y,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150_rs:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_19:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_19:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_19:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_19:IPC,
LCD_RGB_0/un1_lcd_cs_out_7lto7_0:A,34655
LCD_RGB_0/un1_lcd_cs_out_7lto7_0:B,34585
LCD_RGB_0/un1_lcd_cs_out_7lto7_0:C,33574
LCD_RGB_0/un1_lcd_cs_out_7lto7_0:D,33332
LCD_RGB_0/un1_lcd_cs_out_7lto7_0:Y,33332
corepwm_0/genblk6_corepwm_pwm_gen/m67:A,4431
corepwm_0/genblk6_corepwm_pwm_gen/m67:B,3257
corepwm_0/genblk6_corepwm_pwm_gen/m67:C,6092
corepwm_0/genblk6_corepwm_pwm_gen/m67:D,4096
corepwm_0/genblk6_corepwm_pwm_gen/m67:Y,3257
LCD_RGB_0/data_reg_1_5_0_a2_1:A,37513
LCD_RGB_0/data_reg_1_5_0_a2_1:B,37419
LCD_RGB_0/data_reg_1_5_0_a2_1:C,36543
LCD_RGB_0/data_reg_1_5_0_a2_1:Y,36543
LCD_RGB_0/data_reg_2_8_0__m6:A,34357
LCD_RGB_0/data_reg_2_8_0__m6:B,34360
LCD_RGB_0/data_reg_2_8_0__m6:C,34273
LCD_RGB_0/data_reg_2_8_0__m6:Y,34273
LCD_RGB_0/x_cnt_9[7]:A,36336
LCD_RGB_0/x_cnt_9[7]:B,36549
LCD_RGB_0/x_cnt_9[7]:Y,36336
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[6]:A,5046
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[6]:B,5003
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[6]:C,2806
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[6]:D,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[6]:Y,2659
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_0:A,37633
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_0:B,38617
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_0:C,38623
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_0:CC,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_0:D,38543
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_0:P,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_0:UB,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_0:Y,37633
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:CC[0],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:CC[1],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:CC[2],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:CC[3],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:CC[4],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:CC[5],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:CC[6],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:CC[7],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:CC[8],3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:CI,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:P[0],5927
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:P[10],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:P[11],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:P[1],3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:P[2],6030
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:P[3],6035
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:P[4],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:P[5],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:P[6],6377
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:P[7],6459
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:P[8],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:P[9],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:UB[0],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:UB[10],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:UB[11],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:UB[1],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:UB[2],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:UB[3],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:UB[4],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:UB[5],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:UB[6],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:UB[7],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:UB[8],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_1_CC_0:UB[9],
FCCC_0/CCC_INST/IP_INTERFACE_2:A,
FCCC_0/CCC_INST/IP_INTERFACE_2:B,
FCCC_0/CCC_INST/IP_INTERFACE_2:C,
FCCC_0/CCC_INST/IP_INTERFACE_2:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_2:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_2:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65_set_RNI7LEV:A,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65_set_RNI7LEV:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65_set_RNI7LEV:C,6125
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65_set_RNI7LEV:Y,6125
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:CC[0],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:CC[1],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:CI,
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:P[0],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:P[10],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:P[11],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:P[1],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:P[2],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:P[3],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:P[4],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:P[5],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:P[6],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:P[7],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:P[8],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:P[9],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:UB[0],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:UB[10],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:UB[11],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:UB[1],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:UB[2],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:UB[3],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:UB[4],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:UB[5],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:UB[6],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:UB[7],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:UB[8],
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux_CC_0:UB[9],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[54]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[54]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[54]:CLK,5116
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[54]:D,7248
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[54]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[54]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[54]:Q,5116
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[54]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[54]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_254_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_254_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_254_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_254_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_254_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_254_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_254_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_254_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_254_rs:SLn,
reg_apb_wrp_0/reg16x8_0/mem_10__RNI2KPJ[4]:A,4931
reg_apb_wrp_0/reg16x8_0/mem_10__RNI2KPJ[4]:B,
reg_apb_wrp_0/reg16x8_0/mem_10__RNI2KPJ[4]:C,4803
reg_apb_wrp_0/reg16x8_0/mem_10__RNI2KPJ[4]:Y,4803
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[6]:A,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[6]:B,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[6]:C,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[6]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[6]:Y,2504
LCD_RGB_0/un1_cnt_delay_cry_15_FCINST1:CC,34681
LCD_RGB_0/un1_cnt_delay_cry_15_FCINST1:CO,34681
LCD_RGB_0/un1_cnt_delay_cry_15_FCINST1:P,
LCD_RGB_0/un1_cnt_delay_cry_15_FCINST1:UB,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[2]:A,5046
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[2]:B,5003
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[2]:C,2806
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[2]:D,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[2]:Y,2659
LCD_RGB_0/cnt_delay_RNI1CPA2[4]:B,36470
LCD_RGB_0/cnt_delay_RNI1CPA2[4]:C,39384
LCD_RGB_0/cnt_delay_RNI1CPA2[4]:CC,36818
LCD_RGB_0/cnt_delay_RNI1CPA2[4]:P,
LCD_RGB_0/cnt_delay_RNI1CPA2[4]:S,36470
LCD_RGB_0/cnt_delay_RNI1CPA2[4]:UB,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[11]:A,3226
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[11]:B,4059
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[11]:Y,3226
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_226:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_226:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_226:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_226:Y,4649
LCD_RGB_0/un1_cnt_delay_cry_14:A,
LCD_RGB_0/un1_cnt_delay_cry_14:B,34897
LCD_RGB_0/un1_cnt_delay_cry_14:CC,
LCD_RGB_0/un1_cnt_delay_cry_14:P,
LCD_RGB_0/un1_cnt_delay_cry_14:UB,34897
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_5:A,
FCCC_0/CCC_INST/IP_INTERFACE_5:B,
FCCC_0/CCC_INST/IP_INTERFACE_5:C,
FCCC_0/CCC_INST/IP_INTERFACE_5:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_5:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_131:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_131:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_131:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_131:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_33:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_33:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_33:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_33:Y,4649
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[1]:A,3436
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[1]:B,2291
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[1]:C,5128
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[1]:D,3130
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[1]:Y,2291
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_13:EN,
reg_apb_demo_0/reg_demo_0/led:ADn,
reg_apb_demo_0/reg_demo_0/led:ALn,
reg_apb_demo_0/reg_demo_0/led:CLK,
reg_apb_demo_0/reg_demo_0/led:D,6340
reg_apb_demo_0/reg_demo_0/led:EN,3686
reg_apb_demo_0/reg_demo_0/led:LAT,
reg_apb_demo_0/reg_demo_0/led:Q,
reg_apb_demo_0/reg_demo_0/led:SD,
reg_apb_demo_0/reg_demo_0/led:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:IPA,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m10:A,2987
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m10:B,3275
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m10:C,2131
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m10:D,3000
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m10:Y,2131
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[3]:A,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[3]:B,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[3]:C,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[3]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[3]:Y,2504
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][6]:ADn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][6]:ALn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][6]:CLK,6068
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][6]:D,7280
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][6]:EN,3773
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][6]:LAT,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][6]:Q,6068
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][6]:SD,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][6]:SLn,
pwm_2_obuf/U0/U_IOENFF:A,
pwm_2_obuf/U0/U_IOENFF:Y,
LCD_RGB_0/cnt_delay[9]:ADn,
LCD_RGB_0/cnt_delay[9]:ALn,
LCD_RGB_0/cnt_delay[9]:CLK,34996
LCD_RGB_0/cnt_delay[9]:D,35851
LCD_RGB_0/cnt_delay[9]:EN,39386
LCD_RGB_0/cnt_delay[9]:LAT,
LCD_RGB_0/cnt_delay[9]:Q,34996
LCD_RGB_0/cnt_delay[9]:SD,
LCD_RGB_0/cnt_delay[9]:SLn,
PWMctr_0/un4_timer_1_cry_7:B,6041
PWMctr_0/un4_timer_1_cry_7:CC,6142
PWMctr_0/un4_timer_1_cry_7:P,6041
PWMctr_0/un4_timer_1_cry_7:S,6142
PWMctr_0/un4_timer_1_cry_7:UB,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[10]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[10]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[10]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[10]:D,7514
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[10]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[10]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[10]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[10]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[10]:SLn,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_14:A,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_14:B,5176
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_14:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_14:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_14:UB,5176
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_3:EN,
reg_apb_wrp_0/reg16x8_0/mem_14_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_14_[3]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_14_[3]:CLK,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_14_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_14_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_14_[3]:Q,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_14_[3]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_225_rs:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_11:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_11:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_128_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_128_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_128_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_128_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_128_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_128_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_128_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_128_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_128_rs:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_9:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_9:IPENn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPB,
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:CC[0],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:CC[10],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:CC[11],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:CC[1],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:CC[2],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:CC[3],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:CC[4],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:CC[5],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:CC[6],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:CC[7],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:CC[8],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:CC[9],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:CI,
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:CO,34681
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:P[0],34790
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:P[10],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:P[11],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:P[1],34784
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:P[2],34914
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:P[3],34899
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:P[4],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:P[5],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:P[6],34911
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:P[7],34951
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:P[8],35021
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:P[9],35061
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:UB[0],34681
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:UB[10],34981
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:UB[11],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:UB[1],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:UB[2],34921
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:UB[3],
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:UB[4],34846
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:UB[5],34953
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:UB[6],34852
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:UB[7],34906
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:UB[8],34996
LCD_RGB_0/un1_cnt_delay_cry_1_CC_0:UB[9],
reg_apb_wrp_0/reg16x8_0/un1_data_out8_254:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_254:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_254:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_254:Y,4649
LCD_RGB_0/lcd_dc_out:ADn,
LCD_RGB_0/lcd_dc_out:ALn,
LCD_RGB_0/lcd_dc_out:CLK,
LCD_RGB_0/lcd_dc_out:D,40535
LCD_RGB_0/lcd_dc_out:EN,37660
LCD_RGB_0/lcd_dc_out:LAT,
LCD_RGB_0/lcd_dc_out:Q,
LCD_RGB_0/lcd_dc_out:SD,
LCD_RGB_0/lcd_dc_out:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_19:Y,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_8_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_8_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_8_set:CLK,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_8_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_8_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_8_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_8_set:Q,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_8_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_8_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156_rs_RNI41241:A,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156_rs_RNI41241:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156_rs_RNI41241:C,5018
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156_rs_RNI41241:Y,5018
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97:A,5029
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97:B,4793
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97:C,5892
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97:D,5807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97:Y,4793
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138:Y,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_170_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_170_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_170_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_170_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_170_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_170_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_170_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_170_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_170_rs:SLn,
LCD_RGB_0/un1_cnt_init_2:A,37679
LCD_RGB_0/un1_cnt_init_2:B,37631
LCD_RGB_0/un1_cnt_init_2:C,36365
LCD_RGB_0/un1_cnt_init_2:D,37429
LCD_RGB_0/un1_cnt_init_2:Y,36365
LCD_RGB_0/un1_lcd_cs_out_7lto7_0_RNO:A,33580
LCD_RGB_0/un1_lcd_cs_out_7lto7_0_RNO:B,33532
LCD_RGB_0/un1_lcd_cs_out_7lto7_0_RNO:C,33426
LCD_RGB_0/un1_lcd_cs_out_7lto7_0_RNO:D,33332
LCD_RGB_0/un1_lcd_cs_out_7lto7_0_RNO:Y,33332
LCD_RGB_0/un1_y_cnt_4lto6_i_o2:A,33706
LCD_RGB_0/un1_y_cnt_4lto6_i_o2:B,33629
LCD_RGB_0/un1_y_cnt_4lto6_i_o2:C,33578
LCD_RGB_0/un1_y_cnt_4lto6_i_o2:Y,33578
LCD_RGB_0/cnt_scan_ns_i_a2[0]:A,37348
LCD_RGB_0/cnt_scan_ns_i_a2[0]:B,37232
LCD_RGB_0/cnt_scan_ns_i_a2[0]:C,37160
LCD_RGB_0/cnt_scan_ns_i_a2[0]:Y,37160
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:A,1534
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:B,2868
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPA,1534
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPB,2868
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24_set:CLK,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24_set:Q,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_24_set:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_17:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_17:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_17:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_17:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_88_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_88_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_88_set:CLK,5174
reg_apb_wrp_0/reg16x8_0/un1_data_out8_88_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_88_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_88_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_88_set:Q,5174
reg_apb_wrp_0/reg16x8_0/un1_data_out8_88_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_88_set:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_32:C,40419
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_32:IPC,40419
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_30:C,33592
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_30:IPC,33592
LCD_RGB_0/data_reg_2_8_0__N_16_i:A,36388
LCD_RGB_0/data_reg_2_8_0__N_16_i:B,36340
LCD_RGB_0/data_reg_2_8_0__N_16_i:C,36317
LCD_RGB_0/data_reg_2_8_0__N_16_i:D,36201
LCD_RGB_0/data_reg_2_8_0__N_16_i:Y,36201
lcd_cs_out_obuf/U0/U_IOOUTFF:A,
lcd_cs_out_obuf/U0/U_IOOUTFF:Y,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_162:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_162:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_162:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_162:Y,4649
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_0:CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_0:IPCLKn,
LCD_RGB_0/un1_y_cnt_22_0_a2_0_2:A,35429
LCD_RGB_0/un1_y_cnt_22_0_a2_0_2:B,35381
LCD_RGB_0/un1_y_cnt_22_0_a2_0_2:C,33270
LCD_RGB_0/un1_y_cnt_22_0_a2_0_2:Y,33270
reg_apb_wrp_0/reg16x8_0/un1_data_out8_1_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_1_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_1_set:CLK,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_1_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_1_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_1_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_1_set:Q,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_1_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_1_set:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_20:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_20:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_20:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_20:IPC,
LCD_RGB_0/cnt_scan_ns_i_i_0[4]:A,38561
LCD_RGB_0/cnt_scan_ns_i_i_0[4]:B,38654
LCD_RGB_0/cnt_scan_ns_i_i_0[4]:C,35476
LCD_RGB_0/cnt_scan_ns_i_i_0[4]:D,37523
LCD_RGB_0/cnt_scan_ns_i_i_0[4]:Y,35476
LCD_RGB_0/cnt_delay_RNI06GN2[5]:B,35799
LCD_RGB_0/cnt_delay_RNI06GN2[5]:C,38721
LCD_RGB_0/cnt_delay_RNI06GN2[5]:CC,36035
LCD_RGB_0/cnt_delay_RNI06GN2[5]:P,35799
LCD_RGB_0/cnt_delay_RNI06GN2[5]:S,36035
LCD_RGB_0/cnt_delay_RNI06GN2[5]:UB,
PWMctr_0/h_time_4_cry_5:A,7205
PWMctr_0/h_time_4_cry_5:B,5208
PWMctr_0/h_time_4_cry_5:CC,5150
PWMctr_0/h_time_4_cry_5:P,5208
PWMctr_0/h_time_4_cry_5:S,5150
PWMctr_0/h_time_4_cry_5:UB,
reg_apb_wrp_0/reg16x8_0/mem_7_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_7_[1]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_7_[1]:CLK,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_7_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_7_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_7_[1]:Q,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_7_[1]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_6:C,34192
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_6:IPC,34192
LCD_RGB_0/un1_lcd_cs_out_6lto6_1:A,33861
LCD_RGB_0/un1_lcd_cs_out_6lto6_1:B,33784
LCD_RGB_0/un1_lcd_cs_out_6lto6_1:C,33733
LCD_RGB_0/un1_lcd_cs_out_6lto6_1:D,33655
LCD_RGB_0/un1_lcd_cs_out_6lto6_1:Y,33655
PWM_obuf[1]/U0/U_IOOUTFF:A,
PWM_obuf[1]/U0/U_IOOUTFF:Y,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s[15]:B,5651
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s[15]:C,7676
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s[15]:CC,4827
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s[15]:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s[15]:S,4827
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s[15]:UB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_13:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_159_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_159_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_159_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_159_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_159_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_159_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_159_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_159_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_159_rs:SLn,
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:CC[0],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:CC[1],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:CI,
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:P[0],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:P[10],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:P[11],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:P[1],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:P[2],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:P[3],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:P[4],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:P[5],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:P[6],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:P[7],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:P[8],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:P[9],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:UB[0],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:UB[10],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:UB[11],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:UB[1],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:UB[2],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:UB[3],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:UB[4],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:UB[5],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:UB[6],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:UB[7],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:UB[8],
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux_CC_0:UB[9],
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15:Y,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108_set:CLK,5095
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108_set:Q,5095
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_108_set:SLn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[3]:B,5651
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[3]:C,7670
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[3]:CC,5016
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[3]:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[3]:S,5016
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[3]:UB,
PWMctr_0/h_time_4_cry_11:A,7347
PWMctr_0/h_time_4_cry_11:B,5188
PWMctr_0/h_time_4_cry_11:CC,5126
PWMctr_0/h_time_4_cry_11:P,5281
PWMctr_0/h_time_4_cry_11:S,5126
PWMctr_0/h_time_4_cry_11:UB,5188
reg_apb_wrp_0/reg16x8_0/un1_data_out8_1:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_1:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_1:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_1:Y,4649
LCD_RGB_0/data_reg_20_5_ns[6]:A,38724
LCD_RGB_0/data_reg_20_5_ns[6]:B,35371
LCD_RGB_0/data_reg_20_5_ns[6]:C,34453
LCD_RGB_0/data_reg_20_5_ns[6]:D,33550
LCD_RGB_0/data_reg_20_5_ns[6]:Y,33550
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154_rs:SLn,
LCD_RGB_0/y_cnt_cry[2]:B,35781
LCD_RGB_0/y_cnt_cry[2]:C,38706
LCD_RGB_0/y_cnt_cry[2]:CC,36798
LCD_RGB_0/y_cnt_cry[2]:P,35781
LCD_RGB_0/y_cnt_cry[2]:S,36385
LCD_RGB_0/y_cnt_cry[2]:UB,
LCD_RGB_0/cnt_init_RNO[4]:A,39573
LCD_RGB_0/cnt_init_RNO[4]:B,38330
LCD_RGB_0/cnt_init_RNO[4]:C,39544
LCD_RGB_0/cnt_init_RNO[4]:D,39442
LCD_RGB_0/cnt_init_RNO[4]:Y,38330
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_15:A,6251
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_15:B,6168
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_15:C,6091
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_15:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_15:D,5987
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_15:P,5987
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_15:UB,
reg_apb_wrp_0/reg16x8_0/mem_7__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_7__1_sqmuxa_0_a2:B,4652
reg_apb_wrp_0/reg16x8_0/mem_7__1_sqmuxa_0_a2:Y,3546
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[1]:A,6077
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[1]:B,6034
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[1]:C,3837
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[1]:D,3690
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[1]:Y,3690
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60_set:CLK,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60_set:Q,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60_set:SLn,
LCD_RGB_0/data_reg_5_0_i_o2[1]:A,37463
LCD_RGB_0/data_reg_5_0_i_o2[1]:B,37495
LCD_RGB_0/data_reg_5_0_i_o2[1]:Y,37463
LCD_RGB_0/data_reg_20_5_ns_1_1[6]:A,36563
LCD_RGB_0/data_reg_20_5_ns_1_1[6]:B,33632
LCD_RGB_0/data_reg_20_5_ns_1_1[6]:C,33550
LCD_RGB_0/data_reg_20_5_ns_1_1[6]:Y,33550
PWMctr_0/un1_h_time_1_cry_10:B,4565
PWMctr_0/un1_h_time_1_cry_10:CC,
PWMctr_0/un1_h_time_1_cry_10:P,4565
PWMctr_0/un1_h_time_1_cry_10:UB,
LCD_RGB_0/cnt_main_190_0_a2_0_a2_0_a2:A,39454
LCD_RGB_0/cnt_main_190_0_a2_0_a2_0_a2:B,38528
LCD_RGB_0/cnt_main_190_0_a2_0_a2_0_a2:C,39361
LCD_RGB_0/cnt_main_190_0_a2_0_a2_0_a2:Y,38528
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPB,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[51]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[51]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[51]:CLK,4333
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[51]:D,7164
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[51]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[51]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[51]:Q,4333
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[51]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[51]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154_rs_RNI0MFV:A,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154_rs_RNI0MFV:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154_rs_RNI0MFV:C,5018
reg_apb_wrp_0/reg16x8_0/un1_data_out8_154_rs_RNI0MFV:Y,5018
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_8:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_8:IPENn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:IPA,
PWMctr_0/un1_h_time_1_cry_1:B,5944
PWMctr_0/un1_h_time_1_cry_1:CC,
PWMctr_0/un1_h_time_1_cry_1:P,6096
PWMctr_0/un1_h_time_1_cry_1:UB,5944
reg_apb_wrp_0/reg16x8_0/mem_9_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_9_[0]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_9_[0]:CLK,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_9_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_9_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_9_[0]:Q,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_9_[0]:SLn,
PWMctr_0/un4_timer_1_cry_20:B,6858
PWMctr_0/un4_timer_1_cry_20:CC,5894
PWMctr_0/un4_timer_1_cry_20:P,
PWMctr_0/un4_timer_1_cry_20:S,5894
PWMctr_0/un4_timer_1_cry_20:UB,
reg_apb_wrp_0/reg16x8_0/mem_10_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_10_[1]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_10_[1]:CLK,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_10_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_10_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_10_[1]:Q,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_10_[1]:SLn,
CoreAPB3_0/iPSELS_0_a2[2]:A,3199
CoreAPB3_0/iPSELS_0_a2[2]:B,2571
CoreAPB3_0/iPSELS_0_a2[2]:C,3269
CoreAPB3_0/iPSELS_0_a2[2]:D,3199
CoreAPB3_0/iPSELS_0_a2[2]:Y,2571
LCD_RGB_0/cnt_scan[5]:ADn,
LCD_RGB_0/cnt_scan[5]:ALn,
LCD_RGB_0/cnt_scan[5]:CLK,36609
LCD_RGB_0/cnt_scan[5]:D,37254
LCD_RGB_0/cnt_scan[5]:EN,39475
LCD_RGB_0/cnt_scan[5]:LAT,
LCD_RGB_0/cnt_scan[5]:Q,36609
LCD_RGB_0/cnt_scan[5]:SD,
LCD_RGB_0/cnt_scan[5]:SLn,
LCD_RGB_0/data_reg_2_8_0__m41:A,36354
LCD_RGB_0/data_reg_2_8_0__m41:B,35370
LCD_RGB_0/data_reg_2_8_0__m41:C,36224
LCD_RGB_0/data_reg_2_8_0__m41:D,36083
LCD_RGB_0/data_reg_2_8_0__m41:Y,35370
reg_apb_wrp_0/reg16x8_0/un1_data_out8_86_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_86_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_86_set:CLK,6162
reg_apb_wrp_0/reg16x8_0/un1_data_out8_86_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_86_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_86_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_86_set:Q,6162
reg_apb_wrp_0/reg16x8_0/un1_data_out8_86_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_86_set:SLn,
LCD_RGB_0/x_cnt_9_rep1[3]:A,36336
LCD_RGB_0/x_cnt_9_rep1[3]:B,36611
LCD_RGB_0/x_cnt_9_rep1[3]:Y,36336
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:IPA,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_24:C,5489
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_24:IPC,5489
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_3:A,5139
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_3:B,4934
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_3:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_3:P,5020
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_3:UB,4934
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_1_0[3]:A,2157
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_1_0[3]:B,3192
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_1_0[3]:C,2873
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_1_0[3]:Y,2157
reg_apb_wrp_0/reg16x8_0/mem_10_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_10_[7]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_10_[7]:CLK,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_10_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_10_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_10_[7]:Q,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_10_[7]:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_17:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_6:A,5151
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_6:B,4979
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_6:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_6:P,5038
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_6:UB,4979
LCD_RGB_0/data_reg_20_5_ns_1[6]:A,34334
LCD_RGB_0/data_reg_20_5_ns_1[6]:B,33550
LCD_RGB_0/data_reg_20_5_ns_1[6]:C,37386
LCD_RGB_0/data_reg_20_5_ns_1[6]:D,34147
LCD_RGB_0/data_reg_20_5_ns_1[6]:Y,33550
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49_set_RNI9PCL:A,5103
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49_set_RNI9PCL:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49_set_RNI9PCL:C,4975
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49_set_RNI9PCL:Y,4975
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux:A,36860
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux:B,36764
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux:C,35630
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux:CC,
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux:D,35470
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux:P,
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux:UB,
LCD_RGB_0/data_reg_2_8_0__m87_1_0_wmux:Y,35470
FCCC_0/GL0_INST/U0_RGB1:An,
FCCC_0/GL0_INST/U0_RGB1:ENn,
FCCC_0/GL0_INST/U0_RGB1:YL,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_14:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_14:C,38513
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_14:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_14:IPC,38513
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPC,
reg_apb_wrp_0/reg16x8_0/mem_14_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_14_[5]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_14_[5]:CLK,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_14_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_14_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_14_[5]:Q,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_14_[5]:SLn,
LCD_RGB_0/cnt_delay[1]:ADn,
LCD_RGB_0/cnt_delay[1]:ALn,
LCD_RGB_0/cnt_delay[1]:CLK,34681
LCD_RGB_0/cnt_delay[1]:D,36470
LCD_RGB_0/cnt_delay[1]:EN,39386
LCD_RGB_0/cnt_delay[1]:LAT,
LCD_RGB_0/cnt_delay[1]:Q,34681
LCD_RGB_0/cnt_delay[1]:SD,
LCD_RGB_0/cnt_delay[1]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_15__RNI16E11[1]:A,5009
reg_apb_wrp_0/reg16x8_0/mem_15__RNI16E11[1]:B,
reg_apb_wrp_0/reg16x8_0/mem_15__RNI16E11[1]:C,4881
reg_apb_wrp_0/reg16x8_0/mem_15__RNI16E11[1]:Y,4881
reg_apb_wrp_0/reg16x8_0/un1_data_out8_175:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_175:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_175:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_175:Y,4649
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_23:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_23:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6_set:CLK,6299
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6_set:Q,6299
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6_set:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_29:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_29:IPENn,
PWMctr_0/un4_timer_1_cry_5:B,7799
PWMctr_0/un4_timer_1_cry_5:CC,7083
PWMctr_0/un4_timer_1_cry_5:P,
PWMctr_0/un4_timer_1_cry_5:S,7083
PWMctr_0/un4_timer_1_cry_5:UB,
PWMctr_0/un1_h_time_1_cry_3:A,6269
PWMctr_0/un1_h_time_1_cry_3:B,4944
PWMctr_0/un1_h_time_1_cry_3:CC,
PWMctr_0/un1_h_time_1_cry_3:P,4944
PWMctr_0/un1_h_time_1_cry_3:UB,4945
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPB,
LCD_RGB_0/data_reg[8]:ADn,
LCD_RGB_0/data_reg[8]:ALn,
LCD_RGB_0/data_reg[8]:CLK,40535
LCD_RGB_0/data_reg[8]:D,36131
LCD_RGB_0/data_reg[8]:EN,37142
LCD_RGB_0/data_reg[8]:LAT,
LCD_RGB_0/data_reg[8]:Q,40535
LCD_RGB_0/data_reg[8]:SD,
LCD_RGB_0/data_reg[8]:SLn,
LCD_RGB_0/state_back_RNO[0]:A,39527
LCD_RGB_0/state_back_RNO[0]:Y,39527
reg_apb_wrp_0/reg16x8_0/un1_data_out8_212_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_212_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_212_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_212_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_212_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_212_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_212_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_212_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_212_rs:SLn,
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_2_1:A,5291
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_2_1:B,5214
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_2_1:C,4986
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_2_1:D,4809
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_2_1:Y,4809
reg_apb_wrp_0/reg16x8_0/mem_14_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_14_[4]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_14_[4]:CLK,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_14_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_14_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_14_[4]:Q,4969
reg_apb_wrp_0/reg16x8_0/mem_14_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_14_[4]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_179_rs:SLn,
LCD_RGB_0/data_reg_5_0_i_a3[4]:A,36579
LCD_RGB_0/data_reg_5_0_i_a3[4]:B,36587
LCD_RGB_0/data_reg_5_0_i_a3[4]:Y,36579
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_9:A,7150
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_9:B,6928
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_9:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_9:P,7037
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_9:UB,6928
LCD_RGB_0/data_reg_2_8_0__m102_1_1:A,36309
LCD_RGB_0/data_reg_2_8_0__m102_1_1:B,36261
LCD_RGB_0/data_reg_2_8_0__m102_1_1:C,36315
LCD_RGB_0/data_reg_2_8_0__m102_1_1:D,36131
LCD_RGB_0/data_reg_2_8_0__m102_1_1:Y,36131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_126_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_126_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_126_set:CLK,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_126_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_126_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_126_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_126_set:Q,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_126_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_126_set:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_5:A,5055
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_5:B,5012
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14_5:Y,5012
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[41]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[41]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[41]:CLK,5255
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[41]:D,7453
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[41]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[41]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[41]:Q,5255
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[41]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[41]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_174_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_174_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_174_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_174_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_174_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_174_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_174_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_174_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_174_rs:SLn,
LCD_RGB_0/data_reg_2_8_0__m25_1:A,35616
LCD_RGB_0/data_reg_2_8_0__m25_1:B,35411
LCD_RGB_0/data_reg_2_8_0__m25_1:C,34297
LCD_RGB_0/data_reg_2_8_0__m25_1:D,34332
LCD_RGB_0/data_reg_2_8_0__m25_1:Y,34297
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:IPA,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216_rs_RNI1SD6:A,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216_rs_RNI1SD6:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216_rs_RNI1SD6:C,4969
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216_rs_RNI1SD6:Y,4969
LCD_RGB_0/x_cnt_9_fast[2]:A,36336
LCD_RGB_0/x_cnt_9_fast[2]:B,36679
LCD_RGB_0/x_cnt_9_fast[2]:Y,36336
LCD_RGB_0/cnt_delay_RNI3J2U1[3]:B,36470
LCD_RGB_0/cnt_delay_RNI3J2U1[3]:C,39384
LCD_RGB_0/cnt_delay_RNI3J2U1[3]:CC,36868
LCD_RGB_0/cnt_delay_RNI3J2U1[3]:P,
LCD_RGB_0/cnt_delay_RNI3J2U1[3]:S,36470
LCD_RGB_0/cnt_delay_RNI3J2U1[3]:UB,
LCD_RGB_0/y_cnt_RNI5G9E[3]:A,34262
LCD_RGB_0/y_cnt_RNI5G9E[3]:B,34185
LCD_RGB_0/y_cnt_RNI5G9E[3]:Y,34185
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_17:EN,
lcd_cs_out_obuf/U0/U_IOENFF:A,
lcd_cs_out_obuf/U0/U_IOENFF:Y,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_35:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_35:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_247_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_247_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_247_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_247_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_247_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_247_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_247_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_247_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_247_rs:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPB,
lcd_dc_out_obuf/U0/U_IOENFF:A,
lcd_dc_out_obuf/U0/U_IOENFF:Y,
FCCC_0/CCC_INST/IP_INTERFACE_7:A,
FCCC_0/CCC_INST/IP_INTERFACE_7:B,
FCCC_0/CCC_INST/IP_INTERFACE_7:C,
FCCC_0/CCC_INST/IP_INTERFACE_7:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_7:IPC,
LCD_RGB_0/y_cnt[7]:ADn,
LCD_RGB_0/y_cnt[7]:ALn,
LCD_RGB_0/y_cnt[7]:CLK,33370
LCD_RGB_0/y_cnt[7]:D,35773
LCD_RGB_0/y_cnt[7]:EN,37157
LCD_RGB_0/y_cnt[7]:LAT,
LCD_RGB_0/y_cnt[7]:Q,33370
LCD_RGB_0/y_cnt[7]:SD,
LCD_RGB_0/y_cnt[7]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:IPA,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63_set:CLK,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63_set:Q,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63_set:SLn,
PWMctr_0/h_time[4]:ADn,
PWMctr_0/h_time[4]:ALn,
PWMctr_0/h_time[4]:CLK,4587
PWMctr_0/h_time[4]:D,5541
PWMctr_0/h_time[4]:EN,3717
PWMctr_0/h_time[4]:LAT,
PWMctr_0/h_time[4]:Q,4587
PWMctr_0/h_time[4]:SD,
PWMctr_0/h_time[4]:SLn,
LCD_RGB_0/data_reg_2_8_0__m29:A,36617
LCD_RGB_0/data_reg_2_8_0__m29:B,36441
LCD_RGB_0/data_reg_2_8_0__m29:C,34273
LCD_RGB_0/data_reg_2_8_0__m29:D,34514
LCD_RGB_0/data_reg_2_8_0__m29:Y,34273
LCD_RGB_0/cnt_delay_RNI6OBA4[9]:B,36470
LCD_RGB_0/cnt_delay_RNI6OBA4[9]:C,39384
LCD_RGB_0/cnt_delay_RNI6OBA4[9]:CC,35851
LCD_RGB_0/cnt_delay_RNI6OBA4[9]:P,
LCD_RGB_0/cnt_delay_RNI6OBA4[9]:S,35851
LCD_RGB_0/cnt_delay_RNI6OBA4[9]:UB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_4:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_4:IPC,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[4]:A,6125
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[4]:B,6082
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[4]:C,3840
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[4]:D,3783
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[4]:Y,3783
LCD_RGB_0/cnt_word13_RNI3POP:A,34805
LCD_RGB_0/cnt_word13_RNI3POP:B,34782
LCD_RGB_0/cnt_word13_RNI3POP:C,35660
LCD_RGB_0/cnt_word13_RNI3POP:Y,34782
LCD_RGB_0/un1_lcd_cs_out_4lto7_RNIV86Q6:A,33987
LCD_RGB_0/un1_lcd_cs_out_4lto7_RNIV86Q6:B,34004
LCD_RGB_0/un1_lcd_cs_out_4lto7_RNIV86Q6:C,33775
LCD_RGB_0/un1_lcd_cs_out_4lto7_RNIV86Q6:D,33816
LCD_RGB_0/un1_lcd_cs_out_4lto7_RNIV86Q6:Y,33775
LCD_RGB_0/un1_state_4_i_0:A,39527
LCD_RGB_0/un1_state_4_i_0:B,39447
LCD_RGB_0/un1_state_4_i_0:C,37414
LCD_RGB_0/un1_state_4_i_0:D,37291
LCD_RGB_0/un1_state_4_i_0:Y,37291
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[0]:A,5966
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[0]:B,5882
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[0]:C,3930
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[0]:Y,3930
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_20:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_20:IPENn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[1]:B,4957
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[1]:C,7026
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[1]:CC,5356
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[1]:P,4957
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[1]:S,5356
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[1]:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_233:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_233:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_233:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_233:Y,4649
reg_apb_wrp_0/reg16x8_0/mem_6__RNIGGAL[5]:A,6210
reg_apb_wrp_0/reg16x8_0/mem_6__RNIGGAL[5]:B,
reg_apb_wrp_0/reg16x8_0/mem_6__RNIGGAL[5]:C,6082
reg_apb_wrp_0/reg16x8_0/mem_6__RNIGGAL[5]:Y,6082
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_11:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_11:IPENn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_163_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_163_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_163_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_163_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_163_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_163_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_163_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_163_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_163_rs:SLn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23_1_0_1:A,1924
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23_1_0_1:B,1869
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23_1_0_1:C,1940
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23_1_0_1:D,1413
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m23_1_0_1:Y,1413
lcd_dc_out_obuf/U0/U_IOOUTFF:A,
lcd_dc_out_obuf/U0/U_IOOUTFF:Y,
LCD_RGB_0/data_reg_20_5_ns_1_1[7]:A,36563
LCD_RGB_0/data_reg_20_5_ns_1_1[7]:B,33612
LCD_RGB_0/data_reg_20_5_ns_1_1[7]:C,33530
LCD_RGB_0/data_reg_20_5_ns_1_1[7]:Y,33530
LCD_RGB_0/color_x[11]:ADn,
LCD_RGB_0/color_x[11]:ALn,
LCD_RGB_0/color_x[11]:CLK,37739
LCD_RGB_0/color_x[11]:D,40495
LCD_RGB_0/color_x[11]:EN,39312
LCD_RGB_0/color_x[11]:LAT,
LCD_RGB_0/color_x[11]:Q,37739
LCD_RGB_0/color_x[11]:SD,
LCD_RGB_0/color_x[11]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_1:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_1:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_243_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_243_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_243_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_243_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_243_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_243_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_243_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_243_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_243_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_181_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_181_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_181_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_181_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_181_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_181_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_181_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_181_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_181_rs:SLn,
LCD_RGB_0/y_cnt[1]:ADn,
LCD_RGB_0/y_cnt[1]:ALn,
LCD_RGB_0/y_cnt[1]:CLK,33106
LCD_RGB_0/y_cnt[1]:D,36385
LCD_RGB_0/y_cnt[1]:EN,37157
LCD_RGB_0/y_cnt[1]:LAT,
LCD_RGB_0/y_cnt[1]:Q,33106
LCD_RGB_0/y_cnt[1]:SD,
LCD_RGB_0/y_cnt[1]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146:Y,4604
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_30:C,33526
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_30:IPC,33526
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_26:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_24:CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_24:IPCLKn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[4]:A,4846
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[4]:B,4803
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[4]:C,2561
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[4]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[4]:Y,2504
reg_apb_wrp_0/reg16x8_0/un1_data_out8_47:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_47:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_47:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_47:Y,4610
LCD_RGB_0/cnt_delay_RNO[15]:B,36470
LCD_RGB_0/cnt_delay_RNO[15]:C,39384
LCD_RGB_0/cnt_delay_RNO[15]:CC,35795
LCD_RGB_0/cnt_delay_RNO[15]:P,
LCD_RGB_0/cnt_delay_RNO[15]:S,35795
LCD_RGB_0/cnt_delay_RNO[15]:UB,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_15_FCINST1:CC,6662
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_15_FCINST1:CO,6662
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_15_FCINST1:P,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_15_FCINST1:UB,
PWMctr_0/timer_3[15]:A,2896
PWMctr_0/timer_3[15]:B,6088
PWMctr_0/timer_3[15]:Y,2896
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_24:C,33917
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_24:IPC,33917
reg_apb_wrp_0/reg16x8_0/mem_4_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_4_[4]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_4_[4]:CLK,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_4_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_4_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_4_[4]:Q,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_4_[4]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_27:C,33606
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_27:IPC,33606
LCD_RGB_0/cnt_scan[0]:ADn,
LCD_RGB_0/cnt_scan[0]:ALn,
LCD_RGB_0/cnt_scan[0]:CLK,36020
LCD_RGB_0/cnt_scan[0]:D,35397
LCD_RGB_0/cnt_scan[0]:EN,39475
LCD_RGB_0/cnt_scan[0]:LAT,
LCD_RGB_0/cnt_scan[0]:Q,36020
LCD_RGB_0/cnt_scan[0]:SD,
LCD_RGB_0/cnt_scan[0]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146_rs:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_33:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_33:IPENn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_28:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_28:IPENn,
LCD_RGB_0/cnt_scan_ns_i_o3_0_0[0]:A,37543
LCD_RGB_0/cnt_scan_ns_i_o3_0_0[0]:B,36239
LCD_RGB_0/cnt_scan_ns_i_o3_0_0[0]:C,35397
LCD_RGB_0/cnt_scan_ns_i_o3_0_0[0]:Y,35397
PWMctr_0/un1_h_time_1_cry_14:B,
PWMctr_0/un1_h_time_1_cry_14:CC,
PWMctr_0/un1_h_time_1_cry_14:P,
PWMctr_0/un1_h_time_1_cry_14:UB,
reg_apb_wrp_0/reg16x8_0/mem_10_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_10_[6]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_10_[6]:CLK,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_10_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_10_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_10_[6]:Q,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_10_[6]:SLn,
LCD_RGB_0/data_reg_2_8_0__N_8_i:A,35518
LCD_RGB_0/data_reg_2_8_0__N_8_i:B,34490
LCD_RGB_0/data_reg_2_8_0__N_8_i:C,34408
LCD_RGB_0/data_reg_2_8_0__N_8_i:Y,34408
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1_2:A,5358
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1_2:B,5176
corepwm_0/genblk3_corepwm_reg_if/psh_negedge_reg_1_sqmuxa_1_2:Y,5176
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_16:B,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_16:C,7421
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_16:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_16:IPC,7421
LCD_RGB_0/cnt[4]:ADn,
LCD_RGB_0/cnt[4]:ALn,
LCD_RGB_0/cnt[4]:CLK,34582
LCD_RGB_0/cnt[4]:D,36458
LCD_RGB_0/cnt[4]:EN,36447
LCD_RGB_0/cnt[4]:LAT,
LCD_RGB_0/cnt[4]:Q,34582
LCD_RGB_0/cnt[4]:SD,
LCD_RGB_0/cnt[4]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:IPA,
LCD_RGB_0/data_reg_20_3_1[2]:A,36579
LCD_RGB_0/data_reg_20_3_1[2]:B,33648
LCD_RGB_0/data_reg_20_3_1[2]:C,33566
LCD_RGB_0/data_reg_20_3_1[2]:Y,33566
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPB,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[6]:A,4969
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[6]:B,4926
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[6]:C,2729
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[6]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[6]:Y,2582
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_8:A,5231
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_8:B,5123
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_8:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_8:P,5148
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_8:UB,5123
reg_apb_wrp_0/reg16x8_0/un1_data_out8_204:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_204:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_204:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_204:Y,4604
PWMctr_0/un4_timer_1_cry_18:B,6165
PWMctr_0/un4_timer_1_cry_18:CC,7011
PWMctr_0/un4_timer_1_cry_18:P,6165
PWMctr_0/un4_timer_1_cry_18:S,7011
PWMctr_0/un4_timer_1_cry_18:UB,
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO[3]:A,3586
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO[3]:B,2671
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO[3]:C,3492
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO[3]:D,3377
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_RNO[3]:Y,2671
reg_apb_wrp_0/reg16x8_0/mem_1_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_1_[1]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_1_[1]:CLK,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_1_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_1_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_1_[1]:Q,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_1_[1]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_15:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_15:C,38520
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_15:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_15:IPC,38520
reg_apb_wrp_0/reg16x8_0/un1_data_out8_162_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_162_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_162_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_162_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_162_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_162_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_162_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_162_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_162_rs:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[14]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[14]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[14]:CLK,6197
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[14]:D,7297
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[14]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[14]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[14]:Q,6197
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[14]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[14]:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_11:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_11:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_47_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_47_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_47_set:CLK,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_47_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_47_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_47_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_47_set:Q,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_47_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_47_set:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_7:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_7:IPENn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0_RNO:A,37303
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0_RNO:B,37495
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0_RNO:Y,37303
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26_set_RNI647P:A,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26_set_RNI647P:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26_set_RNI647P:C,4873
reg_apb_wrp_0/reg16x8_0/un1_data_out8_26_set_RNI647P:Y,4873
PWMctr_0/un1_timerlto12:A,4046
PWMctr_0/un1_timerlto12:B,2896
PWMctr_0/un1_timerlto12:C,3924
PWMctr_0/un1_timerlto12:Y,2896
LCD_RGB_0/un1_lcd_cs_out_12lto1:A,33352
LCD_RGB_0/un1_lcd_cs_out_12lto1:B,33268
LCD_RGB_0/un1_lcd_cs_out_12lto1:Y,33268
reg_apb_wrp_0/reg16x8_0/un1_data_out8_116:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_116:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_116:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_116:Y,4649
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_9:A,6144
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_9:B,5119
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_9:C,5039
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_9:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_9:D,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_9:P,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_9:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150_rs_RNI9PMB:A,6162
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150_rs_RNI9PMB:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150_rs_RNI9PMB:C,6034
reg_apb_wrp_0/reg16x8_0/un1_data_out8_150_rs_RNI9PMB:Y,6034
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_25:CLK,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_25:IPCLKn,
LCD_RGB_0/cnt_delay_RNIAC0D5[12]:B,36470
LCD_RGB_0/cnt_delay_RNIAC0D5[12]:C,39384
LCD_RGB_0/cnt_delay_RNIAC0D5[12]:CC,35834
LCD_RGB_0/cnt_delay_RNIAC0D5[12]:P,
LCD_RGB_0/cnt_delay_RNIAC0D5[12]:S,35834
LCD_RGB_0/cnt_delay_RNIAC0D5[12]:UB,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_13:A,6240
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_13:B,6197
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_13:C,5029
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_13:D,5134
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_13:Y,5029
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94_set_RNITEJG:A,5174
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94_set_RNITEJG:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94_set_RNITEJG:C,5046
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94_set_RNITEJG:Y,5046
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPB,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:CC[0],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:CC[10],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:CC[11],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:CC[1],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:CC[2],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:CC[3],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:CC[4],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:CC[5],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:CC[6],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:CC[7],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:CC[8],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:CC[9],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:CI,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:CO,6662
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:P[0],6809
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:P[10],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:P[11],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:P[1],6759
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:P[2],6927
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:P[3],6911
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:P[4],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:P[5],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:P[6],6939
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:P[7],6952
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:P[8],7034
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:P[9],7037
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:UB[0],6662
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:UB[10],6946
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:UB[11],7067
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:UB[1],6757
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:UB[2],6875
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:UB[3],6794
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:UB[4],6838
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:UB[5],6930
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:UB[6],6821
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:UB[7],6879
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:UB[8],6987
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_0_CC_0:UB[9],6928
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_25:CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_25:IPCLKn,
reg_apb_wrp_0/reg16x8_0/mem_6_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_6_[6]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_6_[6]:CLK,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_6_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_6_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_6_[6]:Q,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_6_[6]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_3__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_3__1_sqmuxa_0_a2:B,4652
reg_apb_wrp_0/reg16x8_0/mem_3__1_sqmuxa_0_a2:Y,3546
PWMctr_0/un4_timer_1_cry_13:B,6026
PWMctr_0/un4_timer_1_cry_13:CC,6990
PWMctr_0/un4_timer_1_cry_13:P,6026
PWMctr_0/un4_timer_1_cry_13:S,6990
PWMctr_0/un4_timer_1_cry_13:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10:Y,4610
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPB,
LCD_RGB_0/un1_cnt_word13_1_0_RNITMG41:A,35611
LCD_RGB_0/un1_cnt_word13_1_0_RNITMG41:B,36558
LCD_RGB_0/un1_cnt_word13_1_0_RNITMG41:C,33418
LCD_RGB_0/un1_cnt_word13_1_0_RNITMG41:D,34439
LCD_RGB_0/un1_cnt_word13_1_0_RNITMG41:Y,33418
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_8:C,40616
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_8:IPC,40616
reg_apb_wrp_0/reg16x8_0/data_out[0]:ADn,
reg_apb_wrp_0/reg16x8_0/data_out[0]:ALn,
reg_apb_wrp_0/reg16x8_0/data_out[0]:CLK,6941
reg_apb_wrp_0/reg16x8_0/data_out[0]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out[0]:EN,4637
reg_apb_wrp_0/reg16x8_0/data_out[0]:LAT,
reg_apb_wrp_0/reg16x8_0/data_out[0]:Q,6941
reg_apb_wrp_0/reg16x8_0/data_out[0]:SD,
reg_apb_wrp_0/reg16x8_0/data_out[0]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75_set_RNINJ8Q:A,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75_set_RNINJ8Q:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75_set_RNINJ8Q:C,5003
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75_set_RNINJ8Q:Y,5003
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:Y,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_246:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_246:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_246:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_246:Y,4604
corepwm_0/genblk6_corepwm_pwm_gen/m18:A,3203
corepwm_0/genblk6_corepwm_pwm_gen/m18:B,2873
corepwm_0/genblk6_corepwm_pwm_gen/m18:C,3232
corepwm_0/genblk6_corepwm_pwm_gen/m18:Y,2873
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux:A,36631
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux:B,36535
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux:C,35332
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux:CC,
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux:D,35233
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux:P,
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux:UB,
LCD_RGB_0/data_reg_2_8_0__m43_1_0_wmux:Y,35233
LCD_RGB_0/data_reg_2_8_0__m53:A,36453
LCD_RGB_0/data_reg_2_8_0__m53:B,36415
LCD_RGB_0/data_reg_2_8_0__m53:C,35371
LCD_RGB_0/data_reg_2_8_0__m53:D,35355
LCD_RGB_0/data_reg_2_8_0__m53:Y,35355
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_un5_PRDATA_o_3:A,2587
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_un5_PRDATA_o_3:B,2539
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_un5_PRDATA_o_3:C,2273
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_un5_PRDATA_o_3:D,2089
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_un5_PRDATA_o_3:Y,2089
CoreGPIO_0/CONFIG_reg_o14lto5:A,3173
CoreGPIO_0/CONFIG_reg_o14lto5:B,3354
CoreGPIO_0/CONFIG_reg_o14lto5:C,1898
CoreGPIO_0/CONFIG_reg_o14lto5:Y,1898
reg_apb_wrp_0/reg16x8_0/un1_data_out8_120:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_120:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_120:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_120:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41_set:CLK,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41_set:Q,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_41_set:SLn,
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:CC[0],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:CC[1],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:CI,
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:P[0],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:P[10],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:P[11],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:P[1],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:P[2],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:P[3],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:P[4],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:P[5],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:P[6],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:P[7],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:P[8],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:P[9],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:UB[0],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:UB[10],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:UB[11],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:UB[1],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:UB[2],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:UB[3],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:UB[4],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:UB[5],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:UB[6],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:UB[7],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:UB[8],
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux_CC_0:UB[9],
reg_apb_wrp_0/reg16x8_0/un1_data_out8_59:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_59:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_59:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_59:Y,4649
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:IPA,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_32:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_32:IPENn,
pwm_1_obuf/U0/U_IOOUTFF:A,
pwm_1_obuf/U0/U_IOOUTFF:Y,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_7:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_7:IPENn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[2]:A,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[2]:B,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[2]:C,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[2]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[2]:Y,2504
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_7:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_7:IPENn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_25:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_25:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_134:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_134:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_134:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_134:Y,4649
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_30_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_30_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_30_set:CLK,6210
reg_apb_wrp_0/reg16x8_0/un1_data_out8_30_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_30_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_30_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_30_set:Q,6210
reg_apb_wrp_0/reg16x8_0/un1_data_out8_30_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_30_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_216:Y,4649
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_4:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_4:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79_set_RNIL2ET:A,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79_set_RNIL2ET:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79_set_RNIL2ET:C,5003
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79_set_RNIL2ET:Y,5003
LCD_RGB_0/x_cnt[2]:ADn,
LCD_RGB_0/x_cnt[2]:ALn,
LCD_RGB_0/x_cnt[2]:CLK,33998
LCD_RGB_0/x_cnt[2]:D,36336
LCD_RGB_0/x_cnt[2]:EN,
LCD_RGB_0/x_cnt[2]:LAT,
LCD_RGB_0/x_cnt[2]:Q,33998
LCD_RGB_0/x_cnt[2]:SD,
LCD_RGB_0/x_cnt[2]:SLn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[14]:A,5284
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[14]:B,5241
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[14]:C,3264
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[14]:Y,3264
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[3]:A,5046
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[3]:B,5003
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[3]:C,2806
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[3]:D,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[3]:Y,2659
LCD_RGB_0/num_delay_1_sqmuxa_1_RNIVKRD:A,38589
LCD_RGB_0/num_delay_1_sqmuxa_1_RNIVKRD:B,38512
LCD_RGB_0/num_delay_1_sqmuxa_1_RNIVKRD:C,36447
LCD_RGB_0/num_delay_1_sqmuxa_1_RNIVKRD:D,37450
LCD_RGB_0/num_delay_1_sqmuxa_1_RNIVKRD:Y,36447
reg_apb_wrp_0/reg16x8_0/mem_3__RNI8EOO[6]:A,5103
reg_apb_wrp_0/reg16x8_0/mem_3__RNI8EOO[6]:B,
reg_apb_wrp_0/reg16x8_0/mem_3__RNI8EOO[6]:C,4975
reg_apb_wrp_0/reg16x8_0/mem_3__RNI8EOO[6]:Y,4975
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPB,
PWMctr_0/un1_h_time_1_cry_16:B,
PWMctr_0/un1_h_time_1_cry_16:CC,
PWMctr_0/un1_h_time_1_cry_16:P,
PWMctr_0/un1_h_time_1_cry_16:UB,
PWMctr_0/un1_CNTlto1:A,6077
PWMctr_0/un1_CNTlto1:B,6029
PWMctr_0/un1_CNTlto1:Y,6029
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_18:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_18:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_18:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_18:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_55:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_55:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_55:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_55:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14_set:CLK,5058
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14_set:Q,5058
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_219_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_219_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_219_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_219_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_219_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_219_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_219_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_219_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_219_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_98:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_98:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_98:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_98:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_5:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_5:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_5:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_5:Y,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_237_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_237_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_237_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_237_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_237_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_237_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_237_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_237_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_237_rs:SLn,
PWMctr_0/timer[9]:ADn,
PWMctr_0/timer[9]:ALn,
PWMctr_0/timer[9]:CLK,3064
PWMctr_0/timer[9]:D,2896
PWMctr_0/timer[9]:EN,
PWMctr_0/timer[9]:LAT,
PWMctr_0/timer[9]:Q,3064
PWMctr_0/timer[9]:SD,
PWMctr_0/timer[9]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_180_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_180_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_180_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_180_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_180_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_180_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_180_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_180_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_180_rs:SLn,
reg_apb_wrp_0/reg16x8_0/mem_4_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_4_[2]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_4_[2]:CLK,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_4_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_4_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_4_[2]:Q,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_4_[2]:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_33:B,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_33:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_33:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_33:IPC,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_193_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_193_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_193_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_193_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_193_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_193_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_193_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_193_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_193_rs:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_2:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_2:IPC,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_30:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_30:IPC,
LCD_RGB_0/un1_IDLE_19_3_0:A,37641
LCD_RGB_0/un1_IDLE_19_3_0:B,36365
LCD_RGB_0/un1_IDLE_19_3_0:C,38471
LCD_RGB_0/un1_IDLE_19_3_0:D,38364
LCD_RGB_0/un1_IDLE_19_3_0:Y,36365
reg_apb_wrp_0/reg16x8_0/un1_data_out8_193:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_193:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_193:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_193:Y,4604
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[5]:A,4969
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[5]:B,4926
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[5]:C,2729
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[5]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[5]:Y,2582
LCD_RGB_0/cnt_scan_ns_i_a3_0_0[0]:A,36597
LCD_RGB_0/cnt_scan_ns_i_a3_0_0[0]:B,36554
LCD_RGB_0/cnt_scan_ns_i_a3_0_0[0]:Y,36554
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_4:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_4:IPENn,
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_6__2_i_a2[2]:A,4243
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_6__2_i_a2[2]:B,4188
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_6__2_i_a2[2]:C,3960
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_6__2_i_a2[2]:D,3783
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_6__2_i_a2[2]:Y,3783
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_13:A,6240
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_13:B,6197
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_13:C,5029
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_13:D,5134
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int97_13:Y,5029
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[4]:A,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[4]:B,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[4]:C,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[4]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[4]:Y,2504
reg_apb_wrp_0/reg16x8_0/un1_data_out8_233_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_233_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_233_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_233_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_233_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_233_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_233_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_233_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_233_rs:SLn,
LCD_RGB_0/state_ns_i_2_tz[1]:A,37769
LCD_RGB_0/state_ns_i_2_tz[1]:B,37712
LCD_RGB_0/state_ns_i_2_tz[1]:C,36782
LCD_RGB_0/state_ns_i_2_tz[1]:D,37470
LCD_RGB_0/state_ns_i_2_tz[1]:Y,36782
reg_apb_wrp_0/reg16x8_0/mem_13_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_13_[2]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_13_[2]:CLK,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_13_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_13_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_13_[2]:Q,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_13_[2]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49_set:CLK,5103
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49_set:Q,5103
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49_set:SLn,
LCD_RGB_0/data_reg_20_5_ns_1[7]:A,34334
LCD_RGB_0/data_reg_20_5_ns_1[7]:B,33530
LCD_RGB_0/data_reg_20_5_ns_1[7]:C,37386
LCD_RGB_0/data_reg_20_5_ns_1[7]:D,34147
LCD_RGB_0/data_reg_20_5_ns_1[7]:Y,33530
reg_apb_wrp_0/reg16x8_0/mem_5_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_5_[1]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_5_[1]:CLK,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_5_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_5_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_5_[1]:Q,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_5_[1]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45_set:CLK,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45_set:Q,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_136_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_136_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_136_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_136_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_136_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_136_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_136_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_136_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_136_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_248_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_248_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_248_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_248_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_248_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_248_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_248_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_248_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_248_rs:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_13:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_13:C,33038
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_13:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_13:IPC,33038
reg_apb_wrp_0/reg16x8_0/mem_8_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_8_[5]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_8_[5]:CLK,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_8_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_8_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_8_[5]:Q,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_8_[5]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPB,
PWMctr_0/CNT[5]:ADn,
PWMctr_0/CNT[5]:ALn,
PWMctr_0/CNT[5]:CLK,6922
PWMctr_0/CNT[5]:D,6029
PWMctr_0/CNT[5]:EN,
PWMctr_0/CNT[5]:LAT,
PWMctr_0/CNT[5]:Q,6922
PWMctr_0/CNT[5]:SD,
PWMctr_0/CNT[5]:SLn,
LCD_RGB_0/x_cnt_9[4]:A,36336
LCD_RGB_0/x_cnt_9[4]:B,36574
LCD_RGB_0/x_cnt_9[4]:Y,36336
LCD_RGB_0/cnt_word_9_ns[2]:A,35422
LCD_RGB_0/cnt_word_9_ns[2]:B,34647
LCD_RGB_0/cnt_word_9_ns[2]:C,36443
LCD_RGB_0/cnt_word_9_ns[2]:Y,34647
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_33_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_33_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_33_set:CLK,6205
reg_apb_wrp_0/reg16x8_0/un1_data_out8_33_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_33_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_33_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_33_set:Q,6205
reg_apb_wrp_0/reg16x8_0/un1_data_out8_33_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_33_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100_set:CLK,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100_set:Q,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_100_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_192_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_153:Y,4604
LCD_RGB_0/cnt_scan_ns_i_i_o2_1[4]:A,36444
LCD_RGB_0/cnt_scan_ns_i_i_o2_1[4]:B,37615
LCD_RGB_0/cnt_scan_ns_i_i_o2_1[4]:Y,36444
LCD_RGB_0/state[2]:ADn,
LCD_RGB_0/state[2]:ALn,
LCD_RGB_0/state[2]:CLK,35482
LCD_RGB_0/state[2]:D,34890
LCD_RGB_0/state[2]:EN,
LCD_RGB_0/state[2]:LAT,
LCD_RGB_0/state[2]:Q,35482
LCD_RGB_0/state[2]:SD,
LCD_RGB_0/state[2]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_0_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_0_[4]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_0_[4]:CLK,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_0_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_0_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_0_[4]:Q,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_0_[4]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22_set:CLK,5091
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22_set:Q,5091
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_22_set:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_21:EN,37303
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_21:IPENn,37303
reg_apb_wrp_0/reg16x8_0/mem_5__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_5__1_sqmuxa_0_a2:B,4607
reg_apb_wrp_0/reg16x8_0/mem_5__1_sqmuxa_0_a2:Y,3546
LCD_RGB_0/x_cnt_fast[2]:ADn,
LCD_RGB_0/x_cnt_fast[2]:ALn,
LCD_RGB_0/x_cnt_fast[2]:CLK,33486
LCD_RGB_0/x_cnt_fast[2]:D,36336
LCD_RGB_0/x_cnt_fast[2]:EN,
LCD_RGB_0/x_cnt_fast[2]:LAT,
LCD_RGB_0/x_cnt_fast[2]:Q,33486
LCD_RGB_0/x_cnt_fast[2]:SD,
LCD_RGB_0/x_cnt_fast[2]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPB,
PWMctr_0/timer[5]:ADn,
PWMctr_0/timer[5]:ALn,
PWMctr_0/timer[5]:CLK,7799
PWMctr_0/timer[5]:D,7083
PWMctr_0/timer[5]:EN,
PWMctr_0/timer[5]:LAT,
PWMctr_0/timer[5]:Q,7799
PWMctr_0/timer[5]:SD,
PWMctr_0/timer[5]:SLn,
LCD_RGB_0/un1_y_cnt_22_0_o2_0:A,34669
LCD_RGB_0/un1_y_cnt_22_0_o2_0:B,34592
LCD_RGB_0/un1_y_cnt_22_0_o2_0:C,34547
LCD_RGB_0/un1_y_cnt_22_0_o2_0:D,33548
LCD_RGB_0/un1_y_cnt_22_0_o2_0:Y,33548
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[0]:A,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[0]:B,4873
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[0]:Y,2753
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_21:A,6723
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_21:B,6625
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_21:C,6563
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_21:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_21:D,6459
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_21:P,6459
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_21:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:IPB,
corepwm_0/genblk3_corepwm_reg_if/period_reg[5]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[5]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[5]:CLK,5073
corepwm_0/genblk3_corepwm_reg_if/period_reg[5]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[5]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[5]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[5]:Q,5073
corepwm_0/genblk3_corepwm_reg_if/period_reg[5]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[5]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:IPA,
LCD_RGB_0/cnt_delay_RNITPE15[11]:B,35836
LCD_RGB_0/cnt_delay_RNITPE15[11]:C,38758
LCD_RGB_0/cnt_delay_RNITPE15[11]:CC,35912
LCD_RGB_0/cnt_delay_RNITPE15[11]:P,35836
LCD_RGB_0/cnt_delay_RNITPE15[11]:S,35912
LCD_RGB_0/cnt_delay_RNITPE15[11]:UB,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[7]:A,5018
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[7]:B,4975
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[7]:C,2733
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[7]:D,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[7]:Y,2676
PWMctr_0/un1_timerlto10:A,3112
PWMctr_0/un1_timerlto10:B,3064
PWMctr_0/un1_timerlto10:C,2990
PWMctr_0/un1_timerlto10:D,2896
PWMctr_0/un1_timerlto10:Y,2896
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[2]:A,3458
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[2]:B,2313
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[2]:C,5154
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[2]:D,3152
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[2]:Y,2313
LCD_RGB_0/data_reg_2_8_0__m102_1:A,37419
LCD_RGB_0/data_reg_2_8_0__m102_1:B,37373
LCD_RGB_0/data_reg_2_8_0__m102_1:C,36131
LCD_RGB_0/data_reg_2_8_0__m102_1:D,37151
LCD_RGB_0/data_reg_2_8_0__m102_1:Y,36131
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[3]:A,4846
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[3]:B,4803
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[3]:C,2561
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[3]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[3]:Y,2504
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_1:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_1:IPC,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[0]:A,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[0]:B,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[0]:C,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[0]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_12[0]:Y,2504
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_am_1[0]:A,4295
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_am_1[0]:B,4252
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_am_1[0]:C,2275
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7_am_1[0]:Y,2275
reg_apb_wrp_0/reg16x8_0/mem_6_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_6_[3]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_6_[3]:CLK,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_6_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_6_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_6_[3]:Q,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_6_[3]:SLn,
PWMctr_0/timer_3[10]:A,2896
PWMctr_0/timer_3[10]:B,6094
PWMctr_0/timer_3[10]:Y,2896
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_10:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_10:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127_set_RNIKSKH:A,5103
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127_set_RNIKSKH:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127_set_RNIKSKH:C,4975
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127_set_RNIKSKH:Y,4975
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPC,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPB,
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:A,3377
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:B,2810
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:C,2605
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:D,1525
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:Y,1525
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68_set:CLK,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68_set:Q,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_68_set:SLn,
FCCC_0/CCC_INST/IP_INTERFACE_8:A,
FCCC_0/CCC_INST/IP_INTERFACE_8:B,
FCCC_0/CCC_INST/IP_INTERFACE_8:C,
FCCC_0/CCC_INST/IP_INTERFACE_8:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_8:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_8:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_189_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_189_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_189_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_189_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_189_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_189_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_189_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_189_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_189_rs:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[2]:A,6125
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[2]:B,6082
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[2]:C,3840
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[2]:D,3783
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[2]:Y,3783
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[44]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[44]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[44]:CLK,6067
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[44]:D,7318
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[44]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[44]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[44]:Q,6067
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[44]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[44]:SLn,
LCD_RGB_0/un1_x_cnt36_4:A,35777
LCD_RGB_0/un1_x_cnt36_4:B,35683
LCD_RGB_0/un1_x_cnt36_4:C,34647
LCD_RGB_0/un1_x_cnt36_4:D,35360
LCD_RGB_0/un1_x_cnt36_4:Y,34647
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_13:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_10:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_10:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_10:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_10:IPC,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_214_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_214_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_214_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_214_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_214_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_214_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_214_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_214_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_214_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_184_rs:SLn,
LCD_RGB_0/un1_y_cnt_22_0_a2_2_1:A,35635
LCD_RGB_0/un1_y_cnt_22_0_a2_2_1:B,34655
LCD_RGB_0/un1_y_cnt_22_0_a2_2_1:C,33548
LCD_RGB_0/un1_y_cnt_22_0_a2_2_1:Y,33548
reg_apb_wrp_0/reg16x8_0/mem_8_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_8_[7]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_8_[7]:CLK,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_8_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_8_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_8_[7]:Q,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_8_[7]:SLn,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[2]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[2]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[2]:CLK,5125
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[2]:D,7175
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[2]:EN,2258
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[2]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[2]:Q,5125
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[2]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[2]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_70_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_70_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_70_set:CLK,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_70_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_70_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_70_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_70_set:Q,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_70_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_70_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97_set:CLK,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97_set:Q,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_97_set:SLn,
LCD_RGB_0/cnt_main_ns_i_i_a2[0]:A,39612
LCD_RGB_0/cnt_main_ns_i_i_a2[0]:B,39561
LCD_RGB_0/cnt_main_ns_i_i_a2[0]:C,39477
LCD_RGB_0/cnt_main_ns_i_i_a2[0]:Y,39477
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int_RNO[4]:A,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int_RNO[4]:B,7881
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int_RNO[4]:C,4699
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_PWM_int_RNO[4]:Y,3807
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_13:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_15:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_15:C,33066
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_15:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_15:IPC,33066
reg_apb_wrp_0/reg16x8_0/un1_data_out8_27:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_27:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_27:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_27:Y,4649
reg_apb_wrp_0/reg16x8_0/mem_11__RNISSFV[0]:A,5174
reg_apb_wrp_0/reg16x8_0/mem_11__RNISSFV[0]:B,
reg_apb_wrp_0/reg16x8_0/mem_11__RNISSFV[0]:C,5046
reg_apb_wrp_0/reg16x8_0/mem_11__RNISSFV[0]:Y,5046
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[0]:B,4808
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[0]:C,6842
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[0]:CC,5420
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[0]:P,4808
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[0]:S,5420
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[0]:UB,
LCD_RGB_0/num_delay[1]:ADn,
LCD_RGB_0/num_delay[1]:ALn,
LCD_RGB_0/num_delay[1]:CLK,34876
LCD_RGB_0/num_delay[1]:D,37299
LCD_RGB_0/num_delay[1]:EN,36365
LCD_RGB_0/num_delay[1]:LAT,
LCD_RGB_0/num_delay[1]:Q,34876
LCD_RGB_0/num_delay[1]:SD,
LCD_RGB_0/num_delay[1]:SLn,
LCD_RGB_0/un1_lcd_cs_out_14lto7_0:A,34426
LCD_RGB_0/un1_lcd_cs_out_14lto7_0:B,34362
LCD_RGB_0/un1_lcd_cs_out_14lto7_0:Y,34362
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPB,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos_RNO[0]:A,7997
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos_RNO[0]:B,6292
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos_RNO[0]:C,7882
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos_RNO[0]:Y,6292
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_12:CLK,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_12:IPCLKn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_21_FCINST1:CC,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_21_FCINST1:CO,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_21_FCINST1:P,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_21_FCINST1:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_127:Y,4649
LCD_RGB_0/cnt_write_RNO[2]:A,39599
LCD_RGB_0/cnt_write_RNO[2]:B,39564
LCD_RGB_0/cnt_write_RNO[2]:C,37379
LCD_RGB_0/cnt_write_RNO[2]:D,39363
LCD_RGB_0/cnt_write_RNO[2]:Y,37379
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_30:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_30:IPENn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_9:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_9:IPENn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_15:EN,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[11]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[11]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[11]:CLK,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[11]:D,7318
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[11]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[11]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[11]:Q,8867
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[11]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg[11]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_9_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_9_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_9_set:CLK,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_9_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_9_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_9_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_9_set:Q,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_9_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_9_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_166:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_166:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_166:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_166:Y,4649
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI0JH25:A,2843
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI0JH25:B,3315
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI0JH25:C,3274
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI0JH25:D,3243
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI0JH25:Y,2843
reg_apb_wrp_0/reg16x8_0/un1_data_out8_101_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_101_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_101_set:CLK,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_101_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_101_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_101_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_101_set:Q,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_101_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_101_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_66_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_66_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_66_set:CLK,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_66_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_66_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_66_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_66_set:Q,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_66_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_66_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15_set_RNI42VO:A,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15_set_RNI42VO:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15_set_RNI42VO:C,5018
reg_apb_wrp_0/reg16x8_0/un1_data_out8_15_set_RNI42VO:Y,5018
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_8:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_8:IPENn,
LCD_RGB_0/cnt_word_RNIFAP61[1]:A,35071
LCD_RGB_0/cnt_word_RNIFAP61[1]:B,35029
LCD_RGB_0/cnt_word_RNIFAP61[1]:C,34923
LCD_RGB_0/cnt_word_RNIFAP61[1]:D,34855
LCD_RGB_0/cnt_word_RNIFAP61[1]:Y,34855
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_1:A,37899
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_1:B,37809
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_1:C,37804
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_1:CC,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_1:D,37717
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_1:P,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_1:UB,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_wmux_1:Y,37717
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPB,
LCD_RGB_0/data_reg_2_8_0__m70_1:A,34917
LCD_RGB_0/data_reg_2_8_0__m70_1:B,34869
LCD_RGB_0/data_reg_2_8_0__m70_1:C,33946
LCD_RGB_0/data_reg_2_8_0__m70_1:D,33806
LCD_RGB_0/data_reg_2_8_0__m70_1:Y,33806
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_3:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_3:IPC,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_14:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_14:C,33059
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_14:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_14:IPC,33059
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_ADDR[0],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_ADDR[1],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_ADDR[2],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_ADDR[3],5694
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_ADDR[4],5310
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_ADDR[5],5489
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_ADDR[6],5401
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_ADDR[7],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_ADDR[8],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_ADDR[9],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_ADDR_EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_BLK[0],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_BLK[1],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_DOUT[0],6801
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_DOUT[1],6867
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_DOUT[2],6890
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_DOUT[3],5637
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_DOUT[4],5686
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_DOUT[5],6856
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_DOUT[6],6836
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_DOUT[7],6947
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_DOUT_CLK,5637
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_DOUT_EN,4646
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_WIDTH[0],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_WIDTH[1],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:A_WIDTH[2],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_ADDR[0],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_ADDR[1],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_ADDR[2],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_ADDR[3],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_ADDR[4],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_ADDR[5],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_ADDR[6],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_ADDR[7],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_ADDR[8],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_ADDR[9],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_ADDR_EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_BLK[0],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_BLK[1],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_DOUT_EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_WIDTH[0],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_WIDTH[1],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:B_WIDTH[2],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_ADDR[0],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_ADDR[1],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_ADDR[2],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_ADDR[3],7404
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_ADDR[4],7020
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_ADDR[5],7311
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_ADDR[6],7134
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_ADDR[7],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_ADDR[8],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_ADDR[9],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_ARST_N,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_BLK[0],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_BLK[1],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_CLK,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[0],7345
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[10],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[11],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[12],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[13],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[14],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[15],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[16],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[17],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[1],7198
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[2],7208
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[3],7164
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[4],7421
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[5],7349
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[6],7353
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[7],7162
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[8],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_DIN[9],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_WEN,4478
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_WIDTH[0],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_WIDTH[1],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:C_WIDTH[2],
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/INST_RAM64x18_IP:SII_LOCK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_23:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_23:IPENn,
LCD_RGB_0/un1_cnt_word13_2:A,36402
LCD_RGB_0/un1_cnt_word13_2:B,35793
LCD_RGB_0/un1_cnt_word13_2:C,37556
LCD_RGB_0/un1_cnt_word13_2:D,37397
LCD_RGB_0/un1_cnt_word13_2:Y,35793
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_91_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_91_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_91_set:CLK,5223
reg_apb_wrp_0/reg16x8_0/un1_data_out8_91_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_91_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_91_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_91_set:Q,5223
reg_apb_wrp_0/reg16x8_0/un1_data_out8_91_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_91_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_50:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_50:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_50:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_50:Y,4649
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[4]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[4]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[4]:CLK,4932
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[4]:D,7129
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[4]:EN,2258
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[4]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[4]:Q,4932
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[4]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[4]:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[59]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[59]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[59]:CLK,5212
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[59]:D,7514
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[59]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[59]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[59]:Q,5212
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[59]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[59]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_245_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_245_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_245_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_245_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_245_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_245_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_245_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_245_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_245_rs:SLn,
LCD_RGB_0/un1_y_cnt_22_0_a2_3_1:A,34731
LCD_RGB_0/un1_y_cnt_22_0_a2_3_1:B,34709
LCD_RGB_0/un1_y_cnt_22_0_a2_3_1:C,34612
LCD_RGB_0/un1_y_cnt_22_0_a2_3_1:Y,34612
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148_rs:SLn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[12]:A,6974
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[12]:B,6897
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[12]:C,3243
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[12]:D,4861
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[12]:Y,3243
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_3:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_11:B,40489
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_11:C,40601
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_11:IPB,40489
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_11:IPC,40601
CoreAPB3_0/iPSELS_0_a2_0[2]:A,2258
CoreAPB3_0/iPSELS_0_a2_0[2]:B,2546
CoreAPB3_0/iPSELS_0_a2_0[2]:Y,2258
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_21:EN,37303
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_21:IPENn,37303
corepwm_0/genblk6_corepwm_pwm_gen/m21:A,2813
corepwm_0/genblk6_corepwm_pwm_gen/m21:B,3310
corepwm_0/genblk6_corepwm_pwm_gen/m21:C,3202
corepwm_0/genblk6_corepwm_pwm_gen/m21:D,3226
corepwm_0/genblk6_corepwm_pwm_gen/m21:Y,2813
reg_apb_wrp_0/reg16x8_0/data_out_RNO[1]:A,3783
reg_apb_wrp_0/reg16x8_0/data_out_RNO[1]:B,3690
reg_apb_wrp_0/reg16x8_0/data_out_RNO[1]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_RNO[1]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_RNO[1]:Y,2504
reg_apb_wrp_0/reg16x8_0/data_out[1]:ADn,
reg_apb_wrp_0/reg16x8_0/data_out[1]:ALn,
reg_apb_wrp_0/reg16x8_0/data_out[1]:CLK,7008
reg_apb_wrp_0/reg16x8_0/data_out[1]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out[1]:EN,4637
reg_apb_wrp_0/reg16x8_0/data_out[1]:LAT,
reg_apb_wrp_0/reg16x8_0/data_out[1]:Q,7008
reg_apb_wrp_0/reg16x8_0/data_out[1]:SD,
reg_apb_wrp_0/reg16x8_0/data_out[1]:SLn,
LCD_RGB_0/data_reg_2_8_0__m70_2_0:A,35767
LCD_RGB_0/data_reg_2_8_0__m70_2_0:B,35719
LCD_RGB_0/data_reg_2_8_0__m70_2_0:C,33564
LCD_RGB_0/data_reg_2_8_0__m70_2_0:D,34705
LCD_RGB_0/data_reg_2_8_0__m70_2_0:Y,33564
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_18:EN,
PWMctr_0/CNT_RNO[0]:A,7958
PWMctr_0/CNT_RNO[0]:Y,7958
LCD_RGB_0/un1_cnt_word12_1_0:A,36840
LCD_RGB_0/un1_cnt_word12_1_0:B,35667
LCD_RGB_0/un1_cnt_word12_1_0:C,36730
LCD_RGB_0/un1_cnt_word12_1_0:D,36622
LCD_RGB_0/un1_cnt_word12_1_0:Y,35667
reg_apb_wrp_0/reg16x8_0/un1_data_out8_185:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_185:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_185:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_185:Y,4604
reg_apb_wrp_0/reg16x8_0/mem_0_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_0_[2]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_0_[2]:CLK,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_0_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_0_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_0_[2]:Q,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_0_[2]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_73_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_73_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_73_set:CLK,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_73_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_73_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_73_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_73_set:Q,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_73_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_73_set:SLn,
PWMctr_0/un4_timer_1_cry_10:B,6858
PWMctr_0/un4_timer_1_cry_10:CC,6094
PWMctr_0/un4_timer_1_cry_10:P,
PWMctr_0/un4_timer_1_cry_10:S,6094
PWMctr_0/un4_timer_1_cry_10:UB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_1:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_1:IPC,
reg_apb_wrp_0/reg16x8_0/mem_2__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_2__1_sqmuxa_0_a2:B,4652
reg_apb_wrp_0/reg16x8_0/mem_2__1_sqmuxa_0_a2:Y,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_207:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_207:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_207:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_207:Y,4649
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_23:B,
reg_apb_demo_0/wr_enable:A,5577
reg_apb_demo_0/wr_enable:B,3686
reg_apb_demo_0/wr_enable:C,5407
reg_apb_demo_0/wr_enable:Y,3686
reg_apb_wrp_0/reg16x8_0/un1_data_out8_140:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_140:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_140:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_140:Y,4604
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_9:A,6108
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_9:B,5989
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_9:C,5946
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_9:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_9:D,5834
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_9:P,5834
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_9:UB,
LCD_RGB_0/cnt_init[2]:ADn,
LCD_RGB_0/cnt_init[2]:ALn,
LCD_RGB_0/cnt_init[2]:CLK,35688
LCD_RGB_0/cnt_init[2]:D,39573
LCD_RGB_0/cnt_init[2]:EN,38502
LCD_RGB_0/cnt_init[2]:LAT,
LCD_RGB_0/cnt_init[2]:Q,35688
LCD_RGB_0/cnt_init[2]:SD,
LCD_RGB_0/cnt_init[2]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_238_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_238_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_238_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_238_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_238_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_238_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_238_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_238_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_238_rs:SLn,
LCD_RGB_0/un1_lcd_cs_out_4lto4:A,34717
LCD_RGB_0/un1_lcd_cs_out_4lto4:B,34640
LCD_RGB_0/un1_lcd_cs_out_4lto4:C,34595
LCD_RGB_0/un1_lcd_cs_out_4lto4:D,33596
LCD_RGB_0/un1_lcd_cs_out_4lto4:Y,33596
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48_set_RNIGQ08:A,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48_set_RNIGQ08:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48_set_RNIGQ08:C,5960
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48_set_RNIGQ08:Y,5960
corepwm_0/genblk6_corepwm_pwm_gen/N_35_0_i:A,5213
corepwm_0/genblk6_corepwm_pwm_gen/N_35_0_i:B,5119
corepwm_0/genblk6_corepwm_pwm_gen/N_35_0_i:Y,5119
PWMctr_0/un1_h_time_cry_12:B,
PWMctr_0/un1_h_time_cry_12:CC,
PWMctr_0/un1_h_time_cry_12:P,
PWMctr_0/un1_h_time_cry_12:S,
PWMctr_0/un1_h_time_cry_12:UB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_27:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_114_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_114_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_114_set:CLK,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_114_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_114_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_114_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_114_set:Q,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_114_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_114_set:SLn,
PWMctr_0/un1_h_time_cry_8:B,4597
PWMctr_0/un1_h_time_cry_8:CC,4624
PWMctr_0/un1_h_time_cry_8:P,4597
PWMctr_0/un1_h_time_cry_8:S,4624
PWMctr_0/un1_h_time_cry_8:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_161_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_161_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_161_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_161_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_161_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_161_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_161_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_161_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_161_rs:SLn,
LCD_RGB_0/data_reg_24_bm[3]:A,37731
LCD_RGB_0/data_reg_24_bm[3]:B,35327
LCD_RGB_0/data_reg_24_bm[3]:C,34338
LCD_RGB_0/data_reg_24_bm[3]:Y,34338
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_23:B,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_8:A,6040
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_8:B,5997
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_8:C,5915
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_8:D,5814
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_8:Y,5814
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_20:B,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_20:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_20:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_20:IPC,
reg_apb_wrp_0/reg16x8_0/mem_2__RNIAMVL[5]:A,6205
reg_apb_wrp_0/reg16x8_0/mem_2__RNIAMVL[5]:B,
reg_apb_wrp_0/reg16x8_0/mem_2__RNIAMVL[5]:C,6077
reg_apb_wrp_0/reg16x8_0/mem_2__RNIAMVL[5]:Y,6077
reg_apb_wrp_0/reg16x8_0/un1_data_out8_234:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_234:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_234:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_234:Y,4649
FCCC_0/CCC_INST/IP_INTERFACE_1:A,
FCCC_0/CCC_INST/IP_INTERFACE_1:B,
FCCC_0/CCC_INST/IP_INTERFACE_1:C,
FCCC_0/CCC_INST/IP_INTERFACE_1:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_1:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_79:Y,4610
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_3:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63_set_RNIUGGL:A,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63_set_RNIUGGL:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63_set_RNIUGGL:C,4881
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63_set_RNIUGGL:Y,4881
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_5:A,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_5:B,5080
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_5:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_5:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_5:UB,5080
corepwm_0/genblk3_corepwm_reg_if/sync_update:ADn,
corepwm_0/genblk3_corepwm_reg_if/sync_update:ALn,
corepwm_0/genblk3_corepwm_reg_if/sync_update:CLK,5001
corepwm_0/genblk3_corepwm_reg_if/sync_update:D,7228
corepwm_0/genblk3_corepwm_reg_if/sync_update:EN,3296
corepwm_0/genblk3_corepwm_reg_if/sync_update:LAT,
corepwm_0/genblk3_corepwm_reg_if/sync_update:Q,5001
corepwm_0/genblk3_corepwm_reg_if/sync_update:SD,
corepwm_0/genblk3_corepwm_reg_if/sync_update:SLn,
LCD_RGB_0/data_reg_20_3[2]:A,34472
LCD_RGB_0/data_reg_20_3[2]:B,33475
LCD_RGB_0/data_reg_20_3[2]:C,33566
LCD_RGB_0/data_reg_20_3[2]:Y,33475
reg_apb_wrp_0/reg16x8_0/un1_data_out8_103:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_103:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_103:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_103:Y,4649
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_125_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_125_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_125_set:CLK,5103
reg_apb_wrp_0/reg16x8_0/un1_data_out8_125_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_125_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_125_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_125_set:Q,5103
reg_apb_wrp_0/reg16x8_0/un1_data_out8_125_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_125_set:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_14:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195_rs_RNIIQQ11:A,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195_rs_RNIIQQ11:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195_rs_RNIIQQ11:C,4873
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195_rs_RNIIQQ11:Y,4873
reg_apb_wrp_0/reg16x8_0/un1_data_out8_121:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_121:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_121:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_121:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_32:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_32:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_32:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_32:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_110:Y,4610
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_1_0[1]:A,2291
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_1_0[1]:B,3393
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_1_0[1]:C,3074
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_1_0[1]:Y,2291
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_34:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_34:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_34:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_34:IPC,
corepwm_0/genblk3_corepwm_reg_if/period_reg[1]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[1]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[1]:CLK,4268
corepwm_0/genblk3_corepwm_reg_if/period_reg[1]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[1]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[1]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[1]:Q,4268
corepwm_0/genblk3_corepwm_reg_if/period_reg[1]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[1]:SLn,
lcd_cs_out_obuf/U0/U_IOPAD:D,
lcd_cs_out_obuf/U0/U_IOPAD:E,
lcd_cs_out_obuf/U0/U_IOPAD:PAD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[14]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[14]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[14]:CLK,4853
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[14]:D,4898
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[14]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[14]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[14]:Q,4853
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[14]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[14]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_10__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_10__1_sqmuxa_0_a2:B,4652
reg_apb_wrp_0/reg16x8_0/mem_10__1_sqmuxa_0_a2:Y,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_87:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_87:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_87:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_87:Y,4610
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPB,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[0]:A,4969
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[0]:B,4926
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[0]:C,2729
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[0]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[0]:Y,2582
reg_apb_wrp_0/reg16x8_0/mem_7__RNIQQ531[1]:A,6088
reg_apb_wrp_0/reg16x8_0/mem_7__RNIQQ531[1]:B,
reg_apb_wrp_0/reg16x8_0/mem_7__RNIQQ531[1]:C,5960
reg_apb_wrp_0/reg16x8_0/mem_7__RNIQQ531[1]:Y,5960
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_10:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_10:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_75:Y,4610
LCD_RGB_0/num_delay[8]:ADn,
LCD_RGB_0/num_delay[8]:ALn,
LCD_RGB_0/num_delay[8]:CLK,35000
LCD_RGB_0/num_delay[8]:D,37291
LCD_RGB_0/num_delay[8]:EN,36365
LCD_RGB_0/num_delay[8]:LAT,
LCD_RGB_0/num_delay[8]:Q,35000
LCD_RGB_0/num_delay[8]:SD,
LCD_RGB_0/num_delay[8]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_99_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_99_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_99_set:CLK,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_99_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_99_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_99_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_99_set:Q,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_99_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_99_set:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_9:EN,4646
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_9:IPENn,4646
reg_apb_wrp_0/reg16x8_0/un1_data_out8_13:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_13:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_13:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_13:Y,4610
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_8:A,6040
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_8:B,5997
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_8:C,5915
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_8:D,5814
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_8:Y,5814
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7:Y,4610
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[38]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[38]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[38]:CLK,5937
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[38]:D,7248
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[38]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[38]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[38]:Q,5937
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[38]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[38]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_48:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_95_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_95_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_95_set:CLK,5174
reg_apb_wrp_0/reg16x8_0/un1_data_out8_95_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_95_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_95_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_95_set:Q,5174
reg_apb_wrp_0/reg16x8_0/un1_data_out8_95_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_95_set:SLn,
reg_apb_wrp_0/reg16x8_0/mem_11__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_11__1_sqmuxa_0_a2:B,4652
reg_apb_wrp_0/reg16x8_0/mem_11__1_sqmuxa_0_a2:Y,3546
LCD_RGB_0/un1_x_cnt_24_cry_6:B,38179
LCD_RGB_0/un1_x_cnt_24_cry_6:CC,36609
LCD_RGB_0/un1_x_cnt_24_cry_6:P,38179
LCD_RGB_0/un1_x_cnt_24_cry_6:S,36609
LCD_RGB_0/un1_x_cnt_24_cry_6:UB,
LCD_RGB_0/data_reg45_1:A,35382
LCD_RGB_0/data_reg45_1:B,35278
LCD_RGB_0/data_reg45_1:C,35227
LCD_RGB_0/data_reg45_1:D,33181
LCD_RGB_0/data_reg45_1:Y,33181
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_33:A,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_33:B,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_33:C,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_33:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_33:D,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_33:P,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_33:UB,
PWM_obuf[2]/U0/U_IOENFF:A,
PWM_obuf[2]/U0/U_IOENFF:Y,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_128:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_128:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_128:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_128:Y,4649
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_45:A,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_45:B,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_45:C,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_45:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_45:D,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_45:P,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_45:UB,
LCD_RGB_0/data_reg_1_0_0_a2:A,37506
LCD_RGB_0/data_reg_1_0_0_a2:B,37463
LCD_RGB_0/data_reg_1_0_0_a2:C,37414
LCD_RGB_0/data_reg_1_0_0_a2:Y,37414
LCD_RGB_0/un1_lcd_cs_out_16lto6_0:A,34476
LCD_RGB_0/un1_lcd_cs_out_16lto6_0:B,34393
LCD_RGB_0/un1_lcd_cs_out_16lto6_0:C,34354
LCD_RGB_0/un1_lcd_cs_out_16lto6_0:Y,34354
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPB,
LCD_RGB_0/state_ns_0_0[5]:A,37750
LCD_RGB_0/state_ns_0_0[5]:B,36770
LCD_RGB_0/state_ns_0_0[5]:C,38680
LCD_RGB_0/state_ns_0_0[5]:D,37599
LCD_RGB_0/state_ns_0_0[5]:Y,36770
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_2:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_2:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255:Y,4649
LCD_RGB_0/data_reg_2_8_0__m25_1_1:A,34475
LCD_RGB_0/data_reg_2_8_0__m25_1_1:B,34427
LCD_RGB_0/data_reg_2_8_0__m25_1_1:C,34404
LCD_RGB_0/data_reg_2_8_0__m25_1_1:D,34297
LCD_RGB_0/data_reg_2_8_0__m25_1_1:Y,34297
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_25:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_25:IPC,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_69:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_69:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_69:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_69:Y,4610
LCD_RGB_0/state_ns_0[3]:A,36373
LCD_RGB_0/state_ns_0[3]:B,38536
LCD_RGB_0/state_ns_0[3]:C,36505
LCD_RGB_0/state_ns_0[3]:Y,36373
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPB,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[13]:A,6955
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[13]:B,6871
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[13]:C,3198
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[13]:D,4825
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[13]:Y,3198
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_11:B,7020
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_11:C,7404
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_11:IPB,7020
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_11:IPC,7404
LCD_RGB_0/un1_lcd_cs_out_36:A,35400
LCD_RGB_0/un1_lcd_cs_out_36:B,34362
LCD_RGB_0/un1_lcd_cs_out_36:C,33268
LCD_RGB_0/un1_lcd_cs_out_36:D,33106
LCD_RGB_0/un1_lcd_cs_out_36:Y,33106
reg_apb_wrp_0/reg16x8_0/un1_data_out8_57_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_57_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_57_set:CLK,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_57_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_57_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_57_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_57_set:Q,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_57_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_57_set:SLn,
FPGA_SoC_MSS_0/MMUART_1_TXD_PAD/U_IOPAD:D,
FPGA_SoC_MSS_0/MMUART_1_TXD_PAD/U_IOPAD:E,
FPGA_SoC_MSS_0/MMUART_1_TXD_PAD/U_IOPAD:PAD,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos[0]:ADn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos[0]:ALn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos[0]:CLK,5951
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos[0]:D,6292
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos[0]:EN,2878
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos[0]:LAT,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos[0]:Q,5951
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos[0]:SD,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_edge_pos[0]:SLn,
LCD_RGB_0/data_reg_24_ns[2]:A,38535
LCD_RGB_0/data_reg_24_ns[2]:B,35233
LCD_RGB_0/data_reg_24_ns[2]:C,33475
LCD_RGB_0/data_reg_24_ns[2]:Y,33475
PWM_obuf[2]/U0/U_IOOUTFF:A,
PWM_obuf[2]/U0/U_IOOUTFF:Y,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1_RNO:A,37303
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1_RNO:B,37495
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1_RNO:Y,37303
LCD_RGB_0/data_reg_2_8_0__m13:A,34550
LCD_RGB_0/data_reg_2_8_0__m13:B,34486
LCD_RGB_0/data_reg_2_8_0__m13:Y,34486
PWMctr_0/timer[17]:ADn,
PWMctr_0/timer[17]:ALn,
PWMctr_0/timer[17]:CLK,5000
PWMctr_0/timer[17]:D,6890
PWMctr_0/timer[17]:EN,
PWMctr_0/timer[17]:LAT,
PWMctr_0/timer[17]:Q,5000
PWMctr_0/timer[17]:SD,
PWMctr_0/timer[17]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_7_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_7_[5]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_7_[5]:CLK,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_7_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_7_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_7_[5]:Q,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_7_[5]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_2__RNI6AGC[4]:A,6205
reg_apb_wrp_0/reg16x8_0/mem_2__RNI6AGC[4]:B,
reg_apb_wrp_0/reg16x8_0/mem_2__RNI6AGC[4]:C,6077
reg_apb_wrp_0/reg16x8_0/mem_2__RNI6AGC[4]:Y,6077
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[10]:B,5651
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[10]:C,7676
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[10]:CC,4843
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[10]:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[10]:S,4843
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[10]:UB,
reg_apb_wrp_0/reg16x8_0/mem_0__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_0__1_sqmuxa_0_a2:B,4607
reg_apb_wrp_0/reg16x8_0/mem_0__1_sqmuxa_0_a2:Y,3546
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_9:A,5257
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_9:B,5094
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_9:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_9:P,5144
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_9:UB,5094
reg_apb_wrp_0/reg16x8_0/data_out[2]:ADn,
reg_apb_wrp_0/reg16x8_0/data_out[2]:ALn,
reg_apb_wrp_0/reg16x8_0/data_out[2]:CLK,7030
reg_apb_wrp_0/reg16x8_0/data_out[2]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out[2]:EN,4637
reg_apb_wrp_0/reg16x8_0/data_out[2]:LAT,
reg_apb_wrp_0/reg16x8_0/data_out[2]:Q,7030
reg_apb_wrp_0/reg16x8_0/data_out[2]:SD,
reg_apb_wrp_0/reg16x8_0/data_out[2]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_27:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_38_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_38_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_38_set:CLK,6210
reg_apb_wrp_0/reg16x8_0/un1_data_out8_38_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_38_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_38_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_38_set:Q,6210
reg_apb_wrp_0/reg16x8_0/un1_data_out8_38_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_38_set:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[12]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[12]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[12]:CLK,6120
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[12]:D,7318
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[12]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[12]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[12]:Q,6120
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[12]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[12]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65:Y,4610
LCD_RGB_0/state_ns_0_a2_0[4]:A,38621
LCD_RGB_0/state_ns_0_a2_0[4]:B,38479
LCD_RGB_0/state_ns_0_a2_0[4]:C,35264
LCD_RGB_0/state_ns_0_a2_0[4]:Y,35264
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_6:Y,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_201_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_201_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_201_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_201_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_201_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_201_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_201_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_201_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_201_rs:SLn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[3]:A,2157
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[3]:B,1534
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[3]:C,3796
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[3]:D,2963
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif[3]:Y,1534
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_15:B,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_15:C,7164
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_15:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_15:IPC,7164
LCD_RGB_0/un1_lcd_cs_out_36_RNITN8P2:A,35544
LCD_RGB_0/un1_lcd_cs_out_36_RNITN8P2:B,33298
LCD_RGB_0/un1_lcd_cs_out_36_RNITN8P2:C,33234
LCD_RGB_0/un1_lcd_cs_out_36_RNITN8P2:D,33038
LCD_RGB_0/un1_lcd_cs_out_36_RNITN8P2:Y,33038
LCD_RGB_0/state_ns_a2[5]:A,35824
LCD_RGB_0/state_ns_a2[5]:B,35506
LCD_RGB_0/state_ns_a2[5]:C,36680
LCD_RGB_0/state_ns_a2[5]:Y,35506
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_24:C,33999
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_24:IPC,33999
LCD_RGB_0/data_reg[3]:ADn,
LCD_RGB_0/data_reg[3]:ALn,
LCD_RGB_0/data_reg[3]:CLK,37633
LCD_RGB_0/data_reg[3]:D,34338
LCD_RGB_0/data_reg[3]:EN,37142
LCD_RGB_0/data_reg[3]:LAT,
LCD_RGB_0/data_reg[3]:Q,37633
LCD_RGB_0/data_reg[3]:SD,
LCD_RGB_0/data_reg[3]:SLn,
LCD_RGB_0/data_reg_20_5_ns[7]:A,38724
LCD_RGB_0/data_reg_20_5_ns[7]:B,35371
LCD_RGB_0/data_reg_20_5_ns[7]:C,34453
LCD_RGB_0/data_reg_20_5_ns[7]:D,33530
LCD_RGB_0/data_reg_20_5_ns[7]:Y,33530
reg_apb_wrp_0/reg16x8_0/mem_15__RNIPFOP[0]:A,5009
reg_apb_wrp_0/reg16x8_0/mem_15__RNIPFOP[0]:B,
reg_apb_wrp_0/reg16x8_0/mem_15__RNIPFOP[0]:C,4881
reg_apb_wrp_0/reg16x8_0/mem_15__RNIPFOP[0]:Y,4881
reg_apb_wrp_0/reg16x8_0/mem_2_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_2_[0]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_2_[0]:CLK,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_2_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_2_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_2_[0]:Q,6077
reg_apb_wrp_0/reg16x8_0/mem_2_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_2_[0]:SLn,
LCD_RGB_0/cnt_cry[3]:B,36458
LCD_RGB_0/cnt_cry[3]:C,39240
LCD_RGB_0/cnt_cry[3]:CC,36825
LCD_RGB_0/cnt_cry[3]:P,
LCD_RGB_0/cnt_cry[3]:S,36458
LCD_RGB_0/cnt_cry[3]:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_12_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_12_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_12_set:CLK,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_12_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_12_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_12_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_12_set:Q,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_12_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_12_set:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_4:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_4:IPENn,
LCD_RGB_0/un1_y_cnt_3lto7_1_RNINSJV1:A,35582
LCD_RGB_0/un1_y_cnt_3lto7_1_RNINSJV1:B,35625
LCD_RGB_0/un1_y_cnt_3lto7_1_RNINSJV1:C,33596
LCD_RGB_0/un1_y_cnt_3lto7_1_RNINSJV1:D,33578
LCD_RGB_0/un1_y_cnt_3lto7_1_RNINSJV1:Y,33578
LCD_RGB_0/un1_lcd_cs_out_7lto6_i_o2:A,33622
LCD_RGB_0/un1_lcd_cs_out_7lto6_i_o2:B,33574
LCD_RGB_0/un1_lcd_cs_out_7lto6_i_o2:Y,33574
FPGA_SoC_MSS_0/I2C_1_SCL_PAD/U_IOPAD:D,
FPGA_SoC_MSS_0/I2C_1_SCL_PAD/U_IOPAD:E,
FPGA_SoC_MSS_0/I2C_1_SCL_PAD/U_IOPAD:PAD,
FPGA_SoC_MSS_0/I2C_1_SCL_PAD/U_IOPAD:Y,
LCD_RGB_0/data_reg_24_am[2]:A,37582
LCD_RGB_0/data_reg_24_am[2]:B,37572
LCD_RGB_0/data_reg_24_am[2]:C,36500
LCD_RGB_0/data_reg_24_am[2]:D,35233
LCD_RGB_0/data_reg_24_am[2]:Y,35233
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_33:A,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_33:B,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_33:C,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_33:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_33:D,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_33:P,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_un1_period_cnt_1_1_I_33:UB,
LCD_RGB_0/cnt_delay_RNI3QKT3[8]:B,35905
LCD_RGB_0/cnt_delay_RNI3QKT3[8]:C,38827
LCD_RGB_0/cnt_delay_RNI3QKT3[8]:CC,35933
LCD_RGB_0/cnt_delay_RNI3QKT3[8]:P,35905
LCD_RGB_0/cnt_delay_RNI3QKT3[8]:S,35933
LCD_RGB_0/cnt_delay_RNI3QKT3[8]:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_235_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_235_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_235_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_235_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_235_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_235_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_235_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_235_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_235_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_138_rs:SLn,
LCD_RGB_0/un1_cnt_delay_cry_8:A,35000
LCD_RGB_0/un1_cnt_delay_cry_8:B,34906
LCD_RGB_0/un1_cnt_delay_cry_8:CC,
LCD_RGB_0/un1_cnt_delay_cry_8:P,34951
LCD_RGB_0/un1_cnt_delay_cry_8:UB,34906
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:IPA,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_21:A,6723
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_21:B,6625
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_21:C,6563
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_21:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_21:D,6459
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_21:P,6459
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_21:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_51_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_51_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_51_set:CLK,5103
reg_apb_wrp_0/reg16x8_0/un1_data_out8_51_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_51_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_51_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_51_set:Q,5103
reg_apb_wrp_0/reg16x8_0/un1_data_out8_51_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_51_set:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_6:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_6:IPENn,
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg_1_sqmuxa:A,6231
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg_1_sqmuxa:B,6008
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg_1_sqmuxa:C,5176
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg_1_sqmuxa:D,3049
corepwm_0/genblk3_corepwm_reg_if/psh_period_reg_1_sqmuxa:Y,3049
LCD_RGB_0/data_reg_2_sqmuxa_1:A,35808
LCD_RGB_0/data_reg_2_sqmuxa_1:B,
LCD_RGB_0/data_reg_2_sqmuxa_1:C,35777
LCD_RGB_0/data_reg_2_sqmuxa_1:Y,35777
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_35:B,40476
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_35:C,40430
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_35:IPB,40476
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_35:IPC,40430
LCD_RGB_0/un1_cnt_delay_cry_15:A,
LCD_RGB_0/un1_cnt_delay_cry_15:B,35048
LCD_RGB_0/un1_cnt_delay_cry_15:CC,
LCD_RGB_0/un1_cnt_delay_cry_15:P,
LCD_RGB_0/un1_cnt_delay_cry_15:UB,35048
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_33:B,33683
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_33:C,33649
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_33:IPB,33683
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_33:IPC,33649
LCD_RGB_0/cnt_write_n0_i_a2:A,37507
LCD_RGB_0/cnt_write_n0_i_a2:B,39531
LCD_RGB_0/cnt_write_n0_i_a2:Y,37507
LCD_RGB_0/state_back[0]:ADn,
LCD_RGB_0/state_back[0]:ALn,
LCD_RGB_0/state_back[0]:CLK,36688
LCD_RGB_0/state_back[0]:D,39527
LCD_RGB_0/state_back[0]:EN,36365
LCD_RGB_0/state_back[0]:LAT,
LCD_RGB_0/state_back[0]:Q,36688
LCD_RGB_0/state_back[0]:SD,
LCD_RGB_0/state_back[0]:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[0]:A,5046
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[0]:B,5003
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[0]:C,2806
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[0]:D,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[0]:Y,2659
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI6PH25:A,2840
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI6PH25:B,3337
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI6PH25:C,3271
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI6PH25:D,3253
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI6PH25:Y,2840
LCD_RGB_0/un1_x_cnt36_6:A,34799
LCD_RGB_0/un1_x_cnt36_6:B,36631
LCD_RGB_0/un1_x_cnt36_6:Y,34799
reg_apb_wrp_0/reg16x8_0/un1_data_out8_160_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_160_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_160_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_160_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_160_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_160_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_160_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_160_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_160_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_172:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_172:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_172:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_172:Y,4649
PWMctr_0/h_time[11]:ADn,
PWMctr_0/h_time[11]:ALn,
PWMctr_0/h_time[11]:CLK,5037
PWMctr_0/h_time[11]:D,5126
PWMctr_0/h_time[11]:EN,3717
PWMctr_0/h_time[11]:LAT,
PWMctr_0/h_time[11]:Q,5037
PWMctr_0/h_time[11]:SD,
PWMctr_0/h_time[11]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_16:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_16:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_16:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_16:IPC,
PWMctr_0/timer[19]:ADn,
PWMctr_0/timer[19]:ALn,
PWMctr_0/timer[19]:CLK,5978
PWMctr_0/timer[19]:D,2896
PWMctr_0/timer[19]:EN,
PWMctr_0/timer[19]:LAT,
PWMctr_0/timer[19]:Q,5978
PWMctr_0/timer[19]:SD,
PWMctr_0/timer[19]:SLn,
LCD_RGB_0/data_reg_5_0_i_a3_0[4]:A,36579
LCD_RGB_0/data_reg_5_0_i_a3_0[4]:B,36543
LCD_RGB_0/data_reg_5_0_i_a3_0[4]:Y,36543
reg_apb_wrp_0/reg16x8_0/un1_data_out8_253_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_253_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_253_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_253_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_253_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_253_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_253_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_253_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_253_rs:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:IPA,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_8:A,7117
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_8:B,6987
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_8:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_8:P,7034
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_8:UB,6987
reg_apb_wrp_0/reg16x8_0/mem_7_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_7_[7]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_7_[7]:CLK,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_7_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_7_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_7_[7]:Q,5960
reg_apb_wrp_0/reg16x8_0/mem_7_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_7_[7]:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_2:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_16:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_16:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_16:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_16:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_191_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_36_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_36_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_36_set:CLK,6210
reg_apb_wrp_0/reg16x8_0/un1_data_out8_36_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_36_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_36_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_36_set:Q,6210
reg_apb_wrp_0/reg16x8_0/un1_data_out8_36_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_36_set:SLn,
CoreGPIO_0/PRDATA_o_0_iv_0[0]:A,2089
CoreGPIO_0/PRDATA_o_0_iv_0[0]:B,2158
CoreGPIO_0/PRDATA_o_0_iv_0[0]:C,6000
CoreGPIO_0/PRDATA_o_0_iv_0[0]:D,5910
CoreGPIO_0/PRDATA_o_0_iv_0[0]:Y,2089
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_156_rs:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_21:EN,37303
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_21:IPENn,37303
LCD_RGB_0/cnt_init[4]:ADn,
LCD_RGB_0/cnt_init[4]:ALn,
LCD_RGB_0/cnt_init[4]:CLK,35708
LCD_RGB_0/cnt_init[4]:D,38330
LCD_RGB_0/cnt_init[4]:EN,38502
LCD_RGB_0/cnt_init[4]:LAT,
LCD_RGB_0/cnt_init[4]:Q,35708
LCD_RGB_0/cnt_init[4]:SD,
LCD_RGB_0/cnt_init[4]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_14__RNI7A3Q[5]:A,5097
reg_apb_wrp_0/reg16x8_0/mem_14__RNI7A3Q[5]:B,
reg_apb_wrp_0/reg16x8_0/mem_14__RNI7A3Q[5]:C,4969
reg_apb_wrp_0/reg16x8_0/mem_14__RNI7A3Q[5]:Y,4969
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255_rs_RNISCAF:A,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255_rs_RNISCAF:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255_rs_RNISCAF:C,4881
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255_rs_RNISCAF:Y,4881
LCD_RGB_0/data_reg_2_8_0__m58:A,35663
LCD_RGB_0/data_reg_2_8_0__m58:B,35628
LCD_RGB_0/data_reg_2_8_0__m58:C,35592
LCD_RGB_0/data_reg_2_8_0__m58:D,35483
LCD_RGB_0/data_reg_2_8_0__m58:Y,35483
PWMctr_0/h_time_4_cry_12:A,7841
PWMctr_0/h_time_4_cry_12:B,5202
PWMctr_0/h_time_4_cry_12:CC,5042
PWMctr_0/h_time_4_cry_12:P,
PWMctr_0/h_time_4_cry_12:S,5042
PWMctr_0/h_time_4_cry_12:UB,5202
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_147:Y,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_199:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_199:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_199:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_199:Y,4604
PWMctr_0/en_:ADn,
PWMctr_0/en_:ALn,
PWMctr_0/en_:CLK,7933
PWMctr_0/en_:D,
PWMctr_0/en_:EN,
PWMctr_0/en_:LAT,
PWMctr_0/en_:Q,7933
PWMctr_0/en_:SD,
PWMctr_0/en_:SLn,
LCD_RGB_0/un1_num_delay_0_sqmuxa_0:A,36652
LCD_RGB_0/un1_num_delay_0_sqmuxa_0:B,36609
LCD_RGB_0/un1_num_delay_0_sqmuxa_0:C,35264
LCD_RGB_0/un1_num_delay_0_sqmuxa_0:D,36407
LCD_RGB_0/un1_num_delay_0_sqmuxa_0:Y,35264
PWMctr_0/un1_h_time_cry_2_CC_1:CC[0],
PWMctr_0/un1_h_time_cry_2_CC_1:CC[1],
PWMctr_0/un1_h_time_cry_2_CC_1:CC[2],4981
PWMctr_0/un1_h_time_cry_2_CC_1:CI,4981
PWMctr_0/un1_h_time_cry_2_CC_1:P[0],5529
PWMctr_0/un1_h_time_cry_2_CC_1:P[10],
PWMctr_0/un1_h_time_cry_2_CC_1:P[11],
PWMctr_0/un1_h_time_cry_2_CC_1:P[1],
PWMctr_0/un1_h_time_cry_2_CC_1:P[2],
PWMctr_0/un1_h_time_cry_2_CC_1:P[3],
PWMctr_0/un1_h_time_cry_2_CC_1:P[4],
PWMctr_0/un1_h_time_cry_2_CC_1:P[5],
PWMctr_0/un1_h_time_cry_2_CC_1:P[6],
PWMctr_0/un1_h_time_cry_2_CC_1:P[7],
PWMctr_0/un1_h_time_cry_2_CC_1:P[8],
PWMctr_0/un1_h_time_cry_2_CC_1:P[9],
PWMctr_0/un1_h_time_cry_2_CC_1:UB[0],
PWMctr_0/un1_h_time_cry_2_CC_1:UB[10],
PWMctr_0/un1_h_time_cry_2_CC_1:UB[11],
PWMctr_0/un1_h_time_cry_2_CC_1:UB[1],
PWMctr_0/un1_h_time_cry_2_CC_1:UB[2],
PWMctr_0/un1_h_time_cry_2_CC_1:UB[3],
PWMctr_0/un1_h_time_cry_2_CC_1:UB[4],
PWMctr_0/un1_h_time_cry_2_CC_1:UB[5],
PWMctr_0/un1_h_time_cry_2_CC_1:UB[6],
PWMctr_0/un1_h_time_cry_2_CC_1:UB[7],
PWMctr_0/un1_h_time_cry_2_CC_1:UB[8],
PWMctr_0/un1_h_time_cry_2_CC_1:UB[9],
reg_apb_wrp_0/reg16x8_0/mem_6__RNI4FVN[0]:A,6210
reg_apb_wrp_0/reg16x8_0/mem_6__RNI4FVN[0]:B,
reg_apb_wrp_0/reg16x8_0/mem_6__RNI4FVN[0]:C,6082
reg_apb_wrp_0/reg16x8_0/mem_6__RNI4FVN[0]:Y,6082
LCD_RGB_0/cnt_write[0]:ADn,
LCD_RGB_0/cnt_write[0]:ALn,
LCD_RGB_0/cnt_write[0]:CLK,37623
LCD_RGB_0/cnt_write[0]:D,37507
LCD_RGB_0/cnt_write[0]:EN,39440
LCD_RGB_0/cnt_write[0]:LAT,
LCD_RGB_0/cnt_write[0]:Q,37623
LCD_RGB_0/cnt_write[0]:SD,
LCD_RGB_0/cnt_write[0]:SLn,
LCD_RGB_0/data_reg_2_8_0__m70_2_1:A,33806
LCD_RGB_0/data_reg_2_8_0__m70_2_1:B,36825
LCD_RGB_0/data_reg_2_8_0__m70_2_1:C,33564
LCD_RGB_0/data_reg_2_8_0__m70_2_1:Y,33564
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPB,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNIF5U8[3]:A,1898
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNIF5U8[3]:B,5809
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNIF5U8[3]:Y,1898
LCD_RGB_0/cnt_delay_RNIOVHO5[13]:B,36470
LCD_RGB_0/cnt_delay_RNIOVHO5[13]:C,39384
LCD_RGB_0/cnt_delay_RNIOVHO5[13]:CC,35776
LCD_RGB_0/cnt_delay_RNIOVHO5[13]:P,
LCD_RGB_0/cnt_delay_RNIOVHO5[13]:S,35776
LCD_RGB_0/cnt_delay_RNIOVHO5[13]:UB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_24:C,33901
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_24:IPC,33901
PWM_obuf[0]/U0/U_IOENFF:A,
PWM_obuf[0]/U0/U_IOENFF:Y,
LCD_RGB_0/cnt_delay[0]:ADn,
LCD_RGB_0/cnt_delay[0]:ALn,
LCD_RGB_0/cnt_delay[0]:CLK,38600
LCD_RGB_0/cnt_delay[0]:D,37272
LCD_RGB_0/cnt_delay[0]:EN,39386
LCD_RGB_0/cnt_delay[0]:LAT,
LCD_RGB_0/cnt_delay[0]:Q,38600
LCD_RGB_0/cnt_delay[0]:SD,
LCD_RGB_0/cnt_delay[0]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230_rs_RNILOQJ:A,5174
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230_rs_RNILOQJ:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230_rs_RNILOQJ:C,5046
reg_apb_wrp_0/reg16x8_0/un1_data_out8_230_rs_RNILOQJ:Y,5046
LCD_RGB_0/data_reg_24_0[7]:A,36663
LCD_RGB_0/data_reg_24_0[7]:B,34598
LCD_RGB_0/data_reg_24_0[7]:C,37582
LCD_RGB_0/data_reg_24_0[7]:Y,34598
reg_apb_wrp_0/reg16x8_0/un1_data_out8_223:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_223:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_223:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_223:Y,4649
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_5:A,5177
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_5:B,5134
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int70_5:Y,5134
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[12]:A,3274
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[12]:B,4107
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[12]:Y,3274
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:A,1637
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:B,2833
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPA,1637
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPB,2833
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[4]:A,5018
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[4]:B,4975
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[4]:C,2733
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[4]:D,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[4]:Y,2676
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:IPB,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[3]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[3]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[3]:CLK,5155
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[3]:D,7164
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[3]:EN,2258
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[3]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[3]:Q,5155
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[3]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[3]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_159:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_159:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_159:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_159:Y,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_59_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_59_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_59_set:CLK,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_59_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_59_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_59_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_59_set:Q,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_59_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_59_set:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_35:B,40476
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_35:C,40430
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_35:IPB,40476
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_35:IPC,40430
LCD_RGB_0/cnt[3]:ADn,
LCD_RGB_0/cnt[3]:ALn,
LCD_RGB_0/cnt[3]:CLK,34495
LCD_RGB_0/cnt[3]:D,36458
LCD_RGB_0/cnt[3]:EN,36447
LCD_RGB_0/cnt[3]:LAT,
LCD_RGB_0/cnt[3]:Q,34495
LCD_RGB_0/cnt[3]:SD,
LCD_RGB_0/cnt[3]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_25:CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_25:IPCLKn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_55_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_55_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_55_set:CLK,5103
reg_apb_wrp_0/reg16x8_0/un1_data_out8_55_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_55_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_55_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_55_set:Q,5103
reg_apb_wrp_0/reg16x8_0/un1_data_out8_55_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_55_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_117:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_117:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_117:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_117:Y,4649
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[1]:A,5046
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[1]:B,5003
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[1]:C,2806
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[1]:D,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[1]:Y,2659
reg_apb_wrp_0/reg16x8_0/mem_3_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_3_[4]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_3_[4]:CLK,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_3_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_3_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_3_[4]:Q,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_3_[4]:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[55]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[55]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[55]:CLK,5095
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[55]:D,7280
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[55]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[55]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[55]:Q,5095
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[55]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[55]:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[7]:A,6077
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[7]:B,6034
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[7]:C,3837
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[7]:D,3690
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[7]:Y,3690
LCD_RGB_0/data_reg46:A,36561
LCD_RGB_0/data_reg46:B,36459
LCD_RGB_0/data_reg46:C,35304
LCD_RGB_0/data_reg46:D,34334
LCD_RGB_0/data_reg46:Y,34334
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_28:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_28:IPC,
LCD_RGB_0/un1_x_cnt_24_cry_3:B,38421
LCD_RGB_0/un1_x_cnt_24_cry_3:CC,36611
LCD_RGB_0/un1_x_cnt_24_cry_3:P,
LCD_RGB_0/un1_x_cnt_24_cry_3:S,36611
LCD_RGB_0/un1_x_cnt_24_cry_3:UB,
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux:A,36776
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux:B,36680
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux:C,35492
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux:CC,
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux:D,35361
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux:P,
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux:UB,
LCD_RGB_0/data_reg_2_8_0__m55_1_0_wmux:Y,35361
reg_apb_wrp_0/reg16x8_0/un1_data_out8_70:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_70:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_70:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_70:Y,4610
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_8:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_8:IPENn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_26:C,40506
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_26:IPC,40506
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_137_rs:SLn,
PWMctr_0/CNT[6]:ADn,
PWMctr_0/CNT[6]:ALn,
PWMctr_0/CNT[6]:CLK,6922
PWMctr_0/CNT[6]:D,6029
PWMctr_0/CNT[6]:EN,
PWMctr_0/CNT[6]:LAT,
PWMctr_0/CNT[6]:Q,6922
PWMctr_0/CNT[6]:SD,
PWMctr_0/CNT[6]:SLn,
LCD_RGB_0/data_reg_20_4[3]:A,37731
LCD_RGB_0/data_reg_20_4[3]:B,37739
LCD_RGB_0/data_reg_20_4[3]:Y,37731
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:IPA,
reg_apb_wrp_0/reg16x8_0/mem_6__RNI0RUI[1]:A,6210
reg_apb_wrp_0/reg16x8_0/mem_6__RNI0RUI[1]:B,
reg_apb_wrp_0/reg16x8_0/mem_6__RNI0RUI[1]:C,6082
reg_apb_wrp_0/reg16x8_0/mem_6__RNI0RUI[1]:Y,6082
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_14:EN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:IPB,
LCD_RGB_0/data_reg_5_0_i[3]:A,37691
LCD_RGB_0/data_reg_5_0_i[3]:B,37505
LCD_RGB_0/data_reg_5_0_i[3]:C,36564
LCD_RGB_0/data_reg_5_0_i[3]:Y,36564
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_4_0[2]:A,3415
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_4_0[2]:B,5155
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_4_0[2]:C,3485
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_4_0[2]:Y,3415
CoreGPIO_0/PRDATA_o_0_iv_0_RNI6H8O[0]:A,2780
CoreGPIO_0/PRDATA_o_0_iv_0_RNI6H8O[0]:B,2089
CoreGPIO_0/PRDATA_o_0_iv_0_RNI6H8O[0]:C,6934
CoreGPIO_0/PRDATA_o_0_iv_0_RNI6H8O[0]:D,2858
CoreGPIO_0/PRDATA_o_0_iv_0_RNI6H8O[0]:Y,2089
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190_rs_RNIBI3N:A,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190_rs_RNIBI3N:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190_rs_RNIBI3N:C,5003
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190_rs_RNIBI3N:Y,5003
reg_apb_wrp_0/reg16x8_0/un1_data_out8_169_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_169_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_169_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_169_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_169_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_169_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_169_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_169_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_169_rs:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPB,
LCD_RGB_0/un1_x_cnt_16:A,33517
LCD_RGB_0/un1_x_cnt_16:B,34436
LCD_RGB_0/un1_x_cnt_16:Y,33517
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7_set:CLK,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7_set:Q,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_7_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_205:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_205:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_205:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_205:Y,4649
reg_apb_wrp_0/reg16x8_0/mem_1_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_1_[5]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_1_[5]:CLK,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_1_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_1_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_1_[5]:Q,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_1_[5]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_11_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_11_[0]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_11_[0]:CLK,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_11_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_11_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_11_[0]:Q,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_11_[0]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_78_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_78_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_78_set:CLK,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_78_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_78_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_78_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_78_set:Q,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_78_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_78_set:SLn,
reg_apb_demo_0/reg_demo_0/led_0_sqmuxa:A,3686
reg_apb_demo_0/reg_demo_0/led_0_sqmuxa:B,4863
reg_apb_demo_0/reg_demo_0/led_0_sqmuxa:Y,3686
LCD_RGB_0/lcd_data_out:ADn,
LCD_RGB_0/lcd_data_out:ALn,
LCD_RGB_0/lcd_data_out:CLK,
LCD_RGB_0/lcd_data_out:D,37633
LCD_RGB_0/lcd_data_out:EN,39337
LCD_RGB_0/lcd_data_out:LAT,
LCD_RGB_0/lcd_data_out:Q,
LCD_RGB_0/lcd_data_out:SD,
LCD_RGB_0/lcd_data_out:SLn,
LCD_RGB_0/data_reg[6]:ADn,
LCD_RGB_0/data_reg[6]:ALn,
LCD_RGB_0/data_reg[6]:CLK,37804
LCD_RGB_0/data_reg[6]:D,33550
LCD_RGB_0/data_reg[6]:EN,37142
LCD_RGB_0/data_reg[6]:LAT,
LCD_RGB_0/data_reg[6]:Q,37804
LCD_RGB_0/data_reg[6]:SD,
LCD_RGB_0/data_reg[6]:SLn,
CoreGPIO_0/INTR_reg_0_sqmuxa:A,5374
CoreGPIO_0/INTR_reg_0_sqmuxa:B,5262
CoreGPIO_0/INTR_reg_0_sqmuxa:C,2695
CoreGPIO_0/INTR_reg_0_sqmuxa:D,3380
CoreGPIO_0/INTR_reg_0_sqmuxa:Y,2695
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_28:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_28:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_164_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_164_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_164_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_164_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_164_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_164_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_164_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_164_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_164_rs:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_6:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_6:IPENn,
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:CC[0],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:CC[1],37134
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:CC[2],37070
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:CC[3],36798
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:CC[4],36730
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:CC[5],36680
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:CC[6],35947
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:CC[7],35834
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:CC[8],35773
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:CI,
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:P[0],36655
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:P[10],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:P[11],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:P[1],36605
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:P[2],35773
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:P[3],35781
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:P[4],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:P[5],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:P[6],36108
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:P[7],36189
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:P[8],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:P[9],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:UB[0],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:UB[10],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:UB[11],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:UB[1],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:UB[2],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:UB[3],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:UB[4],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:UB[5],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:UB[6],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:UB[7],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:UB[8],
LCD_RGB_0/y_cnt_cry_cy[0]_CC_0:UB[9],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:IPA,
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_2__2_i_a2[6]:A,4297
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_2__2_i_a2[6]:B,4256
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_2__2_i_a2[6]:C,4014
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_2__2_i_a2[6]:D,3837
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_2__2_i_a2[6]:Y,3837
LCD_RGB_0/y_cnt_RNIG0EL[0]:A,33228
LCD_RGB_0/y_cnt_RNIG0EL[0]:B,33148
LCD_RGB_0/y_cnt_RNIG0EL[0]:C,33106
LCD_RGB_0/y_cnt_RNIG0EL[0]:Y,33106
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_1:CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_1:IPCLKn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176_rs_RNI6V5A:A,4931
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176_rs_RNI6V5A:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176_rs_RNI6V5A:C,4803
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176_rs_RNI6V5A:Y,4803
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_34:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_34:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_34:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_34:IPC,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[6]:B,4994
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[6]:C,7063
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[6]:CC,4952
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[6]:P,4994
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[6]:S,4952
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[6]:UB,
reg_apb_wrp_0/reg16x8_0/mem_4__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_4__1_sqmuxa_0_a2:B,4607
reg_apb_wrp_0/reg16x8_0/mem_4__1_sqmuxa_0_a2:Y,3546
PWMctr_0/h_time_4_cry_8:A,7186
PWMctr_0/h_time_4_cry_8:B,5019
PWMctr_0/h_time_4_cry_8:CC,5171
PWMctr_0/h_time_4_cry_8:P,5120
PWMctr_0/h_time_4_cry_8:S,5171
PWMctr_0/h_time_4_cry_8:UB,5019
LCD_RGB_0/un1_x_cnt_24_cry_1:B,37832
LCD_RGB_0/un1_x_cnt_24_cry_1:CC,36951
LCD_RGB_0/un1_x_cnt_24_cry_1:P,37832
LCD_RGB_0/un1_x_cnt_24_cry_1:S,36951
LCD_RGB_0/un1_x_cnt_24_cry_1:UB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_1:CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_1:IPCLKn,
reg_apb_wrp_0/reg16x8_0/mem_3__RNI429V[5]:A,5103
reg_apb_wrp_0/reg16x8_0/mem_3__RNI429V[5]:B,
reg_apb_wrp_0/reg16x8_0/mem_3__RNI429V[5]:C,4975
reg_apb_wrp_0/reg16x8_0/mem_3__RNI429V[5]:Y,4975
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPB,
LCD_RGB_0/lcd_clk_out:ADn,
LCD_RGB_0/lcd_clk_out:ALn,
LCD_RGB_0/lcd_clk_out:CLK,
LCD_RGB_0/lcd_clk_out:D,39579
LCD_RGB_0/lcd_clk_out:EN,37572
LCD_RGB_0/lcd_clk_out:LAT,
LCD_RGB_0/lcd_clk_out:Q,
LCD_RGB_0/lcd_clk_out:SD,
LCD_RGB_0/lcd_clk_out:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_87_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_87_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_87_set:CLK,6162
reg_apb_wrp_0/reg16x8_0/un1_data_out8_87_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_87_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_87_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_87_set:Q,6162
reg_apb_wrp_0/reg16x8_0/un1_data_out8_87_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_87_set:SLn,
LCD_RGB_0/un1_y_cnt_22_0_a2_1_2_RNI475E:A,34440
LCD_RGB_0/un1_y_cnt_22_0_a2_1_2_RNI475E:B,34437
LCD_RGB_0/un1_y_cnt_22_0_a2_1_2_RNI475E:C,33548
LCD_RGB_0/un1_y_cnt_22_0_a2_1_2_RNI475E:D,33517
LCD_RGB_0/un1_y_cnt_22_0_a2_1_2_RNI475E:Y,33517
reg_apb_wrp_0/reg16x8_0/un1_data_out8_160:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_160:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_160:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_160:Y,4649
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:CC[0],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:CC[1],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:CI,
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:P[0],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:P[10],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:P[11],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:P[1],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:P[2],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:P[3],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:P[4],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:P[5],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:P[6],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:P[7],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:P[8],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:P[9],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:UB[0],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:UB[10],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:UB[11],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:UB[1],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:UB[2],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:UB[3],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:UB[4],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:UB[5],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:UB[6],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:UB[7],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:UB[8],
LCD_RGB_0/data_reg_2_8_0__m75_1_0_wmux_CC_0:UB[9],
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[63]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[63]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[63]:CLK,5284
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[63]:D,7367
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[63]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[63]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[63]:Q,5284
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[63]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[63]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_141:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_141:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_141:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_141:Y,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_34:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_34:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_34:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_34:Y,4649
LCD_RGB_0/data_reg_2_8_0__m80:A,35660
LCD_RGB_0/data_reg_2_8_0__m80:B,35583
LCD_RGB_0/data_reg_2_8_0__m80:C,35589
LCD_RGB_0/data_reg_2_8_0__m80:D,35470
LCD_RGB_0/data_reg_2_8_0__m80:Y,35470
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_60:Y,4649
LCD_RGB_0/y_cnt[5]:ADn,
LCD_RGB_0/y_cnt[5]:ALn,
LCD_RGB_0/y_cnt[5]:CLK,33622
LCD_RGB_0/y_cnt[5]:D,35947
LCD_RGB_0/y_cnt[5]:EN,37157
LCD_RGB_0/y_cnt[5]:LAT,
LCD_RGB_0/y_cnt[5]:Q,33622
LCD_RGB_0/y_cnt[5]:SD,
LCD_RGB_0/y_cnt[5]:SLn,
PWMctr_0/un5_CNT_s_1_455:B,6227
PWMctr_0/un5_CNT_s_1_455:CC,
PWMctr_0/un5_CNT_s_1_455:P,6227
PWMctr_0/un5_CNT_s_1_455:UB,
reg_apb_wrp_0/reg16x8_0/mem_6_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_6_[1]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_6_[1]:CLK,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_6_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_6_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_6_[1]:Q,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_6_[1]:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[60]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[60]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[60]:CLK,5246
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[60]:D,7318
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[60]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[60]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[60]:Q,5246
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[60]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[60]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_30:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_30:IPENn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_25:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_25:IPC,
LCD_RGB_0/data_reg_2_8_0__m22:A,34033
LCD_RGB_0/data_reg_2_8_0__m22:B,34886
LCD_RGB_0/data_reg_2_8_0__m22:Y,34033
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:A,3265
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:B,2721
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:C,1909
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:D,1413
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:Y,1413
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106_set:CLK,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106_set:Q,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_106_set:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_53:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_53:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_53:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_53:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45_set_RNIJPKR:A,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45_set_RNIJPKR:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45_set_RNIJPKR:C,4873
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45_set_RNIJPKR:Y,4873
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_14:B,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_14:C,7208
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_14:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_14:IPC,7208
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_190_rs:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_28:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_28:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_28:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_28:Y,4649
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[0]:A,3885
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[0]:B,5960
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[0]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[0]:D,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[0]:Y,2676
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_17:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_17:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_17:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_17:IPC,
LCD_RGB_0/x_cnt_1_rep1:ADn,
LCD_RGB_0/x_cnt_1_rep1:ALn,
LCD_RGB_0/x_cnt_1_rep1:CLK,33181
LCD_RGB_0/x_cnt_1_rep1:D,36336
LCD_RGB_0/x_cnt_1_rep1:EN,
LCD_RGB_0/x_cnt_1_rep1:LAT,
LCD_RGB_0/x_cnt_1_rep1:Q,33181
LCD_RGB_0/x_cnt_1_rep1:SD,
LCD_RGB_0/x_cnt_1_rep1:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_34:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_34:IPENn,
PWMctr_0/h_time[14]:ADn,
PWMctr_0/h_time[14]:ALn,
PWMctr_0/h_time[14]:CLK,5529
PWMctr_0/h_time[14]:D,5074
PWMctr_0/h_time[14]:EN,3717
PWMctr_0/h_time[14]:LAT,
PWMctr_0/h_time[14]:Q,5529
PWMctr_0/h_time[14]:SD,
PWMctr_0/h_time[14]:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/m6_8:A,4896
corepwm_0/genblk6_corepwm_pwm_gen/m6_8:B,4853
corepwm_0/genblk6_corepwm_pwm_gen/m6_8:C,4771
corepwm_0/genblk6_corepwm_pwm_gen/m6_8:D,4670
corepwm_0/genblk6_corepwm_pwm_gen/m6_8:Y,4670
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set:CLK,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set:Q,5131
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_76_set:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPB,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[13]:A,3216
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[13]:B,4049
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[13]:Y,3216
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_148:Y,4604
LCD_RGB_0/cnt_1_sqmuxa_RNIS3NO:A,36447
LCD_RGB_0/cnt_1_sqmuxa_RNIS3NO:B,37279
LCD_RGB_0/cnt_1_sqmuxa_RNIS3NO:Y,36447
LCD_RGB_0/cnt_delay[13]:ADn,
LCD_RGB_0/cnt_delay[13]:ALn,
LCD_RGB_0/cnt_delay[13]:CLK,35001
LCD_RGB_0/cnt_delay[13]:D,35776
LCD_RGB_0/cnt_delay[13]:EN,39386
LCD_RGB_0/cnt_delay[13]:LAT,
LCD_RGB_0/cnt_delay[13]:Q,35001
LCD_RGB_0/cnt_delay[13]:SD,
LCD_RGB_0/cnt_delay[13]:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_9_RNO:A,4949
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_9_RNO:B,4908
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_9_RNO:C,3887
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_9_RNO:D,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_9_RNO:Y,3807
LCD_RGB_0/cnt_word_9_am[1]:A,37643
LCD_RGB_0/cnt_word_9_am[1]:B,37552
LCD_RGB_0/cnt_word_9_am[1]:C,36399
LCD_RGB_0/cnt_word_9_am[1]:Y,36399
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPB,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[6]:A,3885
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[6]:B,5960
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[6]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[6]:D,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[6]:Y,2676
reg_apb_wrp_0/reg16x8_0/mem_1_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_1_[7]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_1_[7]:CLK,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_1_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_1_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_1_[7]:Q,5018
reg_apb_wrp_0/reg16x8_0/mem_1_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_1_[7]:SLn,
LCD_RGB_0/un1_cnt_word13_1:A,35522
LCD_RGB_0/un1_cnt_word13_1:B,36460
LCD_RGB_0/un1_cnt_word13_1:C,33332
LCD_RGB_0/un1_cnt_word13_1:D,34323
LCD_RGB_0/un1_cnt_word13_1:Y,33332
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_26:C,40506
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_26:IPC,40506
LCD_RGB_0/cnt_delay_RNI6RBH1[2]:B,35787
LCD_RGB_0/cnt_delay_RNI6RBH1[2]:C,38709
LCD_RGB_0/cnt_delay_RNI6RBH1[2]:CC,36936
LCD_RGB_0/cnt_delay_RNI6RBH1[2]:P,35787
LCD_RGB_0/cnt_delay_RNI6RBH1[2]:S,36470
LCD_RGB_0/cnt_delay_RNI6RBH1[2]:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_237:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_237:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_237:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_237:Y,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_124:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_124:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_124:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_124:Y,4649
PWMctr_0/CNT[3]:ADn,
PWMctr_0/CNT[3]:ALn,
PWMctr_0/CNT[3]:CLK,6269
PWMctr_0/CNT[3]:D,7195
PWMctr_0/CNT[3]:EN,
PWMctr_0/CNT[3]:LAT,
PWMctr_0/CNT[3]:Q,6269
PWMctr_0/CNT[3]:SD,
PWMctr_0/CNT[3]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_111:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_111:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_111:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_111:Y,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_31:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_31:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_31:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_31:Y,4649
PWMctr_0/timer[22]:ADn,
PWMctr_0/timer[22]:ALn,
PWMctr_0/timer[22]:CLK,6757
PWMctr_0/timer[22]:D,6841
PWMctr_0/timer[22]:EN,
PWMctr_0/timer[22]:LAT,
PWMctr_0/timer[22]:Q,6757
PWMctr_0/timer[22]:SD,
PWMctr_0/timer[22]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_81_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_81_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_81_set:CLK,6162
reg_apb_wrp_0/reg16x8_0/un1_data_out8_81_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_81_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_81_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_81_set:Q,6162
reg_apb_wrp_0/reg16x8_0/un1_data_out8_81_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_81_set:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[7]:A,4924
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[7]:B,4881
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[7]:C,2639
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[7]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_2[7]:Y,2582
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29_set_RNI7L49:A,6205
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29_set_RNI7L49:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29_set_RNI7L49:C,6077
reg_apb_wrp_0/reg16x8_0/un1_data_out8_29_set_RNI7L49:Y,6077
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:IPA,
LCD_RGB_0/x_cnt[6]:ADn,
LCD_RGB_0/x_cnt[6]:ALn,
LCD_RGB_0/x_cnt[6]:CLK,33481
LCD_RGB_0/x_cnt[6]:D,36336
LCD_RGB_0/x_cnt[6]:EN,
LCD_RGB_0/x_cnt[6]:LAT,
LCD_RGB_0/x_cnt[6]:Q,33481
LCD_RGB_0/x_cnt[6]:SD,
LCD_RGB_0/x_cnt[6]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_0:CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_0:IPCLKn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_11:A,5255
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_11:B,5212
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_11:C,5130
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_11:D,5029
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int43_11:Y,5029
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_6:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_6:IPENn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPB,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14:A,6014
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14:B,5930
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14:C,4907
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14:D,4670
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int14:Y,4670
LCD_RGB_0/un1_lcd_cs_out_36_1:A,34409
LCD_RGB_0/un1_lcd_cs_out_36_1:B,34366
LCD_RGB_0/un1_lcd_cs_out_36_1:C,34284
LCD_RGB_0/un1_lcd_cs_out_36_1:D,33268
LCD_RGB_0/un1_lcd_cs_out_36_1:Y,33268
PWMctr_0/h_time_4_cry_10:A,7313
PWMctr_0/h_time_4_cry_10:B,5163
PWMctr_0/h_time_4_cry_10:CC,5029
PWMctr_0/h_time_4_cry_10:P,5319
PWMctr_0/h_time_4_cry_10:S,5029
PWMctr_0/h_time_4_cry_10:UB,5163
LCD_RGB_0/un1_x_cnt_24_cry_5:B,38099
LCD_RGB_0/un1_x_cnt_24_cry_5:CC,36700
LCD_RGB_0/un1_x_cnt_24_cry_5:P,38099
LCD_RGB_0/un1_x_cnt_24_cry_5:S,36700
LCD_RGB_0/un1_x_cnt_24_cry_5:UB,
PWMctr_0/un4_timer_1_s_23:B,6858
PWMctr_0/un4_timer_1_s_23:CC,5846
PWMctr_0/un4_timer_1_s_23:P,
PWMctr_0/un4_timer_1_s_23:S,5846
PWMctr_0/un4_timer_1_s_23:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_118:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_118:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_118:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_118:Y,4649
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPB,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux:A,37815
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux:B,37725
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux:C,37720
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux:CC,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux:D,37633
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux:P,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux:UB,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux:Y,37633
LCD_RGB_0/cnt_word_9_ns[0]:A,36492
LCD_RGB_0/cnt_word_9_ns[0]:B,35374
LCD_RGB_0/cnt_word_9_ns[0]:C,39444
LCD_RGB_0/cnt_word_9_ns[0]:D,36306
LCD_RGB_0/cnt_word_9_ns[0]:Y,35374
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_6:A,7052
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_6:B,6821
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_6:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_6:P,6939
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_6:UB,6821
reg_apb_wrp_0/reg16x8_0/un1_data_out8_133:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_133:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_133:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_133:Y,4649
reg_apb_wrp_0/reg16x8_0/mem_13_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_13_[3]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_13_[3]:CLK,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_13_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_13_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_13_[3]:Q,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_13_[3]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_3_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_3_[2]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_3_[2]:CLK,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_3_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_3_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_3_[2]:Q,4975
reg_apb_wrp_0/reg16x8_0/mem_3_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_3_[2]:SLn,
LCD_RGB_0/un1_lcd_cs_out_5lto6_0_a2_RNIJD741:A,34782
LCD_RGB_0/un1_lcd_cs_out_5lto6_0_a2_RNIJD741:B,34606
LCD_RGB_0/un1_lcd_cs_out_5lto6_0_a2_RNIJD741:C,35527
LCD_RGB_0/un1_lcd_cs_out_5lto6_0_a2_RNIJD741:Y,34606
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_35:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_35:IPENn,
LCD_RGB_0/y_cnt_cry[4]:B,36385
LCD_RGB_0/y_cnt_cry[4]:C,39299
LCD_RGB_0/y_cnt_cry[4]:CC,36680
LCD_RGB_0/y_cnt_cry[4]:P,
LCD_RGB_0/y_cnt_cry[4]:S,36385
LCD_RGB_0/y_cnt_cry[4]:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:A,1525
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:B,2785
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPA,1525
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPB,2785
PWM_obuf[0]/U0/U_IOOUTFF:A,
PWM_obuf[0]/U0/U_IOOUTFF:Y,
LCD_RGB_0/un1_lcd_cs_out_39:A,35776
LCD_RGB_0/un1_lcd_cs_out_39:B,34495
LCD_RGB_0/un1_lcd_cs_out_39:C,35688
LCD_RGB_0/un1_lcd_cs_out_39:D,35598
LCD_RGB_0/un1_lcd_cs_out_39:Y,34495
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[0],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[1],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[2],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[3],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[4],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[5],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[6],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[7],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CC[8],3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:CI,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[0],5927
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[10],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[11],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[1],3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[2],6030
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[3],6035
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[4],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[5],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[6],6377
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[7],6459
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[8],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:P[9],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[0],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[10],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[11],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[1],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[2],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[3],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[4],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[5],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[6],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[7],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[8],
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1_CC_0:UB[9],
lcd_clk_out_obuf/U0/U_IOOUTFF:A,
lcd_clk_out_obuf/U0/U_IOOUTFF:Y,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_29:C,40437
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_29:IPC,40437
reg_apb_wrp_0/reg16x8_0/mem_4_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_4_[6]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_4_[6]:CLK,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_4_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_4_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_4_[6]:Q,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_4_[6]:SLn,
PWMctr_0/h_time_4_cry_4:B,7142
PWMctr_0/h_time_4_cry_4:C,5146
PWMctr_0/h_time_4_cry_4:CC,5541
PWMctr_0/h_time_4_cry_4:P,5146
PWMctr_0/h_time_4_cry_4:S,5541
PWMctr_0/h_time_4_cry_4:UB,
reg_apb_wrp_0/reg16x8_0/mem_9_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_9_[4]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_9_[4]:CLK,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_9_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_9_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_9_[4]:Q,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_9_[4]:SLn,
FCCC_0/GL0_INST/U0:An,
FCCC_0/GL0_INST/U0:ENn,
FCCC_0/GL0_INST/U0:YNn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:A,1668
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:IPA,1668
PWMctr_0/un4_timer_1_s_1_454_CC_1:CC[0],6134
PWMctr_0/un4_timer_1_s_1_454_CC_1:CC[10],6841
PWMctr_0/un4_timer_1_s_1_454_CC_1:CC[11],5846
PWMctr_0/un4_timer_1_s_1_454_CC_1:CC[1],6990
PWMctr_0/un4_timer_1_s_1_454_CC_1:CC[2],6932
PWMctr_0/un4_timer_1_s_1_454_CC_1:CC[3],6088
PWMctr_0/un4_timer_1_s_1_454_CC_1:CC[4],6951
PWMctr_0/un4_timer_1_s_1_454_CC_1:CC[5],6890
PWMctr_0/un4_timer_1_s_1_454_CC_1:CC[6],7011
PWMctr_0/un4_timer_1_s_1_454_CC_1:CC[7],5955
PWMctr_0/un4_timer_1_s_1_454_CC_1:CC[8],5894
PWMctr_0/un4_timer_1_s_1_454_CC_1:CC[9],6925
PWMctr_0/un4_timer_1_s_1_454_CC_1:CI,5846
PWMctr_0/un4_timer_1_s_1_454_CC_1:P[0],6076
PWMctr_0/un4_timer_1_s_1_454_CC_1:P[10],
PWMctr_0/un4_timer_1_s_1_454_CC_1:P[11],
PWMctr_0/un4_timer_1_s_1_454_CC_1:P[1],6026
PWMctr_0/un4_timer_1_s_1_454_CC_1:P[2],6208
PWMctr_0/un4_timer_1_s_1_454_CC_1:P[3],6184
PWMctr_0/un4_timer_1_s_1_454_CC_1:P[4],
PWMctr_0/un4_timer_1_s_1_454_CC_1:P[5],
PWMctr_0/un4_timer_1_s_1_454_CC_1:P[6],6165
PWMctr_0/un4_timer_1_s_1_454_CC_1:P[7],6661
PWMctr_0/un4_timer_1_s_1_454_CC_1:P[8],
PWMctr_0/un4_timer_1_s_1_454_CC_1:P[9],6605
PWMctr_0/un4_timer_1_s_1_454_CC_1:UB[0],
PWMctr_0/un4_timer_1_s_1_454_CC_1:UB[10],
PWMctr_0/un4_timer_1_s_1_454_CC_1:UB[11],
PWMctr_0/un4_timer_1_s_1_454_CC_1:UB[1],
PWMctr_0/un4_timer_1_s_1_454_CC_1:UB[2],
PWMctr_0/un4_timer_1_s_1_454_CC_1:UB[3],
PWMctr_0/un4_timer_1_s_1_454_CC_1:UB[4],
PWMctr_0/un4_timer_1_s_1_454_CC_1:UB[5],
PWMctr_0/un4_timer_1_s_1_454_CC_1:UB[6],
PWMctr_0/un4_timer_1_s_1_454_CC_1:UB[7],
PWMctr_0/un4_timer_1_s_1_454_CC_1:UB[8],
PWMctr_0/un4_timer_1_s_1_454_CC_1:UB[9],
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_27:C,33524
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_27:IPC,33524
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPB,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[15]:A,7009
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[15]:B,6926
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[15]:C,3253
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[15]:D,4880
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[15]:Y,3253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_109:Y,4610
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_19:EN,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_9:A,6144
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_9:B,5119
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_9:C,5039
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_9:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_9:D,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_9:P,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_9:UB,
reg_apb_wrp_0/reg16x8_0/mem_5_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_5_[5]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_5_[5]:CLK,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_5_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_5_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_5_[5]:Q,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_5_[5]:SLn,
LCD_RGB_0/state_back[1]:ADn,
LCD_RGB_0/state_back[1]:ALn,
LCD_RGB_0/state_back[1]:CLK,36723
LCD_RGB_0/state_back[1]:D,39527
LCD_RGB_0/state_back[1]:EN,36365
LCD_RGB_0/state_back[1]:LAT,
LCD_RGB_0/state_back[1]:Q,36723
LCD_RGB_0/state_back[1]:SD,
LCD_RGB_0/state_back[1]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_199_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_199_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_199_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_199_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_199_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_199_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_199_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_199_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_199_rs:SLn,
FPGA_SoC_MSS_0/I2C_1_SCL_PAD/U_IOINFF:A,
FPGA_SoC_MSS_0/I2C_1_SCL_PAD/U_IOINFF:Y,
corepwm_0/genblk6_corepwm_pwm_gen/m6_9:A,4974
corepwm_0/genblk6_corepwm_pwm_gen/m6_9:B,4931
corepwm_0/genblk6_corepwm_pwm_gen/m6_9:C,4849
corepwm_0/genblk6_corepwm_pwm_gen/m6_9:D,4748
corepwm_0/genblk6_corepwm_pwm_gen/m6_9:Y,4748
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_9:B,34099
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_9:C,34263
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_9:IPB,34099
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_9:IPC,34263
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_194_rs:SLn,
reg_apb_wrp_0/reg16x8_0/mem_10__RNIAAIG[6]:A,4931
reg_apb_wrp_0/reg16x8_0/mem_10__RNIAAIG[6]:B,
reg_apb_wrp_0/reg16x8_0/mem_10__RNIAAIG[6]:C,4803
reg_apb_wrp_0/reg16x8_0/mem_10__RNIAAIG[6]:Y,4803
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:A,6867
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:B,7008
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:C,2638
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:D,2622
CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[1]:Y,2622
reg_apb_wrp_0/reg16x8_0/mem_10_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_10_[2]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_10_[2]:CLK,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_10_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_10_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_10_[2]:Q,4803
reg_apb_wrp_0/reg16x8_0/mem_10_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_10_[2]:SLn,
FCCC_0/CCC_INST/INST_CCC_IP:CLK0,
FCCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD,
FCCC_0/CCC_INST/INST_CCC_IP:CLK1,
FCCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD,
FCCC_0/CCC_INST/INST_CCC_IP:CLK2,
FCCC_0/CCC_INST/INST_CCC_IP:CLK2_PAD,
FCCC_0/CCC_INST/INST_CCC_IP:CLK3,
FCCC_0/CCC_INST/INST_CCC_IP:CLK3_PAD,
FCCC_0/CCC_INST/INST_CCC_IP:GL0,
FCCC_0/CCC_INST/INST_CCC_IP:GL1,
FCCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:LOCK,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
FCCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
FCCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
FCCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
FCCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
FCCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
FCCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
FCCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
FCCC_0/CCC_INST/INST_CCC_IP:PCLK,
FCCC_0/CCC_INST/INST_CCC_IP:PENABLE,
FCCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
FCCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
FCCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
FCCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
FCCC_0/CCC_INST/INST_CCC_IP:PSEL,
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
FCCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
FCCC_0/CCC_INST/INST_CCC_IP:PWRITE,
FCCC_0/CCC_INST/INST_CCC_IP:RCOSC_1MHZ,
FCCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
FCCC_0/CCC_INST/INST_CCC_IP:XTLOSC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_89_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_89_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_89_set:CLK,5223
reg_apb_wrp_0/reg16x8_0/un1_data_out8_89_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_89_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_89_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_89_set:Q,5223
reg_apb_wrp_0/reg16x8_0/un1_data_out8_89_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_89_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_85_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_85_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_85_set:CLK,6162
reg_apb_wrp_0/reg16x8_0/un1_data_out8_85_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_85_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_85_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_85_set:Q,6162
reg_apb_wrp_0/reg16x8_0/un1_data_out8_85_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_85_set:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_10:B,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_10:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_10:IPB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/CFG_10:IPC,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_25:CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_25:IPCLKn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[10]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[10]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[10]:CLK,5234
corepwm_0/genblk3_corepwm_reg_if/period_reg[10]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[10]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[10]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[10]:Q,5234
corepwm_0/genblk3_corepwm_reg_if/period_reg[10]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[10]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_12_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_12_[0]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_12_[0]:CLK,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_12_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_12_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_12_[0]:Q,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_12_[0]:SLn,
FCCC_0/CCC_INST/IP_INTERFACE_11:A,
FCCC_0/CCC_INST/IP_INTERFACE_11:B,
FCCC_0/CCC_INST/IP_INTERFACE_11:C,
FCCC_0/CCC_INST/IP_INTERFACE_11:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_11:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_88:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_88:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_88:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_88:Y,4649
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:IPB,
LCD_RGB_0/cnt_delay[3]:ADn,
LCD_RGB_0/cnt_delay[3]:ALn,
LCD_RGB_0/cnt_delay[3]:CLK,34914
LCD_RGB_0/cnt_delay[3]:D,36470
LCD_RGB_0/cnt_delay[3]:EN,39386
LCD_RGB_0/cnt_delay[3]:LAT,
LCD_RGB_0/cnt_delay[3]:Q,34914
LCD_RGB_0/cnt_delay[3]:SD,
LCD_RGB_0/cnt_delay[3]:SLn,
PWMctr_0/h_time[9]:ADn,
PWMctr_0/h_time[9]:ALn,
PWMctr_0/h_time[9]:CLK,5110
PWMctr_0/h_time[9]:D,5090
PWMctr_0/h_time[9]:EN,3717
PWMctr_0/h_time[9]:LAT,
PWMctr_0/h_time[9]:Q,5110
PWMctr_0/h_time[9]:SD,
PWMctr_0/h_time[9]:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_3:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_3:IPC,
PWMctr_0/h_time_4_cry_2_CC_1:CC[0],5074
PWMctr_0/h_time_4_cry_2_CC_1:CC[1],4996
PWMctr_0/h_time_4_cry_2_CC_1:CI,4996
PWMctr_0/h_time_4_cry_2_CC_1:P[0],5558
PWMctr_0/h_time_4_cry_2_CC_1:P[10],
PWMctr_0/h_time_4_cry_2_CC_1:P[11],
PWMctr_0/h_time_4_cry_2_CC_1:P[1],
PWMctr_0/h_time_4_cry_2_CC_1:P[2],
PWMctr_0/h_time_4_cry_2_CC_1:P[3],
PWMctr_0/h_time_4_cry_2_CC_1:P[4],
PWMctr_0/h_time_4_cry_2_CC_1:P[5],
PWMctr_0/h_time_4_cry_2_CC_1:P[6],
PWMctr_0/h_time_4_cry_2_CC_1:P[7],
PWMctr_0/h_time_4_cry_2_CC_1:P[8],
PWMctr_0/h_time_4_cry_2_CC_1:P[9],
PWMctr_0/h_time_4_cry_2_CC_1:UB[0],
PWMctr_0/h_time_4_cry_2_CC_1:UB[10],
PWMctr_0/h_time_4_cry_2_CC_1:UB[11],
PWMctr_0/h_time_4_cry_2_CC_1:UB[1],
PWMctr_0/h_time_4_cry_2_CC_1:UB[2],
PWMctr_0/h_time_4_cry_2_CC_1:UB[3],
PWMctr_0/h_time_4_cry_2_CC_1:UB[4],
PWMctr_0/h_time_4_cry_2_CC_1:UB[5],
PWMctr_0/h_time_4_cry_2_CC_1:UB[6],
PWMctr_0/h_time_4_cry_2_CC_1:UB[7],
PWMctr_0/h_time_4_cry_2_CC_1:UB[8],
PWMctr_0/h_time_4_cry_2_CC_1:UB[9],
PWMctr_0/un1_h_time_1_cry_13:B,4458
PWMctr_0/un1_h_time_1_cry_13:CC,
PWMctr_0/un1_h_time_1_cry_13:P,4458
PWMctr_0/un1_h_time_1_cry_13:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8:Y,4610
PWMctr_0/un4_timer_1_cry_21:B,6605
PWMctr_0/un4_timer_1_cry_21:CC,6925
PWMctr_0/un4_timer_1_cry_21:P,6605
PWMctr_0/un4_timer_1_cry_21:S,6925
PWMctr_0/un4_timer_1_cry_21:UB,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[12]:A,5267
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[12]:B,5219
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[12]:C,3274
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5_1_1[12]:Y,3274
LCD_RGB_0/un1_lcd_cs_out_13lto7:A,34465
LCD_RGB_0/un1_lcd_cs_out_13lto7:B,34381
LCD_RGB_0/un1_lcd_cs_out_13lto7:C,33422
LCD_RGB_0/un1_lcd_cs_out_13lto7:D,33367
LCD_RGB_0/un1_lcd_cs_out_13lto7:Y,33367
LCD_RGB_0/state_ns_0_o2[5]:A,36933
LCD_RGB_0/state_ns_0_o2[5]:B,36862
LCD_RGB_0/state_ns_0_o2[5]:C,36818
LCD_RGB_0/state_ns_0_o2[5]:Y,36818
LCD_RGB_0/cnt_delay[2]:ADn,
LCD_RGB_0/cnt_delay[2]:ALn,
LCD_RGB_0/cnt_delay[2]:CLK,34784
LCD_RGB_0/cnt_delay[2]:D,36470
LCD_RGB_0/cnt_delay[2]:EN,39386
LCD_RGB_0/cnt_delay[2]:LAT,
LCD_RGB_0/cnt_delay[2]:Q,34784
LCD_RGB_0/cnt_delay[2]:SD,
LCD_RGB_0/cnt_delay[2]:SLn,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_1:A,4980
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_1:B,4867
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_1:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_1:P,4867
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_1:UB,4902
reg_apb_wrp_0/reg16x8_0/un1_data_out8_243:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_243:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_243:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_243:Y,4604
reg_apb_wrp_0/reg16x8_0/mem_13_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_13_[5]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_13_[5]:CLK,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_13_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_13_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_13_[5]:Q,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_13_[5]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPC,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_28:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_28:IPENn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPB,
FPGA_SoC_MSS_0/MMUART_1_RXD_PAD/U_IOINFF:A,
FPGA_SoC_MSS_0/MMUART_1_RXD_PAD/U_IOINFF:Y,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[20]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[20]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[20]:CLK,5832
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[20]:D,7129
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[20]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[20]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[20]:Q,5832
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[20]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[20]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_22:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_22:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_255_rs:SLn,
reg_apb_wrp_0/reg16x8_0/mem_5_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_5_[7]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_5_[7]:CLK,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_5_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_5_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_5_[7]:Q,4873
reg_apb_wrp_0/reg16x8_0/mem_5_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_5_[7]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_167:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_167:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_167:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_167:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_158_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_158_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_158_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_158_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_158_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_158_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_158_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_158_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_158_rs:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[45]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[45]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[45]:CLK,6076
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[45]:D,7315
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[45]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[45]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[45]:Q,6076
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[45]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[45]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_13_[4]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_13_[4]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_13_[4]:CLK,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[4]:D,7324
reg_apb_wrp_0/reg16x8_0/mem_13_[4]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_13_[4]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_13_[4]:Q,4924
reg_apb_wrp_0/reg16x8_0/mem_13_[4]:SD,
reg_apb_wrp_0/reg16x8_0/mem_13_[4]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_7__RNIHHAP[5]:A,6088
reg_apb_wrp_0/reg16x8_0/mem_7__RNIHHAP[5]:B,
reg_apb_wrp_0/reg16x8_0/mem_7__RNIHHAP[5]:C,5960
reg_apb_wrp_0/reg16x8_0/mem_7__RNIHHAP[5]:Y,5960
PWMctr_0/un1_h_time_cry_7:B,5199
PWMctr_0/un1_h_time_cry_7:CC,4528
PWMctr_0/un1_h_time_cry_7:P,
PWMctr_0/un1_h_time_cry_7:S,4528
PWMctr_0/un1_h_time_cry_7:UB,
corepwm_0/genblk6_corepwm_pwm_gen/N_36_0_i:A,5087
corepwm_0/genblk6_corepwm_pwm_gen/N_36_0_i:B,5039
corepwm_0/genblk6_corepwm_pwm_gen/N_36_0_i:Y,5039
FCCC_0/CCC_INST/IP_INTERFACE_14:A,
FCCC_0/CCC_INST/IP_INTERFACE_14:B,
FCCC_0/CCC_INST/IP_INTERFACE_14:C,
FCCC_0/CCC_INST/IP_INTERFACE_14:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_14:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_14:IPC,
LCD_RGB_0/un1_y_cnt_6lto7:A,35537
LCD_RGB_0/un1_y_cnt_6lto7:B,35476
LCD_RGB_0/un1_y_cnt_6lto7:C,35415
LCD_RGB_0/un1_y_cnt_6lto7:Y,35415
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_ADDR[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_ADDR[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_ADDR[2],34192
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_ADDR[3],34263
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_ADDR[4],34099
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_ADDR[5],33999
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_ADDR[6],33606
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_ADDR[7],33608
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_ADDR[8],33649
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_ADDR[9],33683
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_ADDR_EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_BLK[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_BLK[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_DOUT[0],33621
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_DOUT[1],33606
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_DOUT[2],33648
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_DOUT[3],34524
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_DOUT_EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_WIDTH[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_WIDTH[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:A_WIDTH[2],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_ADDR[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_ADDR[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_ADDR[2],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_ADDR[3],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_ADDR[4],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_ADDR[5],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_ADDR[6],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_ADDR[7],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_ADDR[8],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_ADDR[9],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_ADDR_EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_BLK[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_BLK[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_DOUT_EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_WIDTH[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_WIDTH[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:B_WIDTH[2],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_ADDR[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_ADDR[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_ADDR[2],40616
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_ADDR[3],40601
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_ADDR[4],40489
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_ADDR[5],40506
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_ADDR[6],40437
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_ADDR[7],40419
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_ADDR[8],40430
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_ADDR[9],40476
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_ARST_N,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_BLK[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_BLK[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_CLK,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[0],33150
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[10],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[11],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[12],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[13],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[14],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[15],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[16],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[17],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[1],33052
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[2],33073
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[3],33066
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[4],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[5],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[6],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[7],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[8],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_DIN[9],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_WEN,37303
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_WIDTH[0],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_WIDTH[1],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:C_WIDTH[2],
LCD_RGB_0/color_word_msb_color_word_msb_0_0/INST_RAM64x18_IP:SII_LOCK,
LCD_RGB_0/cnt_word_0_sqmuxa:A,34767
LCD_RGB_0/cnt_word_0_sqmuxa:B,
LCD_RGB_0/cnt_word_0_sqmuxa:C,34741
LCD_RGB_0/cnt_word_0_sqmuxa:Y,34741
PWMctr_0/timer_3[20]:A,2896
PWMctr_0/timer_3[20]:B,5894
PWMctr_0/timer_3[20]:Y,2896
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[7]:A,5046
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[7]:B,5003
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[7]:C,2806
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[7]:D,2659
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_3[7]:Y,2659
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_19:EN,
LCD_RGB_0/cnt_scan_ns_i_o3_0_o2_0[0]:A,36450
LCD_RGB_0/cnt_scan_ns_i_o3_0_o2_0[0]:B,36395
LCD_RGB_0/cnt_scan_ns_i_o3_0_o2_0[0]:C,35397
LCD_RGB_0/cnt_scan_ns_i_o3_0_o2_0[0]:Y,35397
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPB,
PWMctr_0/un1_h_time_1_cry_7:B,4528
PWMctr_0/un1_h_time_1_cry_7:CC,
PWMctr_0/un1_h_time_1_cry_7:P,4528
PWMctr_0/un1_h_time_1_cry_7:UB,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[16]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[16]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[16]:CLK,5133
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[16]:D,7282
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[16]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[16]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[16]:Q,5133
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[16]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[1]_psh_negedge_reg[16]:SLn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg41_2:A,2694
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg41_2:B,2455
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg41_2:C,2418
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg41_2:D,2158
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg41_2:Y,2158
reg_apb_wrp_0/reg16x8_0/un1_data_out8_213:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_213:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_213:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_213:Y,4604
LCD_RGB_0/data_reg_20_3_1[1]:A,36579
LCD_RGB_0/data_reg_20_3_1[1]:B,33606
LCD_RGB_0/data_reg_20_3_1[1]:C,33524
LCD_RGB_0/data_reg_20_3_1[1]:Y,33524
PWMctr_0/timer[1]:ADn,
PWMctr_0/timer[1]:ALn,
PWMctr_0/timer[1]:CLK,5846
PWMctr_0/timer[1]:D,7537
PWMctr_0/timer[1]:EN,
PWMctr_0/timer[1]:LAT,
PWMctr_0/timer[1]:Q,5846
PWMctr_0/timer[1]:SD,
PWMctr_0/timer[1]:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[7]:A,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[7]:B,4873
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[7]:Y,2753
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][1]:ADn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][1]:ALn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][1]:CLK,7052
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][1]:D,7175
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][1]:EN,3773
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][1]:LAT,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][1]:Q,7052
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][1]:SD,
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0][1]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_5:EN,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_5:IPENn,
LCD_RGB_0/color_y[5]:ADn,
LCD_RGB_0/color_y[5]:ALn,
LCD_RGB_0/color_y[5]:CLK,36691
LCD_RGB_0/color_y[5]:D,40495
LCD_RGB_0/color_y[5]:EN,39312
LCD_RGB_0/color_y[5]:LAT,
LCD_RGB_0/color_y[5]:Q,36691
LCD_RGB_0/color_y[5]:SD,
LCD_RGB_0/color_y[5]:SLn,
LCD_RGB_0/data_reg_24_bm[1]:A,38588
LCD_RGB_0/data_reg_24_bm[1]:B,35327
LCD_RGB_0/data_reg_24_bm[1]:C,33475
LCD_RGB_0/data_reg_24_bm[1]:Y,33475
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_24:CLK,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_24:IPCLKn,
reg_apb_wrp_0/reg16x8_0/mem_9_[2]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_9_[2]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_9_[2]:CLK,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[2]:D,7164
reg_apb_wrp_0/reg16x8_0/mem_9_[2]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_9_[2]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_9_[2]:Q,5003
reg_apb_wrp_0/reg16x8_0/mem_9_[2]:SD,
reg_apb_wrp_0/reg16x8_0/mem_9_[2]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_9:B,34072
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_9:C,34247
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_9:IPB,34072
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_9:IPC,34247
LCD_RGB_0/state_ns_i_o2[1]:A,36596
LCD_RGB_0/state_ns_i_o2[1]:B,36551
LCD_RGB_0/state_ns_i_o2[1]:Y,36551
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_18:EN,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[2]:A,6055
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[2]:B,5971
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[2]:C,4019
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_3[2]:Y,4019
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:CC[0],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:CC[1],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:CI,
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:P[0],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:P[10],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:P[11],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:P[1],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:P[2],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:P[3],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:P[4],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:P[5],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:P[6],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:P[7],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:P[8],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:P[9],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:UB[0],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:UB[10],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:UB[11],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:UB[1],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:UB[2],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:UB[3],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:UB[4],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:UB[5],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:UB[6],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:UB[7],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:UB[8],
LCD_RGB_0/data_reg_2_8_0__m94_1_0_0_wmux_CC_0:UB[9],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPB,
LCD_RGB_0/cnt_main_RNIBNC8[0]:A,38671
LCD_RGB_0/cnt_main_RNIBNC8[0]:B,38610
LCD_RGB_0/cnt_main_RNIBNC8[0]:C,38536
LCD_RGB_0/cnt_main_RNIBNC8[0]:Y,38536
reg_apb_wrp_0/reg16x8_0/data_out[5]:ADn,
reg_apb_wrp_0/reg16x8_0/data_out[5]:ALn,
reg_apb_wrp_0/reg16x8_0/data_out[5]:CLK,6996
reg_apb_wrp_0/reg16x8_0/data_out[5]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out[5]:EN,4637
reg_apb_wrp_0/reg16x8_0/data_out[5]:LAT,
reg_apb_wrp_0/reg16x8_0/data_out[5]:Q,6996
reg_apb_wrp_0/reg16x8_0/data_out[5]:SD,
reg_apb_wrp_0/reg16x8_0/data_out[5]:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_32:C,40419
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_32:IPC,40419
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:IPA,
PWMctr_0/un4_timer_1_cry_8:B,6123
PWMctr_0/un4_timer_1_cry_8:CC,7015
PWMctr_0/un4_timer_1_cry_8:P,6123
PWMctr_0/un4_timer_1_cry_8:S,7015
PWMctr_0/un4_timer_1_cry_8:UB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_20:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_20:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_186_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144_rs_RNI28UM:A,6162
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144_rs_RNI28UM:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144_rs_RNI28UM:C,6034
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144_rs_RNI28UM:Y,6034
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_0__2_i_a2[1]:A,4195
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_0__2_i_a2[1]:B,4154
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_0__2_i_a2[1]:C,3912
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_0__2_i_a2[1]:D,3690
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_0__2_i_a2[1]:Y,3690
FCCC_0/CCC_INST/IP_INTERFACE_15:A,
FCCC_0/CCC_INST/IP_INTERFACE_15:B,
FCCC_0/CCC_INST/IP_INTERFACE_15:C,
FCCC_0/CCC_INST/IP_INTERFACE_15:IPA,
FCCC_0/CCC_INST/IP_INTERFACE_15:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_15:IPC,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_22:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44_set:CLK,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44_set:Q,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_44_set:SLn,
LCD_RGB_0/data_reg_2_8_0__m18:A,35418
LCD_RGB_0/data_reg_2_8_0__m18:B,36260
LCD_RGB_0/data_reg_2_8_0__m18:C,35232
LCD_RGB_0/data_reg_2_8_0__m18:Y,35232
LCD_RGB_0/un1_lcd_cs_out_9lto3:A,34561
LCD_RGB_0/un1_lcd_cs_out_9lto3:B,34484
LCD_RGB_0/un1_lcd_cs_out_9lto3:C,34432
LCD_RGB_0/un1_lcd_cs_out_9lto3:D,34361
LCD_RGB_0/un1_lcd_cs_out_9lto3:Y,34361
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_16:EN,
LCD_RGB_0/cnt_cry[4]:B,36458
LCD_RGB_0/cnt_cry[4]:C,39259
LCD_RGB_0/cnt_cry[4]:CC,36775
LCD_RGB_0/cnt_cry[4]:P,
LCD_RGB_0/cnt_cry[4]:S,36458
LCD_RGB_0/cnt_cry[4]:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_2_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_2_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_2_set:CLK,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_2_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_2_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_2_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_2_set:Q,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_2_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_2_set:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_10:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_10:IPENn,
LCD_RGB_0/un1_lcd_cs_out_3lto7_1:A,34698
LCD_RGB_0/un1_lcd_cs_out_3lto7_1:B,34627
LCD_RGB_0/un1_lcd_cs_out_3lto7_1:C,33578
LCD_RGB_0/un1_lcd_cs_out_3lto7_1:D,34467
LCD_RGB_0/un1_lcd_cs_out_3lto7_1:Y,33578
corepwm_0/genblk3_corepwm_reg_if/period_reg[0]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[0]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[0]:CLK,4252
corepwm_0/genblk3_corepwm_reg_if/period_reg[0]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[0]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[0]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[0]:Q,4252
corepwm_0/genblk3_corepwm_reg_if/period_reg[0]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[0]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_182:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_182:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_182:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_182:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_178_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_178_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_178_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_178_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_178_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_178_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_178_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_178_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_178_rs:SLn,
lcd_data_out_obuf/U0/U_IOPAD:D,
lcd_data_out_obuf/U0/U_IOPAD:E,
lcd_data_out_obuf/U0/U_IOPAD:PAD,
reg_apb_wrp_0/reg16x8_0/mem_4_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_4_[3]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_4_[3]:CLK,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_4_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_4_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_4_[3]:Q,6125
reg_apb_wrp_0/reg16x8_0/mem_4_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_4_[3]:SLn,
LCD_RGB_0/x_cnt[5]:ADn,
LCD_RGB_0/x_cnt[5]:ALn,
LCD_RGB_0/x_cnt[5]:CLK,33154
LCD_RGB_0/x_cnt[5]:D,36336
LCD_RGB_0/x_cnt[5]:EN,
LCD_RGB_0/x_cnt[5]:LAT,
LCD_RGB_0/x_cnt[5]:Q,33154
LCD_RGB_0/x_cnt[5]:SD,
LCD_RGB_0/x_cnt[5]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64_set_RNIHR0S:A,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64_set_RNIHR0S:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64_set_RNIHR0S:C,4846
reg_apb_wrp_0/reg16x8_0/un1_data_out8_64_set_RNIHR0S:Y,4846
PWMctr_0/timer_3[12]:A,2896
PWMctr_0/timer_3[12]:B,6134
PWMctr_0/timer_3[12]:Y,2896
PWMctr_0/h_time[7]:ADn,
PWMctr_0/h_time[7]:ALn,
PWMctr_0/h_time[7]:CLK,5199
PWMctr_0/h_time[7]:D,5019
PWMctr_0/h_time[7]:EN,3717
PWMctr_0/h_time[7]:LAT,
PWMctr_0/h_time[7]:Q,5199
PWMctr_0/h_time[7]:SD,
PWMctr_0/h_time[7]:SLn,
PWMctr_0/timer[12]:ADn,
PWMctr_0/timer[12]:ALn,
PWMctr_0/timer[12]:CLK,3924
PWMctr_0/timer[12]:D,2896
PWMctr_0/timer[12]:EN,
PWMctr_0/timer[12]:LAT,
PWMctr_0/timer[12]:Q,3924
PWMctr_0/timer[12]:SD,
PWMctr_0/timer[12]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPB,
reg_apb_wrp_0/reg16x8_0/data_out[3]:ADn,
reg_apb_wrp_0/reg16x8_0/data_out[3]:ALn,
reg_apb_wrp_0/reg16x8_0/data_out[3]:CLK,5943
reg_apb_wrp_0/reg16x8_0/data_out[3]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out[3]:EN,4637
reg_apb_wrp_0/reg16x8_0/data_out[3]:LAT,
reg_apb_wrp_0/reg16x8_0/data_out[3]:Q,5943
reg_apb_wrp_0/reg16x8_0/data_out[3]:SD,
reg_apb_wrp_0/reg16x8_0/data_out[3]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPB,
reg_apb_wrp_0/reg16x8_0/mem_15__RNIR8701[5]:A,5009
reg_apb_wrp_0/reg16x8_0/mem_15__RNIR8701[5]:B,
reg_apb_wrp_0/reg16x8_0/mem_15__RNIR8701[5]:C,4881
reg_apb_wrp_0/reg16x8_0/mem_15__RNIR8701[5]:Y,4881
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_16:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_14:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_32:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_32:IPENn,
reg_apb_wrp_0/reg16x8_0/mem_0_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_0_[6]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_0_[6]:CLK,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_0_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_0_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_0_[6]:Q,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_0_[6]:SLn,
LCD_RGB_0/un1_y_cnt_22_0_o2_4:A,33295
LCD_RGB_0/un1_y_cnt_22_0_o2_4:B,33247
LCD_RGB_0/un1_y_cnt_22_0_o2_4:C,33141
LCD_RGB_0/un1_y_cnt_22_0_o2_4:D,33038
LCD_RGB_0/un1_y_cnt_22_0_o2_4:Y,33038
reg_apb_wrp_0/reg16x8_0/un1_data_out8_73:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_73:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_73:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_73:Y,4610
LCD_RGB_0/state[0]:ADn,
LCD_RGB_0/state[0]:ALn,
LCD_RGB_0/state[0]:CLK,36467
LCD_RGB_0/state[0]:D,36646
LCD_RGB_0/state[0]:EN,
LCD_RGB_0/state[0]:LAT,
LCD_RGB_0/state[0]:Q,36467
LCD_RGB_0/state[0]:SD,
LCD_RGB_0/state[0]:SLn,
LCD_RGB_0/cnt_word_1_sqmuxa:A,
LCD_RGB_0/cnt_word_1_sqmuxa:B,36776
LCD_RGB_0/cnt_word_1_sqmuxa:C,36725
LCD_RGB_0/cnt_word_1_sqmuxa:D,36631
LCD_RGB_0/cnt_word_1_sqmuxa:Y,36631
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg[0]:ADn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg[0]:ALn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg[0]:CLK,5910
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg[0]:D,7228
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg[0]:EN,3883
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg[0]:LAT,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg[0]:Q,5910
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg[0]:SD,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg[0]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249_rs_RNI4ENM:A,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249_rs_RNI4ENM:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249_rs_RNI4ENM:C,4881
reg_apb_wrp_0/reg16x8_0/un1_data_out8_249_rs_RNI4ENM:Y,4881
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_18:EN,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_157_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_157_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_157_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_157_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_157_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_157_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_157_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_157_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_157_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_224:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_217_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_217_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_217_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_217_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_217_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_217_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_217_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_217_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_217_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_144:Y,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_161:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_161:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_161:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_161:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_36:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_36:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_36:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_36:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_251:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_251:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_251:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_251:Y,4649
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[9]:A,6882
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[9]:B,6805
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[9]:C,3151
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[9]:D,4769
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[9]:Y,3151
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_a2_0_RNI76EJ:A,33578
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_a2_0_RNI76EJ:B,34450
LCD_RGB_0/un1_lcd_cs_out_3lto6_0_a2_0_RNI76EJ:Y,33578
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPB,
LCD_RGB_0/x_cnt_fast[0]:ADn,
LCD_RGB_0/x_cnt_fast[0]:ALn,
LCD_RGB_0/x_cnt_fast[0]:CLK,33310
LCD_RGB_0/x_cnt_fast[0]:D,36336
LCD_RGB_0/x_cnt_fast[0]:EN,
LCD_RGB_0/x_cnt_fast[0]:LAT,
LCD_RGB_0/x_cnt_fast[0]:Q,33310
LCD_RGB_0/x_cnt_fast[0]:SD,
LCD_RGB_0/x_cnt_fast[0]:SLn,
LCD_RGB_0/un1_cnt_word12_4_RNIKJKK9:A,34632
LCD_RGB_0/un1_cnt_word12_4_RNIKJKK9:B,33052
LCD_RGB_0/un1_cnt_word12_4_RNIKJKK9:C,38460
LCD_RGB_0/un1_cnt_word12_4_RNIKJKK9:D,38321
LCD_RGB_0/un1_cnt_word12_4_RNIKJKK9:Y,33052
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:CC[0],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:CC[10],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:CC[11],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:CC[1],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:CC[2],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:CC[3],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:CC[4],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:CC[5],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:CC[6],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:CC[7],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:CC[8],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:CC[9],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:CI,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:CO,4808
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:P[0],4917
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:P[10],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:P[11],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:P[1],4867
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:P[2],5035
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:P[3],5020
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:P[4],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:P[5],
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:P[6],5038
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:P[7],5078
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:P[8],5148
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:P[9],5144
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:UB[0],4808
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:UB[10],5108
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:UB[11],5214
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:UB[1],4902
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:UB[2],5042
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:UB[3],4934
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:UB[4],4973
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:UB[5],5080
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:UB[6],4979
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:UB[7],5033
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:UB[8],5123
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_0_CC_0:UB[9],5094
reg_apb_wrp_0/reg16x8_0/un1_data_out8_235:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_235:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_235:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_235:Y,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_176:Y,4649
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_5:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_5:IPC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[43]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[43]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[43]:CLK,5212
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[43]:D,7514
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[43]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[43]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[43]:Q,5212
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[43]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[43]:SLn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[12]:B,5651
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[12]:C,7676
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[12]:CC,4866
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[12]:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[12]:S,4866
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[12]:UB,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[5]:A,6021
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[5]:B,5937
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[5]:C,2264
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[5]:D,3891
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[5]:Y,2264
PWMctr_0/un1_h_time_cry_10:B,5218
PWMctr_0/un1_h_time_cry_10:CC,4565
PWMctr_0/un1_h_time_cry_10:P,5218
PWMctr_0/un1_h_time_cry_10:S,4565
PWMctr_0/un1_h_time_cry_10:UB,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_7:A,5161
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_7:B,5033
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_7:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_7:P,5078
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_7:UB,5033
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_34:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_34:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_34:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_34:IPC,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_2:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_2:IPC,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_5:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_5:IPENn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int_RNO[3]:A,4793
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int_RNO[3]:B,7916
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int_RNO[3]:C,4780
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int_RNO[3]:Y,4780
reg_apb_wrp_0/reg16x8_0/un1_data_out8_213_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_213_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_213_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_213_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_213_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_213_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_213_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_213_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_213_rs:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[58]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[58]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[58]:CLK,5175
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[58]:D,7371
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[58]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[58]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[58]:Q,5175
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[58]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[58]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_11_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_11_[1]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_11_[1]:CLK,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_11_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_11_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_11_[1]:Q,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_11_[1]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_168:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_168:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_168:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_168:Y,4649
LCD_RGB_0/cnt_scan_ns_i_0[0]:A,36554
LCD_RGB_0/cnt_scan_ns_i_0[0]:B,35397
LCD_RGB_0/cnt_scan_ns_i_0[0]:C,38371
LCD_RGB_0/cnt_scan_ns_i_0[0]:D,37160
LCD_RGB_0/cnt_scan_ns_i_0[0]:Y,35397
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_15:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_12:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_12:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_12:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_12:Y,4610
LCD_RGB_0/cnt_delay[10]:ADn,
LCD_RGB_0/cnt_delay[10]:ALn,
LCD_RGB_0/cnt_delay[10]:CLK,35061
LCD_RGB_0/cnt_delay[10]:D,35802
LCD_RGB_0/cnt_delay[10]:EN,39386
LCD_RGB_0/cnt_delay[10]:LAT,
LCD_RGB_0/cnt_delay[10]:Q,35061
LCD_RGB_0/cnt_delay[10]:SD,
LCD_RGB_0/cnt_delay[10]:SLn,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:CC[0],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:CC[1],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:CC[2],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:CC[3],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:CC[4],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:CI,
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:P[0],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:P[10],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:P[11],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:P[1],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:P[2],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:P[3],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:P[4],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:P[5],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:P[6],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:P[7],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:P[8],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:P[9],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:UB[0],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:UB[10],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:UB[11],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:UB[1],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:UB[2],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:UB[3],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:UB[4],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:UB[5],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:UB[6],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:UB[7],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:UB[8],
LCD_RGB_0/lcd_data_out_12_7_i_m2_2_0_wmux_CC_0:UB[9],
reg_apb_wrp_0/reg16x8_0/un1_data_out8_114:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_114:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_114:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_114:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18_set_RNILK0L:A,5054
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18_set_RNILK0L:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18_set_RNILK0L:C,4926
reg_apb_wrp_0/reg16x8_0/un1_data_out8_18_set_RNILK0L:Y,4926
reg_apb_wrp_0/reg16x8_0/mem_11_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_11_[7]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_11_[7]:CLK,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_11_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_11_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_11_[7]:Q,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_11_[7]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_99:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_99:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_99:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_99:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_63:Y,4649
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1:A,6201
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1:B,6088
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1:C,6045
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1:D,5927
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1:P,5927
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_un1_period_cnt_1_0_I_1:UB,
PWMctr_0/un1_h_time_cry_15:B,
PWMctr_0/un1_h_time_cry_15:CC,
PWMctr_0/un1_h_time_cry_15:P,
PWMctr_0/un1_h_time_cry_15:S,
PWMctr_0/un1_h_time_cry_15:UB,
SYSRESET_0/INST_SYSRESET_FF_IP:DEVRST_N,
SYSRESET_0/INST_SYSRESET_FF_IP:FF_TO_START,
SYSRESET_0/INST_SYSRESET_FF_IP:POWER_ON_RESET_N,
SYSRESET_0/INST_SYSRESET_FF_IP:TCK,
SYSRESET_0/INST_SYSRESET_FF_IP:TDI,
SYSRESET_0/INST_SYSRESET_FF_IP:TMS,
SYSRESET_0/INST_SYSRESET_FF_IP:TRSTB,
SYSRESET_0/INST_SYSRESET_FF_IP:UTDO,
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI4NH25:A,2833
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI4NH25:B,3330
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI4NH25:C,3264
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI4NH25:D,3246
CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_RNI4NH25:Y,2833
reg_apb_wrp_0/reg16x8_0/mem_2__RNIVS5M[0]:A,6205
reg_apb_wrp_0/reg16x8_0/mem_2__RNIVS5M[0]:B,
reg_apb_wrp_0/reg16x8_0/mem_2__RNIVS5M[0]:C,6077
reg_apb_wrp_0/reg16x8_0/mem_2__RNIVS5M[0]:Y,6077
LCD_RGB_0/un1_x_cnt36_i_a2:A,
LCD_RGB_0/un1_x_cnt36_i_a2:B,39522
LCD_RGB_0/un1_x_cnt36_i_a2:C,39422
LCD_RGB_0/un1_x_cnt36_i_a2:D,39337
LCD_RGB_0/un1_x_cnt36_i_a2:Y,39337
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg[0]:ADn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg[0]:ALn,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg[0]:CLK,6000
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg[0]:D,2695
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg[0]:EN,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg[0]:LAT,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg[0]:Q,6000
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg[0]:SD,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_INTR_reg[0]:SLn,
LCD_RGB_0/un1_cnt_word12_1_0_RNIKG2L:A,34861
LCD_RGB_0/un1_cnt_word12_1_0_RNIKG2L:B,35667
LCD_RGB_0/un1_cnt_word12_1_0_RNIKG2L:Y,34861
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[15]:A,3271
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[15]:B,4104
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_7[15]:Y,3271
LCD_RGB_0/un1_cnt_delay_cry_5:A,
LCD_RGB_0/un1_cnt_delay_cry_5:B,34846
LCD_RGB_0/un1_cnt_delay_cry_5:CC,
LCD_RGB_0/un1_cnt_delay_cry_5:P,
LCD_RGB_0/un1_cnt_delay_cry_5:UB,34846
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177_rs:SLn,
LCD_RGB_0/x_cnt_fast[3]:ADn,
LCD_RGB_0/x_cnt_fast[3]:ALn,
LCD_RGB_0/x_cnt_fast[3]:CLK,33570
LCD_RGB_0/x_cnt_fast[3]:D,36336
LCD_RGB_0/x_cnt_fast[3]:EN,
LCD_RGB_0/x_cnt_fast[3]:LAT,
LCD_RGB_0/x_cnt_fast[3]:Q,33570
LCD_RGB_0/x_cnt_fast[3]:SD,
LCD_RGB_0/x_cnt_fast[3]:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_21:A,6723
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_21:B,6625
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_21:C,6563
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_21:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_21:D,6459
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_21:P,6459
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[4]_genblk1_un1_period_cnt_1_0_I_21:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46_set_RNIG5G01:A,5146
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46_set_RNIG5G01:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46_set_RNIG5G01:C,5018
reg_apb_wrp_0/reg16x8_0/un1_data_out8_46_set_RNIG5G01:Y,5018
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m22_1:A,1852
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m22_1:B,1981
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m22_1:C,2066
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_sn_m22_1:Y,1852
PWMctr_0/un1_h_time_cry_9:B,5110
PWMctr_0/un1_h_time_cry_9:CC,4612
PWMctr_0/un1_h_time_cry_9:P,5110
PWMctr_0/un1_h_time_cry_9:S,4612
PWMctr_0/un1_h_time_cry_9:UB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_8:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_8:IPENn,
LCD_RGB_0/cnt_init[1]:ADn,
LCD_RGB_0/cnt_init[1]:ALn,
LCD_RGB_0/cnt_init[1]:CLK,35728
LCD_RGB_0/cnt_init[1]:D,39573
LCD_RGB_0/cnt_init[1]:EN,38502
LCD_RGB_0/cnt_init[1]:LAT,
LCD_RGB_0/cnt_init[1]:Q,35728
LCD_RGB_0/cnt_init[1]:SD,
LCD_RGB_0/cnt_init[1]:SLn,
pwm_2_obuf/U0/U_IOPAD:D,
pwm_2_obuf/U0/U_IOPAD:E,
pwm_2_obuf/U0/U_IOPAD:PAD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_95:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_95:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_95:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_95:Y,4649
corepwm_0/genblk3_corepwm_reg_if/period_reg[9]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[9]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[9]:CLK,5127
corepwm_0/genblk3_corepwm_reg_if/period_reg[9]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[9]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[9]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[9]:Q,5127
corepwm_0/genblk3_corepwm_reg_if/period_reg[9]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[9]:SLn,
LCD_RGB_0/data_reg[4]:ADn,
LCD_RGB_0/data_reg[4]:ALn,
LCD_RGB_0/data_reg[4]:CLK,38707
LCD_RGB_0/data_reg[4]:D,34338
LCD_RGB_0/data_reg[4]:EN,37142
LCD_RGB_0/data_reg[4]:LAT,
LCD_RGB_0/data_reg[4]:Q,38707
LCD_RGB_0/data_reg[4]:SD,
LCD_RGB_0/data_reg[4]:SLn,
PWMctr_0/h_time[2]:ADn,
PWMctr_0/h_time[2]:ALn,
PWMctr_0/h_time[2]:CLK,4502
PWMctr_0/h_time[2]:D,5937
PWMctr_0/h_time[2]:EN,3717
PWMctr_0/h_time[2]:LAT,
PWMctr_0/h_time[2]:Q,4502
PWMctr_0/h_time[2]:SD,
PWMctr_0/h_time[2]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_9:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_9:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_9:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_9:Y,4610
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[2]:A,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[2]:B,4873
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_a2_4[2]:Y,2753
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67_set:CLK,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67_set:Q,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_67_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_145_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_145_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_145_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_145_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_145_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_145_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_145_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_145_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_145_rs:SLn,
LCD_RGB_0/un1_lcd_cs_out_46_iv[5]:A,37629
LCD_RGB_0/un1_lcd_cs_out_46_iv[5]:B,35793
LCD_RGB_0/un1_lcd_cs_out_46_iv[5]:C,33106
LCD_RGB_0/un1_lcd_cs_out_46_iv[5]:Y,33106
reg_apb_wrp_0/reg16x8_0/mem_10__RNISPDJ[2]:A,4931
reg_apb_wrp_0/reg16x8_0/mem_10__RNISPDJ[2]:B,
reg_apb_wrp_0/reg16x8_0/mem_10__RNISPDJ[2]:C,4803
reg_apb_wrp_0/reg16x8_0/mem_10__RNISPDJ[2]:Y,4803
corepwm_0/genblk6_corepwm_pwm_gen/m12:A,6130
corepwm_0/genblk6_corepwm_pwm_gen/m12:B,2258
corepwm_0/genblk6_corepwm_pwm_gen/m12:C,6163
corepwm_0/genblk6_corepwm_pwm_gen/m12:Y,2258
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[1]:ADn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[1]:ALn,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[1]:CLK,4849
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[1]:D,5356
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[1]:EN,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[1]:LAT,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[1]:Q,4849
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[1]:SD,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt[1]:SLn,
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux:A,36631
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux:B,36535
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux:C,34408
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux:CC,
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux:D,35216
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux:P,
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux:UB,
LCD_RGB_0/data_reg_2_8_0__m20_1_0_wmux:Y,34408
PWMctr_0/timer[6]:ADn,
PWMctr_0/timer[6]:ALn,
PWMctr_0/timer[6]:CLK,6026
PWMctr_0/timer[6]:D,7168
PWMctr_0/timer[6]:EN,
PWMctr_0/timer[6]:LAT,
PWMctr_0/timer[6]:Q,6026
PWMctr_0/timer[6]:SD,
PWMctr_0/timer[6]:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[7]:A,6125
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[7]:B,6082
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[7]:C,3840
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[7]:D,3783
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[7]:Y,3783
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_18:EN,
reg_apb_wrp_0/reg16x8_0/mem_8_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_8_[0]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_8_[0]:CLK,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_8_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_8_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_8_[0]:Q,4846
reg_apb_wrp_0/reg16x8_0/mem_8_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_8_[0]:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_32:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_32:IPC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_27:A,6266
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_27:B,6153
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_27:C,6110
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_27:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_27:D,5992
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_27:P,5992
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_27:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_113_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_113_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_113_set:CLK,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_113_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_113_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_113_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_113_set:Q,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_113_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_113_set:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[3]:A,6125
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[3]:B,6082
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[3]:C,3840
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[3]:D,3783
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_4[3]:Y,3783
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[2]:A,6077
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[2]:B,6034
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[2]:C,3837
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[2]:D,3690
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[2]:Y,3690
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_0:CLK,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/FF_0:IPCLKn,
PWMctr_0/h_time_4_cry_9:A,7240
PWMctr_0/h_time_4_cry_9:B,5073
PWMctr_0/h_time_4_cry_9:CC,5090
PWMctr_0/h_time_4_cry_9:P,5246
PWMctr_0/h_time_4_cry_9:S,5090
PWMctr_0/h_time_4_cry_9:UB,5073
PWMctr_0/un1_h_time_cry_3:B,4458
PWMctr_0/un1_h_time_cry_3:CC,4944
PWMctr_0/un1_h_time_cry_3:P,4458
PWMctr_0/un1_h_time_cry_3:S,4944
PWMctr_0/un1_h_time_cry_3:UB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_9:B,5310
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_9:C,5694
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_9:IPB,5310
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_9:IPC,5694
LCD_RGB_0/un1_lcd_cs_out_13lto7_0:A,33481
LCD_RGB_0/un1_lcd_cs_out_13lto7_0:B,33422
LCD_RGB_0/un1_lcd_cs_out_13lto7_0:Y,33422
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_35:B,40476
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_35:C,40430
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_35:IPB,40476
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_35:IPC,40430
LCD_RGB_0/data_reg_2_8_0__N_49_i:A,35576
LCD_RGB_0/data_reg_2_8_0__N_49_i:B,35499
LCD_RGB_0/data_reg_2_8_0__N_49_i:C,35505
LCD_RGB_0/data_reg_2_8_0__N_49_i:D,35361
LCD_RGB_0/data_reg_2_8_0__N_49_i:Y,35361
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_7__2_i_a2[0]:A,4367
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_7__2_i_a2[0]:B,4290
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_7__2_i_a2[0]:C,4062
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_7__2_i_a2[0]:D,3885
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_7__2_i_a2[0]:Y,3885
LCD_RGB_0/cnt_delay[6]:ADn,
LCD_RGB_0/cnt_delay[6]:ALn,
LCD_RGB_0/cnt_delay[6]:CLK,34953
LCD_RGB_0/cnt_delay[6]:D,35919
LCD_RGB_0/cnt_delay[6]:EN,39386
LCD_RGB_0/cnt_delay[6]:LAT,
LCD_RGB_0/cnt_delay[6]:Q,34953
LCD_RGB_0/cnt_delay[6]:SD,
LCD_RGB_0/cnt_delay[6]:SLn,
LCD_RGB_0/cnt_scan_ns_i_i_0_1[4]:A,37720
LCD_RGB_0/cnt_scan_ns_i_i_0_1[4]:B,37606
LCD_RGB_0/cnt_scan_ns_i_i_0_1[4]:C,37493
LCD_RGB_0/cnt_scan_ns_i_i_0_1[4]:D,35476
LCD_RGB_0/cnt_scan_ns_i_i_0_1[4]:Y,35476
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPB,
LCD_RGB_0/un1_lcd_cs_out_5lto2:A,33803
LCD_RGB_0/un1_lcd_cs_out_5lto2:B,33694
LCD_RGB_0/un1_lcd_cs_out_5lto2:C,33681
LCD_RGB_0/un1_lcd_cs_out_5lto2:Y,33681
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_221_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_221_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_221_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_221_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_221_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_221_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_221_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_221_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_221_rs:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[1]:A,3885
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[1]:B,5960
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[1]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[1]:D,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[1]:Y,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[1]:A,4969
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[1]:B,4926
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[1]:C,2729
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[1]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[1]:Y,2582
LCD_RGB_0/data_reg_24_0_am[5]:A,37788
LCD_RGB_0/data_reg_24_0_am[5]:B,33564
LCD_RGB_0/data_reg_24_0_am[5]:C,33886
LCD_RGB_0/data_reg_24_0_am[5]:Y,33564
LCD_RGB_0/cnt_delay[8]:ADn,
LCD_RGB_0/cnt_delay[8]:ALn,
LCD_RGB_0/cnt_delay[8]:CLK,34906
LCD_RGB_0/cnt_delay[8]:D,35933
LCD_RGB_0/cnt_delay[8]:EN,39386
LCD_RGB_0/cnt_delay[8]:LAT,
LCD_RGB_0/cnt_delay[8]:Q,34906
LCD_RGB_0/cnt_delay[8]:SD,
LCD_RGB_0/cnt_delay[8]:SLn,
GPIO_0_M2F_obuf/U0/U_IOPAD:D,
GPIO_0_M2F_obuf/U0/U_IOPAD:E,
GPIO_0_M2F_obuf/U0/U_IOPAD:PAD,
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg41:A,3549
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg41:B,3219
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg41:C,2637
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg41:D,2158
CoreGPIO_0/xhdl1_GEN_BITS[0]_APB_32_GPOUT_reg41:Y,2158
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_200_rs:SLn,
reg_apb_wrp_0/reg16x8_0/mem_11_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_11_[6]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_11_[6]:CLK,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_11_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_11_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_11_[6]:Q,5046
reg_apb_wrp_0/reg16x8_0/mem_11_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_11_[6]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_61_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_61_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_61_set:CLK,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_61_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_61_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_61_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_61_set:Q,5009
reg_apb_wrp_0/reg16x8_0/un1_data_out8_61_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_61_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_105_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_105_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_105_set:CLK,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_105_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_105_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_105_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_105_set:Q,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_105_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_105_set:SLn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_27:EN,
LCD_RGB_0/cnt_word_0_sqmuxa_1:A,
LCD_RGB_0/cnt_word_0_sqmuxa_1:B,35791
LCD_RGB_0/cnt_word_0_sqmuxa_1:C,35779
LCD_RGB_0/cnt_word_0_sqmuxa_1:D,35683
LCD_RGB_0/cnt_word_0_sqmuxa_1:Y,35683
FCCC_0/GL1_INST/U0_RGB1:An,
FCCC_0/GL1_INST/U0_RGB1:ENn,
FCCC_0/GL1_INST/U0_RGB1:YL,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[4]:A,3885
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[4]:B,5960
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[4]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[4]:D,2753
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_11[4]:Y,2676
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[11]:B,5016
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[11]:C,7050
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[11]:CC,4944
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[11]:P,5016
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[11]:S,4944
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[11]:UB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_19:EN,
LCD_RGB_0/cnt_write_RNO[4]:A,38625
LCD_RGB_0/cnt_write_RNO[4]:B,37423
LCD_RGB_0/cnt_write_RNO[4]:C,39490
LCD_RGB_0/cnt_write_RNO[4]:D,39383
LCD_RGB_0/cnt_write_RNO[4]:Y,37423
reg_apb_wrp_0/reg16x8_0/mem_0_[3]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_0_[3]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_0_[3]:CLK,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[3]:D,7129
reg_apb_wrp_0/reg16x8_0/mem_0_[3]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_0_[3]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_0_[3]:Q,6034
reg_apb_wrp_0/reg16x8_0/mem_0_[3]:SD,
reg_apb_wrp_0/reg16x8_0/mem_0_[3]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_139:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_139:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_139:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_139:Y,4604
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:IPA,
PWMctr_0/un5_CNT_cry_4:B,7786
PWMctr_0/un5_CNT_cry_4:CC,7127
PWMctr_0/un5_CNT_cry_4:P,
PWMctr_0/un5_CNT_cry_4:S,7127
PWMctr_0/un5_CNT_cry_4:UB,
LCD_RGB_0/un1_lcd_cs_out_13lto3:A,33570
LCD_RGB_0/un1_lcd_cs_out_13lto3:B,33486
LCD_RGB_0/un1_lcd_cs_out_13lto3:C,33442
LCD_RGB_0/un1_lcd_cs_out_13lto3:D,33367
LCD_RGB_0/un1_lcd_cs_out_13lto3:Y,33367
reg_apb_wrp_0/reg16x8_0/un1_data_out8_112_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_112_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_112_set:CLK,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_112_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_112_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_112_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_112_set:Q,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_112_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_112_set:SLn,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_13:B,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_13:C,7198
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_13:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_13:IPC,7198
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_10:B,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_10:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_10:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_10:IPC,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[14]:B,5651
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[14]:C,7676
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[14]:CC,4898
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[14]:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[14]:S,4898
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_cry[14]:UB,
PWMctr_0/timer[23]:ADn,
PWMctr_0/timer[23]:ALn,
PWMctr_0/timer[23]:CLK,6835
PWMctr_0/timer[23]:D,2896
PWMctr_0/timer[23]:EN,
PWMctr_0/timer[23]:LAT,
PWMctr_0/timer[23]:Q,6835
PWMctr_0/timer[23]:SD,
PWMctr_0/timer[23]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPC,
corepwm_0/genblk3_corepwm_reg_if/period_reg[14]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[14]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[14]:CLK,5241
corepwm_0/genblk3_corepwm_reg_if/period_reg[14]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[14]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[14]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[14]:Q,5241
corepwm_0/genblk3_corepwm_reg_if/period_reg[14]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[14]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPB,
LCD_RGB_0/un1_lcd_cs_out_u[3]:A,33775
LCD_RGB_0/un1_lcd_cs_out_u[3]:B,33038
LCD_RGB_0/un1_lcd_cs_out_u[3]:C,34496
LCD_RGB_0/un1_lcd_cs_out_u[3]:Y,33038
reg_apb_wrp_0/reg16x8_0/mem_14__RNI7C0H[2]:A,5097
reg_apb_wrp_0/reg16x8_0/mem_14__RNI7C0H[2]:B,
reg_apb_wrp_0/reg16x8_0/mem_14__RNI7C0H[2]:C,4969
reg_apb_wrp_0/reg16x8_0/mem_14__RNI7C0H[2]:Y,4969
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/FF_2:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_12:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_12:C,33196
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_12:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_12:IPC,33196
corepwm_0/genblk6_corepwm_pwm_gen/m25:A,2868
corepwm_0/genblk6_corepwm_pwm_gen/m25:B,3365
corepwm_0/genblk6_corepwm_pwm_gen/m25:C,3257
corepwm_0/genblk6_corepwm_pwm_gen/m25:D,3281
corepwm_0/genblk6_corepwm_pwm_gen/m25:Y,2868
LCD_RGB_0/state[4]:ADn,
LCD_RGB_0/state[4]:ALn,
LCD_RGB_0/state[4]:CLK,34669
LCD_RGB_0/state[4]:D,35264
LCD_RGB_0/state[4]:EN,
LCD_RGB_0/state[4]:LAT,
LCD_RGB_0/state[4]:Q,34669
LCD_RGB_0/state[4]:SD,
LCD_RGB_0/state[4]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94_set:CLK,5174
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94_set:Q,5174
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_94_set:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_201:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_201:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_201:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_201:Y,4604
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[26]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[26]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[26]:CLK,5915
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[26]:D,7371
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[26]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[26]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[26]:Q,5915
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[26]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[26]:SLn,
CoreGPIO_0/GPIO_OUT[0]:A,
CoreGPIO_0/GPIO_OUT[0]:B,
CoreGPIO_0/GPIO_OUT[0]:Y,
reg_apb_wrp_0/reg16x8_0/mem_6__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_6__1_sqmuxa_0_a2:B,4652
reg_apb_wrp_0/reg16x8_0/mem_6__1_sqmuxa_0_a2:Y,3546
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:IPB,
reg_apb_wrp_0/reg16x8_0/data_out_RNO[4]:A,3783
reg_apb_wrp_0/reg16x8_0/data_out_RNO[4]:B,3690
reg_apb_wrp_0/reg16x8_0/data_out_RNO[4]:C,2676
reg_apb_wrp_0/reg16x8_0/data_out_RNO[4]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_RNO[4]:Y,2504
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_26:C,40506
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_26:IPC,40506
reg_apb_wrp_0/reg16x8_0/un1_data_out8_124_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_124_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_124_set:CLK,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_124_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_124_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_124_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_124_set:Q,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_124_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_124_set:SLn,
LCD_RGB_0/un1_x_cnt_16_RNI8IBQ8:A,34861
LCD_RGB_0/un1_x_cnt_16_RNI8IBQ8:B,33525
LCD_RGB_0/un1_x_cnt_16_RNI8IBQ8:C,33418
LCD_RGB_0/un1_x_cnt_16_RNI8IBQ8:D,33038
LCD_RGB_0/un1_x_cnt_16_RNI8IBQ8:Y,33038
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453:B,4858
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453:P,4858
corepwm_0/genblk5_genblk1_corepwm_timebase/period_cnt_s_453:UB,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[7]:A,6111
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[7]:B,6028
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[7]:C,2355
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[7]:D,3982
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_6[7]:Y,2355
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_6:C,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_6:IPC,
reg_apb_wrp_0/reg16x8_0/mem_8__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_8__1_sqmuxa_0_a2:B,4607
reg_apb_wrp_0/reg16x8_0/mem_8__1_sqmuxa_0_a2:Y,3546
PWMctr_0/un1_h_time_cry_11:B,5037
PWMctr_0/un1_h_time_cry_11:CC,
PWMctr_0/un1_h_time_cry_11:P,5037
PWMctr_0/un1_h_time_cry_11:S,
PWMctr_0/un1_h_time_cry_11:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10_set_RNI9A5D:A,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10_set_RNI9A5D:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10_set_RNI9A5D:C,6125
reg_apb_wrp_0/reg16x8_0/un1_data_out8_10_set_RNI9A5D:Y,6125
LCD_RGB_0/num_delay_1_sqmuxa_0_a2:A,38652
LCD_RGB_0/num_delay_1_sqmuxa_0_a2:B,39544
LCD_RGB_0/num_delay_1_sqmuxa_0_a2:Y,38652
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[36]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[36]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[36]:CLK,4924
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[36]:D,7129
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[36]:EN,3049
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[36]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[36]:Q,4924
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[36]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[3]_psh_negedge_reg[36]:SLn,
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[14]:A,4409
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[14]:B,3264
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[14]:C,6103
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[14]:D,4103
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_5[14]:Y,3264
LCD_RGB_0/un1_lcd_cs_out_37_RNIPK1M[0]:A,37631
LCD_RGB_0/un1_lcd_cs_out_37_RNIPK1M[0]:B,37629
LCD_RGB_0/un1_lcd_cs_out_37_RNIPK1M[0]:Y,37629
LCD_RGB_0/y_cnt_cry[3]:B,36385
LCD_RGB_0/y_cnt_cry[3]:C,39299
LCD_RGB_0/y_cnt_cry[3]:CC,36730
LCD_RGB_0/y_cnt_cry[3]:P,
LCD_RGB_0/y_cnt_cry[3]:S,36385
LCD_RGB_0/y_cnt_cry[3]:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_218_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_218_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_218_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_218_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_218_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_218_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_218_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_218_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_218_rs:SLn,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_7:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_7:IPC,
LCD_RGB_0/state_ns_0_o2_RNI0TRU[5]:A,38594
LCD_RGB_0/state_ns_0_o2_RNI0TRU[5]:B,38526
LCD_RGB_0/state_ns_0_o2_RNI0TRU[5]:C,38400
LCD_RGB_0/state_ns_0_o2_RNI0TRU[5]:D,37379
LCD_RGB_0/state_ns_0_o2_RNI0TRU[5]:Y,37379
reg_apb_wrp_0/reg16x8_0/mem_12_[1]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_12_[1]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_12_[1]:CLK,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[1]:D,7175
reg_apb_wrp_0/reg16x8_0/mem_12_[1]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_12_[1]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_12_[1]:Q,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[1]:SD,
reg_apb_wrp_0/reg16x8_0/mem_12_[1]:SLn,
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:CC[0],35912
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:CC[1],35834
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:CC[2],35776
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:CC[3],35866
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:CC[4],35795
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:CI,35776
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:P[0],35836
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:P[10],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:P[11],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:P[1],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:P[2],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:P[3],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:P[4],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:P[5],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:P[6],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:P[7],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:P[8],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:P[9],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:UB[0],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:UB[10],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:UB[11],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:UB[1],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:UB[2],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:UB[3],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:UB[4],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:UB[5],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:UB[6],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:UB[7],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:UB[8],
LCD_RGB_0/un1_cnt_delay_cry_15_RNILP7B_CC_1:UB[9],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPB,
LCD_RGB_0/cnt_init[5]:ADn,
LCD_RGB_0/cnt_init[5]:ALn,
LCD_RGB_0/cnt_init[5]:CLK,35556
LCD_RGB_0/cnt_init[5]:D,38350
LCD_RGB_0/cnt_init[5]:EN,38502
LCD_RGB_0/cnt_init[5]:LAT,
LCD_RGB_0/cnt_init[5]:Q,35556
LCD_RGB_0/cnt_init[5]:SD,
LCD_RGB_0/cnt_init[5]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPB,
LCD_RGB_0/num_delay_1_sqmuxa_1:A,34596
LCD_RGB_0/num_delay_1_sqmuxa_1:B,35708
LCD_RGB_0/num_delay_1_sqmuxa_1:Y,34596
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_11:A,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_11:B,7067
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_11:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_11:P,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_11:UB,7067
LCD_RGB_0/cnt_init[0]:ADn,
LCD_RGB_0/cnt_init[0]:ALn,
LCD_RGB_0/cnt_init[0]:CLK,35598
LCD_RGB_0/cnt_init[0]:D,39507
LCD_RGB_0/cnt_init[0]:EN,38502
LCD_RGB_0/cnt_init[0]:LAT,
LCD_RGB_0/cnt_init[0]:Q,35598
LCD_RGB_0/cnt_init[0]:SD,
LCD_RGB_0/cnt_init[0]:SLn,
reg_apb_wrp_0/reg16x8_0/mem_7__RNIMSVP[7]:A,6088
reg_apb_wrp_0/reg16x8_0/mem_7__RNIMSVP[7]:B,
reg_apb_wrp_0/reg16x8_0/mem_7__RNIMSVP[7]:C,5960
reg_apb_wrp_0/reg16x8_0/mem_7__RNIMSVP[7]:Y,5960
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[6]:A,4846
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[6]:B,4803
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[6]:C,2561
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[6]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[6]:Y,2504
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_5:C,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_5:IPC,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_69_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_69_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_69_set:CLK,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_69_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_69_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_69_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_69_set:Q,4974
reg_apb_wrp_0/reg16x8_0/un1_data_out8_69_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_69_set:SLn,
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_13__2_i_a2[4]:A,3166
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_13__2_i_a2[4]:B,3089
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_13__2_i_a2[4]:C,2852
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_13__2_i_a2[4]:D,2639
reg_apb_wrp_0/reg16x8_0/WRITE_GEN_mem_13__2_i_a2[4]:Y,2639
reg_apb_wrp_0/reg16x8_0/mem_12_[7]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_12_[7]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_12_[7]:CLK,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[7]:D,7057
reg_apb_wrp_0/reg16x8_0/mem_12_[7]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_12_[7]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_12_[7]:Q,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[7]:SD,
reg_apb_wrp_0/reg16x8_0/mem_12_[7]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65_set:CLK,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65_set:Q,6253
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_65_set:SLn,
LCD_RGB_0/cnt_scan[1]:ADn,
LCD_RGB_0/cnt_scan[1]:ALn,
LCD_RGB_0/cnt_scan[1]:CLK,36597
LCD_RGB_0/cnt_scan[1]:D,36356
LCD_RGB_0/cnt_scan[1]:EN,39475
LCD_RGB_0/cnt_scan[1]:LAT,
LCD_RGB_0/cnt_scan[1]:Q,36597
LCD_RGB_0/cnt_scan[1]:SD,
LCD_RGB_0/cnt_scan[1]:SLn,
LCD_RGB_0/state_ns_0[5]:A,36770
LCD_RGB_0/state_ns_0[5]:B,38634
LCD_RGB_0/state_ns_0[5]:C,37296
LCD_RGB_0/state_ns_0[5]:D,37298
LCD_RGB_0/state_ns_0[5]:Y,36770
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPB,
LCD_RGB_0/y_cnt[2]:ADn,
LCD_RGB_0/y_cnt[2]:ALn,
LCD_RGB_0/y_cnt[2]:CLK,33038
LCD_RGB_0/y_cnt[2]:D,36385
LCD_RGB_0/y_cnt[2]:EN,37157
LCD_RGB_0/y_cnt[2]:LAT,
LCD_RGB_0/y_cnt[2]:Q,33038
LCD_RGB_0/y_cnt[2]:SD,
LCD_RGB_0/y_cnt[2]:SLn,
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux:A,36776
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux:B,36680
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux:C,35483
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux:CC,
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux:D,35378
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux:P,
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux:UB,
LCD_RGB_0/data_reg_2_8_0__m65_1_0_wmux:Y,35378
LCD_RGB_0/cnt_init[3]:ADn,
LCD_RGB_0/cnt_init[3]:ALn,
LCD_RGB_0/cnt_init[3]:CLK,35644
LCD_RGB_0/cnt_init[3]:D,39573
LCD_RGB_0/cnt_init[3]:EN,38502
LCD_RGB_0/cnt_init[3]:LAT,
LCD_RGB_0/cnt_init[3]:Q,35644
LCD_RGB_0/cnt_init[3]:SD,
LCD_RGB_0/cnt_init[3]:SLn,
LCD_RGB_0/un1_IDLE_17_0_a2:A,36478
LCD_RGB_0/un1_IDLE_17_0_a2:B,36467
LCD_RGB_0/un1_IDLE_17_0_a2:Y,36467
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_195:Y,4604
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[3]:A,4969
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[3]:B,4926
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[3]:C,2729
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[3]:D,2582
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_0[3]:Y,2582
SYSRESET_0_RNIHNV1/U0:An,
SYSRESET_0_RNIHNV1/U0:ENn,
SYSRESET_0_RNIHNV1/U0:YNn,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_31:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_31:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_244:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_244:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_244:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_244:Y,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_135_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_135_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_135_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_135_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_135_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_135_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_135_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_135_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_135_rs:SLn,
reg_apb_wrp_0/reg16x8_0/mem_15_[0]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_15_[0]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_15_[0]:CLK,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[0]:D,7228
reg_apb_wrp_0/reg16x8_0/mem_15_[0]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_15_[0]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_15_[0]:Q,4881
reg_apb_wrp_0/reg16x8_0/mem_15_[0]:SD,
reg_apb_wrp_0/reg16x8_0/mem_15_[0]:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[32]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[32]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[32]:CLK,5255
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[32]:D,7282
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[32]:EN,3319
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[32]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[32]:Q,5255
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[32]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[2]_psh_negedge_reg[32]:SLn,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int_RNO_0[3]:A,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int_RNO_0[3]:B,7881
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int_RNO_0[3]:C,4699
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[3]_genblk1_PWM_int_RNO_0[3]:Y,3807
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_45:A,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_45:B,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_45:C,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_45:CC,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_45:D,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_45:P,
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_un1_period_cnt_1_0_I_45:UB,
PWMctr_0/un5_CNT_s_1_455_CC_0:CC[0],
PWMctr_0/un5_CNT_s_1_455_CC_0:CC[1],7531
PWMctr_0/un5_CNT_s_1_455_CC_0:CC[2],6617
PWMctr_0/un5_CNT_s_1_455_CC_0:CC[3],7195
PWMctr_0/un5_CNT_s_1_455_CC_0:CC[4],7127
PWMctr_0/un5_CNT_s_1_455_CC_0:CC[5],6227
PWMctr_0/un5_CNT_s_1_455_CC_0:CC[6],6305
PWMctr_0/un5_CNT_s_1_455_CC_0:CI,
PWMctr_0/un5_CNT_s_1_455_CC_0:P[0],6227
PWMctr_0/un5_CNT_s_1_455_CC_0:P[10],
PWMctr_0/un5_CNT_s_1_455_CC_0:P[11],
PWMctr_0/un5_CNT_s_1_455_CC_0:P[1],6305
PWMctr_0/un5_CNT_s_1_455_CC_0:P[2],
PWMctr_0/un5_CNT_s_1_455_CC_0:P[3],6476
PWMctr_0/un5_CNT_s_1_455_CC_0:P[4],
PWMctr_0/un5_CNT_s_1_455_CC_0:P[5],
PWMctr_0/un5_CNT_s_1_455_CC_0:P[6],
PWMctr_0/un5_CNT_s_1_455_CC_0:P[7],
PWMctr_0/un5_CNT_s_1_455_CC_0:P[8],
PWMctr_0/un5_CNT_s_1_455_CC_0:P[9],
PWMctr_0/un5_CNT_s_1_455_CC_0:UB[0],
PWMctr_0/un5_CNT_s_1_455_CC_0:UB[10],
PWMctr_0/un5_CNT_s_1_455_CC_0:UB[11],
PWMctr_0/un5_CNT_s_1_455_CC_0:UB[1],
PWMctr_0/un5_CNT_s_1_455_CC_0:UB[2],
PWMctr_0/un5_CNT_s_1_455_CC_0:UB[3],
PWMctr_0/un5_CNT_s_1_455_CC_0:UB[4],
PWMctr_0/un5_CNT_s_1_455_CC_0:UB[5],
PWMctr_0/un5_CNT_s_1_455_CC_0:UB[6],
PWMctr_0/un5_CNT_s_1_455_CC_0:UB[7],
PWMctr_0/un5_CNT_s_1_455_CC_0:UB[8],
PWMctr_0/un5_CNT_s_1_455_CC_0:UB[9],
corepwm_0/genblk3_corepwm_reg_if/sync_update_0_sqmuxa_2:A,5247
corepwm_0/genblk3_corepwm_reg_if/sync_update_0_sqmuxa_2:B,4923
corepwm_0/genblk3_corepwm_reg_if/sync_update_0_sqmuxa_2:C,5289
corepwm_0/genblk3_corepwm_reg_if/sync_update_0_sqmuxa_2:D,5104
corepwm_0/genblk3_corepwm_reg_if/sync_update_0_sqmuxa_2:Y,4923
LCD_RGB_0/color_word_lsb_color_word_lsb_0_0/CFG_22:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_188_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_188_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_188_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_188_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_188_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_188_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_188_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_188_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_188_rs:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_90:Y,4649
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_27:C,33590
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_27:IPC,33590
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_14:B,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_14:C,33127
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_14:IPB,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_14:IPC,33127
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_12:A,5198
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_12:B,5085
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_12:CC,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_12:P,5085
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_12:UB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211_rs_RNI2RC71:A,5052
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211_rs_RNI2RC71:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211_rs_RNI2RC71:C,4924
reg_apb_wrp_0/reg16x8_0/un1_data_out8_211_rs_RNI2RC71:Y,4924
LCD_RGB_0/cnt_word_9_ns_1[0]:A,38703
LCD_RGB_0/cnt_word_9_ns_1[0]:B,38668
LCD_RGB_0/cnt_word_9_ns_1[0]:C,36492
LCD_RGB_0/cnt_word_9_ns_1[0]:D,37359
LCD_RGB_0/cnt_word_9_ns_1[0]:Y,36492
LCD_RGB_0/cnt_word_9s2:A,37634
LCD_RGB_0/cnt_word_9s2:B,37475
LCD_RGB_0/cnt_word_9s2:C,36430
LCD_RGB_0/cnt_word_9s2:D,35374
LCD_RGB_0/cnt_word_9s2:Y,35374
corepwm_0/genblk3_corepwm_reg_if/period_reg[13]:ADn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[13]:ALn,
corepwm_0/genblk3_corepwm_reg_if/period_reg[13]:CLK,5193
corepwm_0/genblk3_corepwm_reg_if/period_reg[13]:D,8867
corepwm_0/genblk3_corepwm_reg_if/period_reg[13]:EN,6662
corepwm_0/genblk3_corepwm_reg_if/period_reg[13]:LAT,
corepwm_0/genblk3_corepwm_reg_if/period_reg[13]:Q,5193
corepwm_0/genblk3_corepwm_reg_if/period_reg[13]:SD,
corepwm_0/genblk3_corepwm_reg_if/period_reg[13]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146_rs_RNI8OGH:A,6162
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146_rs_RNI8OGH:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146_rs_RNI8OGH:C,6034
reg_apb_wrp_0/reg16x8_0/un1_data_out8_146_rs_RNI8OGH:Y,6034
LCD_RGB_0/un1_cnt_delay_cry_1:A,34876
LCD_RGB_0/un1_cnt_delay_cry_1:B,34681
LCD_RGB_0/un1_cnt_delay_cry_1:CC,
LCD_RGB_0/un1_cnt_delay_cry_1:P,34790
LCD_RGB_0/un1_cnt_delay_cry_1:UB,34681
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[1]:ADn,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[1]:ALn,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[1]:CLK,4098
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[1]:D,7228
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[1]:EN,2258
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[1]:LAT,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[1]:Q,4098
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[1]:SD,
corepwm_0/genblk3_corepwm_reg_if/psh_enable_reg1[1]:SLn,
LCD_RGB_0/y_cnt_RNILGN31[0]:A,35202
LCD_RGB_0/y_cnt_RNILGN31[0]:B,34185
LCD_RGB_0/y_cnt_RNILGN31[0]:C,35112
LCD_RGB_0/y_cnt_RNILGN31[0]:D,35034
LCD_RGB_0/y_cnt_RNILGN31[0]:Y,34185
reg_apb_wrp_0/reg16x8_0/un1_data_out8_155:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_155:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_155:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_155:Y,4604
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int_RNO[1]:A,4670
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int_RNO[1]:B,7916
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int_RNO[1]:C,4780
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[1]_genblk1_PWM_int_RNO[1]:Y,4670
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_7:EN,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/FF_7:IPENn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_52:Y,4649
CoreAPB3_0/iPSELS_0_a2[5]:A,3283
CoreAPB3_0/iPSELS_0_a2[5]:B,2617
CoreAPB3_0/iPSELS_0_a2[5]:C,3354
CoreAPB3_0/iPSELS_0_a2[5]:D,3236
CoreAPB3_0/iPSELS_0_a2[5]:Y,2617
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187_rs_RNI7LTR:A,5001
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187_rs_RNI7LTR:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187_rs_RNI7LTR:C,4873
reg_apb_wrp_0/reg16x8_0/un1_data_out8_187_rs_RNI7LTR:Y,4873
reg_apb_wrp_0/reg16x8_0/mem_6_[5]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_6_[5]:ALn,4649
reg_apb_wrp_0/reg16x8_0/mem_6_[5]:CLK,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[5]:D,7248
reg_apb_wrp_0/reg16x8_0/mem_6_[5]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_6_[5]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_6_[5]:Q,6082
reg_apb_wrp_0/reg16x8_0/mem_6_[5]:SD,
reg_apb_wrp_0/reg16x8_0/mem_6_[5]:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_206_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_206_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_206_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_206_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_206_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_206_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_206_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_206_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_206_rs:SLn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_14:Y,4610
LCD_RGB_0/state_ns_0_a2_0_1[0]:A,34890
LCD_RGB_0/state_ns_0_a2_0_1[0]:B,36765
LCD_RGB_0/state_ns_0_a2_0_1[0]:Y,34890
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI863I[5]:A,2820
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI863I[5]:B,7033
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI863I[5]:C,2981
CoreGPIO_0/xhdl1_GEN_BITS[0]_REG_GEN_CONFIG_reg[0]_RNI863I[5]:Y,2820
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_164:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_164:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_164:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_164:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_214:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_214:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_214:C,4604
reg_apb_wrp_0/reg16x8_0/un1_data_out8_214:Y,4604
LCD_RGB_0/data_reg_24_am[3]:A,36564
LCD_RGB_0/data_reg_24_am[3]:B,35355
LCD_RGB_0/data_reg_24_am[3]:C,37498
LCD_RGB_0/data_reg_24_am[3]:Y,35355
LCD_RGB_0/cnt_write_n3_i_o2:A,38737
LCD_RGB_0/cnt_write_n3_i_o2:B,38674
LCD_RGB_0/cnt_write_n3_i_o2:C,38625
LCD_RGB_0/cnt_write_n3_i_o2:Y,38625
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_35:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_35:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_37_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_37_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_37_set:CLK,6256
reg_apb_wrp_0/reg16x8_0/un1_data_out8_37_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_37_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_37_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_37_set:Q,6256
reg_apb_wrp_0/reg16x8_0/un1_data_out8_37_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_37_set:SLn,
LCD_RGB_0/cnt_delay[14]:ADn,
LCD_RGB_0/cnt_delay[14]:ALn,
LCD_RGB_0/cnt_delay[14]:CLK,34897
LCD_RGB_0/cnt_delay[14]:D,35866
LCD_RGB_0/cnt_delay[14]:EN,39386
LCD_RGB_0/cnt_delay[14]:LAT,
LCD_RGB_0/cnt_delay[14]:Q,34897
LCD_RGB_0/cnt_delay[14]:SD,
LCD_RGB_0/cnt_delay[14]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:IPA,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42_set:ALn,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42_set:CLK,5196
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42_set:Q,5196
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_42_set:SLn,
PWMctr_0/pwm_3:A,4458
PWMctr_0/pwm_3:B,7933
PWMctr_0/pwm_3:Y,4458
LCD_RGB_0/data_reg_24_ns[3]:A,38535
LCD_RGB_0/data_reg_24_ns[3]:B,35355
LCD_RGB_0/data_reg_24_ns[3]:C,34338
LCD_RGB_0/data_reg_24_ns[3]:Y,34338
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[64]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[64]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[64]:CLK,5255
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[64]:D,7282
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[64]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[64]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[64]:Q,5255
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[64]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[64]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPB,
reg_apb_demo_0/reg_demo_0/mem_mem_0_0/CFG_22:B,
PWMctr_0/un4_timer_1_cry_11:B,7792
PWMctr_0/un4_timer_1_cry_11:CC,6967
PWMctr_0/un4_timer_1_cry_11:P,
PWMctr_0/un4_timer_1_cry_11:S,6967
PWMctr_0/un4_timer_1_cry_11:UB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:A,1413
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:B,2795
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPA,1413
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPB,2795
FCCC_0/CCC_INST/IP_INTERFACE_16:A,
FCCC_0/CCC_INST/IP_INTERFACE_16:B,
FCCC_0/CCC_INST/IP_INTERFACE_16:C,
FCCC_0/CCC_INST/IP_INTERFACE_16:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_16:IPC,
LCD_RGB_0/un1_x_cnt36_2_3_a2:A,36818
LCD_RGB_0/un1_x_cnt36_2_3_a2:B,37726
LCD_RGB_0/un1_x_cnt36_2_3_a2:Y,36818
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[5]:A,4846
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[5]:B,4803
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[5]:C,2561
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[5]:D,2504
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_1[5]:Y,2504
reg_apb_wrp_0/reg16x8_0/un1_data_out8_227:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_227:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_227:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_227:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222_rs_RNIAICF:A,5097
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222_rs_RNIAICF:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222_rs_RNIAICF:C,4969
reg_apb_wrp_0/reg16x8_0/un1_data_out8_222_rs_RNIAICF:Y,4969
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_4_0[1]:A,3393
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_4_0[1]:B,5125
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_4_0[1]:C,3463
corepwm_0/genblk3_corepwm_reg_if/PRDATA_regif_4_0[1]:Y,3393
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_49:Y,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177_rs_RNI0RJG:A,6210
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177_rs_RNI0RJG:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177_rs_RNI0RJG:C,6082
reg_apb_wrp_0/reg16x8_0/un1_data_out8_177_rs_RNI0RJG:Y,6082
reg_apb_wrp_0/reg16x8_0/un1_data_out8_166_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_166_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_166_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_166_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_166_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_166_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_166_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_166_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_166_rs:SLn,
reg_apb_wrp_0/reg16x8_0/mem_15__1_sqmuxa_0_a2:A,3546
reg_apb_wrp_0/reg16x8_0/mem_15__1_sqmuxa_0_a2:B,4652
reg_apb_wrp_0/reg16x8_0/mem_15__1_sqmuxa_0_a2:Y,3546
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[5]:A,6077
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[5]:B,6034
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[5]:C,3837
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[5]:D,3690
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[5]:Y,3690
LCD_RGB_0/state_ns_a2_2_0_a3[4]:A,35482
LCD_RGB_0/state_ns_a2_2_0_a3[4]:B,35556
LCD_RGB_0/state_ns_a2_2_0_a3[4]:Y,35482
reg_apb_wrp_0/reg16x8_0/mem_12_[6]:ADn,
reg_apb_wrp_0/reg16x8_0/mem_12_[6]:ALn,4604
reg_apb_wrp_0/reg16x8_0/mem_12_[6]:CLK,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[6]:D,7280
reg_apb_wrp_0/reg16x8_0/mem_12_[6]:EN,3546
reg_apb_wrp_0/reg16x8_0/mem_12_[6]:LAT,
reg_apb_wrp_0/reg16x8_0/mem_12_[6]:Q,4926
reg_apb_wrp_0/reg16x8_0/mem_12_[6]:SD,
reg_apb_wrp_0/reg16x8_0/mem_12_[6]:SLn,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPB,
LCD_RGB_0/cnt_scan_ns_i_i[4]:A,37454
LCD_RGB_0/cnt_scan_ns_i_i[4]:B,35476
LCD_RGB_0/cnt_scan_ns_i_i[4]:C,39484
LCD_RGB_0/cnt_scan_ns_i_i[4]:D,39345
LCD_RGB_0/cnt_scan_ns_i_i[4]:Y,35476
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_15_FCINST1:CC,4808
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_15_FCINST1:CO,4808
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_15_FCINST1:P,
corepwm_0/genblk5_genblk1_corepwm_timebase/un1_period_cnt_cry_15_FCINST1:UB,
FCCC_0/CCC_INST/IP_INTERFACE_4:A,
FCCC_0/CCC_INST/IP_INTERFACE_4:B,
FCCC_0/CCC_INST/IP_INTERFACE_4:C,
FCCC_0/CCC_INST/IP_INTERFACE_4:IPB,
FCCC_0/CCC_INST/IP_INTERFACE_4:IPC,
LCD_RGB_0/cnt_cry_cy[0]_CC_0:CC[0],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:CC[1],37212
LCD_RGB_0/cnt_cry_cy[0]_CC_0:CC[2],37154
LCD_RGB_0/cnt_cry_cy[0]_CC_0:CC[3],36893
LCD_RGB_0/cnt_cry_cy[0]_CC_0:CC[4],36825
LCD_RGB_0/cnt_cry_cy[0]_CC_0:CC[5],36775
LCD_RGB_0/cnt_cry_cy[0]_CC_0:CC[6],35878
LCD_RGB_0/cnt_cry_cy[0]_CC_0:CI,
LCD_RGB_0/cnt_cry_cy[0]_CC_0:P[0],36775
LCD_RGB_0/cnt_cry_cy[0]_CC_0:P[10],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:P[11],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:P[1],35878
LCD_RGB_0/cnt_cry_cy[0]_CC_0:P[2],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:P[3],36049
LCD_RGB_0/cnt_cry_cy[0]_CC_0:P[4],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:P[5],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:P[6],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:P[7],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:P[8],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:P[9],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:UB[0],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:UB[10],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:UB[11],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:UB[1],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:UB[2],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:UB[3],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:UB[4],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:UB[5],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:UB[6],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:UB[7],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:UB[8],
LCD_RGB_0/cnt_cry_cy[0]_CC_0:UB[9],
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPB,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPC,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/FF_17:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_11:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_11:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_11:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_11:Y,4610
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[3]:A,6077
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[3]:B,6034
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[3]:C,3837
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[3]:D,3690
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_5[3]:Y,3690
LCD_RGB_0/x_cnt_9[0]:A,36336
LCD_RGB_0/x_cnt_9[0]:B,37021
LCD_RGB_0/x_cnt_9[0]:Y,36336
LCD_RGB_0/cnt_init_RNO[1]:A,39573
LCD_RGB_0/cnt_init_RNO[1]:B,39594
LCD_RGB_0/cnt_init_RNO[1]:Y,39573
PWMctr_0/un4_timer_1_cry_16:B,7792
PWMctr_0/un4_timer_1_cry_16:CC,6951
PWMctr_0/un4_timer_1_cry_16:P,
PWMctr_0/un4_timer_1_cry_16:S,6951
PWMctr_0/un4_timer_1_cry_16:UB,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_5:EN,
LCD_RGB_0/color_word_msb_color_word_msb_0_0/FF_5:IPENn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215_rs:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215_rs:ALn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215_rs:CLK,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215_rs:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215_rs:EN,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215_rs:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215_rs:Q,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215_rs:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_215_rs:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[49]:ADn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[49]:ALn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[49]:CLK,4295
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[49]:D,7228
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[49]:EN,3242
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[49]:LAT,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[49]:Q,4295
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[49]:SD,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_shregs[4]_psh_negedge_reg[49]:SLn,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_2:A,7016
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_2:B,6875
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_2:CC,
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_2:P,6927
corepwm_0/genblk3_corepwm_reg_if/gen_pos_neg_regs[1]_un1_period_cnt_cry_2:UB,6875
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123:A,6879
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_123:Y,4649
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:A,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:B,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:C,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPA,
FPGA_SoC_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPB,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_170:A,6927
reg_apb_wrp_0/reg16x8_0/un1_data_out8_170:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_170:C,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_170:Y,4649
PWMctr_0/timer_3[7]:A,2896
PWMctr_0/timer_3[7]:B,6142
PWMctr_0/timer_3[7]:Y,2896
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_45:Y,4610
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_5:C,
LCD_RGB_0/color_word_msb_color_word_msb_0_1/CFG_5:IPC,
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_27:C,33508
LCD_RGB_0/color_word_lsb_color_word_lsb_0_1/CFG_27:IPC,33508
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int_RNO_0[2]:A,7924
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int_RNO_0[2]:B,5834
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int_RNO_0[2]:C,4699
corepwm_0/genblk6_corepwm_pwm_gen/PWM_output_generation[2]_genblk1_PWM_int_RNO_0[2]:Y,4699
reg_apb_wrp_0/reg16x8_0/un1_data_out8_4:A,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_4:B,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_4:C,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_4:Y,4610
reg_apb_wrp_0/reg16x8_0/un1_data_out8_54_set:ADn,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_54_set:ALn,4649
reg_apb_wrp_0/reg16x8_0/un1_data_out8_54_set:CLK,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_54_set:D,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_54_set:EN,3546
reg_apb_wrp_0/reg16x8_0/un1_data_out8_54_set:LAT,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_54_set:Q,6088
reg_apb_wrp_0/reg16x8_0/un1_data_out8_54_set:SD,
reg_apb_wrp_0/reg16x8_0/un1_data_out8_54_set:SLn,
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[2]:A,5018
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[2]:B,4975
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[2]:C,2733
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[2]:D,2676
reg_apb_wrp_0/reg16x8_0/data_out_2_15_i_7[2]:Y,2676
DEVRST_N,
MMUART_0_RXD,
MMUART_1_RXD,
MMUART_0_TXD,
MMUART_1_TXD,
I2C_1_SCL,
I2C_1_SDA,
GPIO_0_M2F,
GPIO_OUT<0>,
LED2,
PWM<0>,
PWM<1>,
PWM<2>,
PWM<3>,
lcd_clk_out,
lcd_cs_out,
lcd_data_out,
lcd_dc_out,
pwm_0,
pwm_1,
pwm_2,
pwm_3,
