# Synopsys Constraint Checker(syntax only), version map201609actrcp1, Build 005R, built Jan 25 2017
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Nov 15 23:01:45 2017


##### DESIGN INFO #######################################################

Top View:                "RTG4_RV32_BaseDesign"
Constraint File(s):      "D:\Sandbox\RISCV_Libero\RTG4_RV-32IMA_AHB_VlogBaseDesign\designer\RTG4_RV32_BaseDesign\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                                       Requested     Requested     Clock                            Clock                   Clock
Clock                                                       Frequency     Period        Type                             Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock     100.0 MHz     10.000        inferred                         Inferred_clkgroup_0     335  
COREJTAGDEBUG_Z11|iUDRCK_inferred_clock                     100.0 MHz     10.000        inferred                         Inferred_clkgroup_1     17   
RTG4FCCC_0/GL0                                              50.0 MHz      20.000        generated (from rcosc_50mhz)     default_clkgroup        5360 
RTG4FCCC_0/GL1                                              50.0 MHz      20.000        generated (from rcosc_50mhz)     default_clkgroup        149  
System                                                      100.0 MHz     10.000        system                           system_clkgroup         0    
rcosc_50mhz                                                 50.0 MHz      20.000        declared                         default_clkgroup        0    
======================================================================================================================================================
