{"sha": "a60fd657ad8290d9916082dd8a31bd4b830c5e5f", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTYwZmQ2NTdhZDgyOTBkOTkxNjA4MmRkOGEzMWJkNGI4MzBjNWU1Zg==", "commit": {"author": {"name": "James Greenhalgh", "email": "james.greenhalgh@arm.com", "date": "2016-04-11T10:11:59Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2016-04-11T10:11:59Z"}, "message": "[Patch AArch64 1/3] Enable CRC by default for armv8.1-a\n\ngcc/\n\n\t* config/aarch64/aarch64.h (AARCH64_FL_FOR_ARCH8_1): Also add\n\tAARCH64_FL_CRC.\n\nFrom-SVN: r234875", "tree": {"sha": "c1246fff18996795b0f302ab9ea9a525b4b42fff", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c1246fff18996795b0f302ab9ea9a525b4b42fff"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a60fd657ad8290d9916082dd8a31bd4b830c5e5f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a60fd657ad8290d9916082dd8a31bd4b830c5e5f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a60fd657ad8290d9916082dd8a31bd4b830c5e5f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a60fd657ad8290d9916082dd8a31bd4b830c5e5f/comments", "author": {"login": "jgreenhalgh-arm", "id": 6104025, "node_id": "MDQ6VXNlcjYxMDQwMjU=", "avatar_url": "https://avatars.githubusercontent.com/u/6104025?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jgreenhalgh-arm", "html_url": "https://github.com/jgreenhalgh-arm", "followers_url": "https://api.github.com/users/jgreenhalgh-arm/followers", "following_url": "https://api.github.com/users/jgreenhalgh-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jgreenhalgh-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jgreenhalgh-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jgreenhalgh-arm/subscriptions", "organizations_url": "https://api.github.com/users/jgreenhalgh-arm/orgs", "repos_url": "https://api.github.com/users/jgreenhalgh-arm/repos", "events_url": "https://api.github.com/users/jgreenhalgh-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jgreenhalgh-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "fa246aa37ad88aeb6f12b93e67a4bd1516a084d6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fa246aa37ad88aeb6f12b93e67a4bd1516a084d6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/fa246aa37ad88aeb6f12b93e67a4bd1516a084d6"}], "stats": {"total": 7, "additions": 6, "deletions": 1}, "files": [{"sha": "e30ddc38d2fff5d20a41bd3510d732881f03d448", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a60fd657ad8290d9916082dd8a31bd4b830c5e5f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a60fd657ad8290d9916082dd8a31bd4b830c5e5f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a60fd657ad8290d9916082dd8a31bd4b830c5e5f", "patch": "@@ -1,3 +1,8 @@\n+2016-04-11  James Greenhalgh  <james.greenhalgh@arm.com>\n+\n+\t* config/aarch64/aarch64.h (AARCH64_FL_FOR_ARCH8_1): Also add\n+\tAARCH64_FL_CRC.\n+\n 2016-04-09  Tom de Vries  <tom@codesourcery.com>\n \n \tPR tree-optimization/68953"}, {"sha": "15d7e4019adf207d5127ebba31af35a8b3437c5b", "filename": "gcc/config/aarch64/aarch64.h", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a60fd657ad8290d9916082dd8a31bd4b830c5e5f/gcc%2Fconfig%2Faarch64%2Faarch64.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a60fd657ad8290d9916082dd8a31bd4b830c5e5f/gcc%2Fconfig%2Faarch64%2Faarch64.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.h?ref=a60fd657ad8290d9916082dd8a31bd4b830c5e5f", "patch": "@@ -145,7 +145,7 @@ extern unsigned aarch64_architecture_version;\n /* Architecture flags that effect instruction selection.  */\n #define AARCH64_FL_FOR_ARCH8       (AARCH64_FL_FPSIMD)\n #define AARCH64_FL_FOR_ARCH8_1\t\t\t       \\\n-  (AARCH64_FL_FOR_ARCH8 | AARCH64_FL_LSE | AARCH64_FL_V8_1)\n+  (AARCH64_FL_FOR_ARCH8 | AARCH64_FL_LSE | AARCH64_FL_CRC | AARCH64_FL_V8_1)\n \n /* Macros to test ISA flags.  */\n "}]}