{
  "sha": "e54010f1aeb050cb9d65862a0afe9095a7a85f27",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6ZTU0MDEwZjFhZWIwNTBjYjlkNjU4NjJhMGFmZTkwOTVhN2E4NWYyNw==",
  "commit": {
    "author": {
      "name": "Sudakshina Das",
      "email": "sudi.das@arm.com",
      "date": "2019-04-11T09:13:23Z"
    },
    "committer": {
      "name": "Sudakshina Das",
      "email": "sudi.das@arm.com",
      "date": "2019-04-11T09:13:23Z"
    },
    "message": "[BINUTILS, AArch64, 1/2] Add new LDGM/STGM instruction\n\nThis patch adds the new LDGM/STGM instructions of the\nArmv8.5-A Memory Tagging Extension. This is part of the changes\nthat have been introduced recently in the 00bet10 release\n\nThe instructions are as follows:\nLDGM Xt, [<Xn|SP>]\nSTGM Xt, [<Xn|SP>]\n\n*** gas/ChangeLog ***\n\n2019-04-11  Sudakshina Das  <sudi.das@arm.com>\n\n\t* testsuite/gas/aarch64/armv8_5-a-memtag.d: New tests for ldgm and stgm.\n\t* testsuite/gas/aarch64/armv8_5-a-memtag.s: Likewise.\n\t* testsuite/gas/aarch64/illegal-memtag.l: Likewise.\n\t* testsuite/gas/aarch64/illegal-memtag.s: Likewise.\n\n*** opcodes/ChangeLog ***\n\n2019-04-11  Sudakshina Das  <sudi.das@arm.com>\n\n\t* aarch64-asm-2.c: Regenerated.\n\t* aarch64-dis-2.c: Likewise.\n\t* aarch64-opc-2.c: Likewise.\n\t* aarch64-tbl.h (aarch64_opcode): Add new ldgm and stgm.",
    "tree": {
      "sha": "9d730c0e01304541dbbd95b4113a60b56c8138c2",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/9d730c0e01304541dbbd95b4113a60b56c8138c2"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/e54010f1aeb050cb9d65862a0afe9095a7a85f27",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/e54010f1aeb050cb9d65862a0afe9095a7a85f27",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/e54010f1aeb050cb9d65862a0afe9095a7a85f27",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/e54010f1aeb050cb9d65862a0afe9095a7a85f27/comments",
  "author": {
    "login": "sudakshina-das-arm",
    "id": 28538945,
    "node_id": "MDQ6VXNlcjI4NTM4OTQ1",
    "avatar_url": "https://avatars.githubusercontent.com/u/28538945?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/sudakshina-das-arm",
    "html_url": "https://github.com/sudakshina-das-arm",
    "followers_url": "https://api.github.com/users/sudakshina-das-arm/followers",
    "following_url": "https://api.github.com/users/sudakshina-das-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/sudakshina-das-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/sudakshina-das-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/sudakshina-das-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/sudakshina-das-arm/orgs",
    "repos_url": "https://api.github.com/users/sudakshina-das-arm/repos",
    "events_url": "https://api.github.com/users/sudakshina-das-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/sudakshina-das-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "sudakshina-das-arm",
    "id": 28538945,
    "node_id": "MDQ6VXNlcjI4NTM4OTQ1",
    "avatar_url": "https://avatars.githubusercontent.com/u/28538945?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/sudakshina-das-arm",
    "html_url": "https://github.com/sudakshina-das-arm",
    "followers_url": "https://api.github.com/users/sudakshina-das-arm/followers",
    "following_url": "https://api.github.com/users/sudakshina-das-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/sudakshina-das-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/sudakshina-das-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/sudakshina-das-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/sudakshina-das-arm/orgs",
    "repos_url": "https://api.github.com/users/sudakshina-das-arm/repos",
    "events_url": "https://api.github.com/users/sudakshina-das-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/sudakshina-das-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "68811f8ff84895ef1cad37ac6947f1a340dd2ae2",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/68811f8ff84895ef1cad37ac6947f1a340dd2ae2",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/68811f8ff84895ef1cad37ac6947f1a340dd2ae2"
    }
  ],
  "stats": {
    "total": 3152,
    "additions": 1611,
    "deletions": 1541
  },
  "files": [
    {
      "sha": "2ae6e05630d1662f6346250725bc996c786918c0",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e54010f1aeb050cb9d65862a0afe9095a7a85f27/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e54010f1aeb050cb9d65862a0afe9095a7a85f27/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=e54010f1aeb050cb9d65862a0afe9095a7a85f27",
      "patch": "@@ -1,3 +1,10 @@\n+2019-04-11  Sudakshina Das  <sudi.das@arm.com>\n+\n+\t* testsuite/gas/aarch64/armv8_5-a-memtag.d: New tests for ldgm and stgm.\n+\t* testsuite/gas/aarch64/armv8_5-a-memtag.s: Likewise.\n+\t* testsuite/gas/aarch64/illegal-memtag.l: Likewise.\n+\t* testsuite/gas/aarch64/illegal-memtag.s: Likewise.\n+\n 2019-04-10  Rainer Orth  <ro@CeBiTec.Uni-Bielefeld.DE>\n \n \t* config/tc-i386.c (need_plt32_p) [TE_SOLARIS]: Return FALSE."
    },
    {
      "sha": "1075a12f14f4f0dcb8529efe4bdeadb8e451c1e2",
      "filename": "gas/testsuite/gas/aarch64/armv8_5-a-memtag.d",
      "status": "modified",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e54010f1aeb050cb9d65862a0afe9095a7a85f27/gas/testsuite/gas/aarch64/armv8_5-a-memtag.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e54010f1aeb050cb9d65862a0afe9095a7a85f27/gas/testsuite/gas/aarch64/armv8_5-a-memtag.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/armv8_5-a-memtag.d?ref=e54010f1aeb050cb9d65862a0afe9095a7a85f27",
      "patch": "@@ -143,3 +143,15 @@ Disassembly of section \\.text:\n .*:\td9200379 \tstzgm\tx25, \\[x27\\]\n .*:\td92003e0 \tstzgm\tx0, \\[sp\\]\n .*:\td920001f \tstzgm\txzr, \\[x0\\]\n+.*:\td9e00000 \tldgm\tx0, \\[x0\\]\n+.*:\td9e0001b \tldgm\tx27, \\[x0\\]\n+.*:\td9e00360 \tldgm\tx0, \\[x27\\]\n+.*:\td9e00379 \tldgm\tx25, \\[x27\\]\n+.*:\td9e003e0 \tldgm\tx0, \\[sp\\]\n+.*:\td9e0001f \tldgm\txzr, \\[x0\\]\n+.*:\td9a00000 \tstgm\tx0, \\[x0\\]\n+.*:\td9a0001b \tstgm\tx27, \\[x0\\]\n+.*:\td9a00360 \tstgm\tx0, \\[x27\\]\n+.*:\td9a00379 \tstgm\tx25, \\[x27\\]\n+.*:\td9a003e0 \tstgm\tx0, \\[sp\\]\n+.*:\td9a0001f \tstgm\txzr, \\[x0\\]"
    },
    {
      "sha": "50c9962a40eb2fa9ca6a73f5d09efa98764576e1",
      "filename": "gas/testsuite/gas/aarch64/armv8_5-a-memtag.s",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e54010f1aeb050cb9d65862a0afe9095a7a85f27/gas/testsuite/gas/aarch64/armv8_5-a-memtag.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e54010f1aeb050cb9d65862a0afe9095a7a85f27/gas/testsuite/gas/aarch64/armv8_5-a-memtag.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/armv8_5-a-memtag.s?ref=e54010f1aeb050cb9d65862a0afe9095a7a85f27",
      "patch": "@@ -113,3 +113,5 @@ func:\n \tldg x0, [x0, #-4096]\n \n \texpand_ldg_bulk stzgm\n+\texpand_ldg_bulk ldgm\n+\texpand_ldg_bulk stgm"
    },
    {
      "sha": "693410be64fdffc08e2f6df5c90950eac5f15c2f",
      "filename": "gas/testsuite/gas/aarch64/illegal-memtag.l",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e54010f1aeb050cb9d65862a0afe9095a7a85f27/gas/testsuite/gas/aarch64/illegal-memtag.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e54010f1aeb050cb9d65862a0afe9095a7a85f27/gas/testsuite/gas/aarch64/illegal-memtag.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-memtag.l?ref=e54010f1aeb050cb9d65862a0afe9095a7a85f27",
      "patch": "@@ -14,6 +14,10 @@\n [^:]*:[0-9]+: Error: immediate offset out of range -1024 to 1008 at operand 3 -- `stgp x1,x2,\\[x3,#-1025\\]'\n [^:]*:[0-9]+: Error: the optional immediate offset can only be 0 at operand 2 -- `stzgm x2,\\[x3,#16\\]'\n [^:]*:[0-9]+: Error: invalid addressing mode at operand 2 -- `stzgm x4,\\[x5,#16\\]!'\n+[^:]*:[0-9]+: Error: the optional immediate offset can only be 0 at operand 2 -- `ldgm x2,\\[x3,#16\\]'\n+[^:]*:[0-9]+: Error: invalid addressing mode at operand 2 -- `ldgm x4,\\[x5,#16\\]!'\n+[^:]*:[0-9]+: Error: the optional immediate offset can only be 0 at operand 2 -- `stgm x2,\\[x3,#16\\]'\n+[^:]*:[0-9]+: Error: invalid addressing mode at operand 2 -- `stgm x4,\\[x5,#16\\]!'\n [^:]*:[0-9]+: Error: operand 1 must be an integer or stack pointer register -- `irg xzr,x2,x3'\n [^:]*:[0-9]+: Error: operand 2 must be an integer or stack pointer register -- `irg x1,xzr,x3'\n [^:]*:[0-9]+: Error: operand 3 must be an integer register -- `irg x1,x2,sp'\n@@ -45,3 +49,7 @@\n [^:]*:[0-9]+: Error: 64-bit integer or SP register expected at operand 2 -- `ldg x0,\\[xzr,#16\\]'\n [^:]*:[0-9]+: Error: 64-bit integer or SP register expected at operand 2 -- `stzgm x0,\\[xzr\\]'\n [^:]*:[0-9]+: Error: operand 1 must be an integer register -- `stzgm sp,\\[x3\\]'\n+[^:]*:[0-9]+: Error: 64-bit integer or SP register expected at operand 2 -- `ldgm x0,\\[xzr\\]'\n+[^:]*:[0-9]+: Error: operand 1 must be an integer register -- `ldgm sp,\\[x3\\]'\n+[^:]*:[0-9]+: Error: 64-bit integer or SP register expected at operand 2 -- `stgm x0,\\[xzr\\]'\n+[^:]*:[0-9]+: Error: operand 1 must be an integer register -- `stgm sp,\\[x3\\]'"
    },
    {
      "sha": "2aaabc19a1fa581fe0741abb0fc2f17b9a33f688",
      "filename": "gas/testsuite/gas/aarch64/illegal-memtag.s",
      "status": "modified",
      "additions": 10,
      "deletions": 0,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e54010f1aeb050cb9d65862a0afe9095a7a85f27/gas/testsuite/gas/aarch64/illegal-memtag.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e54010f1aeb050cb9d65862a0afe9095a7a85f27/gas/testsuite/gas/aarch64/illegal-memtag.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/illegal-memtag.s?ref=e54010f1aeb050cb9d65862a0afe9095a7a85f27",
      "patch": "@@ -24,6 +24,12 @@ func:\n \tstzgm x2, [x3, #16]\n \tstzgm x4, [x5, #16]!\n \n+\t# LDGM/STGM\n+\tldgm x2, [x3, #16]\n+\tldgm x4, [x5, #16]!\n+\tstgm x2, [x3, #16]\n+\tstgm x4, [x5, #16]!\n+\n \t# Illegal SP/XZR registers\n \tirg xzr, x2, x3\n \tirg x1, xzr, x3\n@@ -59,3 +65,7 @@ func:\n \t# Xt == Xn with writeback should not complain\n \tst2g x2, [x2, #0]!\n \tstzg x2, [x2], #0\n+\tldgm x0, [xzr]\n+\tldgm sp, [x3]\n+\tstgm x0, [xzr]\n+\tstgm sp, [x3]"
    },
    {
      "sha": "328e26cd1f11de8dda493ac7fc8f66014a42ed26",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e54010f1aeb050cb9d65862a0afe9095a7a85f27/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e54010f1aeb050cb9d65862a0afe9095a7a85f27/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=e54010f1aeb050cb9d65862a0afe9095a7a85f27",
      "patch": "@@ -1,3 +1,10 @@\n+2019-04-11  Sudakshina Das  <sudi.das@arm.com>\n+\n+\t* aarch64-asm-2.c: Regenerated.\n+\t* aarch64-dis-2.c: Likewise.\n+\t* aarch64-opc-2.c: Likewise.\n+\t* aarch64-tbl.h (aarch64_opcode): Add new ldgm and stgm.\n+\n 2019-04-09  Robert Suchanek  <robert.suchanek@mips.com>\n \n \t* mips-opc.c (mips_builtin_opcodes): Add RDHWR rt rd sel."
    },
    {
      "sha": "b4e019a575de71972147524f033556b466d36358",
      "filename": "opcodes/aarch64-asm-2.c",
      "status": "modified",
      "additions": 295,
      "deletions": 295,
      "changes": 590,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e54010f1aeb050cb9d65862a0afe9095a7a85f27/opcodes/aarch64-asm-2.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e54010f1aeb050cb9d65862a0afe9095a7a85f27/opcodes/aarch64-asm-2.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-asm-2.c?ref=e54010f1aeb050cb9d65862a0afe9095a7a85f27",
      "patch": "@@ -201,390 +201,390 @@ aarch64_find_real_opcode (const aarch64_opcode *opcode)\n     case 757:\t/* extr */\n       value = 757;\t/* --> extr.  */\n       break;\n-    case 989:\t/* bic */\n-    case 988:\t/* and */\n-      value = 988;\t/* --> and.  */\n-      break;\n-    case 991:\t/* mov */\n-    case 990:\t/* orr */\n-      value = 990;\t/* --> orr.  */\n-      break;\n-    case 994:\t/* tst */\n-    case 993:\t/* ands */\n-      value = 993;\t/* --> ands.  */\n-      break;\n-    case 999:\t/* uxtw */\n-    case 998:\t/* mov */\n-    case 997:\t/* orr */\n-      value = 997;\t/* --> orr.  */\n+    case 991:\t/* bic */\n+    case 990:\t/* and */\n+      value = 990;\t/* --> and.  */\n+      break;\n+    case 993:\t/* mov */\n+    case 992:\t/* orr */\n+      value = 992;\t/* --> orr.  */\n+      break;\n+    case 996:\t/* tst */\n+    case 995:\t/* ands */\n+      value = 995;\t/* --> ands.  */\n+      break;\n+    case 1001:\t/* uxtw */\n+    case 1000:\t/* mov */\n+    case 999:\t/* orr */\n+      value = 999;\t/* --> orr.  */\n       break;\n-    case 1001:\t/* mvn */\n-    case 1000:\t/* orn */\n-      value = 1000;\t/* --> orn.  */\n+    case 1003:\t/* mvn */\n+    case 1002:\t/* orn */\n+      value = 1002;\t/* --> orn.  */\n       break;\n-    case 1005:\t/* tst */\n-    case 1004:\t/* ands */\n-      value = 1004;\t/* --> ands.  */\n+    case 1007:\t/* tst */\n+    case 1006:\t/* ands */\n+      value = 1006;\t/* --> ands.  */\n       break;\n-    case 1131:\t/* staddb */\n-    case 1035:\t/* ldaddb */\n-      value = 1035;\t/* --> ldaddb.  */\n+    case 1133:\t/* staddb */\n+    case 1037:\t/* ldaddb */\n+      value = 1037;\t/* --> ldaddb.  */\n       break;\n-    case 1132:\t/* staddh */\n-    case 1036:\t/* ldaddh */\n-      value = 1036;\t/* --> ldaddh.  */\n+    case 1134:\t/* staddh */\n+    case 1038:\t/* ldaddh */\n+      value = 1038;\t/* --> ldaddh.  */\n       break;\n-    case 1133:\t/* stadd */\n-    case 1037:\t/* ldadd */\n-      value = 1037;\t/* --> ldadd.  */\n+    case 1135:\t/* stadd */\n+    case 1039:\t/* ldadd */\n+      value = 1039;\t/* --> ldadd.  */\n       break;\n-    case 1134:\t/* staddlb */\n-    case 1039:\t/* ldaddlb */\n-      value = 1039;\t/* --> ldaddlb.  */\n+    case 1136:\t/* staddlb */\n+    case 1041:\t/* ldaddlb */\n+      value = 1041;\t/* --> ldaddlb.  */\n       break;\n-    case 1135:\t/* staddlh */\n-    case 1042:\t/* ldaddlh */\n-      value = 1042;\t/* --> ldaddlh.  */\n+    case 1137:\t/* staddlh */\n+    case 1044:\t/* ldaddlh */\n+      value = 1044;\t/* --> ldaddlh.  */\n       break;\n-    case 1136:\t/* staddl */\n-    case 1045:\t/* ldaddl */\n-      value = 1045;\t/* --> ldaddl.  */\n+    case 1138:\t/* staddl */\n+    case 1047:\t/* ldaddl */\n+      value = 1047;\t/* --> ldaddl.  */\n       break;\n-    case 1137:\t/* stclrb */\n-    case 1047:\t/* ldclrb */\n-      value = 1047;\t/* --> ldclrb.  */\n+    case 1139:\t/* stclrb */\n+    case 1049:\t/* ldclrb */\n+      value = 1049;\t/* --> ldclrb.  */\n       break;\n-    case 1138:\t/* stclrh */\n-    case 1048:\t/* ldclrh */\n-      value = 1048;\t/* --> ldclrh.  */\n+    case 1140:\t/* stclrh */\n+    case 1050:\t/* ldclrh */\n+      value = 1050;\t/* --> ldclrh.  */\n       break;\n-    case 1139:\t/* stclr */\n-    case 1049:\t/* ldclr */\n-      value = 1049;\t/* --> ldclr.  */\n+    case 1141:\t/* stclr */\n+    case 1051:\t/* ldclr */\n+      value = 1051;\t/* --> ldclr.  */\n       break;\n-    case 1140:\t/* stclrlb */\n-    case 1051:\t/* ldclrlb */\n-      value = 1051;\t/* --> ldclrlb.  */\n+    case 1142:\t/* stclrlb */\n+    case 1053:\t/* ldclrlb */\n+      value = 1053;\t/* --> ldclrlb.  */\n       break;\n-    case 1141:\t/* stclrlh */\n-    case 1054:\t/* ldclrlh */\n-      value = 1054;\t/* --> ldclrlh.  */\n+    case 1143:\t/* stclrlh */\n+    case 1056:\t/* ldclrlh */\n+      value = 1056;\t/* --> ldclrlh.  */\n       break;\n-    case 1142:\t/* stclrl */\n-    case 1057:\t/* ldclrl */\n-      value = 1057;\t/* --> ldclrl.  */\n+    case 1144:\t/* stclrl */\n+    case 1059:\t/* ldclrl */\n+      value = 1059;\t/* --> ldclrl.  */\n       break;\n-    case 1143:\t/* steorb */\n-    case 1059:\t/* ldeorb */\n-      value = 1059;\t/* --> ldeorb.  */\n+    case 1145:\t/* steorb */\n+    case 1061:\t/* ldeorb */\n+      value = 1061;\t/* --> ldeorb.  */\n       break;\n-    case 1144:\t/* steorh */\n-    case 1060:\t/* ldeorh */\n-      value = 1060;\t/* --> ldeorh.  */\n+    case 1146:\t/* steorh */\n+    case 1062:\t/* ldeorh */\n+      value = 1062;\t/* --> ldeorh.  */\n       break;\n-    case 1145:\t/* steor */\n-    case 1061:\t/* ldeor */\n-      value = 1061;\t/* --> ldeor.  */\n+    case 1147:\t/* steor */\n+    case 1063:\t/* ldeor */\n+      value = 1063;\t/* --> ldeor.  */\n       break;\n-    case 1146:\t/* steorlb */\n-    case 1063:\t/* ldeorlb */\n-      value = 1063;\t/* --> ldeorlb.  */\n+    case 1148:\t/* steorlb */\n+    case 1065:\t/* ldeorlb */\n+      value = 1065;\t/* --> ldeorlb.  */\n       break;\n-    case 1147:\t/* steorlh */\n-    case 1066:\t/* ldeorlh */\n-      value = 1066;\t/* --> ldeorlh.  */\n+    case 1149:\t/* steorlh */\n+    case 1068:\t/* ldeorlh */\n+      value = 1068;\t/* --> ldeorlh.  */\n       break;\n-    case 1148:\t/* steorl */\n-    case 1069:\t/* ldeorl */\n-      value = 1069;\t/* --> ldeorl.  */\n+    case 1150:\t/* steorl */\n+    case 1071:\t/* ldeorl */\n+      value = 1071;\t/* --> ldeorl.  */\n       break;\n-    case 1149:\t/* stsetb */\n-    case 1071:\t/* ldsetb */\n-      value = 1071;\t/* --> ldsetb.  */\n+    case 1151:\t/* stsetb */\n+    case 1073:\t/* ldsetb */\n+      value = 1073;\t/* --> ldsetb.  */\n       break;\n-    case 1150:\t/* stseth */\n-    case 1072:\t/* ldseth */\n-      value = 1072;\t/* --> ldseth.  */\n+    case 1152:\t/* stseth */\n+    case 1074:\t/* ldseth */\n+      value = 1074;\t/* --> ldseth.  */\n       break;\n-    case 1151:\t/* stset */\n-    case 1073:\t/* ldset */\n-      value = 1073;\t/* --> ldset.  */\n+    case 1153:\t/* stset */\n+    case 1075:\t/* ldset */\n+      value = 1075;\t/* --> ldset.  */\n       break;\n-    case 1152:\t/* stsetlb */\n-    case 1075:\t/* ldsetlb */\n-      value = 1075;\t/* --> ldsetlb.  */\n+    case 1154:\t/* stsetlb */\n+    case 1077:\t/* ldsetlb */\n+      value = 1077;\t/* --> ldsetlb.  */\n       break;\n-    case 1153:\t/* stsetlh */\n-    case 1078:\t/* ldsetlh */\n-      value = 1078;\t/* --> ldsetlh.  */\n+    case 1155:\t/* stsetlh */\n+    case 1080:\t/* ldsetlh */\n+      value = 1080;\t/* --> ldsetlh.  */\n       break;\n-    case 1154:\t/* stsetl */\n-    case 1081:\t/* ldsetl */\n-      value = 1081;\t/* --> ldsetl.  */\n+    case 1156:\t/* stsetl */\n+    case 1083:\t/* ldsetl */\n+      value = 1083;\t/* --> ldsetl.  */\n       break;\n-    case 1155:\t/* stsmaxb */\n-    case 1083:\t/* ldsmaxb */\n-      value = 1083;\t/* --> ldsmaxb.  */\n+    case 1157:\t/* stsmaxb */\n+    case 1085:\t/* ldsmaxb */\n+      value = 1085;\t/* --> ldsmaxb.  */\n       break;\n-    case 1156:\t/* stsmaxh */\n-    case 1084:\t/* ldsmaxh */\n-      value = 1084;\t/* --> ldsmaxh.  */\n+    case 1158:\t/* stsmaxh */\n+    case 1086:\t/* ldsmaxh */\n+      value = 1086;\t/* --> ldsmaxh.  */\n       break;\n-    case 1157:\t/* stsmax */\n-    case 1085:\t/* ldsmax */\n-      value = 1085;\t/* --> ldsmax.  */\n+    case 1159:\t/* stsmax */\n+    case 1087:\t/* ldsmax */\n+      value = 1087;\t/* --> ldsmax.  */\n       break;\n-    case 1158:\t/* stsmaxlb */\n-    case 1087:\t/* ldsmaxlb */\n-      value = 1087;\t/* --> ldsmaxlb.  */\n+    case 1160:\t/* stsmaxlb */\n+    case 1089:\t/* ldsmaxlb */\n+      value = 1089;\t/* --> ldsmaxlb.  */\n       break;\n-    case 1159:\t/* stsmaxlh */\n-    case 1090:\t/* ldsmaxlh */\n-      value = 1090;\t/* --> ldsmaxlh.  */\n+    case 1161:\t/* stsmaxlh */\n+    case 1092:\t/* ldsmaxlh */\n+      value = 1092;\t/* --> ldsmaxlh.  */\n       break;\n-    case 1160:\t/* stsmaxl */\n-    case 1093:\t/* ldsmaxl */\n-      value = 1093;\t/* --> ldsmaxl.  */\n+    case 1162:\t/* stsmaxl */\n+    case 1095:\t/* ldsmaxl */\n+      value = 1095;\t/* --> ldsmaxl.  */\n       break;\n-    case 1161:\t/* stsminb */\n-    case 1095:\t/* ldsminb */\n-      value = 1095;\t/* --> ldsminb.  */\n+    case 1163:\t/* stsminb */\n+    case 1097:\t/* ldsminb */\n+      value = 1097;\t/* --> ldsminb.  */\n       break;\n-    case 1162:\t/* stsminh */\n-    case 1096:\t/* ldsminh */\n-      value = 1096;\t/* --> ldsminh.  */\n+    case 1164:\t/* stsminh */\n+    case 1098:\t/* ldsminh */\n+      value = 1098;\t/* --> ldsminh.  */\n       break;\n-    case 1163:\t/* stsmin */\n-    case 1097:\t/* ldsmin */\n-      value = 1097;\t/* --> ldsmin.  */\n+    case 1165:\t/* stsmin */\n+    case 1099:\t/* ldsmin */\n+      value = 1099;\t/* --> ldsmin.  */\n       break;\n-    case 1164:\t/* stsminlb */\n-    case 1099:\t/* ldsminlb */\n-      value = 1099;\t/* --> ldsminlb.  */\n+    case 1166:\t/* stsminlb */\n+    case 1101:\t/* ldsminlb */\n+      value = 1101;\t/* --> ldsminlb.  */\n       break;\n-    case 1165:\t/* stsminlh */\n-    case 1102:\t/* ldsminlh */\n-      value = 1102;\t/* --> ldsminlh.  */\n+    case 1167:\t/* stsminlh */\n+    case 1104:\t/* ldsminlh */\n+      value = 1104;\t/* --> ldsminlh.  */\n       break;\n-    case 1166:\t/* stsminl */\n-    case 1105:\t/* ldsminl */\n-      value = 1105;\t/* --> ldsminl.  */\n+    case 1168:\t/* stsminl */\n+    case 1107:\t/* ldsminl */\n+      value = 1107;\t/* --> ldsminl.  */\n       break;\n-    case 1167:\t/* stumaxb */\n-    case 1107:\t/* ldumaxb */\n-      value = 1107;\t/* --> ldumaxb.  */\n+    case 1169:\t/* stumaxb */\n+    case 1109:\t/* ldumaxb */\n+      value = 1109;\t/* --> ldumaxb.  */\n       break;\n-    case 1168:\t/* stumaxh */\n-    case 1108:\t/* ldumaxh */\n-      value = 1108;\t/* --> ldumaxh.  */\n+    case 1170:\t/* stumaxh */\n+    case 1110:\t/* ldumaxh */\n+      value = 1110;\t/* --> ldumaxh.  */\n       break;\n-    case 1169:\t/* stumax */\n-    case 1109:\t/* ldumax */\n-      value = 1109;\t/* --> ldumax.  */\n+    case 1171:\t/* stumax */\n+    case 1111:\t/* ldumax */\n+      value = 1111;\t/* --> ldumax.  */\n       break;\n-    case 1170:\t/* stumaxlb */\n-    case 1111:\t/* ldumaxlb */\n-      value = 1111;\t/* --> ldumaxlb.  */\n+    case 1172:\t/* stumaxlb */\n+    case 1113:\t/* ldumaxlb */\n+      value = 1113;\t/* --> ldumaxlb.  */\n       break;\n-    case 1171:\t/* stumaxlh */\n-    case 1114:\t/* ldumaxlh */\n-      value = 1114;\t/* --> ldumaxlh.  */\n+    case 1173:\t/* stumaxlh */\n+    case 1116:\t/* ldumaxlh */\n+      value = 1116;\t/* --> ldumaxlh.  */\n       break;\n-    case 1172:\t/* stumaxl */\n-    case 1117:\t/* ldumaxl */\n-      value = 1117;\t/* --> ldumaxl.  */\n+    case 1174:\t/* stumaxl */\n+    case 1119:\t/* ldumaxl */\n+      value = 1119;\t/* --> ldumaxl.  */\n       break;\n-    case 1173:\t/* stuminb */\n-    case 1119:\t/* lduminb */\n-      value = 1119;\t/* --> lduminb.  */\n+    case 1175:\t/* stuminb */\n+    case 1121:\t/* lduminb */\n+      value = 1121;\t/* --> lduminb.  */\n       break;\n-    case 1174:\t/* stuminh */\n-    case 1120:\t/* lduminh */\n-      value = 1120;\t/* --> lduminh.  */\n+    case 1176:\t/* stuminh */\n+    case 1122:\t/* lduminh */\n+      value = 1122;\t/* --> lduminh.  */\n       break;\n-    case 1175:\t/* stumin */\n-    case 1121:\t/* ldumin */\n-      value = 1121;\t/* --> ldumin.  */\n+    case 1177:\t/* stumin */\n+    case 1123:\t/* ldumin */\n+      value = 1123;\t/* --> ldumin.  */\n       break;\n-    case 1176:\t/* stuminlb */\n-    case 1123:\t/* lduminlb */\n-      value = 1123;\t/* --> lduminlb.  */\n+    case 1178:\t/* stuminlb */\n+    case 1125:\t/* lduminlb */\n+      value = 1125;\t/* --> lduminlb.  */\n       break;\n-    case 1177:\t/* stuminlh */\n-    case 1126:\t/* lduminlh */\n-      value = 1126;\t/* --> lduminlh.  */\n+    case 1179:\t/* stuminlh */\n+    case 1128:\t/* lduminlh */\n+      value = 1128;\t/* --> lduminlh.  */\n       break;\n-    case 1178:\t/* stuminl */\n-    case 1129:\t/* lduminl */\n-      value = 1129;\t/* --> lduminl.  */\n-      break;\n-    case 1180:\t/* mov */\n-    case 1179:\t/* movn */\n-      value = 1179;\t/* --> movn.  */\n+    case 1180:\t/* stuminl */\n+    case 1131:\t/* lduminl */\n+      value = 1131;\t/* --> lduminl.  */\n       break;\n     case 1182:\t/* mov */\n-    case 1181:\t/* movz */\n-      value = 1181;\t/* --> movz.  */\n-      break;\n-    case 1228:\t/* autibsp */\n-    case 1227:\t/* autibz */\n-    case 1226:\t/* autiasp */\n-    case 1225:\t/* autiaz */\n-    case 1224:\t/* pacibsp */\n-    case 1223:\t/* pacibz */\n-    case 1222:\t/* paciasp */\n-    case 1221:\t/* paciaz */\n-    case 1202:\t/* psb */\n-    case 1201:\t/* esb */\n-    case 1200:\t/* autib1716 */\n-    case 1199:\t/* autia1716 */\n-    case 1198:\t/* pacib1716 */\n-    case 1197:\t/* pacia1716 */\n-    case 1196:\t/* xpaclri */\n-    case 1195:\t/* sevl */\n-    case 1194:\t/* sev */\n-    case 1193:\t/* wfi */\n-    case 1192:\t/* wfe */\n-    case 1191:\t/* yield */\n-    case 1190:\t/* bti */\n-    case 1189:\t/* csdb */\n-    case 1188:\t/* nop */\n-    case 1187:\t/* hint */\n-      value = 1187;\t/* --> hint.  */\n-      break;\n-    case 1206:\t/* pssbb */\n-    case 1205:\t/* ssbb */\n-    case 1204:\t/* dsb */\n-      value = 1204;\t/* --> dsb.  */\n-      break;\n-    case 1217:\t/* cpp */\n-    case 1216:\t/* dvp */\n-    case 1215:\t/* cfp */\n-    case 1214:\t/* tlbi */\n-    case 1213:\t/* ic */\n-    case 1212:\t/* dc */\n-    case 1211:\t/* at */\n-    case 1210:\t/* sys */\n-      value = 1210;\t/* --> sys.  */\n-      break;\n-    case 2026:\t/* bic */\n-    case 1276:\t/* and */\n-      value = 1276;\t/* --> and.  */\n-      break;\n-    case 1259:\t/* mov */\n+    case 1181:\t/* movn */\n+      value = 1181;\t/* --> movn.  */\n+      break;\n+    case 1184:\t/* mov */\n+    case 1183:\t/* movz */\n+      value = 1183;\t/* --> movz.  */\n+      break;\n+    case 1230:\t/* autibsp */\n+    case 1229:\t/* autibz */\n+    case 1228:\t/* autiasp */\n+    case 1227:\t/* autiaz */\n+    case 1226:\t/* pacibsp */\n+    case 1225:\t/* pacibz */\n+    case 1224:\t/* paciasp */\n+    case 1223:\t/* paciaz */\n+    case 1204:\t/* psb */\n+    case 1203:\t/* esb */\n+    case 1202:\t/* autib1716 */\n+    case 1201:\t/* autia1716 */\n+    case 1200:\t/* pacib1716 */\n+    case 1199:\t/* pacia1716 */\n+    case 1198:\t/* xpaclri */\n+    case 1197:\t/* sevl */\n+    case 1196:\t/* sev */\n+    case 1195:\t/* wfi */\n+    case 1194:\t/* wfe */\n+    case 1193:\t/* yield */\n+    case 1192:\t/* bti */\n+    case 1191:\t/* csdb */\n+    case 1190:\t/* nop */\n+    case 1189:\t/* hint */\n+      value = 1189;\t/* --> hint.  */\n+      break;\n+    case 1208:\t/* pssbb */\n+    case 1207:\t/* ssbb */\n+    case 1206:\t/* dsb */\n+      value = 1206;\t/* --> dsb.  */\n+      break;\n+    case 1219:\t/* cpp */\n+    case 1218:\t/* dvp */\n+    case 1217:\t/* cfp */\n+    case 1216:\t/* tlbi */\n+    case 1215:\t/* ic */\n+    case 1214:\t/* dc */\n+    case 1213:\t/* at */\n+    case 1212:\t/* sys */\n+      value = 1212;\t/* --> sys.  */\n+      break;\n+    case 2028:\t/* bic */\n     case 1278:\t/* and */\n       value = 1278;\t/* --> and.  */\n       break;\n-    case 1263:\t/* movs */\n-    case 1279:\t/* ands */\n-      value = 1279;\t/* --> ands.  */\n+    case 1261:\t/* mov */\n+    case 1280:\t/* and */\n+      value = 1280;\t/* --> and.  */\n       break;\n-    case 2027:\t/* cmple */\n-    case 1314:\t/* cmpge */\n-      value = 1314;\t/* --> cmpge.  */\n+    case 1265:\t/* movs */\n+    case 1281:\t/* ands */\n+      value = 1281;\t/* --> ands.  */\n       break;\n-    case 2030:\t/* cmplt */\n-    case 1317:\t/* cmpgt */\n-      value = 1317;\t/* --> cmpgt.  */\n+    case 2029:\t/* cmple */\n+    case 1316:\t/* cmpge */\n+      value = 1316;\t/* --> cmpge.  */\n       break;\n-    case 2028:\t/* cmplo */\n-    case 1319:\t/* cmphi */\n-      value = 1319;\t/* --> cmphi.  */\n+    case 2032:\t/* cmplt */\n+    case 1319:\t/* cmpgt */\n+      value = 1319;\t/* --> cmpgt.  */\n       break;\n-    case 2029:\t/* cmpls */\n-    case 1322:\t/* cmphs */\n-      value = 1322;\t/* --> cmphs.  */\n+    case 2030:\t/* cmplo */\n+    case 1321:\t/* cmphi */\n+      value = 1321;\t/* --> cmphi.  */\n       break;\n-    case 1256:\t/* mov */\n-    case 1344:\t/* cpy */\n-      value = 1344;\t/* --> cpy.  */\n+    case 2031:\t/* cmpls */\n+    case 1324:\t/* cmphs */\n+      value = 1324;\t/* --> cmphs.  */\n       break;\n     case 1258:\t/* mov */\n-    case 1345:\t/* cpy */\n-      value = 1345;\t/* --> cpy.  */\n-      break;\n-    case 2037:\t/* fmov */\n-    case 1261:\t/* mov */\n     case 1346:\t/* cpy */\n       value = 1346;\t/* --> cpy.  */\n       break;\n-    case 1251:\t/* mov */\n-    case 1358:\t/* dup */\n-      value = 1358;\t/* --> dup.  */\n+    case 1260:\t/* mov */\n+    case 1347:\t/* cpy */\n+      value = 1347;\t/* --> cpy.  */\n       break;\n-    case 1253:\t/* mov */\n-    case 1250:\t/* mov */\n-    case 1359:\t/* dup */\n-      value = 1359;\t/* --> dup.  */\n+    case 2039:\t/* fmov */\n+    case 1263:\t/* mov */\n+    case 1348:\t/* cpy */\n+      value = 1348;\t/* --> cpy.  */\n       break;\n-    case 2036:\t/* fmov */\n-    case 1255:\t/* mov */\n+    case 1253:\t/* mov */\n     case 1360:\t/* dup */\n       value = 1360;\t/* --> dup.  */\n       break;\n-    case 1254:\t/* mov */\n-    case 1361:\t/* dupm */\n-      value = 1361;\t/* --> dupm.  */\n+    case 1255:\t/* mov */\n+    case 1252:\t/* mov */\n+    case 1361:\t/* dup */\n+      value = 1361;\t/* --> dup.  */\n+      break;\n+    case 2038:\t/* fmov */\n+    case 1257:\t/* mov */\n+    case 1362:\t/* dup */\n+      value = 1362;\t/* --> dup.  */\n       break;\n-    case 2031:\t/* eon */\n-    case 1363:\t/* eor */\n-      value = 1363;\t/* --> eor.  */\n+    case 1256:\t/* mov */\n+    case 1363:\t/* dupm */\n+      value = 1363;\t/* --> dupm.  */\n       break;\n-    case 1264:\t/* not */\n+    case 2033:\t/* eon */\n     case 1365:\t/* eor */\n       value = 1365;\t/* --> eor.  */\n       break;\n-    case 1265:\t/* nots */\n-    case 1366:\t/* eors */\n-      value = 1366;\t/* --> eors.  */\n+    case 1266:\t/* not */\n+    case 1367:\t/* eor */\n+      value = 1367;\t/* --> eor.  */\n       break;\n-    case 2032:\t/* facle */\n-    case 1371:\t/* facge */\n-      value = 1371;\t/* --> facge.  */\n+    case 1267:\t/* nots */\n+    case 1368:\t/* eors */\n+      value = 1368;\t/* --> eors.  */\n       break;\n-    case 2033:\t/* faclt */\n-    case 1372:\t/* facgt */\n-      value = 1372;\t/* --> facgt.  */\n+    case 2034:\t/* facle */\n+    case 1373:\t/* facge */\n+      value = 1373;\t/* --> facge.  */\n       break;\n-    case 2034:\t/* fcmle */\n-    case 1385:\t/* fcmge */\n-      value = 1385;\t/* --> fcmge.  */\n+    case 2035:\t/* faclt */\n+    case 1374:\t/* facgt */\n+      value = 1374;\t/* --> facgt.  */\n       break;\n-    case 2035:\t/* fcmlt */\n-    case 1387:\t/* fcmgt */\n-      value = 1387;\t/* --> fcmgt.  */\n+    case 2036:\t/* fcmle */\n+    case 1387:\t/* fcmge */\n+      value = 1387;\t/* --> fcmge.  */\n       break;\n-    case 1248:\t/* fmov */\n-    case 1393:\t/* fcpy */\n-      value = 1393;\t/* --> fcpy.  */\n+    case 2037:\t/* fcmlt */\n+    case 1389:\t/* fcmgt */\n+      value = 1389;\t/* --> fcmgt.  */\n       break;\n-    case 1247:\t/* fmov */\n-    case 1416:\t/* fdup */\n-      value = 1416;\t/* --> fdup.  */\n+    case 1250:\t/* fmov */\n+    case 1395:\t/* fcpy */\n+      value = 1395;\t/* --> fcpy.  */\n       break;\n-    case 1249:\t/* mov */\n-    case 1747:\t/* orr */\n-      value = 1747;\t/* --> orr.  */\n+    case 1249:\t/* fmov */\n+    case 1418:\t/* fdup */\n+      value = 1418;\t/* --> fdup.  */\n       break;\n-    case 2038:\t/* orn */\n-    case 1748:\t/* orr */\n-      value = 1748;\t/* --> orr.  */\n+    case 1251:\t/* mov */\n+    case 1749:\t/* orr */\n+      value = 1749;\t/* --> orr.  */\n       break;\n-    case 1252:\t/* mov */\n+    case 2040:\t/* orn */\n     case 1750:\t/* orr */\n       value = 1750;\t/* --> orr.  */\n       break;\n-    case 1262:\t/* movs */\n-    case 1751:\t/* orrs */\n-      value = 1751;\t/* --> orrs.  */\n+    case 1254:\t/* mov */\n+    case 1752:\t/* orr */\n+      value = 1752;\t/* --> orr.  */\n       break;\n-    case 1257:\t/* mov */\n-    case 1813:\t/* sel */\n-      value = 1813;\t/* --> sel.  */\n+    case 1264:\t/* movs */\n+    case 1753:\t/* orrs */\n+      value = 1753;\t/* --> orrs.  */\n       break;\n-    case 1260:\t/* mov */\n-    case 1814:\t/* sel */\n-      value = 1814;\t/* --> sel.  */\n+    case 1259:\t/* mov */\n+    case 1815:\t/* sel */\n+      value = 1815;\t/* --> sel.  */\n+      break;\n+    case 1262:\t/* mov */\n+    case 1816:\t/* sel */\n+      value = 1816;\t/* --> sel.  */\n       break;\n     default: return NULL;\n     }"
    },
    {
      "sha": "63e6f9264e6476f6668899d1b475a68747391776",
      "filename": "opcodes/aarch64-dis-2.c",
      "status": "modified",
      "additions": 1253,
      "deletions": 1231,
      "changes": 2484,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e54010f1aeb050cb9d65862a0afe9095a7a85f27/opcodes/aarch64-dis-2.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e54010f1aeb050cb9d65862a0afe9095a7a85f27/opcodes/aarch64-dis-2.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-dis-2.c?ref=e54010f1aeb050cb9d65862a0afe9095a7a85f27"
    },
    {
      "sha": "29eb2b7528a7ca39f59061797bcfd0ead614c85c",
      "filename": "opcodes/aarch64-opc-2.c",
      "status": "modified",
      "additions": 15,
      "deletions": 15,
      "changes": 30,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e54010f1aeb050cb9d65862a0afe9095a7a85f27/opcodes/aarch64-opc-2.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e54010f1aeb050cb9d65862a0afe9095a7a85f27/opcodes/aarch64-opc-2.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc-2.c?ref=e54010f1aeb050cb9d65862a0afe9095a7a85f27",
      "patch": "@@ -256,24 +256,24 @@ static const unsigned op_enum_table [] =\n   925,\n   931,\n   932,\n-  984,\n-  985,\n   986,\n   987,\n+  988,\n+  989,\n   12,\n   636,\n   637,\n-  1179,\n   1181,\n   1183,\n-  991,\n+  1185,\n+  993,\n+  1184,\n   1182,\n-  1180,\n   318,\n   624,\n   635,\n   634,\n-  989,\n+  991,\n   631,\n   628,\n   620,\n@@ -283,7 +283,7 @@ static const unsigned op_enum_table [] =\n   630,\n   632,\n   633,\n-  999,\n+  1001,\n   664,\n   667,\n   670,\n@@ -300,17 +300,17 @@ static const unsigned op_enum_table [] =\n   391,\n   413,\n   415,\n+  1254,\n+  1259,\n   1252,\n-  1257,\n-  1250,\n-  1249,\n-  1253,\n-  1260,\n+  1251,\n+  1255,\n   1262,\n-  1263,\n-  1259,\n-  1265,\n   1264,\n+  1265,\n+  1261,\n+  1267,\n+  1266,\n   131,\n };\n "
    },
    {
      "sha": "725c86805acf2748df69dc3531d2d11182643e16",
      "filename": "opcodes/aarch64-tbl.h",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/e54010f1aeb050cb9d65862a0afe9095a7a85f27/opcodes/aarch64-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/e54010f1aeb050cb9d65862a0afe9095a7a85f27/opcodes/aarch64-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-tbl.h?ref=e54010f1aeb050cb9d65862a0afe9095a7a85f27",
      "patch": "@@ -3326,6 +3326,8 @@ struct aarch64_opcode aarch64_opcode_table[] =\n   RCPC_INSN (\"ldaprb\", 0x38bfc000, 0xfffffc00, ldstexcl, OP2 (Rt, ADDR_SIMPLE), QL_W1_LDST_EXC, 0),\n   RCPC_INSN (\"ldaprh\", 0x78bfc000, 0xfffffc00, ldstexcl, OP2 (Rt, ADDR_SIMPLE), QL_W1_LDST_EXC, 0),\n   RCPC_INSN (\"ldapr\", 0xb8bfc000, 0xbffffc00, ldstexcl, OP2 (Rt, ADDR_SIMPLE), QL_R1NIL, F_GPRSIZE_IN_Q),\n+  MEMTAG_INSN (\"ldgm\", 0xd9e00000, 0xfffffc00, ldstexcl, OP2 (Rt, ADDR_SIMPLE), QL_X1NIL, 0),\n+  MEMTAG_INSN (\"stgm\", 0xd9a00000, 0xfffffc00, ldstexcl, OP2 (Rt, ADDR_SIMPLE), QL_X1NIL, 0),\n   MEMTAG_INSN (\"stzgm\", 0xd9200000, 0xfffffc00, ldstexcl, OP2 (Rt, ADDR_SIMPLE), QL_X1NIL, 0),\n   /* Limited Ordering Regions load/store instructions.  */\n   _LOR_INSN (\"ldlar\",  0x88df7c00, 0xbfe08000, ldstexcl, OP2 (Rt, ADDR_SIMPLE), QL_R1NIL,       F_GPRSIZE_IN_Q),"
    }
  ]
}