\hypertarget{structLPC__CAN__T}{}\section{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T Struct Reference}
\label{structLPC__CAN__T}\index{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}}


C\+AN register block structure.  




{\ttfamily \#include $<$can\+\_\+17xx\+\_\+40xx.\+h$>$}



Collaboration diagram for L\+P\+C\+\_\+\+C\+A\+N\+\_\+T\+:
% FIG 0
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__CAN__T_a2ef6231da82a2f3f55f05797f8ac4fa0}{B\+TR}
\item 
\hyperlink{core__cm3_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structLPC__CAN__T_a2b22d55ceb4c934524714384f23cc87e}{C\+MR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__CAN__T_ab79cd2d466c6f59c3bb43873fd556af6}{E\+WL}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__CAN__T_ae36d4c72254feab1bce53a7653612acc}{G\+SR}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__CAN__T_a8ccbac222a59bb6da7ba81f8394dbb2e}{I\+CR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__CAN__T_a2ab9628e17449ba6a3bfa9c8479c2e8a}{I\+ER}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structLPC__CAN__T_a8bc39ce9227ace84de55a902d60cb11e}{M\+OD}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{structIP__CAN__001__RX__T}{I\+P\+\_\+\+C\+A\+N\+\_\+001\+\_\+\+R\+X\+\_\+T} \hyperlink{structLPC__CAN__T_a9890a3ed561ea1e0fbce9a2d6321ac39}{RX}
\item 
\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structLPC__CAN__T_a16d0fa727f1fbcff03739b512b00806d}{SR}
\item 
\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{structLPC__CAN__TX__T}{L\+P\+C\+\_\+\+C\+A\+N\+\_\+\+T\+X\+\_\+T} \hyperlink{structLPC__CAN__T_ad24f43de6447283b4379922cc1c83a1d}{TX} \mbox{[}3\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
C\+AN register block structure. 

Definition at line 119 of file can\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Member Data Documentation}
\index{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}!B\+TR@{B\+TR}}
\index{B\+TR@{B\+TR}!L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}}
\subsubsection[{\texorpdfstring{B\+TR}{BTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+A\+N\+\_\+\+T\+::\+B\+TR}\hypertarget{structLPC__CAN__T_a2ef6231da82a2f3f55f05797f8ac4fa0}{}\label{structLPC__CAN__T_a2ef6231da82a2f3f55f05797f8ac4fa0}
C\+AN Bus Timing Register 

Definition at line 126 of file can\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}!C\+MR@{C\+MR}}
\index{C\+MR@{C\+MR}!L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+MR}{CMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t L\+P\+C\+\_\+\+C\+A\+N\+\_\+\+T\+::\+C\+MR}\hypertarget{structLPC__CAN__T_a2b22d55ceb4c934524714384f23cc87e}{}\label{structLPC__CAN__T_a2b22d55ceb4c934524714384f23cc87e}
C\+AN Command Register 

Definition at line 122 of file can\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}!E\+WL@{E\+WL}}
\index{E\+WL@{E\+WL}!L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+WL}{EWL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+A\+N\+\_\+\+T\+::\+E\+WL}\hypertarget{structLPC__CAN__T_ab79cd2d466c6f59c3bb43873fd556af6}{}\label{structLPC__CAN__T_ab79cd2d466c6f59c3bb43873fd556af6}
C\+AN Error Warning Limit Register 

Definition at line 127 of file can\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}!G\+SR@{G\+SR}}
\index{G\+SR@{G\+SR}!L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}}
\subsubsection[{\texorpdfstring{G\+SR}{GSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+A\+N\+\_\+\+T\+::\+G\+SR}\hypertarget{structLPC__CAN__T_ae36d4c72254feab1bce53a7653612acc}{}\label{structLPC__CAN__T_ae36d4c72254feab1bce53a7653612acc}
C\+AN Global Status Register 

Definition at line 123 of file can\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+CR}{ICR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+A\+N\+\_\+\+T\+::\+I\+CR}\hypertarget{structLPC__CAN__T_a8ccbac222a59bb6da7ba81f8394dbb2e}{}\label{structLPC__CAN__T_a8ccbac222a59bb6da7ba81f8394dbb2e}
C\+AN Interrupt and Capture Register 

Definition at line 124 of file can\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+A\+N\+\_\+\+T\+::\+I\+ER}\hypertarget{structLPC__CAN__T_a2ab9628e17449ba6a3bfa9c8479c2e8a}{}\label{structLPC__CAN__T_a2ab9628e17449ba6a3bfa9c8479c2e8a}
C\+AN Interrupt Enable Register 

Definition at line 125 of file can\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}!M\+OD@{M\+OD}}
\index{M\+OD@{M\+OD}!L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}}
\subsubsection[{\texorpdfstring{M\+OD}{MOD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+C\+A\+N\+\_\+\+T\+::\+M\+OD}\hypertarget{structLPC__CAN__T_a8bc39ce9227ace84de55a902d60cb11e}{}\label{structLPC__CAN__T_a8bc39ce9227ace84de55a902d60cb11e}
C\+AN Mode Register 

Definition at line 121 of file can\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}!RX@{RX}}
\index{RX@{RX}!L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}}
\subsubsection[{\texorpdfstring{RX}{RX}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf I\+P\+\_\+\+C\+A\+N\+\_\+001\+\_\+\+R\+X\+\_\+T} L\+P\+C\+\_\+\+C\+A\+N\+\_\+\+T\+::\+RX}\hypertarget{structLPC__CAN__T_a9890a3ed561ea1e0fbce9a2d6321ac39}{}\label{structLPC__CAN__T_a9890a3ed561ea1e0fbce9a2d6321ac39}
C\+AN Receive Registers 

Definition at line 129 of file can\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}!SR@{SR}}
\index{SR@{SR}!L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t L\+P\+C\+\_\+\+C\+A\+N\+\_\+\+T\+::\+SR}\hypertarget{structLPC__CAN__T_a16d0fa727f1fbcff03739b512b00806d}{}\label{structLPC__CAN__T_a16d0fa727f1fbcff03739b512b00806d}
C\+AN Status Register 

Definition at line 128 of file can\+\_\+17xx\+\_\+40xx.\+h.

\index{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}!TX@{TX}}
\index{TX@{TX}!L\+P\+C\+\_\+\+C\+A\+N\+\_\+T@{L\+P\+C\+\_\+\+C\+A\+N\+\_\+T}}
\subsubsection[{\texorpdfstring{TX}{TX}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf L\+P\+C\+\_\+\+C\+A\+N\+\_\+\+T\+X\+\_\+T} L\+P\+C\+\_\+\+C\+A\+N\+\_\+\+T\+::\+TX\mbox{[}3\mbox{]}}\hypertarget{structLPC__CAN__T_ad24f43de6447283b4379922cc1c83a1d}{}\label{structLPC__CAN__T_ad24f43de6447283b4379922cc1c83a1d}
C\+AN Transmit Registers 

Definition at line 130 of file can\+\_\+17xx\+\_\+40xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{can__17xx__40xx_8h}{can\+\_\+17xx\+\_\+40xx.\+h}\end{DoxyCompactItemize}
