#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Aug  5 01:31:30 2021
# Process ID: 15487
# Current directory: /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/vivado.log
# Journal file: /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Wrote  : </home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
Wrote  : </home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
[Thu Aug  5 01:31:51 2021] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Aug  5 01:31:51 2021] Launched synth_1...
Run output will be captured here: /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/synth_1/runme.log
[Thu Aug  5 01:31:51 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xcvu37p-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16884
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3229.910 ; gain = 173.715 ; free physical = 67068 ; free virtual = 73370
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-16803-caohy168/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-16803-caohy168/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3275.816 ; gain = 219.621 ; free physical = 66880 ; free virtual = 73182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3292.660 ; gain = 236.465 ; free physical = 67568 ; free virtual = 73871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3292.660 ; gain = 236.465 ; free physical = 67568 ; free virtual = 73870
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3292.660 ; gain = 0.000 ; free physical = 67558 ; free virtual = 73860
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/decode_rs.xdc]
Finished Parsing XDC File [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/decode_rs.xdc]
Parsing XDC File [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3402.285 ; gain = 0.000 ; free physical = 67502 ; free virtual = 73804
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3405.254 ; gain = 2.969 ; free physical = 67501 ; free virtual = 73804
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3405.254 ; gain = 349.059 ; free physical = 67601 ; free virtual = 73904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu37p-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3405.254 ; gain = 349.059 ; free physical = 67601 ; free virtual = 73904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3405.254 ; gain = 349.059 ; free physical = 67601 ; free virtual = 73904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3405.254 ; gain = 349.059 ; free physical = 67600 ; free virtual = 73903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3405.254 ; gain = 349.059 ; free physical = 67588 ; free virtual = 73894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 3763.691 ; gain = 707.496 ; free physical = 67070 ; free virtual = 73376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 3763.691 ; gain = 707.496 ; free physical = 67070 ; free virtual = 73376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 3783.723 ; gain = 727.527 ; free physical = 67068 ; free virtual = 73374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 3789.660 ; gain = 733.465 ; free physical = 67068 ; free virtual = 73374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 3789.660 ; gain = 733.465 ; free physical = 67068 ; free virtual = 73374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 3789.660 ; gain = 733.465 ; free physical = 67068 ; free virtual = 73374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 3789.660 ; gain = 733.465 ; free physical = 67068 ; free virtual = 73374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 3789.660 ; gain = 733.465 ; free physical = 67068 ; free virtual = 73374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 3789.660 ; gain = 733.465 ; free physical = 67068 ; free virtual = 73374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 3789.660 ; gain = 733.465 ; free physical = 67068 ; free virtual = 73374
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 3789.660 ; gain = 620.871 ; free physical = 67107 ; free virtual = 73413
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 3789.668 ; gain = 733.465 ; free physical = 67107 ; free virtual = 73413
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3789.668 ; gain = 0.000 ; free physical = 67100 ; free virtual = 73406
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3857.043 ; gain = 0.000 ; free physical = 67093 ; free virtual = 73399
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 3857.043 ; gain = 1464.215 ; free physical = 67225 ; free virtual = 73531
INFO: [Common 17-1381] The checkpoint '/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug  5 01:34:56 2021...
[Thu Aug  5 01:34:58 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:02:41 ; elapsed = 00:03:07 . Memory (MB): peak = 2538.074 ; gain = 0.000 ; free physical = 69553 ; free virtual = 75855
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu37p-fsvh2892-2L-e
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3316.414 ; gain = 0.000 ; free physical = 68479 ; free virtual = 74784
INFO: [Netlist 29-17] Analyzing 684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/decode_rs.xdc]
Finished Parsing XDC File [/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/decode_rs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.422 ; gain = 0.000 ; free physical = 68338 ; free virtual = 74642
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 139 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM16X1S => RAM32X1S (RAMS32): 62 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 3 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 3340.422 ; gain = 802.348 ; free physical = 68338 ; free virtual = 74642
Running report: report_utilization -file ./report/decode_rs_utilization_synth.rpt
Contents of report file './report/decode_rs_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Aug  5 01:35:16 2021
| Host         : caohy168 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -file ./report/decode_rs_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu37pfsvh2892-2L
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 6293 |     0 |   1303680 |  0.48 |
|   LUT as Logic             | 5823 |     0 |   1303680 |  0.45 |
|   LUT as Memory            |  470 |     0 |    600960 |  0.08 |
|     LUT as Distributed RAM |  250 |     0 |           |       |
|     LUT as Shift Register  |  220 |     0 |           |       |
| CLB Registers              | 5347 |     0 |   2607360 |  0.21 |
|   Register as Flip Flop    | 5347 |     0 |   2607360 |  0.21 |
|   Register as Latch        |    0 |     0 |   2607360 |  0.00 |
| CARRY8                     |  543 |     0 |    162960 |  0.33 |
| F7 Muxes                   |   20 |     0 |    651840 | <0.01 |
| F8 Muxes                   |    9 |     0 |    325920 | <0.01 |
| F9 Muxes                   |    0 |     0 |    162960 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 37    |          Yes |         Set |            - |
| 5310  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    5 |     0 |      2016 |  0.25 |
|   RAMB36/FIFO*    |    5 |     0 |      2016 |  0.25 |
|     RAMB36E2 only |    5 |       |           |       |
|   RAMB18          |    0 |     0 |      4032 |  0.00 |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    1 |     0 |      9024 |  0.01 |
|   DSP48E2 only |    1 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       624 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1008 |  0.00 |
|   BUFGCE             |    0 |     0 |       288 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    0 |     0 |       576 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        96 |  0.00 |
| PLL                  |    0 |     0 |        24 |  0.00 |
| MMCM                 |    0 |     0 |        12 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| CMACE4               |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL        |    0 |     0 |        96 |  0.00 |
| GTYE4_COMMON         |    0 |     0 |        24 |  0.00 |
| HBM_REF_CLK          |    0 |     0 |         2 |  0.00 |
| HBM_SNGLBLI_INTF_APB |    0 |     0 |        32 |  0.00 |
| HBM_SNGLBLI_INTF_AXI |    0 |     0 |        32 |  0.00 |
| ILKNE4               |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |        48 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |        48 |  0.00 |
| PCIE40E4             |    0 |     0 |         2 |  0.00 |
| PCIE4CE4             |    0 |     0 |         4 |  0.00 |
| SYSMONE4             |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5310 |            Register |
| LUT3     | 2787 |                 CLB |
| LUT1     | 1530 |                 CLB |
| LUT6     | 1037 |                 CLB |
| LUT5     |  857 |                 CLB |
| LUT2     |  762 |                 CLB |
| LUT4     |  632 |                 CLB |
| CARRY8   |  543 |                 CLB |
| RAMD32   |  170 |                 CLB |
| SRL16E   |  124 |                 CLB |
| SRLC32E  |   96 |                 CLB |
| RAMS32   |   68 |                 CLB |
| FDSE     |   37 |            Register |
| RAMS64E  |   36 |                 CLB |
| MUXF7    |   20 |                 CLB |
| MUXF8    |    9 |                 CLB |
| RAMB36E2 |    5 |            BLOCKRAM |
| DSP48E2  |    1 |          Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     23040 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     23040 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |
+-----------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+



Running report: report_timing_summary -file ./report/decode_rs_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 4822.121 ; gain = 1481.699 ; free physical = 66957 ; free virtual = 73398
Contents of report file './report/decode_rs_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Thu Aug  5 01:36:12 2021
| Host              : caohy168 running 64-bit Ubuntu 20.04.2 LTS
| Command           : report_timing_summary -file ./report/decode_rs_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu37p-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (202)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (202)
---------------------------------
 There are 202 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.747        0.000                      0                10829        0.063        0.000                      0                10829        4.458        0.000                       0                  5853  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.747        0.000                      0                10829        0.063        0.000                      0                10829        4.458        0.000                       0                  5853  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.592ns (49.090%)  route 1.651ns (50.910%))
  Logic Levels:           10  (CARRY8=2 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.000     0.000    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[12])
                                                      0.876     0.876 r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0/DOUTBDOUT[12]
                         net (fo=7, unplaced)         0.261     1.137    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/DOUTBDOUT[12]
                         LUT5 (Prop_LUT5_I2_O)        0.111     1.248 r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0_i_187__0/O
                         net (fo=1, unplaced)         0.242     1.490    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0_i_187__0_n_27
                         CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.117     1.607 r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0_i_163/CO[7]
                         net (fo=1, unplaced)         0.005     1.612    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0_i_163_n_27
                         CARRY8 (Prop_CARRY8_CI_CO[4])
                                                      0.092     1.704 r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0_i_128/CO[4]
                         net (fo=34, unplaced)        0.244     1.948    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_bram_0_i_128_n_30
                         LUT6 (Prop_LUT6_I4_O)        0.038     1.986 r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_0_255_0_0_i_100/O
                         net (fo=1, unplaced)         0.185     2.171    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_0_255_0_0_i_100_n_27
                         LUT5 (Prop_LUT5_I3_O)        0.038     2.209 f  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_0_255_0_0_i_81/O
                         net (fo=1, unplaced)         0.185     2.394    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_0_255_0_0_i_81_n_27
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.432 r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_0_255_0_0_i_33/O
                         net (fo=1, unplaced)         0.185     2.617    bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_0_255_0_0_i_33_n_27
                         LUT6 (Prop_LUT6_I1_O)        0.038     2.655 r  bd_0_i/hls_inst/inst/alpha_to_U/decode_rs_alpha_to_ram_U/ram_reg_0_255_0_0_i_10/O
                         net (fo=36, unplaced)        0.274     2.929    bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/ram_reg_0_255_0_0/A0
                         RAMS64E (Prop_RAMS64E_ADR0_O)
                                                      0.148     3.077 r  bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/ram_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, unplaced)         0.030     3.107    bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/ram_reg_0_255_0_0/OB
                         MUXF7 (Prop_MUXF7_I0_O)      0.068     3.175 r  bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/ram_reg_0_255_0_0/F7.A/O
                         net (fo=1, unplaced)         0.000     3.175    bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/ram_reg_0_255_0_0/O1
                         MUXF8 (Prop_MUXF8_I1_O)      0.028     3.203 r  bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/ram_reg_0_255_0_0/F8/O
                         net (fo=1, unplaced)         0.040     3.243    bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/q00[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.000    10.000    bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/q0_reg[0]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/index_of_U/decode_rs_index_of_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -3.243    
  -------------------------------------------------------------------
                         slack                                  6.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_14_reg_1552_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln168_1_reg_4612_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/i_14_reg_1552_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/i_14_reg_1552_reg[10]/Q
                         net (fo=2, unplaced)         0.046     0.084    bd_0_i/hls_inst/inst/i_14_reg_1552_reg_n_27_[10]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.102 r  bd_0_i/hls_inst/inst/add_ln168_1_reg_4612_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.109    bd_0_i/hls_inst/inst/add_ln168_1_fu_2980_p2[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln168_1_reg_4612_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln168_1_reg_4612_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/add_ln168_1_reg_4612_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431                bd_0_i/hls_inst/inst/recd_U/decode_rs_recd_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/recd_U/decode_rs_recd_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458                bd_0_i/hls_inst/inst/recd_U/decode_rs_recd_ram_U/ram_reg_bram_0/CLKARDCLK




INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Aug  5 01:36:14 2021] Launched impl_1...
Run output will be captured here: /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/impl_1/runme.log
[Thu Aug  5 01:36:14 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2390.883 ; gain = 0.000 ; free physical = 66599 ; free virtual = 73044
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3040.375 ; gain = 0.000 ; free physical = 65265 ; free virtual = 71709
INFO: [Netlist 29-17] Analyzing 684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3512.609 ; gain = 0.000 ; free physical = 64867 ; free virtual = 71311
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 139 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM16X1S => RAM32X1S (RAMS32): 62 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 3 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3512.609 ; gain = 1121.727 ; free physical = 64867 ; free virtual = 71311
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3656.988 ; gain = 129.438 ; free physical = 64852 ; free virtual = 71297

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1a0b66d3b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3656.988 ; gain = 0.000 ; free physical = 64845 ; free virtual = 71290

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 284 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18e4755e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3755.984 ; gain = 24.012 ; free physical = 64748 ; free virtual = 71193
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 21 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12c742a04

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3755.984 ; gain = 24.012 ; free physical = 64748 ; free virtual = 71193
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14b401157

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3755.984 ; gain = 24.012 ; free physical = 64747 ; free virtual = 71192
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 14b401157

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3755.984 ; gain = 24.012 ; free physical = 64753 ; free virtual = 71198
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14b401157

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3755.984 ; gain = 24.012 ; free physical = 64753 ; free virtual = 71198
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14b401157

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3755.984 ; gain = 24.012 ; free physical = 64753 ; free virtual = 71198
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |              21  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3755.984 ; gain = 0.000 ; free physical = 64753 ; free virtual = 71198
Ending Logic Optimization Task | Checksum: 6c8bad13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3755.984 ; gain = 24.012 ; free physical = 64753 ; free virtual = 71198

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: c639b83b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4327.934 ; gain = 0.000 ; free physical = 64473 ; free virtual = 70921
Ending Power Optimization Task | Checksum: c639b83b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 4327.934 ; gain = 571.949 ; free physical = 64496 ; free virtual = 70945

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c639b83b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4327.934 ; gain = 0.000 ; free physical = 64496 ; free virtual = 70945

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4327.934 ; gain = 0.000 ; free physical = 64496 ; free virtual = 70945
Ending Netlist Obfuscation Task | Checksum: c2378674

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4327.934 ; gain = 0.000 ; free physical = 64496 ; free virtual = 70945
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 4327.934 ; gain = 815.324 ; free physical = 64496 ; free virtual = 70945
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 4979.988 ; gain = 652.055 ; free physical = 63566 ; free virtual = 70036
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-113] Running place_design in ultrathreads mode using maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4979.988 ; gain = 0.000 ; free physical = 63560 ; free virtual = 70029
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a581c9dc

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4979.988 ; gain = 0.000 ; free physical = 63560 ; free virtual = 70029
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4979.988 ; gain = 0.000 ; free physical = 63560 ; free virtual = 70029

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ea3b1dd1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4979.988 ; gain = 0.000 ; free physical = 63482 ; free virtual = 69974

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15a0126c4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 5429.566 ; gain = 449.578 ; free physical = 63361 ; free virtual = 69851

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15a0126c4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 5429.566 ; gain = 449.578 ; free physical = 63363 ; free virtual = 69853
Phase 1 Placer Initialization | Checksum: 15a0126c4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 5429.566 ; gain = 449.578 ; free physical = 63334 ; free virtual = 69824

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 109308a63

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 5429.566 ; gain = 449.578 ; free physical = 63254 ; free virtual = 69745

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 18f5b5252

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 5429.566 ; gain = 449.578 ; free physical = 63251 ; free virtual = 69742

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 18f5b5252

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 5455.629 ; gain = 475.641 ; free physical = 63161 ; free virtual = 69652

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: ee36faad

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 5455.629 ; gain = 475.641 ; free physical = 63152 ; free virtual = 69643

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: ee36faad

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 5455.629 ; gain = 475.641 ; free physical = 63152 ; free virtual = 69643
Phase 2.1.1 Partition Driven Placement | Checksum: ee36faad

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 5455.629 ; gain = 475.641 ; free physical = 63161 ; free virtual = 69653
Phase 2.1 Floorplanning | Checksum: 17e08be64

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 5455.629 ; gain = 475.641 ; free physical = 63161 ; free virtual = 69653

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17e08be64

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 5455.629 ; gain = 475.641 ; free physical = 63162 ; free virtual = 69653

Phase 2.3 Global Placement Core
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 191 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 82 nets or cells. Created 0 new cell, deleted 82 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6334.957 ; gain = 0.000 ; free physical = 63110 ; free virtual = 69605
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6334.957 ; gain = 0.000 ; free physical = 63109 ; free virtual = 69603

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             82  |                    82  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             82  |                    83  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 19e94ce31

Time (s): cpu = 00:01:42 ; elapsed = 00:00:51 . Memory (MB): peak = 6334.957 ; gain = 1354.969 ; free physical = 63091 ; free virtual = 69589
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 2.3 Global Placement Core | Checksum: 1187ce011

Time (s): cpu = 00:01:51 ; elapsed = 00:00:55 . Memory (MB): peak = 6358.969 ; gain = 1378.980 ; free physical = 63038 ; free virtual = 69536
Phase 2 Global Placement | Checksum: 1187ce011

Time (s): cpu = 00:01:51 ; elapsed = 00:00:55 . Memory (MB): peak = 6358.969 ; gain = 1378.980 ; free physical = 63074 ; free virtual = 69572

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16838c820

Time (s): cpu = 00:01:55 ; elapsed = 00:00:58 . Memory (MB): peak = 6358.969 ; gain = 1378.980 ; free physical = 63106 ; free virtual = 69605

Phase 3.2 Commit Most Macros & LUTRAMs
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e0c00108

Time (s): cpu = 00:01:57 ; elapsed = 00:00:59 . Memory (MB): peak = 6358.969 ; gain = 1378.980 ; free physical = 63062 ; free virtual = 69561

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24c6ef920

Time (s): cpu = 00:02:00 ; elapsed = 00:01:01 . Memory (MB): peak = 6358.969 ; gain = 1378.980 ; free physical = 63095 ; free virtual = 69593

Phase 3.4 Small Shape DP

Phase 3.4.1 splitSLRCrossingNets
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
Phase 3.4.1 splitSLRCrossingNets | Checksum: 24c6ef920

Time (s): cpu = 00:02:02 ; elapsed = 00:01:04 . Memory (MB): peak = 6358.969 ; gain = 1378.980 ; free physical = 63102 ; free virtual = 69601
Phase 3.4 Small Shape DP | Checksum: ce896d8a

Time (s): cpu = 00:02:09 ; elapsed = 00:01:07 . Memory (MB): peak = 6406.992 ; gain = 1427.004 ; free physical = 62955 ; free virtual = 69455

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1451aaa38

Time (s): cpu = 00:02:09 ; elapsed = 00:01:07 . Memory (MB): peak = 6406.992 ; gain = 1427.004 ; free physical = 62965 ; free virtual = 69465
Phase 3 Detail Placement | Checksum: 1451aaa38

Time (s): cpu = 00:02:09 ; elapsed = 00:01:07 . Memory (MB): peak = 6406.992 ; gain = 1427.004 ; free physical = 62968 ; free virtual = 69467

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1603151e5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.987 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d4291e74

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.16 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62938 ; free virtual = 69437
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a6507491

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.23 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62944 ; free virtual = 69444
Phase 4.1.1.1 BUFG Insertion | Checksum: 1603151e5

Time (s): cpu = 00:02:16 ; elapsed = 00:01:11 . Memory (MB): peak = 6406.992 ; gain = 1427.004 ; free physical = 62948 ; free virtual = 69448

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1603151e5

Time (s): cpu = 00:02:17 ; elapsed = 00:01:12 . Memory (MB): peak = 6406.992 ; gain = 1427.004 ; free physical = 62949 ; free virtual = 69449
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.987. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=5.987. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 19ed1b597

Time (s): cpu = 00:02:17 ; elapsed = 00:01:12 . Memory (MB): peak = 6406.992 ; gain = 1427.004 ; free physical = 62947 ; free virtual = 69446

Time (s): cpu = 00:02:17 ; elapsed = 00:01:12 . Memory (MB): peak = 6406.992 ; gain = 1427.004 ; free physical = 62953 ; free virtual = 69453
Phase 4.1 Post Commit Optimization | Checksum: 19ed1b597

Time (s): cpu = 00:02:17 ; elapsed = 00:01:12 . Memory (MB): peak = 6406.992 ; gain = 1427.004 ; free physical = 62943 ; free virtual = 69443

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19ed1b597

Time (s): cpu = 00:02:29 ; elapsed = 00:01:24 . Memory (MB): peak = 6406.992 ; gain = 1427.004 ; free physical = 63008 ; free virtual = 69510

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19ed1b597

Time (s): cpu = 00:02:29 ; elapsed = 00:01:24 . Memory (MB): peak = 6406.992 ; gain = 1427.004 ; free physical = 63002 ; free virtual = 69504
Phase 4.3 Placer Reporting | Checksum: 19ed1b597

Time (s): cpu = 00:02:29 ; elapsed = 00:01:24 . Memory (MB): peak = 6406.992 ; gain = 1427.004 ; free physical = 63004 ; free virtual = 69506

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 63004 ; free virtual = 69506

Time (s): cpu = 00:02:29 ; elapsed = 00:01:24 . Memory (MB): peak = 6406.992 ; gain = 1427.004 ; free physical = 63004 ; free virtual = 69506
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23eb054bf

Time (s): cpu = 00:02:29 ; elapsed = 00:01:24 . Memory (MB): peak = 6406.992 ; gain = 1427.004 ; free physical = 63006 ; free virtual = 69508
Ending Placer Task | Checksum: 14b34b893

Time (s): cpu = 00:02:29 ; elapsed = 00:01:24 . Memory (MB): peak = 6406.992 ; gain = 1427.004 ; free physical = 63000 ; free virtual = 69502
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:36 ; elapsed = 00:01:28 . Memory (MB): peak = 6406.992 ; gain = 1427.004 ; free physical = 63383 ; free virtual = 69886
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 63355 ; free virtual = 69876
INFO: [Common 17-1381] The checkpoint '/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.47 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 63304 ; free virtual = 69811
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 63379 ; free virtual = 69885
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 63314 ; free virtual = 69838
INFO: [Common 17-1381] The checkpoint '/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu37p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 87028e97 ConstDB: 0 ShapeSum: c43229fc RouteDB: 0

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62892 ; free virtual = 69412
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_in_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_in_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "recd_out_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "recd_out_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1becac8e6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62844 ; free virtual = 69365
Post Restoration Checksum: NetGraph: db844203 NumContArr: e34686e3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1becac8e6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62703 ; free virtual = 69225

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1becac8e6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62705 ; free virtual = 69227

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 1becac8e6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62695 ; free virtual = 69216

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2bb7b0837

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62689 ; free virtual = 69211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.082  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 22cf00cfa

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62675 ; free virtual = 69197

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10687
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9473
  Number of Partially Routed Nets     = 1214
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 22cf00cfa

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62682 ; free virtual = 69204
Phase 3 Initial Routing | Checksum: 14247d147

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62580 ; free virtual = 69102

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1472
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.582  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1377f9246

Time (s): cpu = 00:01:12 ; elapsed = 00:00:35 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62574 ; free virtual = 69096

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: dd0f5018

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62573 ; free virtual = 69095
Phase 4 Rip-up And Reroute | Checksum: dd0f5018

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62569 ; free virtual = 69091

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: dd0f5018

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62575 ; free virtual = 69097

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: dd0f5018

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62576 ; free virtual = 69098
Phase 5 Delay and Skew Optimization | Checksum: dd0f5018

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62570 ; free virtual = 69092

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17876851e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:36 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62573 ; free virtual = 69095
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.582  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17876851e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:36 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62571 ; free virtual = 69093
Phase 6 Post Hold Fix | Checksum: 17876851e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:36 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62574 ; free virtual = 69096

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0685145 %
  Global Horizontal Routing Utilization  = 0.0892805 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 156788f18

Time (s): cpu = 00:01:18 ; elapsed = 00:00:37 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62556 ; free virtual = 69078

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 156788f18

Time (s): cpu = 00:01:18 ; elapsed = 00:00:37 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62555 ; free virtual = 69077

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 156788f18

Time (s): cpu = 00:01:19 ; elapsed = 00:00:38 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62561 ; free virtual = 69083

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.582  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 156788f18

Time (s): cpu = 00:01:20 ; elapsed = 00:00:38 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62570 ; free virtual = 69092
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:20 ; elapsed = 00:00:38 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62823 ; free virtual = 69345

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:26 ; elapsed = 00:00:42 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62816 ; free virtual = 69338
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 6406.992 ; gain = 0.000 ; free physical = 62800 ; free virtual = 69344
INFO: [Common 17-1381] The checkpoint '/home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6423.000 ; gain = 0.000 ; free physical = 62740 ; free virtual = 69273
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 6423.000 ; gain = 0.000 ; free physical = 62744 ; free virtual = 69278
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Aug  5 01:40:33 2021...
[Thu Aug  5 01:40:39 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:04:24 . Memory (MB): peak = 4862.141 ; gain = 0.000 ; free physical = 66460 ; free virtual = 72993
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4862.141 ; gain = 0.000 ; free physical = 66465 ; free virtual = 72999
INFO: [Netlist 29-17] Analyzing 684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4903.996 ; gain = 0.000 ; free physical = 66254 ; free virtual = 72788
Restored from archive | CPU: 0.540000 secs | Memory: 12.616737 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4903.996 ; gain = 0.000 ; free physical = 66254 ; free virtual = 72788
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4903.996 ; gain = 0.000 ; free physical = 66259 ; free virtual = 72793
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 153 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM16X1S => RAM32X1S (RAMS32): 62 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 3 instances
  SRLC32E => SRL16E: 14 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4903.996 ; gain = 41.855 ; free physical = 66259 ; free virtual = 72793
Running report: report_route_status -file ./report/decode_rs_status_routed.rpt
Contents of report file './report/decode_rs_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       18295 :
       # of nets not needing routing.......... :        7608 :
           # of internally routed nets........ :        7346 :
           # of nets with no loads............ :         164 :
           # of implicitly routed ports....... :          98 :
       # of routable nets..................... :       10687 :
           # of fully routed nets............. :       10687 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/decode_rs_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/decode_rs_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Thu Aug  5 01:40:46 2021
| Host              : caohy168 running 64-bit Ubuntu 20.04.2 LTS
| Command           : report_timing -max_paths 10 -file ./report/decode_rs_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu37p-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[17]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.714ns (41.642%)  route 2.402ns (58.358%))
  Logic Levels:           9  (CARRY8=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.076     0.076    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DOUTADOUT[2]
                         net (fo=3, routed)           0.492     1.494    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_q0[2]
    SLICE_X75Y29         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.617 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0/O
                         net (fo=2, routed)           0.353     1.970    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0_n_27
    SLICE_X76Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     2.076 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49/CO[7]
                         net (fo=1, routed)           0.052     2.128    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49_n_27
    SLICE_X76Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.143 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48/CO[7]
                         net (fo=1, routed)           0.026     2.169    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48_n_27
    SLICE_X76Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.184 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47/CO[7]
                         net (fo=1, routed)           0.026     2.210    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47_n_27
    SLICE_X76Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.286 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_45/O[1]
                         net (fo=4, routed)           0.649     2.935    bd_0_i/hls_inst/inst/add_ln161_fu_2847_p2[25]
    SLICE_X75Y26         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.082 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125/O
                         net (fo=1, routed)           0.007     3.089    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125_n_27
    SLICE_X75Y26         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.242 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65/CO[7]
                         net (fo=1, routed)           0.026     3.268    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65_n_27
    SLICE_X75Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.324 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_46/O[0]
                         net (fo=64, routed)          0.298     3.622    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/O[0]
    SLICE_X75Y27         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.719 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_26/O
                         net (fo=1, routed)           0.473     4.192    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_d1[17]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.040    10.040    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X4Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[17])
                                                     -0.231     9.774    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  5.582    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.716ns (42.131%)  route 2.357ns (57.869%))
  Logic Levels:           9  (CARRY8=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.076     0.076    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DOUTADOUT[2]
                         net (fo=3, routed)           0.492     1.494    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_q0[2]
    SLICE_X75Y29         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.617 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0/O
                         net (fo=2, routed)           0.353     1.970    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0_n_27
    SLICE_X76Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     2.076 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49/CO[7]
                         net (fo=1, routed)           0.052     2.128    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49_n_27
    SLICE_X76Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.143 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48/CO[7]
                         net (fo=1, routed)           0.026     2.169    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48_n_27
    SLICE_X76Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.184 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47/CO[7]
                         net (fo=1, routed)           0.026     2.210    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47_n_27
    SLICE_X76Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.286 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_45/O[1]
                         net (fo=4, routed)           0.649     2.935    bd_0_i/hls_inst/inst/add_ln161_fu_2847_p2[25]
    SLICE_X75Y26         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.082 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125/O
                         net (fo=1, routed)           0.007     3.089    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125_n_27
    SLICE_X75Y26         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.242 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65/CO[7]
                         net (fo=1, routed)           0.026     3.268    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65_n_27
    SLICE_X75Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.324 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_46/O[0]
                         net (fo=64, routed)          0.228     3.552    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/O[0]
    SLICE_X75Y23         LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.099     3.651 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_39/O
                         net (fo=1, routed)           0.498     4.149    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_d1[4]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.040    10.040    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X4Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[4])
                                                     -0.256     9.749    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.749    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 1.740ns (42.889%)  route 2.317ns (57.111%))
  Logic Levels:           9  (CARRY8=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.076     0.076    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DOUTADOUT[2]
                         net (fo=3, routed)           0.492     1.494    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_q0[2]
    SLICE_X75Y29         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.617 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0/O
                         net (fo=2, routed)           0.353     1.970    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0_n_27
    SLICE_X76Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     2.076 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49/CO[7]
                         net (fo=1, routed)           0.052     2.128    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49_n_27
    SLICE_X76Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.143 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48/CO[7]
                         net (fo=1, routed)           0.026     2.169    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48_n_27
    SLICE_X76Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.184 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47/CO[7]
                         net (fo=1, routed)           0.026     2.210    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47_n_27
    SLICE_X76Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.286 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_45/O[1]
                         net (fo=4, routed)           0.649     2.935    bd_0_i/hls_inst/inst/add_ln161_fu_2847_p2[25]
    SLICE_X75Y26         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.082 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125/O
                         net (fo=1, routed)           0.007     3.089    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125_n_27
    SLICE_X75Y26         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.242 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65/CO[7]
                         net (fo=1, routed)           0.026     3.268    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65_n_27
    SLICE_X75Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.324 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_46/O[0]
                         net (fo=64, routed)          0.306     3.630    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/O[0]
    SLICE_X75Y27         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     3.753 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_42/O
                         net (fo=1, routed)           0.380     4.133    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_d1[1]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.040    10.040    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X4Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[1])
                                                     -0.266     9.739    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.739    
                         arrival time                          -4.133    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.669ns (41.271%)  route 2.375ns (58.729%))
  Logic Levels:           9  (CARRY8=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.076     0.076    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DOUTADOUT[2]
                         net (fo=3, routed)           0.492     1.494    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_q0[2]
    SLICE_X75Y29         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.617 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0/O
                         net (fo=2, routed)           0.353     1.970    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0_n_27
    SLICE_X76Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     2.076 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49/CO[7]
                         net (fo=1, routed)           0.052     2.128    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49_n_27
    SLICE_X76Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.143 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48/CO[7]
                         net (fo=1, routed)           0.026     2.169    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48_n_27
    SLICE_X76Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.184 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47/CO[7]
                         net (fo=1, routed)           0.026     2.210    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47_n_27
    SLICE_X76Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.286 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_45/O[1]
                         net (fo=4, routed)           0.649     2.935    bd_0_i/hls_inst/inst/add_ln161_fu_2847_p2[25]
    SLICE_X75Y26         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.082 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125/O
                         net (fo=1, routed)           0.007     3.089    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125_n_27
    SLICE_X75Y26         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.242 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65/CO[7]
                         net (fo=1, routed)           0.026     3.268    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65_n_27
    SLICE_X75Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.324 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_46/O[0]
                         net (fo=64, routed)          0.347     3.671    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/O[0]
    SLICE_X74Y24         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.052     3.723 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_37/O
                         net (fo=1, routed)           0.397     4.120    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_d1[6]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.040    10.040    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X4Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[6])
                                                     -0.255     9.750    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.715ns (42.768%)  route 2.295ns (57.232%))
  Logic Levels:           9  (CARRY8=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.076     0.076    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DOUTADOUT[2]
                         net (fo=3, routed)           0.492     1.494    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_q0[2]
    SLICE_X75Y29         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.617 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0/O
                         net (fo=2, routed)           0.353     1.970    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0_n_27
    SLICE_X76Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     2.076 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49/CO[7]
                         net (fo=1, routed)           0.052     2.128    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49_n_27
    SLICE_X76Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.143 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48/CO[7]
                         net (fo=1, routed)           0.026     2.169    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48_n_27
    SLICE_X76Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.184 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47/CO[7]
                         net (fo=1, routed)           0.026     2.210    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47_n_27
    SLICE_X76Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.286 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_45/O[1]
                         net (fo=4, routed)           0.649     2.935    bd_0_i/hls_inst/inst/add_ln161_fu_2847_p2[25]
    SLICE_X75Y26         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.082 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125/O
                         net (fo=1, routed)           0.007     3.089    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125_n_27
    SLICE_X75Y26         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.242 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65/CO[7]
                         net (fo=1, routed)           0.026     3.268    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65_n_27
    SLICE_X75Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.324 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_46/O[0]
                         net (fo=64, routed)          0.283     3.607    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/O[0]
    SLICE_X74Y23         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     3.705 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_31/O
                         net (fo=1, routed)           0.381     4.086    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_d1[12]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.040    10.040    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X4Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[12])
                                                     -0.256     9.749    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.749    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[24]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 1.740ns (43.413%)  route 2.268ns (56.587%))
  Logic Levels:           9  (CARRY8=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.076     0.076    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DOUTADOUT[2]
                         net (fo=3, routed)           0.492     1.494    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_q0[2]
    SLICE_X75Y29         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.617 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0/O
                         net (fo=2, routed)           0.353     1.970    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0_n_27
    SLICE_X76Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     2.076 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49/CO[7]
                         net (fo=1, routed)           0.052     2.128    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49_n_27
    SLICE_X76Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.143 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48/CO[7]
                         net (fo=1, routed)           0.026     2.169    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48_n_27
    SLICE_X76Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.184 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47/CO[7]
                         net (fo=1, routed)           0.026     2.210    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47_n_27
    SLICE_X76Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.286 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_45/O[1]
                         net (fo=4, routed)           0.649     2.935    bd_0_i/hls_inst/inst/add_ln161_fu_2847_p2[25]
    SLICE_X75Y26         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.082 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125/O
                         net (fo=1, routed)           0.007     3.089    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125_n_27
    SLICE_X75Y26         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.242 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65/CO[7]
                         net (fo=1, routed)           0.026     3.268    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65_n_27
    SLICE_X75Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.324 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_46/O[0]
                         net (fo=64, routed)          0.315     3.639    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/O[0]
    SLICE_X73Y26         LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.762 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_19/O
                         net (fo=1, routed)           0.322     4.084    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_d1[24]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.040    10.040    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X4Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[24])
                                                     -0.255     9.750    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.750    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 1.667ns (41.468%)  route 2.353ns (58.532%))
  Logic Levels:           9  (CARRY8=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.076     0.076    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DOUTADOUT[2]
                         net (fo=3, routed)           0.492     1.494    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_q0[2]
    SLICE_X75Y29         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.617 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0/O
                         net (fo=2, routed)           0.353     1.970    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0_n_27
    SLICE_X76Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     2.076 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49/CO[7]
                         net (fo=1, routed)           0.052     2.128    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49_n_27
    SLICE_X76Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.143 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48/CO[7]
                         net (fo=1, routed)           0.026     2.169    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48_n_27
    SLICE_X76Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.184 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47/CO[7]
                         net (fo=1, routed)           0.026     2.210    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47_n_27
    SLICE_X76Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.286 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_45/O[1]
                         net (fo=4, routed)           0.649     2.935    bd_0_i/hls_inst/inst/add_ln161_fu_2847_p2[25]
    SLICE_X75Y26         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.082 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125/O
                         net (fo=1, routed)           0.007     3.089    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125_n_27
    SLICE_X75Y26         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.242 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65/CO[7]
                         net (fo=1, routed)           0.026     3.268    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65_n_27
    SLICE_X75Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.324 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_46/O[0]
                         net (fo=64, routed)          0.365     3.689    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/O[0]
    SLICE_X73Y26         LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     3.739 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_35/O
                         net (fo=1, routed)           0.357     4.096    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_d1[8]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.040    10.040    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X4Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[8])
                                                     -0.239     9.766    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.766    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 1.670ns (42.140%)  route 2.293ns (57.860%))
  Logic Levels:           9  (CARRY8=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.076     0.076    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DOUTADOUT[2]
                         net (fo=3, routed)           0.492     1.494    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_q0[2]
    SLICE_X75Y29         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.617 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0/O
                         net (fo=2, routed)           0.353     1.970    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0_n_27
    SLICE_X76Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     2.076 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49/CO[7]
                         net (fo=1, routed)           0.052     2.128    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49_n_27
    SLICE_X76Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.143 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48/CO[7]
                         net (fo=1, routed)           0.026     2.169    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48_n_27
    SLICE_X76Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.184 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47/CO[7]
                         net (fo=1, routed)           0.026     2.210    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47_n_27
    SLICE_X76Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.286 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_45/O[1]
                         net (fo=4, routed)           0.649     2.935    bd_0_i/hls_inst/inst/add_ln161_fu_2847_p2[25]
    SLICE_X75Y26         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.082 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125/O
                         net (fo=1, routed)           0.007     3.089    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125_n_27
    SLICE_X75Y26         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.242 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65/CO[7]
                         net (fo=1, routed)           0.026     3.268    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65_n_27
    SLICE_X75Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.324 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_46/O[0]
                         net (fo=64, routed)          0.326     3.650    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/O[0]
    SLICE_X74Y24         LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     3.703 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_43/O
                         net (fo=1, routed)           0.336     4.039    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_d1[0]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.040    10.040    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X4Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[0])
                                                     -0.277     9.728    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -4.039    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[25]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.762ns (44.017%)  route 2.241ns (55.983%))
  Logic Levels:           9  (CARRY8=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.076     0.076    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DOUTADOUT[2]
                         net (fo=3, routed)           0.492     1.494    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_q0[2]
    SLICE_X75Y29         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.617 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0/O
                         net (fo=2, routed)           0.353     1.970    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0_n_27
    SLICE_X76Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     2.076 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49/CO[7]
                         net (fo=1, routed)           0.052     2.128    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49_n_27
    SLICE_X76Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.143 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48/CO[7]
                         net (fo=1, routed)           0.026     2.169    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48_n_27
    SLICE_X76Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.184 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47/CO[7]
                         net (fo=1, routed)           0.026     2.210    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47_n_27
    SLICE_X76Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.286 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_45/O[1]
                         net (fo=4, routed)           0.649     2.935    bd_0_i/hls_inst/inst/add_ln161_fu_2847_p2[25]
    SLICE_X75Y26         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.082 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125/O
                         net (fo=1, routed)           0.007     3.089    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125_n_27
    SLICE_X75Y26         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.242 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65/CO[7]
                         net (fo=1, routed)           0.026     3.268    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65_n_27
    SLICE_X75Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.324 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_46/O[0]
                         net (fo=64, routed)          0.279     3.603    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/O[0]
    SLICE_X74Y29         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     3.748 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_18__2/O
                         net (fo=1, routed)           0.331     4.079    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_d1[25]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.040    10.040    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X4Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[25])
                                                     -0.232     9.773    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.717ns (43.315%)  route 2.247ns (56.685%))
  Logic Levels:           9  (CARRY8=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.076     0.076    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DOUTADOUT[2]
                         net (fo=3, routed)           0.492     1.494    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_q0[2]
    SLICE_X75Y29         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.617 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0/O
                         net (fo=2, routed)           0.353     1.970    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0_n_27
    SLICE_X76Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     2.076 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49/CO[7]
                         net (fo=1, routed)           0.052     2.128    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49_n_27
    SLICE_X76Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.143 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48/CO[7]
                         net (fo=1, routed)           0.026     2.169    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48_n_27
    SLICE_X76Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.184 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47/CO[7]
                         net (fo=1, routed)           0.026     2.210    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47_n_27
    SLICE_X76Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.286 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_45/O[1]
                         net (fo=4, routed)           0.649     2.935    bd_0_i/hls_inst/inst/add_ln161_fu_2847_p2[25]
    SLICE_X75Y26         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.082 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125/O
                         net (fo=1, routed)           0.007     3.089    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125_n_27
    SLICE_X75Y26         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.242 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65/CO[7]
                         net (fo=1, routed)           0.026     3.268    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65_n_27
    SLICE_X75Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.324 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_46/O[0]
                         net (fo=64, routed)          0.286     3.610    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/O[0]
    SLICE_X74Y23         LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     3.710 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_41/O
                         net (fo=1, routed)           0.330     4.040    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_d1[2]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.040    10.040    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X4Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[2])
                                                     -0.264     9.741    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  5.701    





Running report: report_utilization -file ./report/decode_rs_utilization_routed.rpt
Contents of report file './report/decode_rs_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Aug  5 01:40:47 2021
| Host         : caohy168 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_utilization -file ./report/decode_rs_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu37pfsvh2892-2L
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 6104 |     0 |   1303680 |  0.47 |
|   LUT as Logic             | 5726 |     0 |   1303680 |  0.44 |
|   LUT as Memory            |  378 |     0 |    600960 |  0.06 |
|     LUT as Distributed RAM |  158 |     0 |           |       |
|     LUT as Shift Register  |  220 |     0 |           |       |
| CLB Registers              | 5347 |     0 |   2607360 |  0.21 |
|   Register as Flip Flop    | 5347 |     0 |   2607360 |  0.21 |
|   Register as Latch        |    0 |     0 |   2607360 |  0.00 |
| CARRY8                     |  543 |     0 |    162960 |  0.33 |
| F7 Muxes                   |   20 |     0 |    651840 | <0.01 |
| F8 Muxes                   |    9 |     0 |    325920 | <0.01 |
| F9 Muxes                   |    0 |     0 |    162960 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 37    |          Yes |         Set |            - |
| 5310  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1355 |     0 |    162960 |  0.83 |
|   CLBL                                     |  785 |     0 |           |       |
|   CLBM                                     |  570 |     0 |           |       |
| LUT as Logic                               | 5726 |     0 |   1303680 |  0.44 |
|   using O5 output only                     |   46 |       |           |       |
|   using O6 output only                     | 3808 |       |           |       |
|   using O5 and O6                          | 1872 |       |           |       |
| LUT as Memory                              |  378 |     0 |    600960 |  0.06 |
|   LUT as Distributed RAM                   |  158 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   42 |       |           |       |
|     using O5 and O6                        |  116 |       |           |       |
|   LUT as Shift Register                    |  220 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  220 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| CLB Registers                              | 5347 |     0 |   2607360 |  0.21 |
|   Register driven from within the CLB      | 4275 |       |           |       |
|   Register driven from outside the CLB     | 1072 |       |           |       |
|     LUT in front of the register is unused |  661 |       |           |       |
|     LUT in front of the register is used   |  411 |       |           |       |
| Unique Control Sets                        |  158 |       |    325920 |  0.05 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    5 |     0 |      2016 |  0.25 |
|   RAMB36/FIFO*    |    5 |     0 |      2016 |  0.25 |
|     RAMB36E2 only |    5 |       |           |       |
|   RAMB18          |    0 |     0 |      4032 |  0.00 |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    1 |     0 |      9024 |  0.01 |
|   DSP48E2 only |    1 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       624 |  0.00 |
| HPIOB_M          |    0 |     0 |       288 |  0.00 |
| HPIOB_S          |    0 |     0 |       288 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        48 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       288 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       288 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       624 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |        48 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1008 |  0.00 |
|   BUFGCE             |    0 |     0 |       288 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    0 |     0 |       576 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        96 |  0.00 |
| PLL                  |    0 |     0 |        24 |  0.00 |
| MMCM                 |    0 |     0 |        12 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| CMACE4               |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL        |    0 |     0 |        96 |  0.00 |
| GTYE4_COMMON         |    0 |     0 |        24 |  0.00 |
| HBM_REF_CLK          |    0 |     0 |         2 |  0.00 |
| HBM_SNGLBLI_INTF_APB |    0 |     0 |        32 |  0.00 |
| HBM_SNGLBLI_INTF_AXI |    0 |     0 |        32 |  0.00 |
| ILKNE4               |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |        48 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |        48 |  0.00 |
| PCIE40E4             |    0 |     0 |         2 |  0.00 |
| PCIE4CE4             |    0 |     0 |         4 |  0.00 |
| SYSMONE4             |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5310 |            Register |
| LUT3     | 2787 |                 CLB |
| LUT1     | 1523 |                 CLB |
| LUT6     | 1037 |                 CLB |
| LUT5     |  857 |                 CLB |
| LUT2     |  762 |                 CLB |
| LUT4     |  632 |                 CLB |
| CARRY8   |  543 |                 CLB |
| RAMD32   |  170 |                 CLB |
| SRL16E   |  138 |                 CLB |
| SRLC32E  |   82 |                 CLB |
| RAMS32   |   68 |                 CLB |
| FDSE     |   37 |            Register |
| RAMS64E  |   36 |                 CLB |
| MUXF7    |   20 |                 CLB |
| MUXF8    |    9 |                 CLB |
| RAMB36E2 |    5 |            BLOCKRAM |
| DSP48E2  |    1 |          Arithmetic |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     23040 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     23040 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |
+-----------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        | 1355 |    0 |    0 |   2.47 |   0.00 |   0.00 |
|   CLBL                     |  785 |    0 |    0 |   2.68 |   0.00 |   0.00 |
|   CLBM                     |  570 |    0 |    0 |   2.22 |   0.00 |   0.00 |
| CLB LUTs                   | 6104 |    0 |    0 |   1.39 |   0.00 |   0.00 |
|   LUT as Logic             | 5726 |    0 |    0 |   1.30 |   0.00 |   0.00 |
|   LUT as Memory            |  378 |    0 |    0 |   0.18 |   0.00 |   0.00 |
|     LUT as Distributed RAM |  158 |    0 |    0 |   0.08 |   0.00 |   0.00 |
|     LUT as Shift Register  |  220 |    0 |    0 |   0.11 |   0.00 |   0.00 |
| CLB Registers              | 5347 |    0 |    0 |   0.61 |   0.00 |   0.00 |
| CARRY8                     |  543 |    0 |    0 |   0.99 |   0.00 |   0.00 |
| F7 Muxes                   |   20 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
| F8 Muxes                   |    9 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    5 |    0 |    0 |   0.74 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    5 |    0 |    0 |   0.74 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    1 |    0 |    0 |   0.03 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |  158 |    0 |    0 |   0.14 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |         0 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+



Running report: report_timing_summary -file ./report/decode_rs_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/decode_rs_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Thu Aug  5 01:40:47 2021
| Host              : caohy168 running 64-bit Ubuntu 20.04.2 LTS
| Command           : report_timing_summary -file ./report/decode_rs_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu37p-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (202)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (202)
---------------------------------
 There are 202 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.582        0.000                      0                10829        0.024        0.000                      0                10829        4.458        0.000                       0                  5853  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.582        0.000                      0                10829        0.024        0.000                      0                10829        4.458        0.000                       0                  5853  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.582ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[17]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.714ns (41.642%)  route 2.402ns (58.358%))
  Logic Levels:           9  (CARRY8=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns = ( 10.040 - 10.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.076     0.076    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y5          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.926     1.002 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DOUTADOUT[2]
                         net (fo=3, routed)           0.492     1.494    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_q0[2]
    SLICE_X75Y29         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.617 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0/O
                         net (fo=2, routed)           0.353     1.970    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_102__0_n_27
    SLICE_X76Y29         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     2.076 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49/CO[7]
                         net (fo=1, routed)           0.052     2.128    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_49_n_27
    SLICE_X76Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.143 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48/CO[7]
                         net (fo=1, routed)           0.026     2.169    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_48_n_27
    SLICE_X76Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.184 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47/CO[7]
                         net (fo=1, routed)           0.026     2.210    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_47_n_27
    SLICE_X76Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.286 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_45/O[1]
                         net (fo=4, routed)           0.649     2.935    bd_0_i/hls_inst/inst/add_ln161_fu_2847_p2[25]
    SLICE_X75Y26         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.082 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125/O
                         net (fo=1, routed)           0.007     3.089    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_125_n_27
    SLICE_X75Y26         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.242 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65/CO[7]
                         net (fo=1, routed)           0.026     3.268    bd_0_i/hls_inst/inst/ram_reg_bram_0_i_65_n_27
    SLICE_X75Y27         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.324 r  bd_0_i/hls_inst/inst/ram_reg_bram_0_i_46/O[0]
                         net (fo=64, routed)          0.298     3.622    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/O[0]
    SLICE_X75Y27         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     3.719 r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0_i_26/O
                         net (fo=1, routed)           0.473     4.192    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/l_d1[17]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/DINBDIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.040    10.040    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000    10.040    
                         clock uncertainty           -0.035    10.005    
    RAMB36_X4Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[17])
                                                     -0.231     9.774    bd_0_i/hls_inst/inst/l_U/decode_rs_l_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                  5.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter7_reg_r/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter8_reg_r/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y18         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter7_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y18         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter7_reg_r/Q
                         net (fo=1, routed)           0.038     0.090    bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter7_reg_r_n_27
    SLICE_X72Y18         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter8_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5856, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X72Y18         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter8_reg_r/C
                         clock pessimism              0.000     0.019    
    SLICE_X72Y18         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/ap_enable_reg_pp21_iter8_reg_r
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y1  bd_0_i/hls_inst/inst/recd_U/decode_rs_recd_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y1  bd_0_i/hls_inst/inst/recd_U/decode_rs_recd_ram_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y1  bd_0_i/hls_inst/inst/recd_U/decode_rs_recd_ram_U/ram_reg_bram_0/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=5.581644, worst hold slack (WHS)=0.024000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (5 bram36)
HLS EXTRACTION: impl area_totals:  0 1303680 2607360 9024 4032 {0 } 960
HLS EXTRACTION: impl area_current: 0 6104 5347 1 10 0 220 1355 0 960
HLS EXTRACTION: generated /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/report/verilog/decode_rs_export.xml


Implementation tool: Xilinx Vivado v.2020.2
Project:             rsdecode
Solution:            solution1
Device target:       xcvu37p-fsvh2892-2L-e
Report date:         Thu Aug 05 01:40:47 EDT 2021

#=== Post-Implementation Resource usage ===
CLB:           1355
LUT:           6104
FF:            5347
DSP:              1
BRAM:            10
SRL:            220
URAM:             0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    3.253
CP achieved post-implementation:    4.418
Timing met

HLS EXTRACTION: generated /home/caohy168/Work/bbp_vcu128/rs_codeco/rsdecode/rsdecode/solution1/impl/report/verilog/decode_rs_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Aug  5 01:40:47 2021...
