

================================================================
== Vivado HLS Report for 'Filter2D_1'
================================================================
* Date:           Wed Jun 26 10:05:59 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sobel_hls
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.754|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  930659|  930659|  930659|  930659|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  930658|  930658|      1289|          -|          -|   722|    no    |
        | + loop_width  |    1286|    1286|         6|          1|          1|  1282|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    714|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     90|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        0|      -|     501|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      4|     501|    979|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |sobel_hls_mux_32_hbi_U31  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U32  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U33  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U34  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U35  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U36  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  90|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+---------------------+
    |         Instance         |        Module        |      Expression     |
    +--------------------------+----------------------+---------------------+
    |sobel_hls_ama_addjbC_U38  |sobel_hls_ama_addjbC  | i0 + i1 * (i2 + i3) |
    |sobel_hls_mac_mulkbM_U39  |sobel_hls_mac_mulkbM  |     i0 * i1 + i2    |
    |sobel_hls_mac_mullbW_U40  |sobel_hls_mac_mullbW  |     i0 * i1 + i2    |
    |sobel_hls_mul_mulibs_U37  |sobel_hls_mul_mulibs  |       i0 * i1       |
    +--------------------------+----------------------+---------------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |k_buf_0_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |k_buf_0_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  3840|   24|     3|        30720|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_638_p2                |     +    |      0|  0|  12|           2|          12|
    |i_V_fu_324_p2                      |     +    |      0|  0|  14|          10|           1|
    |j_V_fu_616_p2                      |     +    |      0|  0|  13|          11|           1|
    |p_Val2_2_fu_1226_p2                |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_1189_p2                |     +    |      0|  0|  34|          27|          27|
    |p_assign_14_1_fu_456_p2            |     +    |      0|  0|  13|           3|          11|
    |p_assign_14_2_fu_482_p2            |     +    |      0|  0|  13|           3|          11|
    |sum_V_2_fu_1137_p2                 |     +    |      0|  0|   8|          26|          26|
    |tmp2_fu_1128_p2                    |     +    |      0|  0|   8|          26|          26|
    |tmp3_fu_1055_p2                    |     +    |      0|  0|  32|          25|          25|
    |tmp_16_fu_568_p2                   |     +    |      0|  0|  10|           1|           2|
    |tmp_5_fu_380_p2                    |     +    |      0|  0|  13|           2|          11|
    |tmp_72_cast_fu_386_p2              |     +    |      0|  0|  10|           2|           2|
    |p_assign_1_fu_450_p2               |     -    |      0|  0|  12|           3|           2|
    |p_assign_3_fu_678_p2               |     -    |      0|  0|  12|           1|          12|
    |p_assign_4_fu_702_p2               |     -    |      0|  0|  12|          12|          12|
    |p_assign_s_fu_426_p2               |     -    |      0|  0|  13|           1|          11|
    |r_V_52_0_1_fu_995_p2               |     -    |      0|  0|  27|          20|          20|
    |r_V_52_1_2_fu_1034_p2              |     -    |      0|  0|  27|          20|          20|
    |r_V_52_1_fu_1114_p2                |     -    |      0|  0|  27|          20|          20|
    |r_V_52_2_1_fu_1169_p2              |     -    |      0|  0|  27|          20|          20|
    |tmp_27_fu_536_p2                   |     -    |      0|  0|  12|           3|           2|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter5   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1038                  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op126_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op144_load_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op147_read_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op148_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op150_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op156_store_state5    |    and   |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_1263_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_fu_412_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_755_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_664_p2              |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_732_p2                 |    and   |      0|  0|   2|           1|           1|
    |Range1_all_zeros_fu_1231_p2        |   icmp   |      0|  0|  11|           5|           1|
    |exitcond460_i_fu_610_p2            |   icmp   |      0|  0|  13|          11|          11|
    |exitcond461_i_fu_318_p2            |   icmp   |      0|  0|  13|          10|          10|
    |icmp1_fu_632_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_352_p2                     |   icmp   |      0|  0|  13|           9|           1|
    |tmp_22_fu_658_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_23_fu_696_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_2_fu_358_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |tmp_3_fu_370_p2                    |   icmp   |      0|  0|  13|          10|          10|
    |tmp_468_1_fu_364_p2                |   icmp   |      0|  0|  13|          10|           1|
    |tmp_7_fu_406_p2                    |   icmp   |      0|  0|  13|          11|          10|
    |tmp_9_fu_444_p2                    |   icmp   |      0|  0|  13|          11|          10|
    |tmp_s_fu_330_p2                    |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_750_p2                  |    or    |      0|  0|   2|           1|           1|
    |not_carry_1_fu_1257_p2             |    or    |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_726_p2                 |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_804_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_822_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_840_p3        |  select  |      0|  0|   8|           1|           8|
    |p_assign_5_fu_708_p3               |  select  |      0|  0|  12|           1|          12|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |p_p2_i497_i_fu_432_p3              |  select  |      0|  0|  11|           1|          11|
    |p_p2_i497_i_p_assign_s_fu_508_p3   |  select  |      0|  0|   2|           1|           2|
    |p_p2_i_i_fu_684_p3                 |  select  |      0|  0|  12|           1|          12|
    |src_kernel_win_0_va_6_fu_894_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_7_fu_912_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_8_fu_930_p3    |  select  |      0|  0|   8|           1|           8|
    |tmp_13_fu_554_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_17_fu_584_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_18_fu_592_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_4_fu_546_p3                    |  select  |      0|  0|   2|           1|           2|
    |x_fu_738_p3                        |  select  |      0|  0|  13|           1|          13|
    |y_fu_516_p3                        |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |col_assign_6_t_fu_770_p2           |    xor   |      0|  0|   2|           2|           2|
    |rev1_fu_652_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_1243_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_400_p2                      |    xor   |      0|  0|   2|           1|           2|
    |row_assign_13_0_t_fu_524_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_13_1_t_fu_562_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_13_2_t_fu_600_p2        |    xor   |      0|  0|   2|           2|           2|
    |tmp_1_fu_530_p2                    |    xor   |      0|  0|   3|           2|           3|
    |tmp_26_not_fu_720_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_38_fu_574_p2                   |    xor   |      0|  0|   2|           2|           2|
    |tmp_424_0_not_fu_336_p2            |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 714|         433|         532|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5    |   9|          2|    1|          2|
    |k_buf_0_val_4_d1           |  15|          3|    8|         24|
    |k_buf_0_val_5_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_303              |   9|          2|   11|         22|
    |t_V_reg_292                |   9|          2|   10|         20|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 111|         23|   42|        103|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                       |   1|   0|    1|          0|
    |brmerge_reg_1464                              |   1|   0|    1|          0|
    |brmerge_reg_1464_pp0_iter1_reg                |   1|   0|    1|          0|
    |col_assign_6_t_reg_1481                       |   2|   0|    2|          0|
    |exitcond460_i_reg_1441                        |   1|   0|    1|          0|
    |i_V_reg_1392                                  |  10|   0|   10|          0|
    |icmp_reg_1406                                 |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1475                   |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1488                   |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1494                   |  11|   0|   11|          0|
    |or_cond_i_i_reg_1450                          |   1|   0|    1|          0|
    |or_cond_i_i_reg_1450_pp0_iter1_reg            |   1|   0|    1|          0|
    |or_cond_i_reg_1471                            |   1|   0|    1|          0|
    |p_Val2_1_reg_1555                             |   8|   0|    8|          0|
    |p_Val2_s_reg_1550                             |  27|   0|   27|          0|
    |r_V_52_1_1_reg_1518                           |  21|   0|   21|          0|
    |right_border_buf_0_1_fu_194                   |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_198                   |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_202                   |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_206                   |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_210                   |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_190                   |   8|   0|    8|          0|
    |row_assign_13_0_t_reg_1426                    |   2|   0|    2|          0|
    |row_assign_13_1_t_reg_1431                    |   2|   0|    2|          0|
    |row_assign_13_2_t_reg_1436                    |   2|   0|    2|          0|
    |src_kernel_win_0_va_12_reg_1534               |   8|   0|    8|          0|
    |src_kernel_win_0_va_16_reg_1523               |   8|   0|    8|          0|
    |src_kernel_win_0_va_1_fu_170                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_174                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_178                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_182                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_186                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1500                |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1500_pp0_iter3_reg  |   8|   0|    8|          0|
    |src_kernel_win_0_va_7_reg_1506                |   8|   0|    8|          0|
    |src_kernel_win_0_va_8_reg_1512                |   8|   0|    8|          0|
    |src_kernel_win_0_va_9_reg_1528                |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_166                    |   8|   0|    8|          0|
    |sum_V_0_2_reg_1540                            |  25|   0|   25|          0|
    |t_V_2_reg_303                                 |  11|   0|   11|          0|
    |t_V_reg_292                                   |  10|   0|   10|          0|
    |tmp3_reg_1545                                 |  25|   0|   25|          0|
    |tmp_2_reg_1411                                |   1|   0|    1|          0|
    |tmp_35_reg_1565                               |   5|   0|    5|          0|
    |tmp_3_reg_1419                                |   1|   0|    1|          0|
    |tmp_424_0_not_reg_1401                        |   1|   0|    1|          0|
    |tmp_43_reg_1459                               |   2|   0|    2|          0|
    |tmp_468_1_reg_1415                            |   1|   0|    1|          0|
    |tmp_46_reg_1560                               |   1|   0|    1|          0|
    |tmp_s_reg_1397                                |   1|   0|    1|          0|
    |x_reg_1454                                    |  13|   0|   13|          0|
    |exitcond460_i_reg_1441                        |  64|  32|    1|          0|
    |or_cond_i_reg_1471                            |  64|  32|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 501|  64|  375|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

