// Seed: 2443625852
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  logic [1 : 1] id_4;
  ;
  parameter id_5 = -1;
  logic id_6 = 1;
  final $signed(75);
  ;
  assign id_2 = id_2;
  always_comb @(posedge -1) begin : LABEL_0
    id_6 <= 1'd0;
  end
  wire id_7;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    output wand id_2,
    input tri id_3,
    input tri1 id_4,
    input wor id_5,
    output tri id_6,
    output supply1 id_7
);
  wire [-1 'b0 : 1] id_9;
  module_0 modCall_1 (
      id_9,
      id_9
  );
endmodule
