// Seed: 4009540563
macromodule module_0 ();
  generate
    always_latch id_1 = 1'b0;
  endgenerate
  always id_1 <= 1;
  always
    case (1)
      id_1: id_1 = id_1;
      1: id_1 = id_1 > id_1;
    endcase
  reg id_2, id_3;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire  id_3;
  tri   id_4;
  event id_5;
  assign id_4 = 1;
  assign id_3 = id_3;
  module_0 modCall_1 ();
  wire id_6, id_7;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  module_0 modCall_1 ();
endmodule
