//topmodule
`include "inc.h"
module uart #(parameter XTAL_CLK=`XTAL_CLK,BAUD=`BAUD,width=`WORD_LEN)(
input sys_clk,
input sys_rst_l,
input xmit_h,
input [width-1:0] xmit_data_h,
input uart_rec_data_h,
output uart_clk,
output uart_xmit_data_h,
output xmit_done_h,
output [width-1:0] rec_data_h,
output rec_ready,
output rec_busy,
output xmit_active
);

baud #(.XTAL_CLK(XTAL_CLK),.BAUD(BAUD)) b1 (.sys_clk(sys_clk),.sys_rst_l(sys_rst_l),.uart_clk(uart_clk));
u_xmit #(.width(width)) b2(.uart_clk(uart_clk),.sys_rst_l(sys_rst_l),.xmit_h(xmit_h),.xmit_data_h(xmit_data_h),.xmit_active(xmit_active),.xmit_done_h(xmit_done_h),.uart_xmit_data_h(uart_xmit_data_h));
u_rec #(.width(width)) b3(.uart_clk(uart_clk),.sys_rst_l(sys_rst_l),.uart_rec_data_h(uart_xmit_data_h),.rec_ready(rec_ready),.rec_busy(rec_busy),.rec_data_h(rec_data_h));
endmodule
