// Seed: 514194799
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri0 id_3
);
  wire id_5;
  assign module_1.type_7 = 0;
  wire id_7;
  wor  id_8 = 1;
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1
    , id_15,
    input supply1 id_2,
    output wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input tri id_7,
    output logic id_8,
    output wor id_9,
    output tri1 id_10,
    input logic id_11,
    output tri id_12,
    output wand id_13
);
  always @(1'h0 ** 1'b0 or 1) id_1 = #1 1'h0 < id_2;
  wire id_16;
  wire id_17;
  always @(posedge 1 or posedge id_4) if (1'b0) id_8 <= id_11;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_12
  );
endmodule
